
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003891                       # Number of seconds simulated
sim_ticks                                  3891330500                       # Number of ticks simulated
final_tick                                 3891330500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  90709                       # Simulator instruction rate (inst/s)
host_op_rate                                   139849                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               24513483                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669424                       # Number of bytes of host memory used
host_seconds                                   158.74                       # Real time elapsed on the host
sim_insts                                    14399366                       # Number of instructions simulated
sim_ops                                      22199922                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3891330500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         291968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             343232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51264                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             801                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4562                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5363                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          13173900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          75030378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              88204279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     13173900                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13173900                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         13173900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         75030378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             88204279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4562.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001130250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10955                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5363                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5363                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 343232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  343232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3891235500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5363                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          702                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    487.293447                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   315.746947                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   368.250553                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          158     22.51%     22.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           93     13.25%     35.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           50      7.12%     42.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           47      6.70%     49.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          123     17.52%     67.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           24      3.42%     70.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           27      3.85%     74.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      2.56%     76.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          162     23.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          702                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        51264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       291968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 13173900.289374032989                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 75030378.427121520042                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          801                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4562                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26102500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    229247250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32587.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     50251.48                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    154793500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               255349750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26815000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     28863.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47613.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        88.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     88.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4652                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     725570.67                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2670360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1407945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21841260                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         121698720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             59749680                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             10204320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       348623400                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       246346080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        595642380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1408189995                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            361.878796                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3733556750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     21626000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      51480000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2327660500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    641518750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      84515250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    764530000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2406180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1256145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                16450560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         55317600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             47862900                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4285920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       163228050                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        90870720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        779913300                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1161591375                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            298.507509                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3775203500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      8765500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      23400000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   3180609500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    236645000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      83919250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    357991250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   3891330500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  326338                       # Number of BP lookups
system.cpu.branchPred.condPredicted            326338                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              3073                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               290079                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1388                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                338                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          290079                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             270535                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19544                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1841                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3891330500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4891603                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2110776                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           504                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            78                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   3891330500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3891330500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1626031                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           114                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3891330500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          7782662                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1651859                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14501898                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      326338                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             271923                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6069844                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6516                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        149                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           322                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1625989                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1175                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7725479                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.897220                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.506616                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4115870     53.28%     53.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   369273      4.78%     58.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    99013      1.28%     59.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   170816      2.21%     61.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   246016      3.18%     64.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   133025      1.72%     66.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   298701      3.87%     70.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   480849      6.22%     76.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1811916     23.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7725479                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.041931                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.863360                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   617119                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               4181643                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1625086                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1298373                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3258                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               22354082                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   3258                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1132762                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  176144                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2813                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2407034                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               4003468                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               22340108                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1130                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 284663                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                3529793                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  24350                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            21670948                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              48527124                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         24907829                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          14702073                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              21512928                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   158020                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 89                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             63                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   6535927                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              4527083                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2114397                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2098412                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2083710                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   22314022                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  75                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  22384688                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               912                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          114174                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       156843                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             48                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7725479                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.897515                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.098200                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1107920     14.34%     14.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1146282     14.84%     29.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1405723     18.20%     47.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1181294     15.29%     62.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1137868     14.73%     77.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              892038     11.55%     88.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              367933      4.76%     93.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              227550      2.95%     96.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              258871      3.35%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7725479                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   45755     65.21%     65.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     65.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     65.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2982      4.25%     69.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     69.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     69.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     69.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     69.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     69.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     69.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     69.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     69.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     69.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     16      0.02%     69.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     69.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     12      0.02%     69.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     69.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     69.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     69.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     69.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     69.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     69.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     69.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     69.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     69.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     69.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     69.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     69.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            20212     28.80%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    656      0.93%     99.24% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   445      0.63%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                61      0.09%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               29      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             35650      0.16%      0.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7210909     32.21%     32.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   23      0.00%     32.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1151      0.01%     32.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4196864     18.75%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  412      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  860      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1002      0.00%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 611      0.00%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                216      0.00%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2097262      9.37%     60.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2097345      9.37%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                63057      0.28%     70.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13694      0.06%     70.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4567972     20.41%     90.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        2097654      9.37%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22384688                       # Type of FU issued
system.cpu.iq.rate                           2.876225                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       70170                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003135                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           22421980                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7461286                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7315147                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            30143957                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           14967176                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     14949477                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                7335623                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                15083585                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2434                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        17025                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          194                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         7450                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       108046                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1190                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3258                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   73899                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 86552                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            22314097                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               135                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               4527083                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2114397                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 56                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    710                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 83473                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            194                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            949                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2917                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3866                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              22377723                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4629393                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6965                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      6740166                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   313927                       # Number of branches executed
system.cpu.iew.exec_stores                    2110773                       # Number of stores executed
system.cpu.iew.exec_rate                     2.875330                       # Inst execution rate
system.cpu.iew.wb_sent                       22266165                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      22264624                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  13605512                       # num instructions producing a value
system.cpu.iew.wb_consumers                  19362601                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.860798                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.702670                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          114233                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3090                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7708451                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.879946                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.371688                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2568904     33.33%     33.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2413512     31.31%     64.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        26086      0.34%     64.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        11934      0.15%     65.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       295883      3.84%     68.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        29447      0.38%     69.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       133067      1.73%     71.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       267677      3.47%     74.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1961941     25.45%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7708451                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             14399366                       # Number of instructions committed
system.cpu.commit.committedOps               22199922                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        6617005                       # Number of memory references committed
system.cpu.commit.loads                       4510058                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     310201                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   14945212                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  13775406                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  587                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        34176      0.15%      0.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7157080     32.24%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.00%     32.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4194322     18.89%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2097152      9.45%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2097152      9.45%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           52948      0.24%     70.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9459      0.04%     70.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4457110     20.08%     90.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      2097488      9.45%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22199922                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1961941                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     28060665                       # The number of ROB reads
system.cpu.rob.rob_writes                    44645522                       # The number of ROB writes
system.cpu.timesIdled                             510                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           57183                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    14399366                       # Number of Instructions Simulated
system.cpu.committedOps                      22199922                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.540486                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.540486                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.850185                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.850185                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 25005229                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6956890                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  14688611                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 12851566                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1577804                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1774550                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7372757                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3891330500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           995.027543                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6853055                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             42555                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            161.039948                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            175000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   995.027543                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.971707                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.971707                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          971                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          249                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          417                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.948242                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          55135515                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         55135515                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3891330500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4704036                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4704036                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2106463                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2106463                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      6810499                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6810499                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6810499                       # number of overall hits
system.cpu.dcache.overall_hits::total         6810499                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        75637                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         75637                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          484                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          484                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        76121                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          76121                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        76121                       # number of overall misses
system.cpu.dcache.overall_misses::total         76121                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1515992000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1515992000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     34008999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     34008999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1550000999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1550000999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1550000999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1550000999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4779673                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4779673                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2106947                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2106947                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      6886620                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6886620                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6886620                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6886620                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015825                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015825                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000230                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000230                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011053                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011053                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011053                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011053                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20042.994831                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20042.994831                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70266.526860                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70266.526860                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 20362.331012                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20362.331012                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 20362.331012                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20362.331012                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        26403                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               531                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.723164                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19788                       # number of writebacks
system.cpu.dcache.writebacks::total             19788                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        33522                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        33522                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           43                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           43                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        33565                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        33565                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        33565                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        33565                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        42115                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        42115                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          441                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          441                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        42556                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        42556                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        42556                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        42556                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    868422000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    868422000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     32768500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     32768500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    901190500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    901190500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    901190500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    901190500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008811                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008811                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000209                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000209                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006180                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006180                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006180                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006180                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20620.254066                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20620.254066                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74304.988662                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74304.988662                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 21176.579096                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21176.579096                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 21176.579096                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21176.579096                       # average overall mshr miss latency
system.cpu.dcache.replacements                  22153                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3891330500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3891330500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3891330500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           692.007061                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1625679                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               818                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1987.382641                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   692.007061                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.675788                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.675788                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          725                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          675                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.708008                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3252796                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3252796                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3891330500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1624861                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1624861                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1624861                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1624861                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1624861                       # number of overall hits
system.cpu.icache.overall_hits::total         1624861                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1128                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1128                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1128                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1128                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1128                       # number of overall misses
system.cpu.icache.overall_misses::total          1128                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     82397499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     82397499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     82397499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     82397499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     82397499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     82397499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1625989                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1625989                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1625989                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1625989                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1625989                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1625989                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000694                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000694                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000694                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000694                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000694                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000694                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73047.428191                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73047.428191                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73047.428191                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73047.428191                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73047.428191                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73047.428191                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          384                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           96                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           92                       # number of writebacks
system.cpu.icache.writebacks::total                92                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          310                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          310                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          310                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          310                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          310                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          310                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          818                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          818                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          818                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          818                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          818                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          818                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     64127499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     64127499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     64127499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     64127499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     64127499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     64127499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000503                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000503                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000503                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000503                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000503                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000503                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78395.475550                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78395.475550                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78395.475550                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78395.475550                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78395.475550                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78395.475550                       # average overall mshr miss latency
system.cpu.icache.replacements                     92                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3891330500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3891330500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   3891330500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4361.762704                       # Cycle average of tags in use
system.l2.tags.total_refs                       85039                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5363                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.856610                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     71500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       743.074250                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3618.688454                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.022677                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.110434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.133110                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5363                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5048                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.163666                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    685675                       # Number of tag accesses
system.l2.tags.data_accesses                   685675                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   3891330500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        19788                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            19788                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           91                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               91                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::.cpu.data                43                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    43                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         37950                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             37950                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   16                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                37993                       # number of demand (read+write) hits
system.l2.demand_hits::total                    38009                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  16                       # number of overall hits
system.l2.overall_hits::.cpu.data               37993                       # number of overall hits
system.l2.overall_hits::total                   38009                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             415                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 415                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          801                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              801                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         4147                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4147                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                801                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4562                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5363                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               801                       # number of overall misses
system.l2.overall_misses::.cpu.data              4562                       # number of overall misses
system.l2.overall_misses::total                  5363                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     31812000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      31812000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     62723000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     62723000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    406037500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    406037500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     62723000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    437849500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        500572500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     62723000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    437849500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       500572500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        19788                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        19788                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           91                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           91                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           458                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               458                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          817                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            817                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        42097                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         42097                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              817                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            42555                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                43372                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             817                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           42555                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               43372                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.906114                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.906114                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.980416                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.980416                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.098511                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.098511                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.980416                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.107202                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.123651                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.980416                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.107202                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.123651                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76655.421687                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76655.421687                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78305.867665                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78305.867665                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 97911.140584                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97911.140584                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 78305.867665                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 95977.531784                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93338.150289                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78305.867665                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 95977.531784                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93338.150289                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          415                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            415                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          801                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          801                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4147                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4147                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           801                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4562                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5363                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          801                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4562                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5363                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     27662000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     27662000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     54713000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     54713000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    364567500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    364567500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     54713000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    392229500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    446942500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     54713000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    392229500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    446942500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.906114                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.906114                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.980416                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.980416                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.098511                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.098511                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.980416                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.107202                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.123651                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.980416                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.107202                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.123651                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66655.421687                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66655.421687                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68305.867665                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68305.867665                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 87911.140584                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87911.140584                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68305.867665                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85977.531784                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83338.150289                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68305.867665                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85977.531784                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83338.150289                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          5363                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3891330500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4948                       # Transaction distribution
system.membus.trans_dist::ReadExReq               415                       # Transaction distribution
system.membus.trans_dist::ReadExResp              415                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4948                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       343232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       343232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  343232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5363                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5363    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5363                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2681500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14613750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        85050                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        41676                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   3891330500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             42915                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        19788                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           92                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           21796                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              458                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             458                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           818                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        42097                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1727                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       126696                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                128423                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        58176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3989952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4048128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               1                       # Total snoops (count)
system.tol2bus.snoopTraffic                        64                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            43374                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000277                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016631                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  43362     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     12      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              43374                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           62405000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1227000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          63833000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
