// Seed: 1785737070
module module_0 ();
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  if (1) wire id_2;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_12 = 32'd38,
    parameter id_5  = 32'd67
) (
    input tri0 id_0
    , _id_12,
    input uwire id_1,
    input wand id_2
    , id_13,
    input tri1 id_3,
    input wire id_4,
    input wor _id_5,
    output tri1 id_6,
    input wand id_7,
    output logic id_8,
    input tri0 id_9,
    input supply1 id_10
);
  if (-1) begin : LABEL_0
    begin : LABEL_1
      wire id_14;
      begin : LABEL_2
        logic [7:0] id_15, id_16;
        genvar id_17;
        always id_8 = 1 % id_15[id_12][1];
      end
      parameter id_18 = 1;
    end
    wire [1 : 1] id_19, id_20;
  end else struct packed {logic id_21;} id_22, id_23[1 'b0 : id_5];
  module_0 modCall_1 ();
endmodule
