

================================================================
== Vivado HLS Report for 'poly_Sq_frombytes'
================================================================
* Date:           Tue Aug 25 09:27:39 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru77
* Solution:       dec
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.417|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  592|  592|  592|  592|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  588|  588|         7|          -|          -|    84|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
	9  / (exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	2  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 12 [1/1] (1.35ns)   --->   "br label %1" [packq.c:53]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i = phi i7 [ 0, %0 ], [ %tmp_75, %2 ]" [packq.c:53]   --->   Operation 13 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ 0, %0 ], [ %next_mul, %2 ]"   --->   Operation 14 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.23ns)   --->   "%exitcond = icmp eq i7 %i, -44" [packq.c:53]   --->   Operation 15 'icmp' 'exitcond' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.66ns)   --->   "%tmp_75 = add i7 %i, 1" [packq.c:53]   --->   Operation 17 'add' 'tmp_75' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [packq.c:53]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_30 = zext i10 %phi_mul to i64" [packq.c:55]   --->   Operation 19 'zext' 'tmp_30' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%a_addr_21 = getelementptr [930 x i8]* %a, i64 0, i64 %tmp_30" [packq.c:55]   --->   Operation 20 'getelementptr' 'a_addr_21' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (2.77ns)   --->   "%a_load_9 = load i8* %a_addr_21, align 1" [packq.c:55]   --->   Operation 21 'load' 'a_load_9' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%a_addr22 = getelementptr [930 x i8]* %a, i64 0, i64 928" [packq.c:71]   --->   Operation 22 'getelementptr' 'a_addr22' <Predicate = (exitcond)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (2.77ns)   --->   "%a_load = load i8* %a_addr22, align 1" [packq.c:71]   --->   Operation 23 'load' 'a_load' <Predicate = (exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [930 x i8]* %a, i64 0, i64 929" [packq.c:71]   --->   Operation 24 'getelementptr' 'a_addr' <Predicate = (exitcond)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (2.77ns)   --->   "%a_load_1 = load i8* %a_addr, align 1" [packq.c:71]   --->   Operation 25 'load' 'a_load_1' <Predicate = (exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>

State 3 <SV = 2> <Delay = 4.52>
ST_3 : Operation 26 [1/2] (2.77ns)   --->   "%a_load_9 = load i8* %a_addr_21, align 1" [packq.c:55]   --->   Operation 26 'load' 'a_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_3 : Operation 27 [1/1] (1.74ns)   --->   "%tmp_32 = add i10 1, %phi_mul" [packq.c:55]   --->   Operation 27 'add' 'tmp_32' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_33 = zext i10 %tmp_32 to i64" [packq.c:55]   --->   Operation 28 'zext' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%a_addr_22 = getelementptr [930 x i8]* %a, i64 0, i64 %tmp_33" [packq.c:55]   --->   Operation 29 'getelementptr' 'a_addr_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (2.77ns)   --->   "%a_load_10 = load i8* %a_addr_22, align 1" [packq.c:55]   --->   Operation 30 'load' 'a_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_3 : Operation 31 [1/1] (1.74ns)   --->   "%tmp_42 = add i10 2, %phi_mul" [packq.c:56]   --->   Operation 31 'add' 'tmp_42' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_43 = zext i10 %tmp_42 to i64" [packq.c:56]   --->   Operation 32 'zext' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%a_addr_23 = getelementptr [930 x i8]* %a, i64 0, i64 %tmp_43" [packq.c:56]   --->   Operation 33 'getelementptr' 'a_addr_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (2.77ns)   --->   "%a_load_12 = load i8* %a_addr_23, align 1" [packq.c:56]   --->   Operation 34 'load' 'a_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>

State 4 <SV = 3> <Delay = 5.54>
ST_4 : Operation 35 [1/2] (2.77ns)   --->   "%a_load_10 = load i8* %a_addr_22, align 1" [packq.c:55]   --->   Operation 35 'load' 'a_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_86 = trunc i8 %a_load_10 to i3" [packq.c:55]   --->   Operation 36 'trunc' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_40 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %tmp_86, i8 %a_load_9)" [packq.c:55]   --->   Operation 37 'bitconcatenate' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_37 = zext i11 %tmp_40 to i16" [packq.c:55]   --->   Operation 38 'zext' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_38 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %i, i3 0)" [packq.c:55]   --->   Operation 39 'bitconcatenate' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_39 = zext i10 %tmp_38 to i64" [packq.c:55]   --->   Operation 40 'zext' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%r_coeffs_addr_5 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %tmp_39" [packq.c:55]   --->   Operation 41 'getelementptr' 'r_coeffs_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (2.77ns)   --->   "store i16 %tmp_37, i16* %r_coeffs_addr_5, align 2" [packq.c:55]   --->   Operation 42 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_41 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %a_load_10, i32 3, i32 7)" [packq.c:56]   --->   Operation 43 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/2] (2.77ns)   --->   "%a_load_12 = load i8* %a_addr_23, align 1" [packq.c:56]   --->   Operation 44 'load' 'a_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_93 = trunc i8 %a_load_12 to i6" [packq.c:56]   --->   Operation 45 'trunc' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_47 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_93, i5 %tmp_41)" [packq.c:56]   --->   Operation 46 'bitconcatenate' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_47_cast = zext i11 %tmp_47 to i16" [packq.c:56]   --->   Operation 47 'zext' 'tmp_47_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_48 = or i10 %tmp_38, 1" [packq.c:56]   --->   Operation 48 'or' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_49 = zext i10 %tmp_48 to i64" [packq.c:56]   --->   Operation 49 'zext' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%r_coeffs_addr_6 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %tmp_49" [packq.c:56]   --->   Operation 50 'getelementptr' 'r_coeffs_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (2.77ns)   --->   "store i16 %tmp_47_cast, i16* %r_coeffs_addr_6, align 2" [packq.c:56]   --->   Operation 51 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_51 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %a_load_12, i32 6, i32 7)" [packq.c:57]   --->   Operation 52 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.74ns)   --->   "%tmp_52 = add i10 3, %phi_mul" [packq.c:57]   --->   Operation 53 'add' 'tmp_52' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_53 = zext i10 %tmp_52 to i64" [packq.c:57]   --->   Operation 54 'zext' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%a_addr_24 = getelementptr [930 x i8]* %a, i64 0, i64 %tmp_53" [packq.c:57]   --->   Operation 55 'getelementptr' 'a_addr_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [2/2] (2.77ns)   --->   "%a_load_14 = load i8* %a_addr_24, align 1" [packq.c:57]   --->   Operation 56 'load' 'a_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_4 : Operation 57 [1/1] (1.74ns)   --->   "%tmp_56 = add i10 4, %phi_mul" [packq.c:57]   --->   Operation 57 'add' 'tmp_56' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_57 = zext i10 %tmp_56 to i64" [packq.c:57]   --->   Operation 58 'zext' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%a_addr_25 = getelementptr [930 x i8]* %a, i64 0, i64 %tmp_57" [packq.c:57]   --->   Operation 59 'getelementptr' 'a_addr_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (2.77ns)   --->   "%a_load_15 = load i8* %a_addr_25, align 1" [packq.c:57]   --->   Operation 60 'load' 'a_load_15' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>

State 5 <SV = 4> <Delay = 6.41>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_71 = zext i2 %tmp_51 to i8" [packq.c:57]   --->   Operation 61 'zext' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/2] (2.77ns)   --->   "%a_load_14 = load i8* %a_addr_24, align 1" [packq.c:57]   --->   Operation 62 'load' 'a_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_55 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %a_load_14, i2 0)" [packq.c:57]   --->   Operation 63 'bitconcatenate' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/2] (2.77ns)   --->   "%a_load_15 = load i8* %a_addr_25, align 1" [packq.c:57]   --->   Operation 64 'load' 'a_load_15' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_94 = trunc i8 %a_load_15 to i1" [packq.c:57]   --->   Operation 65 'trunc' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_85 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 0, i8 %tmp_71)" [packq.c:57]   --->   Operation 66 'bitconcatenate' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.87ns)   --->   "%tmp_89 = or i10 %tmp_85, %tmp_55" [packq.c:57]   --->   Operation 67 'or' 'tmp_89' <Predicate = true> <Delay = 0.87> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_62 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 %tmp_94, i10 %tmp_89)" [packq.c:57]   --->   Operation 68 'bitconcatenate' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_62_cast = zext i11 %tmp_62 to i16" [packq.c:57]   --->   Operation 69 'zext' 'tmp_62_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_63 = or i10 %tmp_38, 2" [packq.c:57]   --->   Operation 70 'or' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_64 = zext i10 %tmp_63 to i64" [packq.c:57]   --->   Operation 71 'zext' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%r_coeffs_addr_7 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %tmp_64" [packq.c:57]   --->   Operation 72 'getelementptr' 'r_coeffs_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (2.77ns)   --->   "store i16 %tmp_62_cast, i16* %r_coeffs_addr_7, align 2" [packq.c:57]   --->   Operation 73 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_66 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %a_load_15, i32 1, i32 7)" [packq.c:58]   --->   Operation 74 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (1.74ns)   --->   "%tmp_67 = add i10 5, %phi_mul" [packq.c:58]   --->   Operation 75 'add' 'tmp_67' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_68 = zext i10 %tmp_67 to i64" [packq.c:58]   --->   Operation 76 'zext' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%a_addr_26 = getelementptr [930 x i8]* %a, i64 0, i64 %tmp_68" [packq.c:58]   --->   Operation 77 'getelementptr' 'a_addr_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [2/2] (2.77ns)   --->   "%a_load_17 = load i8* %a_addr_26, align 1" [packq.c:58]   --->   Operation 78 'load' 'a_load_17' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_5 : Operation 79 [1/1] (1.74ns)   --->   "%tmp_77 = add i10 6, %phi_mul" [packq.c:59]   --->   Operation 79 'add' 'tmp_77' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_78 = zext i10 %tmp_77 to i64" [packq.c:59]   --->   Operation 80 'zext' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%a_addr_27 = getelementptr [930 x i8]* %a, i64 0, i64 %tmp_78" [packq.c:59]   --->   Operation 81 'getelementptr' 'a_addr_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [2/2] (2.77ns)   --->   "%a_load_18 = load i8* %a_addr_27, align 1" [packq.c:59]   --->   Operation 82 'load' 'a_load_18' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>

State 6 <SV = 5> <Delay = 5.54>
ST_6 : Operation 83 [1/2] (2.77ns)   --->   "%a_load_17 = load i8* %a_addr_26, align 1" [packq.c:58]   --->   Operation 83 'load' 'a_load_17' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_96 = trunc i8 %a_load_17 to i4" [packq.c:58]   --->   Operation 84 'trunc' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_72 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp_96, i7 %tmp_66)" [packq.c:58]   --->   Operation 85 'bitconcatenate' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_72_cast = zext i11 %tmp_72 to i16" [packq.c:58]   --->   Operation 86 'zext' 'tmp_72_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_73 = or i10 %tmp_38, 3" [packq.c:58]   --->   Operation 87 'or' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_74 = zext i10 %tmp_73 to i64" [packq.c:58]   --->   Operation 88 'zext' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%r_coeffs_addr_8 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %tmp_74" [packq.c:58]   --->   Operation 89 'getelementptr' 'r_coeffs_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (2.77ns)   --->   "store i16 %tmp_72_cast, i16* %r_coeffs_addr_8, align 2" [packq.c:58]   --->   Operation 90 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_76 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %a_load_17, i32 4, i32 7)" [packq.c:59]   --->   Operation 91 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/2] (2.77ns)   --->   "%a_load_18 = load i8* %a_addr_27, align 1" [packq.c:59]   --->   Operation 92 'load' 'a_load_18' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_105 = trunc i8 %a_load_18 to i7" [packq.c:59]   --->   Operation 93 'trunc' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_82 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_105, i4 %tmp_76)" [packq.c:59]   --->   Operation 94 'bitconcatenate' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_82_cast = zext i11 %tmp_82 to i16" [packq.c:59]   --->   Operation 95 'zext' 'tmp_82_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_83 = or i10 %tmp_38, 4" [packq.c:59]   --->   Operation 96 'or' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_84 = zext i10 %tmp_83 to i64" [packq.c:59]   --->   Operation 97 'zext' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%r_coeffs_addr_9 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %tmp_84" [packq.c:59]   --->   Operation 98 'getelementptr' 'r_coeffs_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (2.77ns)   --->   "store i16 %tmp_82_cast, i16* %r_coeffs_addr_9, align 2" [packq.c:59]   --->   Operation 99 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_115 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %a_load_18, i32 7)" [packq.c:60]   --->   Operation 100 'bitselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (1.74ns)   --->   "%tmp_87 = add i10 7, %phi_mul" [packq.c:60]   --->   Operation 101 'add' 'tmp_87' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_88 = zext i10 %tmp_87 to i64" [packq.c:60]   --->   Operation 102 'zext' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%a_addr_28 = getelementptr [930 x i8]* %a, i64 0, i64 %tmp_88" [packq.c:60]   --->   Operation 103 'getelementptr' 'a_addr_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [2/2] (2.77ns)   --->   "%a_load_19 = load i8* %a_addr_28, align 1" [packq.c:60]   --->   Operation 104 'load' 'a_load_19' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_6 : Operation 105 [1/1] (1.74ns)   --->   "%tmp_91 = add i10 8, %phi_mul" [packq.c:60]   --->   Operation 105 'add' 'tmp_91' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_92 = zext i10 %tmp_91 to i64" [packq.c:60]   --->   Operation 106 'zext' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%a_addr_29 = getelementptr [930 x i8]* %a, i64 0, i64 %tmp_92" [packq.c:60]   --->   Operation 107 'getelementptr' 'a_addr_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [2/2] (2.77ns)   --->   "%a_load_20 = load i8* %a_addr_29, align 1" [packq.c:60]   --->   Operation 108 'load' 'a_load_20' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 109 [1/1] (1.74ns)   --->   "%next_mul = add i10 11, %phi_mul"   --->   Operation 109 'add' 'next_mul' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_95 = zext i1 %tmp_115 to i8" [packq.c:60]   --->   Operation 110 'zext' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/2] (2.77ns)   --->   "%a_load_19 = load i8* %a_addr_28, align 1" [packq.c:60]   --->   Operation 111 'load' 'a_load_19' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_90 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %a_load_19, i1 false)" [packq.c:60]   --->   Operation 112 'bitconcatenate' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/2] (2.77ns)   --->   "%a_load_20 = load i8* %a_addr_29, align 1" [packq.c:60]   --->   Operation 113 'load' 'a_load_20' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_116 = trunc i8 %a_load_20 to i2" [packq.c:60]   --->   Operation 114 'trunc' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_100 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %tmp_95)" [packq.c:60]   --->   Operation 115 'bitconcatenate' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.83ns)   --->   "%tmp_104 = or i9 %tmp_100, %tmp_90" [packq.c:60]   --->   Operation 116 'or' 'tmp_104' <Predicate = true> <Delay = 0.83> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_97 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 %tmp_116, i9 %tmp_104)" [packq.c:60]   --->   Operation 117 'bitconcatenate' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_97_cast = zext i11 %tmp_97 to i16" [packq.c:60]   --->   Operation 118 'zext' 'tmp_97_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_98 = or i10 %tmp_38, 5" [packq.c:60]   --->   Operation 119 'or' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_99 = zext i10 %tmp_98 to i64" [packq.c:60]   --->   Operation 120 'zext' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%r_coeffs_addr_10 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %tmp_99" [packq.c:60]   --->   Operation 121 'getelementptr' 'r_coeffs_addr_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (2.77ns)   --->   "store i16 %tmp_97_cast, i16* %r_coeffs_addr_10, align 2" [packq.c:60]   --->   Operation 122 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_101 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %a_load_20, i32 2, i32 7)" [packq.c:61]   --->   Operation 123 'partselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (1.74ns)   --->   "%tmp_102 = add i10 9, %phi_mul" [packq.c:61]   --->   Operation 124 'add' 'tmp_102' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_103 = zext i10 %tmp_102 to i64" [packq.c:61]   --->   Operation 125 'zext' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%a_addr_30 = getelementptr [930 x i8]* %a, i64 0, i64 %tmp_103" [packq.c:61]   --->   Operation 126 'getelementptr' 'a_addr_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [2/2] (2.77ns)   --->   "%a_load_21 = load i8* %a_addr_30, align 1" [packq.c:61]   --->   Operation 127 'load' 'a_load_21' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_7 : Operation 128 [1/1] (1.74ns)   --->   "%tmp_110 = add i10 10, %phi_mul" [packq.c:62]   --->   Operation 128 'add' 'tmp_110' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_111 = zext i10 %tmp_110 to i64" [packq.c:62]   --->   Operation 129 'zext' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%a_addr_31 = getelementptr [930 x i8]* %a, i64 0, i64 %tmp_111" [packq.c:62]   --->   Operation 130 'getelementptr' 'a_addr_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [2/2] (2.77ns)   --->   "%a_load_22 = load i8* %a_addr_31, align 1" [packq.c:62]   --->   Operation 131 'load' 'a_load_22' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>

State 8 <SV = 7> <Delay = 5.54>
ST_8 : Operation 132 [1/2] (2.77ns)   --->   "%a_load_21 = load i8* %a_addr_30, align 1" [packq.c:61]   --->   Operation 132 'load' 'a_load_21' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_117 = trunc i8 %a_load_21 to i5" [packq.c:61]   --->   Operation 133 'trunc' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_106 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 %tmp_117, i6 %tmp_101)" [packq.c:61]   --->   Operation 134 'bitconcatenate' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_107_cast = zext i11 %tmp_106 to i16" [packq.c:61]   --->   Operation 135 'zext' 'tmp_107_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_107 = or i10 %tmp_38, 6" [packq.c:61]   --->   Operation 136 'or' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_108 = zext i10 %tmp_107 to i64" [packq.c:61]   --->   Operation 137 'zext' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%r_coeffs_addr_11 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %tmp_108" [packq.c:61]   --->   Operation 138 'getelementptr' 'r_coeffs_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (2.77ns)   --->   "store i16 %tmp_107_cast, i16* %r_coeffs_addr_11, align 2" [packq.c:61]   --->   Operation 139 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_109 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %a_load_21, i32 5, i32 7)" [packq.c:62]   --->   Operation 140 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/2] (2.77ns)   --->   "%a_load_22 = load i8* %a_addr_31, align 1" [packq.c:62]   --->   Operation 141 'load' 'a_load_22' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_112 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %a_load_22, i3 %tmp_109)" [packq.c:62]   --->   Operation 142 'bitconcatenate' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_115_cast = zext i11 %tmp_112 to i16" [packq.c:62]   --->   Operation 143 'zext' 'tmp_115_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_113 = or i10 %tmp_38, 7" [packq.c:62]   --->   Operation 144 'or' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_114 = zext i10 %tmp_113 to i64" [packq.c:62]   --->   Operation 145 'zext' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%r_coeffs_addr_12 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %tmp_114" [packq.c:62]   --->   Operation 146 'getelementptr' 'r_coeffs_addr_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (2.77ns)   --->   "store i16 %tmp_115_cast, i16* %r_coeffs_addr_12, align 2" [packq.c:62]   --->   Operation 147 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "br label %1" [packq.c:53]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 2> <Delay = 5.54>
ST_9 : Operation 149 [1/2] (2.77ns)   --->   "%a_load = load i8* %a_addr22, align 1" [packq.c:71]   --->   Operation 149 'load' 'a_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %a_load, i32 1, i32 7)" [packq.c:71]   --->   Operation 150 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 151 [1/2] (2.77ns)   --->   "%a_load_1 = load i8* %a_addr, align 1" [packq.c:71]   --->   Operation 151 'load' 'a_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%tmp = trunc i8 %a_load_1 to i4" [packq.c:71]   --->   Operation 152 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_8 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp, i7 %tmp_s)" [packq.c:71]   --->   Operation 153 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i11 %tmp_8 to i16" [packq.c:71]   --->   Operation 154 'zext' 'tmp_8_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%r_coeffs_addr = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 675" [packq.c:71]   --->   Operation 155 'getelementptr' 'r_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (2.77ns)   --->   "store i16 %tmp_8_cast, i16* %r_coeffs_addr, align 2" [packq.c:71]   --->   Operation 156 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%a_addr_17 = getelementptr [930 x i8]* %a, i64 0, i64 926" [packq.c:72]   --->   Operation 157 'getelementptr' 'a_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 158 [2/2] (2.77ns)   --->   "%a_load_2 = load i8* %a_addr_17, align 1" [packq.c:72]   --->   Operation 158 'load' 'a_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%a_addr_18 = getelementptr [930 x i8]* %a, i64 0, i64 927" [packq.c:72]   --->   Operation 159 'getelementptr' 'a_addr_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 160 [2/2] (2.77ns)   --->   "%a_load_3 = load i8* %a_addr_18, align 1" [packq.c:72]   --->   Operation 160 'load' 'a_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_69 = trunc i8 %a_load to i1" [packq.c:71]   --->   Operation 161 'trunc' 'tmp_69' <Predicate = true> <Delay = 0.00>

State 10 <SV = 3> <Delay = 6.41>
ST_10 : Operation 162 [1/2] (2.77ns)   --->   "%a_load_2 = load i8* %a_addr_17, align 1" [packq.c:72]   --->   Operation 162 'load' 'a_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_10 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %a_load_2, i32 6, i32 7)" [packq.c:72]   --->   Operation 163 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_65 = zext i2 %tmp_10 to i8" [packq.c:72]   --->   Operation 164 'zext' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [1/2] (2.77ns)   --->   "%a_load_3 = load i8* %a_addr_18, align 1" [packq.c:72]   --->   Operation 165 'load' 'a_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_12 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %a_load_3, i2 0)" [packq.c:72]   --->   Operation 166 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_79 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 0, i8 %tmp_65)" [packq.c:72]   --->   Operation 167 'bitconcatenate' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.87ns)   --->   "%tmp_80 = or i10 %tmp_79, %tmp_12" [packq.c:72]   --->   Operation 168 'or' 'tmp_80' <Predicate = true> <Delay = 0.87> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_17 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 %tmp_69, i10 %tmp_80)" [packq.c:72]   --->   Operation 169 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_17_cast = zext i11 %tmp_17 to i16" [packq.c:72]   --->   Operation 170 'zext' 'tmp_17_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%r_coeffs_addr_2 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 674" [packq.c:72]   --->   Operation 171 'getelementptr' 'r_coeffs_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (2.77ns)   --->   "store i16 %tmp_17_cast, i16* %r_coeffs_addr_2, align 2" [packq.c:72]   --->   Operation 172 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%a_addr_19 = getelementptr [930 x i8]* %a, i64 0, i64 925" [packq.c:75]   --->   Operation 173 'getelementptr' 'a_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [2/2] (2.77ns)   --->   "%a_load_5 = load i8* %a_addr_19, align 1" [packq.c:75]   --->   Operation 174 'load' 'a_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_70 = trunc i8 %a_load_2 to i6" [packq.c:75]   --->   Operation 175 'trunc' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%a_addr_20 = getelementptr [930 x i8]* %a, i64 0, i64 924" [packq.c:76]   --->   Operation 176 'getelementptr' 'a_addr_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 177 [2/2] (2.77ns)   --->   "%a_load_7 = load i8* %a_addr_20, align 1" [packq.c:76]   --->   Operation 177 'load' 'a_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>

State 11 <SV = 4> <Delay = 5.54>
ST_11 : Operation 178 [1/2] (2.77ns)   --->   "%a_load_5 = load i8* %a_addr_19, align 1" [packq.c:75]   --->   Operation 178 'load' 'a_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_19 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %a_load_5, i32 3, i32 7)" [packq.c:75]   --->   Operation 179 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_23 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_70, i5 %tmp_19)" [packq.c:75]   --->   Operation 180 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_23_cast = zext i11 %tmp_23 to i16" [packq.c:75]   --->   Operation 181 'zext' 'tmp_23_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%r_coeffs_addr_3 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 673" [packq.c:75]   --->   Operation 182 'getelementptr' 'r_coeffs_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (2.77ns)   --->   "store i16 %tmp_23_cast, i16* %r_coeffs_addr_3, align 2" [packq.c:75]   --->   Operation 183 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_11 : Operation 184 [1/2] (2.77ns)   --->   "%a_load_7 = load i8* %a_addr_20, align 1" [packq.c:76]   --->   Operation 184 'load' 'a_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_81 = trunc i8 %a_load_5 to i3" [packq.c:75]   --->   Operation 185 'trunc' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_35 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %tmp_81, i8 %a_load_7)" [packq.c:75]   --->   Operation 186 'bitconcatenate' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_28 = zext i11 %tmp_35 to i16" [packq.c:76]   --->   Operation 187 'zext' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%r_coeffs_addr_4 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 672" [packq.c:76]   --->   Operation 188 'getelementptr' 'r_coeffs_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (2.77ns)   --->   "store i16 %tmp_28, i16* %r_coeffs_addr_4, align 2" [packq.c:76]   --->   Operation 189 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "ret void" [packq.c:78]   --->   Operation 190 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', packq.c:53) with incoming values : ('tmp_75', packq.c:53) [5]  (1.35 ns)

 <State 2>: 2.77ns
The critical path consists of the following:
	'phi' operation ('phi_mul') with incoming values : ('next_mul') [6]  (0 ns)
	'getelementptr' operation ('a_addr_21', packq.c:55) [14]  (0 ns)
	'load' operation ('a_load_9', packq.c:55) on array 'a' [15]  (2.77 ns)

 <State 3>: 4.52ns
The critical path consists of the following:
	'add' operation ('tmp_32', packq.c:55) [16]  (1.75 ns)
	'getelementptr' operation ('a_addr_22', packq.c:55) [18]  (0 ns)
	'load' operation ('a_load_10', packq.c:55) on array 'a' [19]  (2.77 ns)

 <State 4>: 5.54ns
The critical path consists of the following:
	'load' operation ('a_load_10', packq.c:55) on array 'a' [19]  (2.77 ns)
	'store' operation (packq.c:55) of variable 'tmp_37', packq.c:55 on array 'r_coeffs' [26]  (2.77 ns)

 <State 5>: 6.42ns
The critical path consists of the following:
	'load' operation ('a_load_14', packq.c:57) on array 'a' [44]  (2.77 ns)
	'or' operation ('tmp_89', packq.c:57) [52]  (0.873 ns)
	'store' operation (packq.c:57) of variable 'tmp_62_cast', packq.c:57 on array 'r_coeffs' [58]  (2.77 ns)

 <State 6>: 5.54ns
The critical path consists of the following:
	'load' operation ('a_load_17', packq.c:58) on array 'a' [63]  (2.77 ns)
	'store' operation (packq.c:58) of variable 'tmp_72_cast', packq.c:58 on array 'r_coeffs' [70]  (2.77 ns)

 <State 7>: 6.38ns
The critical path consists of the following:
	'load' operation ('a_load_19', packq.c:60) on array 'a' [88]  (2.77 ns)
	'or' operation ('tmp_104', packq.c:60) [96]  (0.837 ns)
	'store' operation (packq.c:60) of variable 'tmp_97_cast', packq.c:60 on array 'r_coeffs' [102]  (2.77 ns)

 <State 8>: 5.54ns
The critical path consists of the following:
	'load' operation ('a_load_21', packq.c:61) on array 'a' [107]  (2.77 ns)
	'store' operation (packq.c:61) of variable 'tmp_107_cast', packq.c:61 on array 'r_coeffs' [114]  (2.77 ns)

 <State 9>: 5.54ns
The critical path consists of the following:
	'load' operation ('a_load', packq.c:71) on array 'a' [129]  (2.77 ns)
	'store' operation (packq.c:71) of variable 'tmp_8_cast', packq.c:71 on array 'r_coeffs' [137]  (2.77 ns)

 <State 10>: 6.42ns
The critical path consists of the following:
	'load' operation ('a_load_2', packq.c:72) on array 'a' [139]  (2.77 ns)
	'or' operation ('tmp_80', packq.c:72) [147]  (0.873 ns)
	'store' operation (packq.c:72) of variable 'tmp_17_cast', packq.c:72 on array 'r_coeffs' [151]  (2.77 ns)

 <State 11>: 5.54ns
The critical path consists of the following:
	'load' operation ('a_load_5', packq.c:75) on array 'a' [153]  (2.77 ns)
	'store' operation (packq.c:75) of variable 'tmp_23_cast', packq.c:75 on array 'r_coeffs' [159]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
