Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date              : Wed Aug 17 15:31:41 2016
| Host              : micron-ubuntu running 64-bit Ubuntu 14.04.2 LTS
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file Pico_Toplevel_timing_summary_routed.rpt -rpx Pico_Toplevel_timing_summary_routed.rpx
| Design            : Pico_Toplevel
| Device            : xcku060-ffva1156
| Speed File        : -2  PRODUCTION 1.21 05-25-2016
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.452      -18.558                     15                30614        0.030        0.000                      0                30614        0.000        0.000                       0                 12528  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)             Period(ns)      Frequency(MHz)
-----                      ------------             ----------      --------------
extra_clk                  {0.000 2.500}            5.000           200.000         
sys_clk                    {0.000 5.000}            10.000          100.000         
  qpll1outclk_out[0]       {0.000 0.100}            0.200           5000.001        
  qpll1outclk_out[0]_1     {0.000 0.100}            0.200           5000.001        
  qpll1outrefclk_out[0]    {0.000 5.000}            10.000          100.000         
  qpll1outrefclk_out[0]_1  {0.000 5.000}            10.000          100.000         
  txoutclk_out[3]          {0.000 2.000}            4.000           250.000         
    mcap_clk               {0.000 4.000}            8.000           125.000         
    sys_picoclk            {0.000 120.000}          240.000         4.167           
      dclk                 {0.000 7680.001}         15360.001       0.065           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
extra_clk                3.783        0.000                      0                   32        0.079        0.000                      0                   32        2.225        0.000                       0                    33  
sys_clk                  8.041        0.000                      0                  170        0.050        0.000                      0                  170        3.200        0.000                       0                   225  
  txoutclk_out[3]       -1.452      -18.558                     15                29206        0.030        0.000                      0                29206        0.000        0.000                       0                 11786  
    mcap_clk                                                                                                                                                         0.000        0.000                       0                     1  
    sys_picoclk        235.354        0.000                      0                 1047        0.036        0.000                      0                 1047      119.146        0.000                       0                   441  
      dclk           15356.513        0.000                      0                   86        0.562        0.000                      0                   86     7678.400        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk            sys_clk                  8.328        0.000                      0                   20        0.468        0.000                      0                   20  
**async_default**  txoutclk_out[3]    txoutclk_out[3]          1.346        0.000                      0                   53        0.096        0.000                      0                   53  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  extra_clk
  To Clock:  extra_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.783ns  (required time - arrival time)
  Source:                 RGBBlink/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extra_clk rise@5.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.688ns (58.404%)  route 0.490ns (41.596%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 8.043 - 5.000 ) 
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.353ns (routing 1.091ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.097ns (routing 1.004ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.353     3.643    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.757 r  RGBBlink/cnt_reg[2]/Q
                         net (fo=1, routed)           0.368     4.125    RGBBlink/cnt_reg_n_0_[2]
    SLICE_X96Y164        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     4.469 r  RGBBlink/cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.496    RGBBlink/cnt_reg[0]_i_1_n_0
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.518 r  RGBBlink/cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.545    RGBBlink/cnt_reg[8]_i_1_n_0
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.567 r  RGBBlink/cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.594    RGBBlink/cnt_reg[16]_i_1_n_0
    SLICE_X96Y167        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186     4.780 r  RGBBlink/cnt_reg[24]_i_1/O[7]
                         net (fo=1, routed)           0.041     4.821    RGBBlink/cnt_reg[24]_i_1_n_8
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      5.000     5.000 r  
    AK31                                              0.000     5.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     5.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171     5.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     5.871    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.946 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.097     8.043    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[31]/C
                         clock pessimism              0.536     8.579    
                         clock uncertainty           -0.035     8.544    
    SLICE_X96Y167        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     8.604    RGBBlink/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                          8.604    
                         arrival time                          -4.821    
  -------------------------------------------------------------------
                         slack                                  3.783    

Slack (MET) :             3.797ns  (required time - arrival time)
  Source:                 RGBBlink/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extra_clk rise@5.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.676ns (58.126%)  route 0.487ns (41.874%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 8.043 - 5.000 ) 
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.353ns (routing 1.091ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.097ns (routing 1.004ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.353     3.643    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.757 r  RGBBlink/cnt_reg[2]/Q
                         net (fo=1, routed)           0.368     4.125    RGBBlink/cnt_reg_n_0_[2]
    SLICE_X96Y164        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     4.469 r  RGBBlink/cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.496    RGBBlink/cnt_reg[0]_i_1_n_0
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.518 r  RGBBlink/cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.545    RGBBlink/cnt_reg[8]_i_1_n_0
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.567 r  RGBBlink/cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.594    RGBBlink/cnt_reg[16]_i_1_n_0
    SLICE_X96Y167        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.174     4.768 r  RGBBlink/cnt_reg[24]_i_1/O[5]
                         net (fo=1, routed)           0.038     4.806    RGBBlink/cnt_reg[24]_i_1_n_10
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      5.000     5.000 r  
    AK31                                              0.000     5.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     5.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171     5.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     5.871    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.946 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.097     8.043    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[29]/C
                         clock pessimism              0.536     8.579    
                         clock uncertainty           -0.035     8.544    
    SLICE_X96Y167        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     8.603    RGBBlink/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                          8.603    
                         arrival time                          -4.806    
  -------------------------------------------------------------------
                         slack                                  3.797    

Slack (MET) :             3.832ns  (required time - arrival time)
  Source:                 RGBBlink/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extra_clk rise@5.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.640ns (56.637%)  route 0.490ns (43.363%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 8.045 - 5.000 ) 
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.353ns (routing 1.091ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.004ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.353     3.643    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.757 r  RGBBlink/cnt_reg[2]/Q
                         net (fo=1, routed)           0.368     4.125    RGBBlink/cnt_reg_n_0_[2]
    SLICE_X96Y164        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     4.469 r  RGBBlink/cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.496    RGBBlink/cnt_reg[0]_i_1_n_0
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.518 r  RGBBlink/cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.545    RGBBlink/cnt_reg[8]_i_1_n_0
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.567 r  RGBBlink/cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.594    RGBBlink/cnt_reg[16]_i_1_n_0
    SLICE_X96Y167        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.138     4.732 r  RGBBlink/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.041     4.773    RGBBlink/cnt_reg[24]_i_1_n_12
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      5.000     5.000 r  
    AK31                                              0.000     5.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     5.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171     5.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     5.871    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.946 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.099     8.045    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[27]/C
                         clock pessimism              0.536     8.581    
                         clock uncertainty           -0.035     8.546    
    SLICE_X96Y167        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     8.605    RGBBlink/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          8.605    
                         arrival time                          -4.773    
  -------------------------------------------------------------------
                         slack                                  3.832    

Slack (MET) :             3.832ns  (required time - arrival time)
  Source:                 RGBBlink/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extra_clk rise@5.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.666ns (58.990%)  route 0.463ns (41.010%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 8.043 - 5.000 ) 
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.353ns (routing 1.091ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.097ns (routing 1.004ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.353     3.643    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.757 r  RGBBlink/cnt_reg[2]/Q
                         net (fo=1, routed)           0.368     4.125    RGBBlink/cnt_reg_n_0_[2]
    SLICE_X96Y164        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     4.469 r  RGBBlink/cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.496    RGBBlink/cnt_reg[0]_i_1_n_0
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.518 r  RGBBlink/cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.545    RGBBlink/cnt_reg[8]_i_1_n_0
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186     4.731 r  RGBBlink/cnt_reg[16]_i_1/O[7]
                         net (fo=1, routed)           0.041     4.772    RGBBlink/cnt_reg[16]_i_1_n_8
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      5.000     5.000 r  
    AK31                                              0.000     5.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     5.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171     5.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     5.871    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.946 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.097     8.043    RGBBlink/extra_clk_BUFG
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[23]/C
                         clock pessimism              0.536     8.579    
                         clock uncertainty           -0.035     8.544    
    SLICE_X96Y166        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     8.604    RGBBlink/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          8.604    
                         arrival time                          -4.772    
  -------------------------------------------------------------------
                         slack                                  3.832    

Slack (MET) :             3.834ns  (required time - arrival time)
  Source:                 RGBBlink/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extra_clk rise@5.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.643ns (57.054%)  route 0.484ns (42.946%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 8.043 - 5.000 ) 
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.353ns (routing 1.091ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.097ns (routing 1.004ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.353     3.643    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.757 r  RGBBlink/cnt_reg[2]/Q
                         net (fo=1, routed)           0.368     4.125    RGBBlink/cnt_reg_n_0_[2]
    SLICE_X96Y164        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     4.469 r  RGBBlink/cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.496    RGBBlink/cnt_reg[0]_i_1_n_0
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.518 r  RGBBlink/cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.545    RGBBlink/cnt_reg[8]_i_1_n_0
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.567 r  RGBBlink/cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.594    RGBBlink/cnt_reg[16]_i_1_n_0
    SLICE_X96Y167        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.141     4.735 r  RGBBlink/cnt_reg[24]_i_1/O[4]
                         net (fo=1, routed)           0.035     4.770    RGBBlink/cnt_reg[24]_i_1_n_11
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      5.000     5.000 r  
    AK31                                              0.000     5.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     5.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171     5.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     5.871    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.946 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.097     8.043    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[28]/C
                         clock pessimism              0.536     8.579    
                         clock uncertainty           -0.035     8.544    
    SLICE_X96Y167        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     8.604    RGBBlink/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                          8.604    
                         arrival time                          -4.770    
  -------------------------------------------------------------------
                         slack                                  3.834    

Slack (MET) :             3.835ns  (required time - arrival time)
  Source:                 RGBBlink/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extra_clk rise@5.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.638ns (56.661%)  route 0.488ns (43.339%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 8.043 - 5.000 ) 
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.353ns (routing 1.091ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.097ns (routing 1.004ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.353     3.643    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.757 r  RGBBlink/cnt_reg[2]/Q
                         net (fo=1, routed)           0.368     4.125    RGBBlink/cnt_reg_n_0_[2]
    SLICE_X96Y164        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     4.469 r  RGBBlink/cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.496    RGBBlink/cnt_reg[0]_i_1_n_0
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.518 r  RGBBlink/cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.545    RGBBlink/cnt_reg[8]_i_1_n_0
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.567 r  RGBBlink/cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.594    RGBBlink/cnt_reg[16]_i_1_n_0
    SLICE_X96Y167        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.136     4.730 r  RGBBlink/cnt_reg[24]_i_1/O[6]
                         net (fo=1, routed)           0.039     4.769    RGBBlink/cnt_reg[24]_i_1_n_9
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      5.000     5.000 r  
    AK31                                              0.000     5.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     5.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171     5.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     5.871    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.946 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.097     8.043    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[30]/C
                         clock pessimism              0.536     8.579    
                         clock uncertainty           -0.035     8.544    
    SLICE_X96Y167        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     8.604    RGBBlink/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                          8.604    
                         arrival time                          -4.769    
  -------------------------------------------------------------------
                         slack                                  3.835    

Slack (MET) :             3.836ns  (required time - arrival time)
  Source:                 RGBBlink/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extra_clk rise@5.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.635ns (56.444%)  route 0.490ns (43.556%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 8.045 - 5.000 ) 
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.353ns (routing 1.091ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.004ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.353     3.643    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.757 r  RGBBlink/cnt_reg[2]/Q
                         net (fo=1, routed)           0.368     4.125    RGBBlink/cnt_reg_n_0_[2]
    SLICE_X96Y164        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     4.469 r  RGBBlink/cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.496    RGBBlink/cnt_reg[0]_i_1_n_0
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.518 r  RGBBlink/cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.545    RGBBlink/cnt_reg[8]_i_1_n_0
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.567 r  RGBBlink/cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.594    RGBBlink/cnt_reg[16]_i_1_n_0
    SLICE_X96Y167        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     4.727 r  RGBBlink/cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.041     4.768    RGBBlink/cnt_reg[24]_i_1_n_14
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      5.000     5.000 r  
    AK31                                              0.000     5.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     5.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171     5.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     5.871    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.946 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.099     8.045    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[25]/C
                         clock pessimism              0.536     8.581    
                         clock uncertainty           -0.035     8.546    
    SLICE_X96Y167        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     8.604    RGBBlink/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          8.604    
                         arrival time                          -4.768    
  -------------------------------------------------------------------
                         slack                                  3.836    

Slack (MET) :             3.846ns  (required time - arrival time)
  Source:                 RGBBlink/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extra_clk rise@5.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.654ns (58.707%)  route 0.460ns (41.293%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 8.043 - 5.000 ) 
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.353ns (routing 1.091ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.097ns (routing 1.004ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.353     3.643    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.757 r  RGBBlink/cnt_reg[2]/Q
                         net (fo=1, routed)           0.368     4.125    RGBBlink/cnt_reg_n_0_[2]
    SLICE_X96Y164        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     4.469 r  RGBBlink/cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.496    RGBBlink/cnt_reg[0]_i_1_n_0
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.518 r  RGBBlink/cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.545    RGBBlink/cnt_reg[8]_i_1_n_0
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.174     4.719 r  RGBBlink/cnt_reg[16]_i_1/O[5]
                         net (fo=1, routed)           0.038     4.757    RGBBlink/cnt_reg[16]_i_1_n_10
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      5.000     5.000 r  
    AK31                                              0.000     5.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     5.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171     5.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     5.871    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.946 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.097     8.043    RGBBlink/extra_clk_BUFG
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[21]/C
                         clock pessimism              0.536     8.579    
                         clock uncertainty           -0.035     8.544    
    SLICE_X96Y166        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     8.603    RGBBlink/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          8.603    
                         arrival time                          -4.757    
  -------------------------------------------------------------------
                         slack                                  3.846    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 RGBBlink/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extra_clk rise@5.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.601ns (55.290%)  route 0.486ns (44.710%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 8.045 - 5.000 ) 
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.353ns (routing 1.091ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.004ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.353     3.643    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.757 r  RGBBlink/cnt_reg[2]/Q
                         net (fo=1, routed)           0.368     4.125    RGBBlink/cnt_reg_n_0_[2]
    SLICE_X96Y164        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     4.469 r  RGBBlink/cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.496    RGBBlink/cnt_reg[0]_i_1_n_0
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.518 r  RGBBlink/cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.545    RGBBlink/cnt_reg[8]_i_1_n_0
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.567 r  RGBBlink/cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.594    RGBBlink/cnt_reg[16]_i_1_n_0
    SLICE_X96Y167        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     4.693 r  RGBBlink/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.037     4.730    RGBBlink/cnt_reg[24]_i_1_n_15
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      5.000     5.000 r  
    AK31                                              0.000     5.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     5.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171     5.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     5.871    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.946 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.099     8.045    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[24]/C
                         clock pessimism              0.536     8.581    
                         clock uncertainty           -0.035     8.546    
    SLICE_X96Y167        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     8.605    RGBBlink/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          8.605    
                         arrival time                          -4.730    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.879ns  (required time - arrival time)
  Source:                 RGBBlink/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extra_clk rise@5.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.591ns (54.571%)  route 0.492ns (45.429%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 8.045 - 5.000 ) 
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.353ns (routing 1.091ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.004ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.353     3.643    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.757 r  RGBBlink/cnt_reg[2]/Q
                         net (fo=1, routed)           0.368     4.125    RGBBlink/cnt_reg_n_0_[2]
    SLICE_X96Y164        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     4.469 r  RGBBlink/cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.496    RGBBlink/cnt_reg[0]_i_1_n_0
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.518 r  RGBBlink/cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.545    RGBBlink/cnt_reg[8]_i_1_n_0
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.567 r  RGBBlink/cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.594    RGBBlink/cnt_reg[16]_i_1_n_0
    SLICE_X96Y167        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.089     4.683 r  RGBBlink/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.043     4.726    RGBBlink/cnt_reg[24]_i_1_n_13
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      5.000     5.000 r  
    AK31                                              0.000     5.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     5.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171     5.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     5.871    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.946 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.099     8.045    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[26]/C
                         clock pessimism              0.536     8.581    
                         clock uncertainty           -0.035     8.546    
    SLICE_X96Y167        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     8.605    RGBBlink/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          8.605    
                         arrival time                          -4.726    
  -------------------------------------------------------------------
                         slack                                  3.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 RGBBlink/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extra_clk rise@0.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Net Delay (Source):      1.047ns (routing 0.538ns, distribution 0.509ns)
  Clock Net Delay (Destination): 1.228ns (routing 0.600ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.047     1.501    RGBBlink/extra_clk_BUFG
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y166        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.550 r  RGBBlink/cnt_reg[16]/Q
                         net (fo=1, routed)           0.049     1.599    RGBBlink/cnt_reg_n_0_[16]
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.032     1.631 r  RGBBlink/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.010     1.641    RGBBlink/cnt_reg[16]_i_1_n_15
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.228     2.019    RGBBlink/extra_clk_BUFG
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[16]/C
                         clock pessimism             -0.513     1.506    
    SLICE_X96Y166        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.562    RGBBlink/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 RGBBlink/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extra_clk rise@0.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Net Delay (Source):      1.047ns (routing 0.538ns, distribution 0.509ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.600ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.047     1.501    RGBBlink/extra_clk_BUFG
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y165        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.550 r  RGBBlink/cnt_reg[8]/Q
                         net (fo=1, routed)           0.049     1.599    RGBBlink/cnt_reg_n_0_[8]
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.032     1.631 r  RGBBlink/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.010     1.641    RGBBlink/cnt_reg[8]_i_1_n_15
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.227     2.018    RGBBlink/extra_clk_BUFG
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[8]/C
                         clock pessimism             -0.512     1.506    
    SLICE_X96Y165        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.562    RGBBlink/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 RGBBlink/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extra_clk rise@0.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.096ns (68.571%)  route 0.044ns (31.429%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Net Delay (Source):      1.046ns (routing 0.538ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.600ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.046     1.500    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.549 f  RGBBlink/cnt_reg[0]/Q
                         net (fo=1, routed)           0.033     1.582    RGBBlink/cnt_reg_n_0_[0]
    SLICE_X96Y164        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.015     1.597 r  RGBBlink/cnt[0]_i_9/O
                         net (fo=1, routed)           0.001     1.598    RGBBlink/cnt[0]_i_9_n_0
    SLICE_X96Y164        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.032     1.630 r  RGBBlink/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.010     1.640    RGBBlink/cnt_reg[0]_i_1_n_15
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.227     2.018    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[0]/C
                         clock pessimism             -0.513     1.505    
    SLICE_X96Y164        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.561    RGBBlink/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 RGBBlink/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extra_clk rise@0.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Net Delay (Source):      1.048ns (routing 0.538ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.600ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.048     1.502    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y167        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.551 r  RGBBlink/cnt_reg[24]/Q
                         net (fo=1, routed)           0.049     1.600    RGBBlink/cnt_reg_n_0_[24]
    SLICE_X96Y167        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.032     1.632 r  RGBBlink/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.010     1.642    RGBBlink/cnt_reg[24]_i_1_n_15
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.229     2.020    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[24]/C
                         clock pessimism             -0.513     1.507    
    SLICE_X96Y167        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.563    RGBBlink/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 RGBBlink/cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extra_clk rise@0.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Net Delay (Source):      1.046ns (routing 0.538ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.226ns (routing 0.600ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.046     1.500    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y167        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.549 r  RGBBlink/cnt_reg[28]/Q
                         net (fo=1, routed)           0.049     1.598    RGBBlink/cnt_reg_n_0_[28]
    SLICE_X96Y167        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     1.630 r  RGBBlink/cnt_reg[24]_i_1/O[4]
                         net (fo=1, routed)           0.010     1.640    RGBBlink/cnt_reg[24]_i_1_n_11
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.226     2.017    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[28]/C
                         clock pessimism             -0.513     1.504    
    SLICE_X96Y167        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.560    RGBBlink/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 RGBBlink/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extra_clk rise@0.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Net Delay (Source):      1.044ns (routing 0.538ns, distribution 0.506ns)
  Clock Net Delay (Destination): 1.224ns (routing 0.600ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.044     1.498    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.547 r  RGBBlink/cnt_reg[4]/Q
                         net (fo=1, routed)           0.049     1.596    RGBBlink/cnt_reg_n_0_[4]
    SLICE_X96Y164        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     1.628 r  RGBBlink/cnt_reg[0]_i_1/O[4]
                         net (fo=1, routed)           0.010     1.638    RGBBlink/cnt_reg[0]_i_1_n_11
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.224     2.015    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[4]/C
                         clock pessimism             -0.513     1.502    
    SLICE_X96Y164        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.558    RGBBlink/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 RGBBlink/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extra_clk rise@0.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Net Delay (Source):      1.045ns (routing 0.538ns, distribution 0.507ns)
  Clock Net Delay (Destination): 1.224ns (routing 0.600ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.045     1.499    RGBBlink/extra_clk_BUFG
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y165        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.548 r  RGBBlink/cnt_reg[12]/Q
                         net (fo=1, routed)           0.049     1.597    RGBBlink/cnt_reg_n_0_[12]
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     1.629 r  RGBBlink/cnt_reg[8]_i_1/O[4]
                         net (fo=1, routed)           0.010     1.639    RGBBlink/cnt_reg[8]_i_1_n_11
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.224     2.015    RGBBlink/extra_clk_BUFG
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[12]/C
                         clock pessimism             -0.512     1.503    
    SLICE_X96Y165        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.559    RGBBlink/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 RGBBlink/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extra_clk rise@0.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Net Delay (Source):      1.045ns (routing 0.538ns, distribution 0.507ns)
  Clock Net Delay (Destination): 1.225ns (routing 0.600ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.045     1.499    RGBBlink/extra_clk_BUFG
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y166        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.548 r  RGBBlink/cnt_reg[20]/Q
                         net (fo=1, routed)           0.049     1.597    RGBBlink/cnt_reg_n_0_[20]
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     1.629 r  RGBBlink/cnt_reg[16]_i_1/O[4]
                         net (fo=1, routed)           0.010     1.639    RGBBlink/cnt_reg[16]_i_1_n_11
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.225     2.016    RGBBlink/extra_clk_BUFG
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[20]/C
                         clock pessimism             -0.513     1.503    
    SLICE_X96Y166        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.559    RGBBlink/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 RGBBlink/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extra_clk rise@0.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Net Delay (Source):      1.047ns (routing 0.538ns, distribution 0.509ns)
  Clock Net Delay (Destination): 1.228ns (routing 0.600ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.047     1.501    RGBBlink/extra_clk_BUFG
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y166        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.550 r  RGBBlink/cnt_reg[17]/Q
                         net (fo=1, routed)           0.048     1.598    RGBBlink/cnt_reg_n_0_[17]
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.032     1.630 r  RGBBlink/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.013     1.643    RGBBlink/cnt_reg[16]_i_1_n_14
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.228     2.019    RGBBlink/extra_clk_BUFG
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[17]/C
                         clock pessimism             -0.513     1.506    
    SLICE_X96Y166        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.562    RGBBlink/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 RGBBlink/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extra_clk rise@0.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Net Delay (Source):      1.047ns (routing 0.538ns, distribution 0.509ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.600ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.047     1.501    RGBBlink/extra_clk_BUFG
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y165        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.550 r  RGBBlink/cnt_reg[9]/Q
                         net (fo=1, routed)           0.048     1.598    RGBBlink/cnt_reg_n_0_[9]
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.032     1.630 r  RGBBlink/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.013     1.643    RGBBlink/cnt_reg[8]_i_1_n_14
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.227     2.018    RGBBlink/extra_clk_BUFG
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[9]/C
                         clock pessimism             -0.512     1.506    
    SLICE_X96Y165        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.562    RGBBlink/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         extra_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { extra_clk_p }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.379         5.000       3.621      BUFGCE_X1Y48   extra_clk_BUFG_inst/I
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X96Y164  RGBBlink/cnt_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X96Y165  RGBBlink/cnt_reg[10]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X96Y165  RGBBlink/cnt_reg[11]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X96Y165  RGBBlink/cnt_reg[12]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X96Y165  RGBBlink/cnt_reg[13]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X96Y165  RGBBlink/cnt_reg[14]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X96Y165  RGBBlink/cnt_reg[15]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X96Y166  RGBBlink/cnt_reg[16]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X96Y166  RGBBlink/cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y167  RGBBlink/cnt_reg[24]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y167  RGBBlink/cnt_reg[25]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y167  RGBBlink/cnt_reg[26]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y167  RGBBlink/cnt_reg[27]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y165  RGBBlink/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y165  RGBBlink/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y166  RGBBlink/cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y166  RGBBlink/cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y166  RGBBlink/cnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y166  RGBBlink/cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y164  RGBBlink/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y165  RGBBlink/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y165  RGBBlink/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y165  RGBBlink/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y165  RGBBlink/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y165  RGBBlink/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y165  RGBBlink/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y166  RGBBlink/cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y166  RGBBlink/cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y166  RGBBlink/cnt_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.041ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.459ns (24.677%)  route 1.401ns (75.323%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.269ns = ( 12.269 - 10.000 ) 
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.953ns (routing 0.706ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.639ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.953     2.682    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sys_clk
    SLICE_X141Y10        FDRE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y10        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.799 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.703     3.502    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[5].sync_cell_i/sync_reg[3]_0[6]
    SLICE_X141Y38        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     3.542 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[5].sync_cell_i/fsm[2]_i_4/O
                         net (fo=1, routed)           0.601     4.143    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[5].sync_cell_i/fsm_reg[2]
    SLICE_X141Y65        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.185     4.328 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[5].sync_cell_i/FSM_sequential_fsm[0]_i_7/O
                         net (fo=1, routed)           0.000     4.328    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/FSM_sequential_fsm_reg[0]_0
    SLICE_X141Y65        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.058     4.386 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/FSM_sequential_fsm_reg[0]_i_3/O
                         net (fo=1, routed)           0.026     4.412    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/FSM_sequential_fsm_reg[2]_0
    SLICE_X141Y65        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.059     4.471 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.071     4.542    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_qpll1lock_n_3
    SLICE_X141Y65        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.763    12.269    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y65        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/C
                         clock pessimism              0.289    12.559    
                         clock uncertainty           -0.035    12.523    
    SLICE_X141Y65        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059    12.582    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                          -4.542    
  -------------------------------------------------------------------
                         slack                                  8.041    

Slack (MET) :             8.319ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.577ns  (logic 0.370ns (23.462%)  route 1.207ns (76.538%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.264ns = ( 12.264 - 10.000 ) 
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.999ns (routing 0.706ns, distribution 1.293ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.639ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.999     2.728    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y65        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y65        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     2.842 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/Q
                         net (fo=16, routed)          0.593     3.435    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/fsm__0[1]
    SLICE_X140Y63        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.185     3.620 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]_i_2/O
                         net (fo=4, routed)           0.196     3.816    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]_i_2_n_0
    SLICE_X141Y63        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.071     3.887 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[3]_i_1/O
                         net (fo=1, routed)           0.418     4.305    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[3]
    SLICE_X141Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.758    12.264    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/C
                         clock pessimism              0.336    12.600    
                         clock uncertainty           -0.035    12.565    
    SLICE_X141Y63        FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.059    12.624    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                          -4.305    
  -------------------------------------------------------------------
                         slack                                  8.319    

Slack (MET) :             8.346ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.636ns (41.326%)  route 0.903ns (58.674%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.267ns = ( 12.267 - 10.000 ) 
    Source Clock Delay      (SCD):    2.696ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.967ns (routing 0.706ns, distribution 1.261ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.639ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.967     2.696    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/sys_clk
    SLICE_X142Y47        FDRE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y47        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.813 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.285     3.098    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[5].sync_cell_i/sync_reg[3]_0[2]
    SLICE_X142Y49        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.191     3.289 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[5].sync_cell_i/fsm[1]_i_8/O
                         net (fo=2, routed)           0.521     3.810    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[3]_1
    SLICE_X142Y65        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.193     4.003 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/fsm[1]_i_4/O
                         net (fo=1, routed)           0.070     4.073    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_2
    SLICE_X142Y65        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.135     4.208 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[1]_i_1/O
                         net (fo=1, routed)           0.027     4.235    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone_n_2
    SLICE_X142Y65        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.761    12.267    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y65        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
                         clock pessimism              0.289    12.557    
                         clock uncertainty           -0.035    12.521    
    SLICE_X142Y65        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059    12.580    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         12.580    
                         arrival time                          -4.235    
  -------------------------------------------------------------------
                         slack                                  8.346    

Slack (MET) :             8.427ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.479ns  (logic 0.582ns (39.351%)  route 0.897ns (60.649%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.267ns = ( 12.267 - 10.000 ) 
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.995ns (routing 0.706ns, distribution 1.289ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.639ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.995     2.724    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sys_clk
    SLICE_X141Y69        FDRE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y69        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.842 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.505     3.347    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/sync_reg[3]_0[0]
    SLICE_X142Y61        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.120     3.467 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/fsm[0]_i_10/O
                         net (fo=2, routed)           0.286     3.753    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_0
    SLICE_X142Y65        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     3.944 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_2__0/O
                         net (fo=2, routed)           0.070     4.014    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/resetdone_a
    SLICE_X142Y65        LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.153     4.167 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_1/O
                         net (fo=1, routed)           0.036     4.203    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone_n_1
    SLICE_X142Y65        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.761    12.267    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y65        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
                         clock pessimism              0.336    12.603    
                         clock uncertainty           -0.035    12.568    
    SLICE_X142Y65        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.062    12.630    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         12.630    
                         arrival time                          -4.203    
  -------------------------------------------------------------------
                         slack                                  8.427    

Slack (MET) :             8.642ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.429ns (34.211%)  route 0.825ns (65.789%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.264ns = ( 12.264 - 10.000 ) 
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.999ns (routing 0.706ns, distribution 1.293ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.639ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.999     2.728    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y65        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y65        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     2.842 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/Q
                         net (fo=16, routed)          0.593     3.435    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/fsm__0[1]
    SLICE_X140Y63        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.185     3.620 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]_i_2/O
                         net (fo=4, routed)           0.203     3.823    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]_i_2_n_0
    SLICE_X141Y63        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.130     3.953 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[4]_i_1/O
                         net (fo=1, routed)           0.029     3.982    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[4]
    SLICE_X141Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.758    12.264    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
                         clock pessimism              0.336    12.600    
                         clock uncertainty           -0.035    12.565    
    SLICE_X141Y63        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059    12.624    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                          -3.982    
  -------------------------------------------------------------------
                         slack                                  8.642    

Slack (MET) :             8.752ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_reg/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.290ns (28.074%)  route 0.743ns (71.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.262ns = ( 12.262 - 10.000 ) 
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.999ns (routing 0.706ns, distribution 1.293ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.639ns, distribution 1.117ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.999     2.728    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y65        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y65        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.845 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/Q
                         net (fo=17, routed)          0.523     3.368    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/fsm__0[2]
    SLICE_X141Y62        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173     3.541 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_i_1/O
                         net (fo=2, routed)           0.220     3.761    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_0
    SLICE_X141Y62        FDPE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.756    12.262    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y62        FDPE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_reg/C
                         clock pessimism              0.336    12.598    
                         clock uncertainty           -0.035    12.563    
    SLICE_X141Y62        FDPE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050    12.513    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_reg
  -------------------------------------------------------------------
                         required time                         12.513    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                  8.752    

Slack (MET) :             8.752ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/userrdy_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.290ns (28.074%)  route 0.743ns (71.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.262ns = ( 12.262 - 10.000 ) 
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.999ns (routing 0.706ns, distribution 1.293ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.639ns, distribution 1.117ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.999     2.728    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y65        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y65        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.845 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/Q
                         net (fo=17, routed)          0.523     3.368    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/fsm__0[2]
    SLICE_X141Y62        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173     3.541 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_i_1/O
                         net (fo=2, routed)           0.220     3.761    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_0
    SLICE_X141Y62        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/userrdy_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.756    12.262    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y62        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/userrdy_reg/C
                         clock pessimism              0.336    12.598    
                         clock uncertainty           -0.035    12.563    
    SLICE_X141Y62        FDCE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.050    12.513    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/userrdy_reg
  -------------------------------------------------------------------
                         required time                         12.513    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                  8.752    

Slack (MET) :             8.788ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.415ns (37.455%)  route 0.693ns (62.545%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.265ns = ( 12.265 - 10.000 ) 
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.999ns (routing 0.706ns, distribution 1.293ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.639ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.999     2.728    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y65        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y65        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     2.842 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/Q
                         net (fo=16, routed)          0.593     3.435    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/fsm__0[1]
    SLICE_X140Y63        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.185     3.620 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]_i_2/O
                         net (fo=4, routed)           0.074     3.694    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]_i_2_n_0
    SLICE_X140Y63        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     3.810 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]_i_1/O
                         net (fo=1, routed)           0.026     3.836    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]
    SLICE_X140Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.759    12.265    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
                         clock pessimism              0.336    12.601    
                         clock uncertainty           -0.035    12.566    
    SLICE_X140Y63        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.058    12.624    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                  8.788    

Slack (MET) :             8.867ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.339ns (32.913%)  route 0.691ns (67.087%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.265ns = ( 12.265 - 10.000 ) 
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.999ns (routing 0.706ns, distribution 1.293ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.639ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.999     2.728    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y65        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y65        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     2.842 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/Q
                         net (fo=16, routed)          0.593     3.435    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/fsm__0[1]
    SLICE_X140Y63        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.185     3.620 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]_i_2/O
                         net (fo=4, routed)           0.069     3.689    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]_i_2_n_0
    SLICE_X140Y63        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.040     3.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[6]_i_1/O
                         net (fo=1, routed)           0.029     3.758    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[6]
    SLICE_X140Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.759    12.265    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
                         clock pessimism              0.336    12.601    
                         clock uncertainty           -0.035    12.566    
    SLICE_X140Y63        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059    12.625    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.625    
                         arrival time                          -3.758    
  -------------------------------------------------------------------
                         slack                                  8.867    

Slack (MET) :             8.912ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.310ns (31.377%)  route 0.678ns (68.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.264ns = ( 12.264 - 10.000 ) 
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.999ns (routing 0.706ns, distribution 1.293ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.639ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.999     2.728    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y65        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y65        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.845 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/Q
                         net (fo=17, routed)          0.643     3.488    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/fsm__0[2]
    SLICE_X141Y62        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.193     3.681 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[1]_i_1/O
                         net (fo=1, routed)           0.035     3.716    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[1]
    SLICE_X141Y62        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.758    12.264    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y62        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/C
                         clock pessimism              0.336    12.600    
                         clock uncertainty           -0.035    12.565    
    SLICE_X141Y62        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    12.628    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                          -3.716    
  -------------------------------------------------------------------
                         slack                                  8.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.064ns (42.384%)  route 0.087ns (57.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Net Delay (Source):      0.898ns (routing 0.361ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.410ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.898     1.150    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y62        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y62        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.199 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/Q
                         net (fo=6, routed)           0.071     1.270    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[0]
    SLICE_X141Y63        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.015     1.285 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[4]_i_1/O
                         net (fo=1, routed)           0.016     1.301    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[4]
    SLICE_X141Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.068     1.455    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
                         clock pessimism             -0.260     1.195    
    SLICE_X141Y63        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.251    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Net Delay (Source):      0.897ns (routing 0.361ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.410ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.897     1.149    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y63        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.198 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/Q
                         net (fo=3, routed)           0.035     1.233    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg_n_0_[0]
    SLICE_X141Y63        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.248 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt[0]_i_1/O
                         net (fo=1, routed)           0.015     1.263    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt[0]
    SLICE_X141Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.068     1.455    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
                         clock pessimism             -0.300     1.154    
    SLICE_X141Y63        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.210    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Net Delay (Source):      0.897ns (routing 0.361ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.410ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.897     1.149    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y64        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.198 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/Q
                         net (fo=2, routed)           0.035     1.233    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg_n_0_[1]
    SLICE_X141Y64        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.015     1.248 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt[1]_i_1/O
                         net (fo=1, routed)           0.016     1.264    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt[1]
    SLICE_X141Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.067     1.454    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/C
                         clock pessimism             -0.299     1.154    
    SLICE_X141Y64        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.210    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Net Delay (Source):      0.896ns (routing 0.361ns, distribution 0.535ns)
  Clock Net Delay (Destination): 1.063ns (routing 0.410ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.896     1.148    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y63        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.197 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/Q
                         net (fo=4, routed)           0.035     1.232    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[5]
    SLICE_X140Y63        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.015     1.247 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[5]_i_1/O
                         net (fo=1, routed)           0.016     1.263    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[5]
    SLICE_X140Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.063     1.450    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
                         clock pessimism             -0.296     1.153    
    SLICE_X140Y63        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.209    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.063ns (54.310%)  route 0.053ns (45.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Net Delay (Source):      0.896ns (routing 0.361ns, distribution 0.535ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.410ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.896     1.148    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y62        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y62        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.196 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/Q
                         net (fo=2, routed)           0.037     1.233    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[8]
    SLICE_X141Y62        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     1.248 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_1/O
                         net (fo=1, routed)           0.016     1.264    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]
    SLICE_X141Y62        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.065     1.452    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y62        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/C
                         clock pessimism             -0.299     1.152    
    SLICE_X141Y62        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.208    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.078ns (60.000%)  route 0.052ns (40.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.150ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Net Delay (Source):      0.898ns (routing 0.361ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.410ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.898     1.150    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y62        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y62        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.198 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/Q
                         net (fo=5, routed)           0.036     1.234    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[2]
    SLICE_X141Y62        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.030     1.264 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[2]_i_1/O
                         net (fo=1, routed)           0.016     1.280    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[2]
    SLICE_X141Y62        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.068     1.455    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y62        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
                         clock pessimism             -0.299     1.155    
    SLICE_X141Y62        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.211    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.078ns (59.091%)  route 0.054ns (40.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Net Delay (Source):      0.896ns (routing 0.361ns, distribution 0.535ns)
  Clock Net Delay (Destination): 1.063ns (routing 0.410ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.896     1.148    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y63        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.196 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/Q
                         net (fo=3, routed)           0.039     1.235    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[6]
    SLICE_X140Y63        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.030     1.265 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]_i_1/O
                         net (fo=1, routed)           0.015     1.280    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]
    SLICE_X140Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.063     1.450    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
                         clock pessimism             -0.296     1.153    
    SLICE_X140Y63        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.209    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/userrdy_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/userrdy_r_reg[2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.048ns (18.182%)  route 0.216ns (81.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.896ns (routing 0.361ns, distribution 0.535ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.410ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.896     1.148    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y62        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/userrdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y62        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.196 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/userrdy_reg/Q
                         net (fo=1, routed)           0.216     1.412    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/userrdy
    SLICE_X142Y62        SRL16E                                       r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/userrdy_r_reg[2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.065     1.452    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y62        SRL16E                                       r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/userrdy_r_reg[2]_srl3/CLK
                         clock pessimism             -0.231     1.221    
    SLICE_X142Y62        SRL16E (Hold_F6LUT_SLICEM_CLK_D)
                                                      0.120     1.341    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/userrdy_r_reg[2]_srl3
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.078ns (58.647%)  route 0.055ns (41.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Net Delay (Source):      0.896ns (routing 0.361ns, distribution 0.535ns)
  Clock Net Delay (Destination): 1.063ns (routing 0.410ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.896     1.148    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y63        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.196 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/Q
                         net (fo=3, routed)           0.039     1.235    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[6]
    SLICE_X140Y63        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.030     1.265 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[6]_i_1/O
                         net (fo=1, routed)           0.016     1.281    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[6]
    SLICE_X140Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.063     1.450    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
                         clock pessimism             -0.296     1.153    
    SLICE_X140Y63        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.209    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.079ns (57.246%)  route 0.059ns (42.754%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.150ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Net Delay (Source):      0.898ns (routing 0.361ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.066ns (routing 0.410ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.898     1.150    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y65        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y65        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     1.198 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/Q
                         net (fo=17, routed)          0.043     1.241    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm_reg[2][2]
    SLICE_X142Y65        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.031     1.272 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[1]_i_1/O
                         net (fo=1, routed)           0.016     1.288    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone_n_2
    SLICE_X142Y65        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.066     1.453    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y65        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
                         clock pessimism             -0.297     1.155    
    SLICE_X142Y65        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.211    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X1Y3  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X1Y4  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X1Y5  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X1Y6  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X1Y7  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X1Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X1Y1  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X1Y2  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     BUFG_GT/I             n/a            1.379         10.000      8.621      BUFG_GT_X1Y25       PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/I
Min Period        n/a     SRL16E/CLK            n/a            1.116         10.000      8.884      SLICE_X142Y62       PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_r_reg[2]_srl3/CLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y4  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y3  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y4  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y6  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y6  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y7  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y1  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y1  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y2  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y5  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y6  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y3  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y5  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y6  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y7  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y7  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y1  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y1  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[3]
  To Clock:  txoutclk_out[3]

Setup :           15  Failing Endpoints,  Worst Slack       -1.452ns,  Total Violation      -18.558ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.452ns  (required time - arrival time)
  Source:                 UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1/RDCLK
                            (rising edge-triggered cell FIFO36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UserWrapper/UserModule/dot_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        5.254ns  (logic 4.131ns (78.626%)  route 1.123ns (21.374%))
  Logic Levels:           10  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.152ns = ( 6.152 - 4.000 ) 
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.163ns (routing 0.801ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.823ns (routing 0.727ns, distribution 1.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        2.163     2.560    UserWrapper/stream_in[0].gen_stream_in/s0_fifo/user_clk
    RAMB36_X14Y4         FIFO36E2                                     r  UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X14Y4         FIFO36E2 (Prop_FIFO36E2_FIFO36_RDCLK_DOUT[0])
                                                      0.424     2.984 f  UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1/DOUT[0]
                         net (fo=3, routed)           0.507     3.491    UserWrapper/UserModule/dot1__0/B[0]
    DSP48E2_X22Y9        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[0]_B2_DATA[0])
                                                      0.327     3.818 r  UserWrapper/UserModule/dot1__0/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, routed)           0.000     3.818    UserWrapper/UserModule/dot1__0/DSP_A_B_DATA.B2_DATA<0>
    DSP48E2_X22Y9        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[0]_B2B1[0])
                                                      0.109     3.927 r  UserWrapper/UserModule/dot1__0/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, routed)           0.000     3.927    UserWrapper/UserModule/dot1__0/DSP_PREADD_DATA.B2B1<0>
    DSP48E2_X22Y9        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[0]_U[31])
                                                      0.868     4.795 f  UserWrapper/UserModule/dot1__0/DSP_MULTIPLIER_INST/U[31]
                         net (fo=1, routed)           0.000     4.795    UserWrapper/UserModule/dot1__0/DSP_MULTIPLIER.U<31>
    DSP48E2_X22Y9        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[31]_U_DATA[31])
                                                      0.110     4.905 r  UserWrapper/UserModule/dot1__0/DSP_M_DATA_INST/U_DATA[31]
                         net (fo=1, routed)           0.000     4.905    UserWrapper/UserModule/dot1__0/DSP_M_DATA.U_DATA<31>
    DSP48E2_X22Y9        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[31]_ALU_OUT[47])
                                                      0.702     5.607 f  UserWrapper/UserModule/dot1__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.607    UserWrapper/UserModule/dot1__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X22Y9        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.197     5.804 r  UserWrapper/UserModule/dot1__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.820    UserWrapper/UserModule/dot1__1/PCIN[47]
    DSP48E2_X22Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.673     6.493 f  UserWrapper/UserModule/dot1__1/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     6.493    UserWrapper/UserModule/dot1__1/DSP_ALU.ALU_OUT<2>
    DSP48E2_X22Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.193     6.686 r  UserWrapper/UserModule/dot1__1/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.532     7.218    UserWrapper/UserModule/dot1__1_n_103
    SLICE_X118Y25        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.342     7.560 r  UserWrapper/UserModule/dot_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     7.587    UserWrapper/UserModule/dot_reg[23]_i_1_n_0
    SLICE_X118Y26        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.186     7.773 r  UserWrapper/UserModule/dot_reg[31]_i_1/O[7]
                         net (fo=1, routed)           0.041     7.814    UserWrapper/UserModule/dot_reg[31]_i_1_n_8
    SLICE_X118Y26        FDRE                                         r  UserWrapper/UserModule/dot_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.823     6.152    UserWrapper/UserModule/user_clk
    SLICE_X118Y26        FDRE                                         r  UserWrapper/UserModule/dot_reg[31]/C
                         clock pessimism              0.185     6.337    
                         clock uncertainty           -0.035     6.302    
    SLICE_X118Y26        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     6.362    UserWrapper/UserModule/dot_reg[31]
  -------------------------------------------------------------------
                         required time                          6.362    
                         arrival time                          -7.814    
  -------------------------------------------------------------------
                         slack                                 -1.452    

Slack (VIOLATED) :        -1.438ns  (required time - arrival time)
  Source:                 UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1/RDCLK
                            (rising edge-triggered cell FIFO36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UserWrapper/UserModule/dot_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        5.239ns  (logic 4.119ns (78.622%)  route 1.120ns (21.378%))
  Logic Levels:           10  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.152ns = ( 6.152 - 4.000 ) 
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.163ns (routing 0.801ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.823ns (routing 0.727ns, distribution 1.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        2.163     2.560    UserWrapper/stream_in[0].gen_stream_in/s0_fifo/user_clk
    RAMB36_X14Y4         FIFO36E2                                     r  UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X14Y4         FIFO36E2 (Prop_FIFO36E2_FIFO36_RDCLK_DOUT[0])
                                                      0.424     2.984 f  UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1/DOUT[0]
                         net (fo=3, routed)           0.507     3.491    UserWrapper/UserModule/dot1__0/B[0]
    DSP48E2_X22Y9        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[0]_B2_DATA[0])
                                                      0.327     3.818 r  UserWrapper/UserModule/dot1__0/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, routed)           0.000     3.818    UserWrapper/UserModule/dot1__0/DSP_A_B_DATA.B2_DATA<0>
    DSP48E2_X22Y9        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[0]_B2B1[0])
                                                      0.109     3.927 r  UserWrapper/UserModule/dot1__0/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, routed)           0.000     3.927    UserWrapper/UserModule/dot1__0/DSP_PREADD_DATA.B2B1<0>
    DSP48E2_X22Y9        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[0]_U[31])
                                                      0.868     4.795 f  UserWrapper/UserModule/dot1__0/DSP_MULTIPLIER_INST/U[31]
                         net (fo=1, routed)           0.000     4.795    UserWrapper/UserModule/dot1__0/DSP_MULTIPLIER.U<31>
    DSP48E2_X22Y9        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[31]_U_DATA[31])
                                                      0.110     4.905 r  UserWrapper/UserModule/dot1__0/DSP_M_DATA_INST/U_DATA[31]
                         net (fo=1, routed)           0.000     4.905    UserWrapper/UserModule/dot1__0/DSP_M_DATA.U_DATA<31>
    DSP48E2_X22Y9        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[31]_ALU_OUT[47])
                                                      0.702     5.607 f  UserWrapper/UserModule/dot1__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.607    UserWrapper/UserModule/dot1__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X22Y9        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.197     5.804 r  UserWrapper/UserModule/dot1__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.820    UserWrapper/UserModule/dot1__1/PCIN[47]
    DSP48E2_X22Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.673     6.493 f  UserWrapper/UserModule/dot1__1/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     6.493    UserWrapper/UserModule/dot1__1/DSP_ALU.ALU_OUT<2>
    DSP48E2_X22Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.193     6.686 r  UserWrapper/UserModule/dot1__1/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.532     7.218    UserWrapper/UserModule/dot1__1_n_103
    SLICE_X118Y25        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.342     7.560 r  UserWrapper/UserModule/dot_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     7.587    UserWrapper/UserModule/dot_reg[23]_i_1_n_0
    SLICE_X118Y26        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.174     7.761 r  UserWrapper/UserModule/dot_reg[31]_i_1/O[5]
                         net (fo=1, routed)           0.038     7.799    UserWrapper/UserModule/dot_reg[31]_i_1_n_10
    SLICE_X118Y26        FDRE                                         r  UserWrapper/UserModule/dot_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.823     6.152    UserWrapper/UserModule/user_clk
    SLICE_X118Y26        FDRE                                         r  UserWrapper/UserModule/dot_reg[29]/C
                         clock pessimism              0.185     6.337    
                         clock uncertainty           -0.035     6.302    
    SLICE_X118Y26        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     6.361    UserWrapper/UserModule/dot_reg[29]
  -------------------------------------------------------------------
                         required time                          6.361    
                         arrival time                          -7.799    
  -------------------------------------------------------------------
                         slack                                 -1.438    

Slack (VIOLATED) :        -1.404ns  (required time - arrival time)
  Source:                 UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1/RDCLK
                            (rising edge-triggered cell FIFO36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UserWrapper/UserModule/dot_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 4.083ns (78.429%)  route 1.123ns (21.571%))
  Logic Levels:           10  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.153ns = ( 6.153 - 4.000 ) 
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.163ns (routing 0.801ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.824ns (routing 0.727ns, distribution 1.097ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        2.163     2.560    UserWrapper/stream_in[0].gen_stream_in/s0_fifo/user_clk
    RAMB36_X14Y4         FIFO36E2                                     r  UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X14Y4         FIFO36E2 (Prop_FIFO36E2_FIFO36_RDCLK_DOUT[0])
                                                      0.424     2.984 f  UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1/DOUT[0]
                         net (fo=3, routed)           0.507     3.491    UserWrapper/UserModule/dot1__0/B[0]
    DSP48E2_X22Y9        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[0]_B2_DATA[0])
                                                      0.327     3.818 r  UserWrapper/UserModule/dot1__0/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, routed)           0.000     3.818    UserWrapper/UserModule/dot1__0/DSP_A_B_DATA.B2_DATA<0>
    DSP48E2_X22Y9        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[0]_B2B1[0])
                                                      0.109     3.927 r  UserWrapper/UserModule/dot1__0/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, routed)           0.000     3.927    UserWrapper/UserModule/dot1__0/DSP_PREADD_DATA.B2B1<0>
    DSP48E2_X22Y9        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[0]_U[31])
                                                      0.868     4.795 f  UserWrapper/UserModule/dot1__0/DSP_MULTIPLIER_INST/U[31]
                         net (fo=1, routed)           0.000     4.795    UserWrapper/UserModule/dot1__0/DSP_MULTIPLIER.U<31>
    DSP48E2_X22Y9        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[31]_U_DATA[31])
                                                      0.110     4.905 r  UserWrapper/UserModule/dot1__0/DSP_M_DATA_INST/U_DATA[31]
                         net (fo=1, routed)           0.000     4.905    UserWrapper/UserModule/dot1__0/DSP_M_DATA.U_DATA<31>
    DSP48E2_X22Y9        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[31]_ALU_OUT[47])
                                                      0.702     5.607 f  UserWrapper/UserModule/dot1__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.607    UserWrapper/UserModule/dot1__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X22Y9        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.197     5.804 r  UserWrapper/UserModule/dot1__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.820    UserWrapper/UserModule/dot1__1/PCIN[47]
    DSP48E2_X22Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.673     6.493 f  UserWrapper/UserModule/dot1__1/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     6.493    UserWrapper/UserModule/dot1__1/DSP_ALU.ALU_OUT<2>
    DSP48E2_X22Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.193     6.686 r  UserWrapper/UserModule/dot1__1/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.532     7.218    UserWrapper/UserModule/dot1__1_n_103
    SLICE_X118Y25        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.342     7.560 r  UserWrapper/UserModule/dot_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     7.587    UserWrapper/UserModule/dot_reg[23]_i_1_n_0
    SLICE_X118Y26        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.138     7.725 r  UserWrapper/UserModule/dot_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.041     7.766    UserWrapper/UserModule/dot_reg[31]_i_1_n_12
    SLICE_X118Y26        FDRE                                         r  UserWrapper/UserModule/dot_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.824     6.153    UserWrapper/UserModule/user_clk
    SLICE_X118Y26        FDRE                                         r  UserWrapper/UserModule/dot_reg[27]/C
                         clock pessimism              0.185     6.338    
                         clock uncertainty           -0.035     6.303    
    SLICE_X118Y26        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     6.362    UserWrapper/UserModule/dot_reg[27]
  -------------------------------------------------------------------
                         required time                          6.362    
                         arrival time                          -7.766    
  -------------------------------------------------------------------
                         slack                                 -1.404    

Slack (VIOLATED) :        -1.402ns  (required time - arrival time)
  Source:                 UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1/RDCLK
                            (rising edge-triggered cell FIFO36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UserWrapper/UserModule/dot_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 4.086ns (78.517%)  route 1.118ns (21.483%))
  Logic Levels:           10  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.152ns = ( 6.152 - 4.000 ) 
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.163ns (routing 0.801ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.823ns (routing 0.727ns, distribution 1.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        2.163     2.560    UserWrapper/stream_in[0].gen_stream_in/s0_fifo/user_clk
    RAMB36_X14Y4         FIFO36E2                                     r  UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X14Y4         FIFO36E2 (Prop_FIFO36E2_FIFO36_RDCLK_DOUT[0])
                                                      0.424     2.984 f  UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1/DOUT[0]
                         net (fo=3, routed)           0.507     3.491    UserWrapper/UserModule/dot1__0/B[0]
    DSP48E2_X22Y9        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[0]_B2_DATA[0])
                                                      0.327     3.818 r  UserWrapper/UserModule/dot1__0/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, routed)           0.000     3.818    UserWrapper/UserModule/dot1__0/DSP_A_B_DATA.B2_DATA<0>
    DSP48E2_X22Y9        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[0]_B2B1[0])
                                                      0.109     3.927 r  UserWrapper/UserModule/dot1__0/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, routed)           0.000     3.927    UserWrapper/UserModule/dot1__0/DSP_PREADD_DATA.B2B1<0>
    DSP48E2_X22Y9        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[0]_U[31])
                                                      0.868     4.795 f  UserWrapper/UserModule/dot1__0/DSP_MULTIPLIER_INST/U[31]
                         net (fo=1, routed)           0.000     4.795    UserWrapper/UserModule/dot1__0/DSP_MULTIPLIER.U<31>
    DSP48E2_X22Y9        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[31]_U_DATA[31])
                                                      0.110     4.905 r  UserWrapper/UserModule/dot1__0/DSP_M_DATA_INST/U_DATA[31]
                         net (fo=1, routed)           0.000     4.905    UserWrapper/UserModule/dot1__0/DSP_M_DATA.U_DATA<31>
    DSP48E2_X22Y9        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[31]_ALU_OUT[47])
                                                      0.702     5.607 f  UserWrapper/UserModule/dot1__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.607    UserWrapper/UserModule/dot1__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X22Y9        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.197     5.804 r  UserWrapper/UserModule/dot1__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.820    UserWrapper/UserModule/dot1__1/PCIN[47]
    DSP48E2_X22Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.673     6.493 f  UserWrapper/UserModule/dot1__1/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     6.493    UserWrapper/UserModule/dot1__1/DSP_ALU.ALU_OUT<2>
    DSP48E2_X22Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.193     6.686 r  UserWrapper/UserModule/dot1__1/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.532     7.218    UserWrapper/UserModule/dot1__1_n_103
    SLICE_X118Y25        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.342     7.560 r  UserWrapper/UserModule/dot_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     7.587    UserWrapper/UserModule/dot_reg[23]_i_1_n_0
    SLICE_X118Y26        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.141     7.728 r  UserWrapper/UserModule/dot_reg[31]_i_1/O[4]
                         net (fo=1, routed)           0.036     7.764    UserWrapper/UserModule/dot_reg[31]_i_1_n_11
    SLICE_X118Y26        FDRE                                         r  UserWrapper/UserModule/dot_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.823     6.152    UserWrapper/UserModule/user_clk
    SLICE_X118Y26        FDRE                                         r  UserWrapper/UserModule/dot_reg[28]/C
                         clock pessimism              0.185     6.337    
                         clock uncertainty           -0.035     6.302    
    SLICE_X118Y26        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     6.362    UserWrapper/UserModule/dot_reg[28]
  -------------------------------------------------------------------
                         required time                          6.362    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                 -1.402    

Slack (VIOLATED) :        -1.400ns  (required time - arrival time)
  Source:                 UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1/RDCLK
                            (rising edge-triggered cell FIFO36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UserWrapper/UserModule/dot_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        5.201ns  (logic 4.078ns (78.408%)  route 1.123ns (21.592%))
  Logic Levels:           10  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.153ns = ( 6.153 - 4.000 ) 
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.163ns (routing 0.801ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.824ns (routing 0.727ns, distribution 1.097ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        2.163     2.560    UserWrapper/stream_in[0].gen_stream_in/s0_fifo/user_clk
    RAMB36_X14Y4         FIFO36E2                                     r  UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X14Y4         FIFO36E2 (Prop_FIFO36E2_FIFO36_RDCLK_DOUT[0])
                                                      0.424     2.984 f  UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1/DOUT[0]
                         net (fo=3, routed)           0.507     3.491    UserWrapper/UserModule/dot1__0/B[0]
    DSP48E2_X22Y9        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[0]_B2_DATA[0])
                                                      0.327     3.818 r  UserWrapper/UserModule/dot1__0/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, routed)           0.000     3.818    UserWrapper/UserModule/dot1__0/DSP_A_B_DATA.B2_DATA<0>
    DSP48E2_X22Y9        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[0]_B2B1[0])
                                                      0.109     3.927 r  UserWrapper/UserModule/dot1__0/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, routed)           0.000     3.927    UserWrapper/UserModule/dot1__0/DSP_PREADD_DATA.B2B1<0>
    DSP48E2_X22Y9        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[0]_U[31])
                                                      0.868     4.795 f  UserWrapper/UserModule/dot1__0/DSP_MULTIPLIER_INST/U[31]
                         net (fo=1, routed)           0.000     4.795    UserWrapper/UserModule/dot1__0/DSP_MULTIPLIER.U<31>
    DSP48E2_X22Y9        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[31]_U_DATA[31])
                                                      0.110     4.905 r  UserWrapper/UserModule/dot1__0/DSP_M_DATA_INST/U_DATA[31]
                         net (fo=1, routed)           0.000     4.905    UserWrapper/UserModule/dot1__0/DSP_M_DATA.U_DATA<31>
    DSP48E2_X22Y9        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[31]_ALU_OUT[47])
                                                      0.702     5.607 f  UserWrapper/UserModule/dot1__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.607    UserWrapper/UserModule/dot1__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X22Y9        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.197     5.804 r  UserWrapper/UserModule/dot1__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.820    UserWrapper/UserModule/dot1__1/PCIN[47]
    DSP48E2_X22Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.673     6.493 f  UserWrapper/UserModule/dot1__1/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     6.493    UserWrapper/UserModule/dot1__1/DSP_ALU.ALU_OUT<2>
    DSP48E2_X22Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.193     6.686 r  UserWrapper/UserModule/dot1__1/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.532     7.218    UserWrapper/UserModule/dot1__1_n_103
    SLICE_X118Y25        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.342     7.560 r  UserWrapper/UserModule/dot_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     7.587    UserWrapper/UserModule/dot_reg[23]_i_1_n_0
    SLICE_X118Y26        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.133     7.720 r  UserWrapper/UserModule/dot_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.041     7.761    UserWrapper/UserModule/dot_reg[31]_i_1_n_14
    SLICE_X118Y26        FDRE                                         r  UserWrapper/UserModule/dot_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.824     6.153    UserWrapper/UserModule/user_clk
    SLICE_X118Y26        FDRE                                         r  UserWrapper/UserModule/dot_reg[25]/C
                         clock pessimism              0.185     6.338    
                         clock uncertainty           -0.035     6.303    
    SLICE_X118Y26        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     6.361    UserWrapper/UserModule/dot_reg[25]
  -------------------------------------------------------------------
                         required time                          6.361    
                         arrival time                          -7.761    
  -------------------------------------------------------------------
                         slack                                 -1.400    

Slack (VIOLATED) :        -1.400ns  (required time - arrival time)
  Source:                 UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1/RDCLK
                            (rising edge-triggered cell FIFO36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UserWrapper/UserModule/dot_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        5.202ns  (logic 4.081ns (78.451%)  route 1.121ns (21.549%))
  Logic Levels:           10  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.152ns = ( 6.152 - 4.000 ) 
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.163ns (routing 0.801ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.823ns (routing 0.727ns, distribution 1.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        2.163     2.560    UserWrapper/stream_in[0].gen_stream_in/s0_fifo/user_clk
    RAMB36_X14Y4         FIFO36E2                                     r  UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X14Y4         FIFO36E2 (Prop_FIFO36E2_FIFO36_RDCLK_DOUT[0])
                                                      0.424     2.984 f  UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1/DOUT[0]
                         net (fo=3, routed)           0.507     3.491    UserWrapper/UserModule/dot1__0/B[0]
    DSP48E2_X22Y9        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[0]_B2_DATA[0])
                                                      0.327     3.818 r  UserWrapper/UserModule/dot1__0/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, routed)           0.000     3.818    UserWrapper/UserModule/dot1__0/DSP_A_B_DATA.B2_DATA<0>
    DSP48E2_X22Y9        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[0]_B2B1[0])
                                                      0.109     3.927 r  UserWrapper/UserModule/dot1__0/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, routed)           0.000     3.927    UserWrapper/UserModule/dot1__0/DSP_PREADD_DATA.B2B1<0>
    DSP48E2_X22Y9        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[0]_U[31])
                                                      0.868     4.795 f  UserWrapper/UserModule/dot1__0/DSP_MULTIPLIER_INST/U[31]
                         net (fo=1, routed)           0.000     4.795    UserWrapper/UserModule/dot1__0/DSP_MULTIPLIER.U<31>
    DSP48E2_X22Y9        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[31]_U_DATA[31])
                                                      0.110     4.905 r  UserWrapper/UserModule/dot1__0/DSP_M_DATA_INST/U_DATA[31]
                         net (fo=1, routed)           0.000     4.905    UserWrapper/UserModule/dot1__0/DSP_M_DATA.U_DATA<31>
    DSP48E2_X22Y9        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[31]_ALU_OUT[47])
                                                      0.702     5.607 f  UserWrapper/UserModule/dot1__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.607    UserWrapper/UserModule/dot1__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X22Y9        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.197     5.804 r  UserWrapper/UserModule/dot1__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.820    UserWrapper/UserModule/dot1__1/PCIN[47]
    DSP48E2_X22Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.673     6.493 f  UserWrapper/UserModule/dot1__1/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     6.493    UserWrapper/UserModule/dot1__1/DSP_ALU.ALU_OUT<2>
    DSP48E2_X22Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.193     6.686 r  UserWrapper/UserModule/dot1__1/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.532     7.218    UserWrapper/UserModule/dot1__1_n_103
    SLICE_X118Y25        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.342     7.560 r  UserWrapper/UserModule/dot_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     7.587    UserWrapper/UserModule/dot_reg[23]_i_1_n_0
    SLICE_X118Y26        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.136     7.723 r  UserWrapper/UserModule/dot_reg[31]_i_1/O[6]
                         net (fo=1, routed)           0.039     7.762    UserWrapper/UserModule/dot_reg[31]_i_1_n_9
    SLICE_X118Y26        FDRE                                         r  UserWrapper/UserModule/dot_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.823     6.152    UserWrapper/UserModule/user_clk
    SLICE_X118Y26        FDRE                                         r  UserWrapper/UserModule/dot_reg[30]/C
                         clock pessimism              0.185     6.337    
                         clock uncertainty           -0.035     6.302    
    SLICE_X118Y26        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060     6.362    UserWrapper/UserModule/dot_reg[30]
  -------------------------------------------------------------------
                         required time                          6.362    
                         arrival time                          -7.762    
  -------------------------------------------------------------------
                         slack                                 -1.400    

Slack (VIOLATED) :        -1.361ns  (required time - arrival time)
  Source:                 UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1/RDCLK
                            (rising edge-triggered cell FIFO36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UserWrapper/UserModule/dot_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 4.044ns (78.327%)  route 1.119ns (21.673%))
  Logic Levels:           10  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.153ns = ( 6.153 - 4.000 ) 
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.163ns (routing 0.801ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.824ns (routing 0.727ns, distribution 1.097ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        2.163     2.560    UserWrapper/stream_in[0].gen_stream_in/s0_fifo/user_clk
    RAMB36_X14Y4         FIFO36E2                                     r  UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X14Y4         FIFO36E2 (Prop_FIFO36E2_FIFO36_RDCLK_DOUT[0])
                                                      0.424     2.984 f  UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1/DOUT[0]
                         net (fo=3, routed)           0.507     3.491    UserWrapper/UserModule/dot1__0/B[0]
    DSP48E2_X22Y9        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[0]_B2_DATA[0])
                                                      0.327     3.818 r  UserWrapper/UserModule/dot1__0/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, routed)           0.000     3.818    UserWrapper/UserModule/dot1__0/DSP_A_B_DATA.B2_DATA<0>
    DSP48E2_X22Y9        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[0]_B2B1[0])
                                                      0.109     3.927 r  UserWrapper/UserModule/dot1__0/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, routed)           0.000     3.927    UserWrapper/UserModule/dot1__0/DSP_PREADD_DATA.B2B1<0>
    DSP48E2_X22Y9        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[0]_U[31])
                                                      0.868     4.795 f  UserWrapper/UserModule/dot1__0/DSP_MULTIPLIER_INST/U[31]
                         net (fo=1, routed)           0.000     4.795    UserWrapper/UserModule/dot1__0/DSP_MULTIPLIER.U<31>
    DSP48E2_X22Y9        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[31]_U_DATA[31])
                                                      0.110     4.905 r  UserWrapper/UserModule/dot1__0/DSP_M_DATA_INST/U_DATA[31]
                         net (fo=1, routed)           0.000     4.905    UserWrapper/UserModule/dot1__0/DSP_M_DATA.U_DATA<31>
    DSP48E2_X22Y9        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[31]_ALU_OUT[47])
                                                      0.702     5.607 f  UserWrapper/UserModule/dot1__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.607    UserWrapper/UserModule/dot1__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X22Y9        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.197     5.804 r  UserWrapper/UserModule/dot1__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.820    UserWrapper/UserModule/dot1__1/PCIN[47]
    DSP48E2_X22Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.673     6.493 f  UserWrapper/UserModule/dot1__1/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     6.493    UserWrapper/UserModule/dot1__1/DSP_ALU.ALU_OUT<2>
    DSP48E2_X22Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.193     6.686 r  UserWrapper/UserModule/dot1__1/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.532     7.218    UserWrapper/UserModule/dot1__1_n_103
    SLICE_X118Y25        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.342     7.560 r  UserWrapper/UserModule/dot_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     7.587    UserWrapper/UserModule/dot_reg[23]_i_1_n_0
    SLICE_X118Y26        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.099     7.686 r  UserWrapper/UserModule/dot_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.037     7.723    UserWrapper/UserModule/dot_reg[31]_i_1_n_15
    SLICE_X118Y26        FDRE                                         r  UserWrapper/UserModule/dot_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.824     6.153    UserWrapper/UserModule/user_clk
    SLICE_X118Y26        FDRE                                         r  UserWrapper/UserModule/dot_reg[24]/C
                         clock pessimism              0.185     6.338    
                         clock uncertainty           -0.035     6.303    
    SLICE_X118Y26        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     6.362    UserWrapper/UserModule/dot_reg[24]
  -------------------------------------------------------------------
                         required time                          6.362    
                         arrival time                          -7.723    
  -------------------------------------------------------------------
                         slack                                 -1.361    

Slack (VIOLATED) :        -1.357ns  (required time - arrival time)
  Source:                 UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1/RDCLK
                            (rising edge-triggered cell FIFO36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UserWrapper/UserModule/dot_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        5.159ns  (logic 4.034ns (78.193%)  route 1.125ns (21.807%))
  Logic Levels:           10  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.153ns = ( 6.153 - 4.000 ) 
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.163ns (routing 0.801ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.824ns (routing 0.727ns, distribution 1.097ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        2.163     2.560    UserWrapper/stream_in[0].gen_stream_in/s0_fifo/user_clk
    RAMB36_X14Y4         FIFO36E2                                     r  UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X14Y4         FIFO36E2 (Prop_FIFO36E2_FIFO36_RDCLK_DOUT[0])
                                                      0.424     2.984 f  UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1/DOUT[0]
                         net (fo=3, routed)           0.507     3.491    UserWrapper/UserModule/dot1__0/B[0]
    DSP48E2_X22Y9        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[0]_B2_DATA[0])
                                                      0.327     3.818 r  UserWrapper/UserModule/dot1__0/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, routed)           0.000     3.818    UserWrapper/UserModule/dot1__0/DSP_A_B_DATA.B2_DATA<0>
    DSP48E2_X22Y9        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[0]_B2B1[0])
                                                      0.109     3.927 r  UserWrapper/UserModule/dot1__0/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, routed)           0.000     3.927    UserWrapper/UserModule/dot1__0/DSP_PREADD_DATA.B2B1<0>
    DSP48E2_X22Y9        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[0]_U[31])
                                                      0.868     4.795 f  UserWrapper/UserModule/dot1__0/DSP_MULTIPLIER_INST/U[31]
                         net (fo=1, routed)           0.000     4.795    UserWrapper/UserModule/dot1__0/DSP_MULTIPLIER.U<31>
    DSP48E2_X22Y9        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[31]_U_DATA[31])
                                                      0.110     4.905 r  UserWrapper/UserModule/dot1__0/DSP_M_DATA_INST/U_DATA[31]
                         net (fo=1, routed)           0.000     4.905    UserWrapper/UserModule/dot1__0/DSP_M_DATA.U_DATA<31>
    DSP48E2_X22Y9        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[31]_ALU_OUT[47])
                                                      0.702     5.607 f  UserWrapper/UserModule/dot1__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.607    UserWrapper/UserModule/dot1__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X22Y9        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.197     5.804 r  UserWrapper/UserModule/dot1__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.820    UserWrapper/UserModule/dot1__1/PCIN[47]
    DSP48E2_X22Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.673     6.493 f  UserWrapper/UserModule/dot1__1/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     6.493    UserWrapper/UserModule/dot1__1/DSP_ALU.ALU_OUT<2>
    DSP48E2_X22Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.193     6.686 r  UserWrapper/UserModule/dot1__1/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.532     7.218    UserWrapper/UserModule/dot1__1_n_103
    SLICE_X118Y25        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.342     7.560 r  UserWrapper/UserModule/dot_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     7.587    UserWrapper/UserModule/dot_reg[23]_i_1_n_0
    SLICE_X118Y26        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.089     7.676 r  UserWrapper/UserModule/dot_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.043     7.719    UserWrapper/UserModule/dot_reg[31]_i_1_n_13
    SLICE_X118Y26        FDRE                                         r  UserWrapper/UserModule/dot_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.824     6.153    UserWrapper/UserModule/user_clk
    SLICE_X118Y26        FDRE                                         r  UserWrapper/UserModule/dot_reg[26]/C
                         clock pessimism              0.185     6.338    
                         clock uncertainty           -0.035     6.303    
    SLICE_X118Y26        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     6.362    UserWrapper/UserModule/dot_reg[26]
  -------------------------------------------------------------------
                         required time                          6.362    
                         arrival time                          -7.719    
  -------------------------------------------------------------------
                         slack                                 -1.357    

Slack (VIOLATED) :        -1.180ns  (required time - arrival time)
  Source:                 UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1/RDCLK
                            (rising edge-triggered cell FIFO36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UserWrapper/UserModule/dot_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 3.888ns (78.010%)  route 1.096ns (21.990%))
  Logic Levels:           9  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.154ns = ( 6.154 - 4.000 ) 
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.163ns (routing 0.801ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.727ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        2.163     2.560    UserWrapper/stream_in[0].gen_stream_in/s0_fifo/user_clk
    RAMB36_X14Y4         FIFO36E2                                     r  UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X14Y4         FIFO36E2 (Prop_FIFO36E2_FIFO36_RDCLK_DOUT[0])
                                                      0.424     2.984 f  UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1/DOUT[0]
                         net (fo=3, routed)           0.507     3.491    UserWrapper/UserModule/dot1__0/B[0]
    DSP48E2_X22Y9        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[0]_B2_DATA[0])
                                                      0.327     3.818 r  UserWrapper/UserModule/dot1__0/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, routed)           0.000     3.818    UserWrapper/UserModule/dot1__0/DSP_A_B_DATA.B2_DATA<0>
    DSP48E2_X22Y9        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[0]_B2B1[0])
                                                      0.109     3.927 r  UserWrapper/UserModule/dot1__0/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, routed)           0.000     3.927    UserWrapper/UserModule/dot1__0/DSP_PREADD_DATA.B2B1<0>
    DSP48E2_X22Y9        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[0]_U[31])
                                                      0.868     4.795 f  UserWrapper/UserModule/dot1__0/DSP_MULTIPLIER_INST/U[31]
                         net (fo=1, routed)           0.000     4.795    UserWrapper/UserModule/dot1__0/DSP_MULTIPLIER.U<31>
    DSP48E2_X22Y9        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[31]_U_DATA[31])
                                                      0.110     4.905 r  UserWrapper/UserModule/dot1__0/DSP_M_DATA_INST/U_DATA[31]
                         net (fo=1, routed)           0.000     4.905    UserWrapper/UserModule/dot1__0/DSP_M_DATA.U_DATA<31>
    DSP48E2_X22Y9        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[31]_ALU_OUT[47])
                                                      0.702     5.607 f  UserWrapper/UserModule/dot1__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.607    UserWrapper/UserModule/dot1__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X22Y9        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.197     5.804 r  UserWrapper/UserModule/dot1__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.820    UserWrapper/UserModule/dot1__1/PCIN[47]
    DSP48E2_X22Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.673     6.493 f  UserWrapper/UserModule/dot1__1/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     6.493    UserWrapper/UserModule/dot1__1/DSP_ALU.ALU_OUT<2>
    DSP48E2_X22Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.193     6.686 r  UserWrapper/UserModule/dot1__1/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.532     7.218    UserWrapper/UserModule/dot1__1_n_103
    SLICE_X118Y25        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[7])
                                                      0.285     7.503 r  UserWrapper/UserModule/dot_reg[23]_i_1/O[7]
                         net (fo=1, routed)           0.041     7.544    UserWrapper/UserModule/dot_reg[23]_i_1_n_8
    SLICE_X118Y25        FDRE                                         r  UserWrapper/UserModule/dot_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.825     6.154    UserWrapper/UserModule/user_clk
    SLICE_X118Y25        FDRE                                         r  UserWrapper/UserModule/dot_reg[23]/C
                         clock pessimism              0.185     6.339    
                         clock uncertainty           -0.035     6.304    
    SLICE_X118Y25        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     6.364    UserWrapper/UserModule/dot_reg[23]
  -------------------------------------------------------------------
                         required time                          6.364    
                         arrival time                          -7.544    
  -------------------------------------------------------------------
                         slack                                 -1.180    

Slack (VIOLATED) :        -1.167ns  (required time - arrival time)
  Source:                 UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1/RDCLK
                            (rising edge-triggered cell FIFO36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UserWrapper/UserModule/dot_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 3.877ns (78.008%)  route 1.093ns (21.992%))
  Logic Levels:           9  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.154ns = ( 6.154 - 4.000 ) 
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.163ns (routing 0.801ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.727ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        2.163     2.560    UserWrapper/stream_in[0].gen_stream_in/s0_fifo/user_clk
    RAMB36_X14Y4         FIFO36E2                                     r  UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X14Y4         FIFO36E2 (Prop_FIFO36E2_FIFO36_RDCLK_DOUT[0])
                                                      0.424     2.984 f  UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1/DOUT[0]
                         net (fo=3, routed)           0.507     3.491    UserWrapper/UserModule/dot1__0/B[0]
    DSP48E2_X22Y9        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[0]_B2_DATA[0])
                                                      0.327     3.818 r  UserWrapper/UserModule/dot1__0/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, routed)           0.000     3.818    UserWrapper/UserModule/dot1__0/DSP_A_B_DATA.B2_DATA<0>
    DSP48E2_X22Y9        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[0]_B2B1[0])
                                                      0.109     3.927 r  UserWrapper/UserModule/dot1__0/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, routed)           0.000     3.927    UserWrapper/UserModule/dot1__0/DSP_PREADD_DATA.B2B1<0>
    DSP48E2_X22Y9        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[0]_U[31])
                                                      0.868     4.795 f  UserWrapper/UserModule/dot1__0/DSP_MULTIPLIER_INST/U[31]
                         net (fo=1, routed)           0.000     4.795    UserWrapper/UserModule/dot1__0/DSP_MULTIPLIER.U<31>
    DSP48E2_X22Y9        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[31]_U_DATA[31])
                                                      0.110     4.905 r  UserWrapper/UserModule/dot1__0/DSP_M_DATA_INST/U_DATA[31]
                         net (fo=1, routed)           0.000     4.905    UserWrapper/UserModule/dot1__0/DSP_M_DATA.U_DATA<31>
    DSP48E2_X22Y9        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[31]_ALU_OUT[47])
                                                      0.702     5.607 f  UserWrapper/UserModule/dot1__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.607    UserWrapper/UserModule/dot1__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X22Y9        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.197     5.804 r  UserWrapper/UserModule/dot1__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.820    UserWrapper/UserModule/dot1__1/PCIN[47]
    DSP48E2_X22Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.673     6.493 f  UserWrapper/UserModule/dot1__1/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     6.493    UserWrapper/UserModule/dot1__1/DSP_ALU.ALU_OUT<2>
    DSP48E2_X22Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.193     6.686 r  UserWrapper/UserModule/dot1__1/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.532     7.218    UserWrapper/UserModule/dot1__1_n_103
    SLICE_X118Y25        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[5])
                                                      0.274     7.492 r  UserWrapper/UserModule/dot_reg[23]_i_1/O[5]
                         net (fo=1, routed)           0.038     7.530    UserWrapper/UserModule/dot_reg[23]_i_1_n_10
    SLICE_X118Y25        FDRE                                         r  UserWrapper/UserModule/dot_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.825     6.154    UserWrapper/UserModule/user_clk
    SLICE_X118Y25        FDRE                                         r  UserWrapper/UserModule/dot_reg[21]/C
                         clock pessimism              0.185     6.339    
                         clock uncertainty           -0.035     6.304    
    SLICE_X118Y25        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     6.363    UserWrapper/UserModule/dot_reg[21]
  -------------------------------------------------------------------
                         required time                          6.363    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                 -1.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 PicoFramework/app/PIO_EP/EP_RX/stream_data_non_cpld_q8_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/app/PIO_EP/EP_RX/stream_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.063ns (44.366%)  route 0.079ns (55.634%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.399ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      1.040ns (routing 0.415ns, distribution 0.625ns)
  Clock Net Delay (Destination): 1.234ns (routing 0.468ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.040     1.158    PicoFramework/app/PIO_EP/EP_RX/CLK
    SLICE_X139Y7         FDRE                                         r  PicoFramework/app/PIO_EP/EP_RX/stream_data_non_cpld_q8_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y7         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.206 r  PicoFramework/app/PIO_EP/EP_RX/stream_data_non_cpld_q8_reg[0]/Q
                         net (fo=1, routed)           0.067     1.273    PicoFramework/app/PIO_EP/EP_RX/stream_data_non_cpld_q8[0]
    SLICE_X139Y6         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.015     1.288 r  PicoFramework/app/PIO_EP/EP_RX/stream_data[0]_i_1/O
                         net (fo=1, routed)           0.012     1.300    PicoFramework/app/PIO_EP/EP_RX/stream_data[0]_i_1_n_0
    SLICE_X139Y6         FDRE                                         r  PicoFramework/app/PIO_EP/EP_RX/stream_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.234     1.399    PicoFramework/app/PIO_EP/EP_RX/CLK
    SLICE_X139Y6         FDRE                                         r  PicoFramework/app/PIO_EP/EP_RX/stream_data_reg[0]/C
                         clock pessimism             -0.185     1.214    
    SLICE_X139Y6         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.270    PicoFramework/app/PIO_EP/EP_RX/stream_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[79]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.134ns (37.535%)  route 0.223ns (62.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.334ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.023ns (routing 0.419ns, distribution 0.604ns)
  Clock Net Delay (Destination): 1.169ns (routing 0.474ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.023     1.141    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y4         RAMB18E2                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X16Y4         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[7])
                                                      0.134     1.275 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/DOUTADOUT[7]
                         net (fo=1, routed)           0.223     1.498    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[79]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[79]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.169     1.334    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.159     1.175    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[79])
                                                      0.293     1.468    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXDATA[10]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.049ns (27.528%)  route 0.129ns (72.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.026ns (routing 0.416ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.144ns (routing 0.470ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2063, routed)        1.026     1.144    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/CLK
    SLICE_X141Y49        FDRE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y49        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.193 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[10]/Q
                         net (fo=1, routed)           0.129     1.322    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[394]
    GTHE3_CHANNEL_X1Y3   GTHE3_CHANNEL                                r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXDATA[10]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2063, routed)        1.144     1.309    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[3]
    GTHE3_CHANNEL_X1Y3   GTHE3_CHANNEL                                r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.156     1.153    
    GTHE3_CHANNEL_X1Y3   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[10])
                                                      0.139     1.292    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXDATA[11]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.048ns (22.018%)  route 0.170ns (77.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.026ns (routing 0.416ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.144ns (routing 0.470ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2063, routed)        1.026     1.144    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/CLK
    SLICE_X141Y49        FDRE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y49        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.192 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[11]/Q
                         net (fo=1, routed)           0.170     1.362    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[395]
    GTHE3_CHANNEL_X1Y3   GTHE3_CHANNEL                                r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXDATA[11]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2063, routed)        1.144     1.309    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[3]
    GTHE3_CHANNEL_X1Y3   GTHE3_CHANNEL                                r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.156     1.153    
    GTHE3_CHANNEL_X1Y3   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[11])
                                                      0.179     1.332    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXDATA[10]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.048ns (27.746%)  route 0.125ns (72.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.018ns (routing 0.416ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.470ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2063, routed)        1.018     1.136    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/CLK
    SLICE_X141Y33        FDRE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y33        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.184 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[10]/Q
                         net (fo=1, routed)           0.125     1.309    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[266]
    GTHE3_CHANNEL_X1Y2   GTHE3_CHANNEL                                r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXDATA[10]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2063, routed)        1.131     1.296    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[2]
    GTHE3_CHANNEL_X1Y2   GTHE3_CHANNEL                                r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.156     1.140    
    GTHE3_CHANNEL_X1Y2   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[10])
                                                      0.139     1.279    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.063ns (40.645%)  route 0.092ns (59.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.374ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.030ns (routing 0.416ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.470ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2063, routed)        1.030     1.148    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/CLK_PCLK
    SLICE_X128Y70        FDRE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y70        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.196 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[7]/Q
                         net (fo=5, routed)           0.076     1.272    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg_n_0_[7]
    SLICE_X129Y70        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     1.287 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/coeff[1]_i_1/O
                         net (fo=1, routed)           0.016     1.303    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/coeff[1]_i_1_n_0
    SLICE_X129Y70        FDRE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2063, routed)        1.209     1.374    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/CLK_PCLK
    SLICE_X129Y70        FDRE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[1]/C
                         clock pessimism             -0.158     1.216    
    SLICE_X129Y70        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.272    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 PicoFramework/app/PIO_EP/s_out_data_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/app/PIO_EP/wr_data_q_fifo/fifo1/DIN[22]
                            (rising edge-triggered cell FIFO36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.048ns (27.746%)  route 0.125ns (72.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.398ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      0.988ns (routing 0.415ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.233ns (routing 0.468ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        0.988     1.106    PicoFramework/app/PIO_EP/CLK
    SLICE_X125Y31        FDRE                                         r  PicoFramework/app/PIO_EP/s_out_data_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y31        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.154 r  PicoFramework/app/PIO_EP/s_out_data_q_reg[22]/Q
                         net (fo=1, routed)           0.125     1.279    PicoFramework/app/PIO_EP/wr_data_q_fifo/Q[22]
    RAMB36_X15Y6         FIFO36E2                                     r  PicoFramework/app/PIO_EP/wr_data_q_fifo/fifo1/DIN[22]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.233     1.398    PicoFramework/app/PIO_EP/wr_data_q_fifo/CLK
    RAMB36_X15Y6         FIFO36E2                                     r  PicoFramework/app/PIO_EP/wr_data_q_fifo/fifo1/WRCLK
                         clock pessimism             -0.179     1.219    
    RAMB36_X15Y6         FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[22])
                                                      0.029     1.248    PicoFramework/app/PIO_EP/wr_data_q_fifo/fifo1
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[17]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.142ns (37.766%)  route 0.234ns (62.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.334ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.026ns (routing 0.419ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.169ns (routing 0.474ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.026     1.144    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X16Y9         RAMB36E2                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X16Y9         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTPADOUTP[1])
                                                      0.142     1.286 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/DOUTPADOUTP[1]
                         net (fo=1, routed)           0.234     1.520    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[17]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[17]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.169     1.334    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.158     1.176    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[17])
                                                      0.313     1.489    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 PicoFramework/app/PIO_EP/EP_RX/peer_stream_id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/app/PIO_EP/EP_RX/peer_stream_id_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.048ns (34.043%)  route 0.093ns (65.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.395ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      1.039ns (routing 0.415ns, distribution 0.624ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.468ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.039     1.157    PicoFramework/app/PIO_EP/EP_RX/CLK
    SLICE_X133Y13        FDRE                                         r  PicoFramework/app/PIO_EP/EP_RX/peer_stream_id_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y13        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.205 r  PicoFramework/app/PIO_EP/EP_RX/peer_stream_id_reg[3]/Q
                         net (fo=1, routed)           0.093     1.298    PicoFramework/app/PIO_EP/EP_RX/peer_stream_id_reg_n_0_[3]
    SLICE_X133Y14        FDRE                                         r  PicoFramework/app/PIO_EP/EP_RX/peer_stream_id_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.230     1.395    PicoFramework/app/PIO_EP/EP_RX/CLK
    SLICE_X133Y14        FDRE                                         r  PicoFramework/app/PIO_EP/EP_RX/peer_stream_id_q_reg[3]/C
                         clock pessimism             -0.185     1.210    
    SLICE_X133Y14        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     1.266    PicoFramework/app/PIO_EP/EP_RX/peer_stream_id_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[137]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.136ns (37.057%)  route 0.231ns (62.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.334ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.026ns (routing 0.419ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.169ns (routing 0.474ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.026     1.144    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y5         RAMB18E2                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X16Y5         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTBDOUT[10])
                                                      0.136     1.280 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/DOUTBDOUT[10]
                         net (fo=1, routed)           0.231     1.511    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[137]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[137]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.169     1.334    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.159     1.175    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[137])
                                                      0.304     1.479    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[3]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     PCIE_3_1/PIPECLK         n/a               4.000         4.000       0.000      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Min Period        n/a     PCIE_3_1/USERCLK         n/a               4.000         4.000       0.000      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a               2.443         4.000       1.557      GTHE3_CHANNEL_X1Y3  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a               2.443         4.000       1.557      GTHE3_CHANNEL_X1Y3  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK   n/a               2.443         4.000       1.557      GTHE3_CHANNEL_X1Y3  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a               2.443         4.000       1.557      GTHE3_CHANNEL_X1Y3  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a               2.443         4.000       1.557      GTHE3_CHANNEL_X1Y4  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a               2.443         4.000       1.557      GTHE3_CHANNEL_X1Y4  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK   n/a               2.443         4.000       1.557      GTHE3_CHANNEL_X1Y4  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a               2.443         4.000       1.557      GTHE3_CHANNEL_X1Y4  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK   n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y3  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y3  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK   n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y3  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y3  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK   n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y6  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y6  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK   n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y7  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y7  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK   n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y5  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y5  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK   n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y2  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y2  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK   n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y3  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y3  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK   n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y3  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y3  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y4  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK   n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y4  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    PCIE_3_1/USERCLK         PCIE_3_1/PIPECLK  0.374         0.245       0.129      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Fast    PCIE_3_1/CORECLK         PCIE_3_1/PIPECLK  0.374         0.244       0.130      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Fast    PCIE_3_1/CORECLK         PCIE_3_1/USERCLK  0.374         0.231       0.143      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Fast    PCIE_3_1/USERCLK         PCIE_3_1/CORECLK  0.374         0.226       0.148      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Fast    PCIE_3_1/PIPECLK         PCIE_3_1/USERCLK  0.374         0.206       0.168      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Fast    PCIE_3_1/PIPECLK         PCIE_3_1/CORECLK  0.374         0.200       0.174      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Slow    PCIE_3_1/USERCLK         PCIE_3_1/PIPECLK  0.609         0.351       0.258      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Slow    PCIE_3_1/CORECLK         PCIE_3_1/PIPECLK  0.609         0.346       0.263      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Slow    PCIE_3_1/CORECLK         PCIE_3_1/USERCLK  0.609         0.335       0.274      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Slow    PCIE_3_1/USERCLK         PCIE_3_1/CORECLK  0.609         0.326       0.283      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  mcap_clk
  To Clock:  mcap_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mcap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/bufg_mcap_clk/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     PCIE_3_1/MCAPCLK  n/a            8.000         8.000       0.000      PCIE_3_1_X0Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MCAPCLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_picoclk
  To Clock:  sys_picoclk

Setup :            0  Failing Endpoints,  Worst Slack      235.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      119.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             235.354ns  (required time - arrival time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (sys_picoclk rise@240.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.787ns (17.745%)  route 3.648ns (82.255%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 245.484 - 240.000 ) 
    Source Clock Delay      (SCD):    6.344ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 0.975ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.977ns (routing 0.895ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        2.173     2.570    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.687 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.339     4.026    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.109 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         2.235     6.344    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X132Y26        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y26        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     6.459 f  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[9]/Q
                         net (fo=2, routed)           0.420     6.879    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[9]
    SLICE_X133Y26        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.132     7.011 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_12/O
                         net (fo=1, routed)           0.258     7.269    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_12_n_0
    SLICE_X132Y28        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     7.309 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_8/O
                         net (fo=1, routed)           0.324     7.633    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_8_n_0
    SLICE_X132Y24        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.185     7.818 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4/O
                         net (fo=3, routed)           0.385     8.203    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4_n_0
    SLICE_X134Y22        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.130     8.333 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_2/O
                         net (fo=101, routed)         1.170     9.503    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.wr_byte_reg[0][0]
    SLICE_X133Y30        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     9.619 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3/O
                         net (fo=32, routed)          0.289     9.908    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3_n_0
    SLICE_X131Y30        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     9.977 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_1/O
                         net (fo=31, routed)          0.802    10.779    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo_n_162
    SLICE_X131Y35        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.930   242.259    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106   242.365 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.067   243.432    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.507 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.977   245.484    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X131Y35        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[19]/C
                         clock pessimism              0.734   246.218    
                         clock uncertainty           -0.035   246.183    
    SLICE_X131Y35        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050   246.133    PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[19]
  -------------------------------------------------------------------
                         required time                        246.133    
                         arrival time                         -10.779    
  -------------------------------------------------------------------
                         slack                                235.354    

Slack (MET) :             235.354ns  (required time - arrival time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (sys_picoclk rise@240.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.787ns (17.745%)  route 3.648ns (82.255%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 245.484 - 240.000 ) 
    Source Clock Delay      (SCD):    6.344ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 0.975ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.977ns (routing 0.895ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        2.173     2.570    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.687 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.339     4.026    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.109 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         2.235     6.344    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X132Y26        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y26        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     6.459 f  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[9]/Q
                         net (fo=2, routed)           0.420     6.879    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[9]
    SLICE_X133Y26        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.132     7.011 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_12/O
                         net (fo=1, routed)           0.258     7.269    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_12_n_0
    SLICE_X132Y28        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     7.309 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_8/O
                         net (fo=1, routed)           0.324     7.633    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_8_n_0
    SLICE_X132Y24        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.185     7.818 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4/O
                         net (fo=3, routed)           0.385     8.203    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4_n_0
    SLICE_X134Y22        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.130     8.333 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_2/O
                         net (fo=101, routed)         1.170     9.503    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.wr_byte_reg[0][0]
    SLICE_X133Y30        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     9.619 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3/O
                         net (fo=32, routed)          0.289     9.908    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3_n_0
    SLICE_X131Y30        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     9.977 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_1/O
                         net (fo=31, routed)          0.802    10.779    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo_n_162
    SLICE_X131Y35        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.930   242.259    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106   242.365 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.067   243.432    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.507 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.977   245.484    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X131Y35        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[4]/C
                         clock pessimism              0.734   246.218    
                         clock uncertainty           -0.035   246.183    
    SLICE_X131Y35        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.050   246.133    PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[4]
  -------------------------------------------------------------------
                         required time                        246.133    
                         arrival time                         -10.779    
  -------------------------------------------------------------------
                         slack                                235.354    

Slack (MET) :             235.354ns  (required time - arrival time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (sys_picoclk rise@240.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.787ns (17.745%)  route 3.648ns (82.255%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 245.484 - 240.000 ) 
    Source Clock Delay      (SCD):    6.344ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 0.975ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.977ns (routing 0.895ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        2.173     2.570    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.687 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.339     4.026    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.109 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         2.235     6.344    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X132Y26        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y26        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     6.459 f  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[9]/Q
                         net (fo=2, routed)           0.420     6.879    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[9]
    SLICE_X133Y26        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.132     7.011 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_12/O
                         net (fo=1, routed)           0.258     7.269    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_12_n_0
    SLICE_X132Y28        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     7.309 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_8/O
                         net (fo=1, routed)           0.324     7.633    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_8_n_0
    SLICE_X132Y24        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.185     7.818 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4/O
                         net (fo=3, routed)           0.385     8.203    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4_n_0
    SLICE_X134Y22        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.130     8.333 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_2/O
                         net (fo=101, routed)         1.170     9.503    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.wr_byte_reg[0][0]
    SLICE_X133Y30        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     9.619 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3/O
                         net (fo=32, routed)          0.289     9.908    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3_n_0
    SLICE_X131Y30        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     9.977 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_1/O
                         net (fo=31, routed)          0.802    10.779    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo_n_162
    SLICE_X131Y35        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.930   242.259    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106   242.365 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.067   243.432    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.507 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.977   245.484    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X131Y35        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[5]/C
                         clock pessimism              0.734   246.218    
                         clock uncertainty           -0.035   246.183    
    SLICE_X131Y35        FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.050   246.133    PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[5]
  -------------------------------------------------------------------
                         required time                        246.133    
                         arrival time                         -10.779    
  -------------------------------------------------------------------
                         slack                                235.354    

Slack (MET) :             235.354ns  (required time - arrival time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (sys_picoclk rise@240.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.787ns (17.745%)  route 3.648ns (82.255%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 245.484 - 240.000 ) 
    Source Clock Delay      (SCD):    6.344ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 0.975ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.977ns (routing 0.895ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        2.173     2.570    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.687 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.339     4.026    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.109 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         2.235     6.344    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X132Y26        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y26        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     6.459 f  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[9]/Q
                         net (fo=2, routed)           0.420     6.879    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[9]
    SLICE_X133Y26        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.132     7.011 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_12/O
                         net (fo=1, routed)           0.258     7.269    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_12_n_0
    SLICE_X132Y28        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     7.309 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_8/O
                         net (fo=1, routed)           0.324     7.633    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_8_n_0
    SLICE_X132Y24        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.185     7.818 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4/O
                         net (fo=3, routed)           0.385     8.203    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4_n_0
    SLICE_X134Y22        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.130     8.333 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_2/O
                         net (fo=101, routed)         1.170     9.503    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.wr_byte_reg[0][0]
    SLICE_X133Y30        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     9.619 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3/O
                         net (fo=32, routed)          0.289     9.908    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3_n_0
    SLICE_X131Y30        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     9.977 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_1/O
                         net (fo=31, routed)          0.802    10.779    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo_n_162
    SLICE_X131Y35        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.930   242.259    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106   242.365 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.067   243.432    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.507 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.977   245.484    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X131Y35        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[6]/C
                         clock pessimism              0.734   246.218    
                         clock uncertainty           -0.035   246.183    
    SLICE_X131Y35        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.050   246.133    PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[6]
  -------------------------------------------------------------------
                         required time                        246.133    
                         arrival time                         -10.779    
  -------------------------------------------------------------------
                         slack                                235.354    

Slack (MET) :             235.362ns  (required time - arrival time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (sys_picoclk rise@240.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 0.787ns (17.765%)  route 3.643ns (82.235%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 245.484 - 240.000 ) 
    Source Clock Delay      (SCD):    6.344ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 0.975ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.977ns (routing 0.895ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        2.173     2.570    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.687 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.339     4.026    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.109 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         2.235     6.344    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X132Y26        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y26        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     6.459 f  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[9]/Q
                         net (fo=2, routed)           0.420     6.879    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[9]
    SLICE_X133Y26        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.132     7.011 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_12/O
                         net (fo=1, routed)           0.258     7.269    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_12_n_0
    SLICE_X132Y28        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     7.309 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_8/O
                         net (fo=1, routed)           0.324     7.633    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_8_n_0
    SLICE_X132Y24        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.185     7.818 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4/O
                         net (fo=3, routed)           0.385     8.203    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4_n_0
    SLICE_X134Y22        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.130     8.333 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_2/O
                         net (fo=101, routed)         1.170     9.503    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.wr_byte_reg[0][0]
    SLICE_X133Y30        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     9.619 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3/O
                         net (fo=32, routed)          0.289     9.908    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3_n_0
    SLICE_X131Y30        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     9.977 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_1/O
                         net (fo=31, routed)          0.797    10.774    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo_n_162
    SLICE_X131Y35        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.930   242.259    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106   242.365 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.067   243.432    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.507 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.977   245.484    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X131Y35        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[13]/C
                         clock pessimism              0.734   246.218    
                         clock uncertainty           -0.035   246.183    
    SLICE_X131Y35        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047   246.136    PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[13]
  -------------------------------------------------------------------
                         required time                        246.136    
                         arrival time                         -10.774    
  -------------------------------------------------------------------
                         slack                                235.362    

Slack (MET) :             235.362ns  (required time - arrival time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (sys_picoclk rise@240.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 0.787ns (17.765%)  route 3.643ns (82.235%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 245.484 - 240.000 ) 
    Source Clock Delay      (SCD):    6.344ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 0.975ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.977ns (routing 0.895ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        2.173     2.570    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.687 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.339     4.026    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.109 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         2.235     6.344    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X132Y26        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y26        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     6.459 f  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[9]/Q
                         net (fo=2, routed)           0.420     6.879    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[9]
    SLICE_X133Y26        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.132     7.011 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_12/O
                         net (fo=1, routed)           0.258     7.269    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_12_n_0
    SLICE_X132Y28        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     7.309 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_8/O
                         net (fo=1, routed)           0.324     7.633    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_8_n_0
    SLICE_X132Y24        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.185     7.818 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4/O
                         net (fo=3, routed)           0.385     8.203    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4_n_0
    SLICE_X134Y22        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.130     8.333 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_2/O
                         net (fo=101, routed)         1.170     9.503    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.wr_byte_reg[0][0]
    SLICE_X133Y30        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     9.619 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3/O
                         net (fo=32, routed)          0.289     9.908    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3_n_0
    SLICE_X131Y30        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     9.977 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_1/O
                         net (fo=31, routed)          0.797    10.774    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo_n_162
    SLICE_X131Y35        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.930   242.259    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106   242.365 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.067   243.432    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.507 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.977   245.484    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X131Y35        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[26]/C
                         clock pessimism              0.734   246.218    
                         clock uncertainty           -0.035   246.183    
    SLICE_X131Y35        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047   246.136    PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[26]
  -------------------------------------------------------------------
                         required time                        246.136    
                         arrival time                         -10.774    
  -------------------------------------------------------------------
                         slack                                235.362    

Slack (MET) :             235.362ns  (required time - arrival time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (sys_picoclk rise@240.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 0.787ns (17.765%)  route 3.643ns (82.235%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 245.484 - 240.000 ) 
    Source Clock Delay      (SCD):    6.344ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 0.975ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.977ns (routing 0.895ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        2.173     2.570    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.687 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.339     4.026    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.109 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         2.235     6.344    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X132Y26        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y26        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     6.459 f  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[9]/Q
                         net (fo=2, routed)           0.420     6.879    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[9]
    SLICE_X133Y26        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.132     7.011 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_12/O
                         net (fo=1, routed)           0.258     7.269    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_12_n_0
    SLICE_X132Y28        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     7.309 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_8/O
                         net (fo=1, routed)           0.324     7.633    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_8_n_0
    SLICE_X132Y24        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.185     7.818 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4/O
                         net (fo=3, routed)           0.385     8.203    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4_n_0
    SLICE_X134Y22        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.130     8.333 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_2/O
                         net (fo=101, routed)         1.170     9.503    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.wr_byte_reg[0][0]
    SLICE_X133Y30        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     9.619 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3/O
                         net (fo=32, routed)          0.289     9.908    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3_n_0
    SLICE_X131Y30        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     9.977 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_1/O
                         net (fo=31, routed)          0.797    10.774    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo_n_162
    SLICE_X131Y35        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.930   242.259    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106   242.365 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.067   243.432    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.507 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.977   245.484    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X131Y35        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[28]/C
                         clock pessimism              0.734   246.218    
                         clock uncertainty           -0.035   246.183    
    SLICE_X131Y35        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.047   246.136    PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[28]
  -------------------------------------------------------------------
                         required time                        246.136    
                         arrival time                         -10.774    
  -------------------------------------------------------------------
                         slack                                235.362    

Slack (MET) :             235.362ns  (required time - arrival time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (sys_picoclk rise@240.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 0.787ns (17.765%)  route 3.643ns (82.235%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 245.484 - 240.000 ) 
    Source Clock Delay      (SCD):    6.344ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 0.975ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.977ns (routing 0.895ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        2.173     2.570    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.687 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.339     4.026    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.109 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         2.235     6.344    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X132Y26        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y26        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     6.459 f  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[9]/Q
                         net (fo=2, routed)           0.420     6.879    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[9]
    SLICE_X133Y26        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.132     7.011 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_12/O
                         net (fo=1, routed)           0.258     7.269    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_12_n_0
    SLICE_X132Y28        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     7.309 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_8/O
                         net (fo=1, routed)           0.324     7.633    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_8_n_0
    SLICE_X132Y24        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.185     7.818 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4/O
                         net (fo=3, routed)           0.385     8.203    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4_n_0
    SLICE_X134Y22        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.130     8.333 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_2/O
                         net (fo=101, routed)         1.170     9.503    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.wr_byte_reg[0][0]
    SLICE_X133Y30        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     9.619 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3/O
                         net (fo=32, routed)          0.289     9.908    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3_n_0
    SLICE_X131Y30        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     9.977 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_1/O
                         net (fo=31, routed)          0.797    10.774    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo_n_162
    SLICE_X131Y35        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.930   242.259    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106   242.365 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.067   243.432    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.507 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.977   245.484    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X131Y35        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[29]/C
                         clock pessimism              0.734   246.218    
                         clock uncertainty           -0.035   246.183    
    SLICE_X131Y35        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047   246.136    PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[29]
  -------------------------------------------------------------------
                         required time                        246.136    
                         arrival time                         -10.774    
  -------------------------------------------------------------------
                         slack                                235.362    

Slack (MET) :             235.424ns  (required time - arrival time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (sys_picoclk rise@240.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 0.787ns (18.059%)  route 3.571ns (81.941%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.477ns = ( 245.477 - 240.000 ) 
    Source Clock Delay      (SCD):    6.344ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 0.975ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.970ns (routing 0.895ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        2.173     2.570    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.687 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.339     4.026    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.109 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         2.235     6.344    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X132Y26        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y26        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     6.459 f  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[9]/Q
                         net (fo=2, routed)           0.420     6.879    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[9]
    SLICE_X133Y26        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.132     7.011 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_12/O
                         net (fo=1, routed)           0.258     7.269    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_12_n_0
    SLICE_X132Y28        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     7.309 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_8/O
                         net (fo=1, routed)           0.324     7.633    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_8_n_0
    SLICE_X132Y24        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.185     7.818 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4/O
                         net (fo=3, routed)           0.385     8.203    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4_n_0
    SLICE_X134Y22        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.130     8.333 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_2/O
                         net (fo=101, routed)         1.170     9.503    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.wr_byte_reg[0][0]
    SLICE_X133Y30        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     9.619 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3/O
                         net (fo=32, routed)          0.289     9.908    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3_n_0
    SLICE_X131Y30        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     9.977 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_1/O
                         net (fo=31, routed)          0.725    10.702    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo_n_162
    SLICE_X131Y30        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.930   242.259    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106   242.365 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.067   243.432    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.507 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.970   245.477    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X131Y30        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[22]/C
                         clock pessimism              0.734   246.211    
                         clock uncertainty           -0.035   246.176    
    SLICE_X131Y30        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050   246.126    PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[22]
  -------------------------------------------------------------------
                         required time                        246.126    
                         arrival time                         -10.702    
  -------------------------------------------------------------------
                         slack                                235.424    

Slack (MET) :             235.424ns  (required time - arrival time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (sys_picoclk rise@240.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 0.787ns (18.059%)  route 3.571ns (81.941%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.477ns = ( 245.477 - 240.000 ) 
    Source Clock Delay      (SCD):    6.344ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 0.975ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.970ns (routing 0.895ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        2.173     2.570    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.687 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.339     4.026    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.109 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         2.235     6.344    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X132Y26        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y26        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     6.459 f  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[9]/Q
                         net (fo=2, routed)           0.420     6.879    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[9]
    SLICE_X133Y26        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.132     7.011 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_12/O
                         net (fo=1, routed)           0.258     7.269    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_12_n_0
    SLICE_X132Y28        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     7.309 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_8/O
                         net (fo=1, routed)           0.324     7.633    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_8_n_0
    SLICE_X132Y24        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.185     7.818 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4/O
                         net (fo=3, routed)           0.385     8.203    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4_n_0
    SLICE_X134Y22        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.130     8.333 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_2/O
                         net (fo=101, routed)         1.170     9.503    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.wr_byte_reg[0][0]
    SLICE_X133Y30        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     9.619 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3/O
                         net (fo=32, routed)          0.289     9.908    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3_n_0
    SLICE_X131Y30        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     9.977 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_1/O
                         net (fo=31, routed)          0.725    10.702    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo_n_162
    SLICE_X131Y30        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.930   242.259    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106   242.365 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.067   243.432    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.507 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.970   245.477    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X131Y30        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[31]/C
                         clock pessimism              0.734   246.211    
                         clock uncertainty           -0.035   246.176    
    SLICE_X131Y30        FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.050   246.126    PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[31]
  -------------------------------------------------------------------
                         required time                        246.126    
                         arrival time                         -10.702    
  -------------------------------------------------------------------
                         slack                                235.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/DIN[40]
                            (rising edge-triggered cell FIFO36E2 clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_picoclk rise@0.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.049ns (25.389%)  route 0.144ns (74.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.454ns
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Net Delay (Source):      0.968ns (routing 0.448ns, distribution 0.520ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.497ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        0.987     1.105    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.153 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.609     1.762    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.789 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         0.968     2.757    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X127Y56        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y56        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.806 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[112]/Q
                         net (fo=1, routed)           0.144     2.950    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/o_data_reg[112]
    RAMB36_X15Y11        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/DIN[40]
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.161     1.326    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.063     1.389 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.839     2.228    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.259 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.195     3.454    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/clk_reg_reg
    RAMB36_X15Y11        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/WRCLK
                         clock pessimism             -0.569     2.885    
    RAMB36_X15Y11        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[40])
                                                      0.029     2.914    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__
  -------------------------------------------------------------------
                         required time                         -2.914    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 PicoFramework/app/TestCounter32/Counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/TestCounter32/PicoDataOut_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_picoclk rise@0.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.049ns (32.237%)  route 0.103ns (67.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Net Delay (Source):      0.960ns (routing 0.448ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.497ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        0.987     1.105    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.153 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.609     1.762    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.789 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         0.960     2.749    PicoFramework/app/TestCounter32/PicoClk
    SLICE_X130Y37        FDRE                                         r  PicoFramework/app/TestCounter32/Counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y37        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.798 r  PicoFramework/app/TestCounter32/Counter_reg[8]/Q
                         net (fo=3, routed)           0.103     2.901    PicoFramework/app/TestCounter32/D[8]
    SLICE_X132Y37        FDRE                                         r  PicoFramework/app/TestCounter32/PicoDataOut_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.161     1.326    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.063     1.389 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.839     2.228    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.259 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.115     3.374    PicoFramework/app/TestCounter32/PicoClk
    SLICE_X132Y37        FDRE                                         r  PicoFramework/app/TestCounter32/PicoDataOut_reg[8]/C
                         clock pessimism             -0.569     2.805    
    SLICE_X132Y37        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     2.861    PicoFramework/app/TestCounter32/PicoDataOut_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.861    
                         arrival time                           2.901    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[98]/C
                            (rising edge-triggered cell FDSE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/DIN[26]
                            (rising edge-triggered cell FIFO36E2 clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_picoclk rise@0.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.048ns (24.121%)  route 0.151ns (75.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.454ns
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Net Delay (Source):      0.968ns (routing 0.448ns, distribution 0.520ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.497ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        0.987     1.105    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.153 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.609     1.762    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.789 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         0.968     2.757    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X128Y55        FDSE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y55        FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.805 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[98]/Q
                         net (fo=1, routed)           0.151     2.956    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/o_data_reg[98]
    RAMB36_X15Y11        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/DIN[26]
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.161     1.326    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.063     1.389 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.839     2.228    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.259 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.195     3.454    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/clk_reg_reg
    RAMB36_X15Y11        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/WRCLK
                         clock pessimism             -0.569     2.885    
    RAMB36_X15Y11        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[26])
                                                      0.029     2.914    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__
  -------------------------------------------------------------------
                         required time                         -2.914    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 PicoFramework/app/TestCounter32/Counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/TestCounter32/PicoDataOut_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_picoclk rise@0.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.048ns (32.215%)  route 0.101ns (67.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.388ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.595ns
  Clock Net Delay (Source):      0.959ns (routing 0.448ns, distribution 0.511ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.497ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        0.987     1.105    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.153 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.609     1.762    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.789 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         0.959     2.748    PicoFramework/app/TestCounter32/PicoClk
    SLICE_X130Y38        FDRE                                         r  PicoFramework/app/TestCounter32/Counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y38        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     2.796 r  PicoFramework/app/TestCounter32/Counter_reg[22]/Q
                         net (fo=3, routed)           0.101     2.897    PicoFramework/app/TestCounter32/D[22]
    SLICE_X130Y40        FDRE                                         r  PicoFramework/app/TestCounter32/PicoDataOut_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.161     1.326    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.063     1.389 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.839     2.228    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.259 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.129     3.388    PicoFramework/app/TestCounter32/PicoClk
    SLICE_X130Y40        FDRE                                         r  PicoFramework/app/TestCounter32/PicoDataOut_reg[22]/C
                         clock pessimism             -0.595     2.793    
    SLICE_X130Y40        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     2.849    PicoFramework/app/TestCounter32/PicoDataOut_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.849    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/DIN[11]
                            (rising edge-triggered cell FIFO36E2 clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_picoclk rise@0.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.048ns (23.301%)  route 0.158ns (76.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.454ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Net Delay (Source):      0.969ns (routing 0.448ns, distribution 0.521ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.497ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        0.987     1.105    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.153 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.609     1.762    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.789 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         0.969     2.758    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X127Y59        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y59        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.806 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[83]/Q
                         net (fo=1, routed)           0.158     2.964    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/o_data_reg[83]
    RAMB36_X15Y11        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/DIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.161     1.326    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.063     1.389 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.839     2.228    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.259 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.195     3.454    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/clk_reg_reg
    RAMB36_X15Y11        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/WRCLK
                         clock pessimism             -0.569     2.885    
    RAMB36_X15Y11        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[11])
                                                      0.029     2.914    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__
  -------------------------------------------------------------------
                         required time                         -2.914    
                         arrival time                           2.964    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DIN[4]
                            (rising edge-triggered cell FIFO36E2 clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_picoclk rise@0.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.049ns (26.344%)  route 0.137ns (73.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Net Delay (Source):      0.962ns (routing 0.448ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.192ns (routing 0.497ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        0.987     1.105    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.153 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.609     1.762    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.789 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         0.962     2.751    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X133Y48        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y48        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.800 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[4]/Q
                         net (fo=1, routed)           0.137     2.937    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/o_data_reg[4]
    RAMB36_X17Y9         FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.161     1.326    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.063     1.389 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.839     2.228    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.259 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.192     3.451    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/clk_reg_reg
    RAMB36_X17Y9         FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
                         clock pessimism             -0.594     2.857    
    RAMB36_X17Y9         FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[4])
                                                      0.029     2.886    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__
  -------------------------------------------------------------------
                         required time                         -2.886    
                         arrival time                           2.937    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 PicoFramework/app/TestCounter32/Counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/TestCounter32/PicoDataOut_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_picoclk rise@0.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.048ns (32.653%)  route 0.099ns (67.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.595ns
  Clock Net Delay (Source):      0.962ns (routing 0.448ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.497ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        0.987     1.105    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.153 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.609     1.762    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.789 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         0.962     2.751    PicoFramework/app/TestCounter32/PicoClk
    SLICE_X130Y39        FDRE                                         r  PicoFramework/app/TestCounter32/Counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y39        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     2.799 r  PicoFramework/app/TestCounter32/Counter_reg[26]/Q
                         net (fo=3, routed)           0.099     2.898    PicoFramework/app/TestCounter32/D[26]
    SLICE_X130Y40        FDRE                                         r  PicoFramework/app/TestCounter32/PicoDataOut_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.161     1.326    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.063     1.389 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.839     2.228    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.259 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.126     3.385    PicoFramework/app/TestCounter32/PicoClk
    SLICE_X130Y40        FDRE                                         r  PicoFramework/app/TestCounter32/PicoDataOut_reg[26]/C
                         clock pessimism             -0.595     2.790    
    SLICE_X130Y40        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     2.845    PicoFramework/app/TestCounter32/PicoDataOut_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.845    
                         arrival time                           2.898    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[32]/C
                            (rising edge-triggered cell FDSE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DIN[32]
                            (rising edge-triggered cell FIFO36E2 clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_picoclk rise@0.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.049ns (23.671%)  route 0.158ns (76.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Net Delay (Source):      0.968ns (routing 0.448ns, distribution 0.520ns)
  Clock Net Delay (Destination): 1.192ns (routing 0.497ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        0.987     1.105    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.153 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.609     1.762    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.789 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         0.968     2.757    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X132Y47        FDSE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y47        FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     2.806 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[32]/Q
                         net (fo=1, routed)           0.158     2.964    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/o_data_reg[32]
    RAMB36_X17Y9         FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DIN[32]
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.161     1.326    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.063     1.389 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.839     2.228    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.259 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.192     3.451    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/clk_reg_reg
    RAMB36_X17Y9         FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
                         clock pessimism             -0.569     2.882    
    RAMB36_X17Y9         FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[32])
                                                      0.029     2.911    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__
  -------------------------------------------------------------------
                         required time                         -2.911    
                         arrival time                           2.964    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DINP[6]
                            (rising edge-triggered cell FIFO36E2 clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_picoclk rise@0.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.048ns (22.966%)  route 0.161ns (77.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Net Delay (Source):      0.966ns (routing 0.448ns, distribution 0.518ns)
  Clock Net Delay (Destination): 1.192ns (routing 0.497ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        0.987     1.105    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.153 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.609     1.762    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.789 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         0.966     2.755    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X132Y47        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y47        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     2.803 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[70]/Q
                         net (fo=1, routed)           0.161     2.964    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/o_data_reg[70]
    RAMB36_X17Y9         FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DINP[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.161     1.326    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.063     1.389 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.839     2.228    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.259 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.192     3.451    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/clk_reg_reg
    RAMB36_X17Y9         FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
                         clock pessimism             -0.569     2.882    
    RAMB36_X17Y9         FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DINP[6])
                                                      0.029     2.911    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__
  -------------------------------------------------------------------
                         required time                         -2.911    
                         arrival time                           2.964    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DIN[7]
                            (rising edge-triggered cell FIFO36E2 clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_picoclk rise@0.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.048ns (22.642%)  route 0.164ns (77.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Net Delay (Source):      0.963ns (routing 0.448ns, distribution 0.515ns)
  Clock Net Delay (Destination): 1.192ns (routing 0.497ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        0.987     1.105    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.153 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.609     1.762    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.789 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         0.963     2.752    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X130Y49        FDSE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y49        FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.800 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[7]/Q
                         net (fo=1, routed)           0.164     2.964    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/o_data_reg[7]
    RAMB36_X17Y9         FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.161     1.326    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.063     1.389 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.839     2.228    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.259 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.192     3.451    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/clk_reg_reg
    RAMB36_X17Y9         FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
                         clock pessimism             -0.569     2.882    
    RAMB36_X17Y9         FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[7])
                                                      0.029     2.911    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__
  -------------------------------------------------------------------
                         required time                         -2.911    
                         arrival time                           2.964    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_picoclk
Waveform(ns):       { 0.000 120.000 }
Period(ns):         240.000
Sources:            { PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FIFO36E2/RDCLK  n/a            1.709         240.000     238.291    RAMB36_X16Y0   PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/FIFO36[0].__fifo__/RDCLK
Min Period        n/a     FIFO36E2/RDCLK  n/a            1.709         240.000     238.291    RAMB36_X17Y5   PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/FIFO36[1].__fifo__/RDCLK
Min Period        n/a     FIFO36E2/WRCLK  n/a            1.709         240.000     238.291    RAMB36_X17Y9   PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
Min Period        n/a     FIFO36E2/WRCLK  n/a            1.709         240.000     238.291    RAMB36_X15Y11  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/WRCLK
Min Period        n/a     SRL16E/CLK      n/a            1.116         240.000     238.884    SLICE_X136Y65  PicoFramework/app/FrameworkPicoBus/s2pb/PicoRst_q_reg[6]_srl7/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.116         240.000     238.884    SLICE_X142Y60  PicoFramework/app/FrameworkPicoBus/s2pb/rst_qq__reg[3]_srl4/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.116         240.000     238.884    SLICE_X142Y60  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/power_on_rd_rst_reg_reg[3]_srl4/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.116         240.000     238.884    SLICE_X136Y65  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/rd_rst_q_reg[3]_srl4/CLK
Min Period        n/a     FDRE/C          n/a            0.550         240.000     239.450    SLICE_X133Y35  PicoFramework/app/CardInfo/PicoDataOut_reg[10]/C
Min Period        n/a     FDRE/C          n/a            0.550         240.000     239.450    SLICE_X133Y35  PicoFramework/app/CardInfo/PicoDataOut_reg[24]/C
Low Pulse Width   Fast    FIFO36E2/RDCLK  n/a            0.854         120.000     119.146    RAMB36_X17Y5   PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/FIFO36[1].__fifo__/RDCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK  n/a            0.854         120.000     119.146    RAMB36_X17Y9   PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK  n/a            0.854         120.000     119.146    RAMB36_X15Y11  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/WRCLK
Low Pulse Width   Slow    FIFO36E2/RDCLK  n/a            0.854         120.000     119.146    RAMB36_X16Y0   PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/FIFO36[0].__fifo__/RDCLK
Low Pulse Width   Fast    FIFO36E2/RDCLK  n/a            0.854         120.000     119.146    RAMB36_X16Y0   PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/FIFO36[0].__fifo__/RDCLK
Low Pulse Width   Slow    FIFO36E2/RDCLK  n/a            0.854         120.000     119.146    RAMB36_X17Y5   PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/FIFO36[1].__fifo__/RDCLK
Low Pulse Width   Slow    FIFO36E2/WRCLK  n/a            0.854         120.000     119.146    RAMB36_X15Y11  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/WRCLK
Low Pulse Width   Slow    FIFO36E2/WRCLK  n/a            0.854         120.000     119.146    RAMB36_X17Y9   PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.558         120.000     119.442    SLICE_X136Y65  PicoFramework/app/FrameworkPicoBus/s2pb/PicoRst_q_reg[6]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.558         120.000     119.442    SLICE_X136Y65  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/rd_rst_q_reg[3]_srl4/CLK
High Pulse Width  Slow    FIFO36E2/RDCLK  n/a            0.854         120.000     119.146    RAMB36_X16Y0   PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/FIFO36[0].__fifo__/RDCLK
High Pulse Width  Fast    FIFO36E2/RDCLK  n/a            0.854         120.000     119.146    RAMB36_X16Y0   PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/FIFO36[0].__fifo__/RDCLK
High Pulse Width  Slow    FIFO36E2/RDCLK  n/a            0.854         120.000     119.146    RAMB36_X17Y5   PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/FIFO36[1].__fifo__/RDCLK
High Pulse Width  Fast    FIFO36E2/RDCLK  n/a            0.854         120.000     119.146    RAMB36_X17Y5   PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/FIFO36[1].__fifo__/RDCLK
High Pulse Width  Slow    FIFO36E2/WRCLK  n/a            0.854         120.000     119.146    RAMB36_X17Y9   PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
High Pulse Width  Fast    FIFO36E2/WRCLK  n/a            0.854         120.000     119.146    RAMB36_X17Y9   PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
High Pulse Width  Slow    FIFO36E2/WRCLK  n/a            0.854         120.000     119.146    RAMB36_X15Y11  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/WRCLK
High Pulse Width  Fast    FIFO36E2/WRCLK  n/a            0.854         120.000     119.146    RAMB36_X15Y11  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/WRCLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.558         120.000     119.442    SLICE_X136Y65  PicoFramework/app/FrameworkPicoBus/s2pb/PicoRst_q_reg[6]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.558         120.000     119.442    SLICE_X136Y65  PicoFramework/app/FrameworkPicoBus/s2pb/PicoRst_q_reg[6]_srl7/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dclk
  To Clock:  dclk

Setup :            0  Failing Endpoints,  Worst Slack    15356.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.562ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack     7678.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15356.513ns  (required time - arrival time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccint_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15360.001ns  (dclk rise@15360.001ns - dclk rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.687ns (21.283%)  route 2.541ns (78.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.664ns = ( 15368.665 - 15360.001 ) 
    Source Clock Delay      (SCD):    10.036ns
    Clock Pessimism Removal (CPR):    1.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.126ns (routing 0.715ns, distribution 1.411ns)
  Clock Net Delay (Destination): 1.893ns (routing 0.659ns, distribution 1.234ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        2.173     2.570    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.687 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.339     4.026    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.109 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.253     6.362    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.475 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.352     7.827    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     7.910 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.126    10.036    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_CHANNEL[1])
                                                      0.502    10.538 f  PicoFramework/app/SystemMonitor/my_sysmon/CHANNEL[1]
                         net (fo=5, routed)           0.987    11.525    PicoFramework/app/SystemMonitor/channel[1]
    SLICE_X129Y109       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.185    11.710 r  PicoFramework/app/SystemMonitor/Vccint[9]_i_1/O
                         net (fo=10, routed)          1.554    13.264    PicoFramework/app/SystemMonitor/Vccint_0
    SLICE_X130Y55        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)   15360.001 15360.001 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000 15360.001 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046 15360.047    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283 15360.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.930 15362.260    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106 15362.366 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.067 15363.434    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15363.509 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.008 15365.517    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104 15365.620 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.077 15366.697    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15366.772 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.893 15368.665    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X130Y55        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[6]/C
                         clock pessimism              1.195 15369.860    
                         clock uncertainty           -0.035 15369.825    
    SLICE_X130Y55        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050 15369.775    PicoFramework/app/SystemMonitor/Vccint_reg[6]
  -------------------------------------------------------------------
                         required time                      15369.776    
                         arrival time                         -13.264    
  -------------------------------------------------------------------
                         slack                              15356.513    

Slack (MET) :             15356.513ns  (required time - arrival time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccint_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15360.001ns  (dclk rise@15360.001ns - dclk rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.687ns (21.283%)  route 2.541ns (78.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.664ns = ( 15368.665 - 15360.001 ) 
    Source Clock Delay      (SCD):    10.036ns
    Clock Pessimism Removal (CPR):    1.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.126ns (routing 0.715ns, distribution 1.411ns)
  Clock Net Delay (Destination): 1.893ns (routing 0.659ns, distribution 1.234ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        2.173     2.570    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.687 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.339     4.026    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.109 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.253     6.362    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.475 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.352     7.827    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     7.910 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.126    10.036    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_CHANNEL[1])
                                                      0.502    10.538 f  PicoFramework/app/SystemMonitor/my_sysmon/CHANNEL[1]
                         net (fo=5, routed)           0.987    11.525    PicoFramework/app/SystemMonitor/channel[1]
    SLICE_X129Y109       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.185    11.710 r  PicoFramework/app/SystemMonitor/Vccint[9]_i_1/O
                         net (fo=10, routed)          1.554    13.264    PicoFramework/app/SystemMonitor/Vccint_0
    SLICE_X130Y55        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)   15360.001 15360.001 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000 15360.001 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046 15360.047    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283 15360.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.930 15362.260    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106 15362.366 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.067 15363.434    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15363.509 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.008 15365.517    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104 15365.620 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.077 15366.697    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15366.772 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.893 15368.665    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X130Y55        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[7]/C
                         clock pessimism              1.195 15369.860    
                         clock uncertainty           -0.035 15369.825    
    SLICE_X130Y55        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.050 15369.775    PicoFramework/app/SystemMonitor/Vccint_reg[7]
  -------------------------------------------------------------------
                         required time                      15369.776    
                         arrival time                         -13.264    
  -------------------------------------------------------------------
                         slack                              15356.513    

Slack (MET) :             15356.647ns  (required time - arrival time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15360.001ns  (dclk rise@15360.001ns - dclk rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.687ns (22.168%)  route 2.412ns (77.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.670ns = ( 15368.671 - 15360.001 ) 
    Source Clock Delay      (SCD):    10.036ns
    Clock Pessimism Removal (CPR):    1.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.126ns (routing 0.715ns, distribution 1.411ns)
  Clock Net Delay (Destination): 1.899ns (routing 0.659ns, distribution 1.240ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        2.173     2.570    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.687 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.339     4.026    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.109 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.253     6.362    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.475 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.352     7.827    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     7.910 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.126    10.036    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_CHANNEL[1])
                                                      0.502    10.538 r  PicoFramework/app/SystemMonitor/my_sysmon/CHANNEL[1]
                         net (fo=5, routed)           0.983    11.521    PicoFramework/app/SystemMonitor/channel[1]
    SLICE_X129Y109       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.185    11.706 r  PicoFramework/app/SystemMonitor/Vp[9]_i_1/O
                         net (fo=10, routed)          1.429    13.135    PicoFramework/app/SystemMonitor/Vp_2
    SLICE_X132Y56        FDRE                                         r  PicoFramework/app/SystemMonitor/Vp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)   15360.001 15360.001 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000 15360.001 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046 15360.047    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283 15360.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.930 15362.260    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106 15362.366 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.067 15363.434    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15363.509 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.008 15365.517    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104 15365.620 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.077 15366.697    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15366.772 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.899 15368.672    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X132Y56        FDRE                                         r  PicoFramework/app/SystemMonitor/Vp_reg[0]/C
                         clock pessimism              1.195 15369.867    
                         clock uncertainty           -0.035 15369.832    
    SLICE_X132Y56        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050 15369.782    PicoFramework/app/SystemMonitor/Vp_reg[0]
  -------------------------------------------------------------------
                         required time                      15369.782    
                         arrival time                         -13.135    
  -------------------------------------------------------------------
                         slack                              15356.647    

Slack (MET) :             15356.647ns  (required time - arrival time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15360.001ns  (dclk rise@15360.001ns - dclk rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.687ns (22.168%)  route 2.412ns (77.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.670ns = ( 15368.671 - 15360.001 ) 
    Source Clock Delay      (SCD):    10.036ns
    Clock Pessimism Removal (CPR):    1.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.126ns (routing 0.715ns, distribution 1.411ns)
  Clock Net Delay (Destination): 1.899ns (routing 0.659ns, distribution 1.240ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        2.173     2.570    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.687 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.339     4.026    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.109 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.253     6.362    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.475 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.352     7.827    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     7.910 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.126    10.036    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_CHANNEL[1])
                                                      0.502    10.538 r  PicoFramework/app/SystemMonitor/my_sysmon/CHANNEL[1]
                         net (fo=5, routed)           0.983    11.521    PicoFramework/app/SystemMonitor/channel[1]
    SLICE_X129Y109       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.185    11.706 r  PicoFramework/app/SystemMonitor/Vp[9]_i_1/O
                         net (fo=10, routed)          1.429    13.135    PicoFramework/app/SystemMonitor/Vp_2
    SLICE_X132Y56        FDRE                                         r  PicoFramework/app/SystemMonitor/Vp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)   15360.001 15360.001 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000 15360.001 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046 15360.047    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283 15360.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.930 15362.260    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106 15362.366 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.067 15363.434    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15363.509 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.008 15365.517    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104 15365.620 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.077 15366.697    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15366.772 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.899 15368.672    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X132Y56        FDRE                                         r  PicoFramework/app/SystemMonitor/Vp_reg[1]/C
                         clock pessimism              1.195 15369.867    
                         clock uncertainty           -0.035 15369.832    
    SLICE_X132Y56        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.050 15369.782    PicoFramework/app/SystemMonitor/Vp_reg[1]
  -------------------------------------------------------------------
                         required time                      15369.782    
                         arrival time                         -13.135    
  -------------------------------------------------------------------
                         slack                              15356.647    

Slack (MET) :             15356.647ns  (required time - arrival time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15360.001ns  (dclk rise@15360.001ns - dclk rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.687ns (22.168%)  route 2.412ns (77.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.670ns = ( 15368.671 - 15360.001 ) 
    Source Clock Delay      (SCD):    10.036ns
    Clock Pessimism Removal (CPR):    1.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.126ns (routing 0.715ns, distribution 1.411ns)
  Clock Net Delay (Destination): 1.899ns (routing 0.659ns, distribution 1.240ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        2.173     2.570    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.687 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.339     4.026    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.109 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.253     6.362    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.475 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.352     7.827    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     7.910 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.126    10.036    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_CHANNEL[1])
                                                      0.502    10.538 r  PicoFramework/app/SystemMonitor/my_sysmon/CHANNEL[1]
                         net (fo=5, routed)           0.983    11.521    PicoFramework/app/SystemMonitor/channel[1]
    SLICE_X129Y109       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.185    11.706 r  PicoFramework/app/SystemMonitor/Vp[9]_i_1/O
                         net (fo=10, routed)          1.429    13.135    PicoFramework/app/SystemMonitor/Vp_2
    SLICE_X132Y56        FDRE                                         r  PicoFramework/app/SystemMonitor/Vp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)   15360.001 15360.001 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000 15360.001 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046 15360.047    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283 15360.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.930 15362.260    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106 15362.366 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.067 15363.434    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15363.509 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.008 15365.517    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104 15365.620 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.077 15366.697    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15366.772 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.899 15368.672    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X132Y56        FDRE                                         r  PicoFramework/app/SystemMonitor/Vp_reg[4]/C
                         clock pessimism              1.195 15369.867    
                         clock uncertainty           -0.035 15369.832    
    SLICE_X132Y56        FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.050 15369.782    PicoFramework/app/SystemMonitor/Vp_reg[4]
  -------------------------------------------------------------------
                         required time                      15369.782    
                         arrival time                         -13.135    
  -------------------------------------------------------------------
                         slack                              15356.647    

Slack (MET) :             15356.654ns  (required time - arrival time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccint_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15360.001ns  (dclk rise@15360.001ns - dclk rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.687ns (22.226%)  route 2.404ns (77.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.670ns = ( 15368.671 - 15360.001 ) 
    Source Clock Delay      (SCD):    10.036ns
    Clock Pessimism Removal (CPR):    1.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.126ns (routing 0.715ns, distribution 1.411ns)
  Clock Net Delay (Destination): 1.899ns (routing 0.659ns, distribution 1.240ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        2.173     2.570    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.687 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.339     4.026    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.109 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.253     6.362    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.475 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.352     7.827    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     7.910 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.126    10.036    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_CHANNEL[1])
                                                      0.502    10.538 f  PicoFramework/app/SystemMonitor/my_sysmon/CHANNEL[1]
                         net (fo=5, routed)           0.987    11.525    PicoFramework/app/SystemMonitor/channel[1]
    SLICE_X129Y109       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.185    11.710 r  PicoFramework/app/SystemMonitor/Vccint[9]_i_1/O
                         net (fo=10, routed)          1.417    13.127    PicoFramework/app/SystemMonitor/Vccint_0
    SLICE_X130Y58        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)   15360.001 15360.001 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000 15360.001 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046 15360.047    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283 15360.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.930 15362.260    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106 15362.366 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.067 15363.434    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15363.509 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.008 15365.517    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104 15365.620 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.077 15366.697    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15366.772 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.899 15368.672    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X130Y58        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[4]/C
                         clock pessimism              1.195 15369.867    
                         clock uncertainty           -0.035 15369.832    
    SLICE_X130Y58        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050 15369.782    PicoFramework/app/SystemMonitor/Vccint_reg[4]
  -------------------------------------------------------------------
                         required time                      15369.782    
                         arrival time                         -13.127    
  -------------------------------------------------------------------
                         slack                              15356.654    

Slack (MET) :             15356.654ns  (required time - arrival time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccint_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15360.001ns  (dclk rise@15360.001ns - dclk rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.687ns (22.226%)  route 2.404ns (77.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.670ns = ( 15368.671 - 15360.001 ) 
    Source Clock Delay      (SCD):    10.036ns
    Clock Pessimism Removal (CPR):    1.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.126ns (routing 0.715ns, distribution 1.411ns)
  Clock Net Delay (Destination): 1.899ns (routing 0.659ns, distribution 1.240ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        2.173     2.570    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.687 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.339     4.026    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.109 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.253     6.362    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.475 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.352     7.827    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     7.910 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.126    10.036    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_CHANNEL[1])
                                                      0.502    10.538 f  PicoFramework/app/SystemMonitor/my_sysmon/CHANNEL[1]
                         net (fo=5, routed)           0.987    11.525    PicoFramework/app/SystemMonitor/channel[1]
    SLICE_X129Y109       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.185    11.710 r  PicoFramework/app/SystemMonitor/Vccint[9]_i_1/O
                         net (fo=10, routed)          1.417    13.127    PicoFramework/app/SystemMonitor/Vccint_0
    SLICE_X130Y58        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)   15360.001 15360.001 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000 15360.001 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046 15360.047    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283 15360.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.930 15362.260    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106 15362.366 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.067 15363.434    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15363.509 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.008 15365.517    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104 15365.620 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.077 15366.697    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15366.772 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.899 15368.672    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X130Y58        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[5]/C
                         clock pessimism              1.195 15369.867    
                         clock uncertainty           -0.035 15369.832    
    SLICE_X130Y58        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.050 15369.782    PicoFramework/app/SystemMonitor/Vccint_reg[5]
  -------------------------------------------------------------------
                         required time                      15369.782    
                         arrival time                         -13.127    
  -------------------------------------------------------------------
                         slack                              15356.654    

Slack (MET) :             15356.654ns  (required time - arrival time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccint_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15360.001ns  (dclk rise@15360.001ns - dclk rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.687ns (22.226%)  route 2.404ns (77.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.670ns = ( 15368.671 - 15360.001 ) 
    Source Clock Delay      (SCD):    10.036ns
    Clock Pessimism Removal (CPR):    1.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.126ns (routing 0.715ns, distribution 1.411ns)
  Clock Net Delay (Destination): 1.899ns (routing 0.659ns, distribution 1.240ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        2.173     2.570    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.687 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.339     4.026    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.109 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.253     6.362    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.475 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.352     7.827    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     7.910 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.126    10.036    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_CHANNEL[1])
                                                      0.502    10.538 f  PicoFramework/app/SystemMonitor/my_sysmon/CHANNEL[1]
                         net (fo=5, routed)           0.987    11.525    PicoFramework/app/SystemMonitor/channel[1]
    SLICE_X129Y109       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.185    11.710 r  PicoFramework/app/SystemMonitor/Vccint[9]_i_1/O
                         net (fo=10, routed)          1.417    13.127    PicoFramework/app/SystemMonitor/Vccint_0
    SLICE_X130Y58        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)   15360.001 15360.001 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000 15360.001 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046 15360.047    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283 15360.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.930 15362.260    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106 15362.366 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.067 15363.434    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15363.509 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.008 15365.517    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104 15365.620 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.077 15366.697    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15366.772 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.899 15368.672    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X130Y58        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[9]/C
                         clock pessimism              1.195 15369.867    
                         clock uncertainty           -0.035 15369.832    
    SLICE_X130Y58        FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.050 15369.782    PicoFramework/app/SystemMonitor/Vccint_reg[9]
  -------------------------------------------------------------------
                         required time                      15369.782    
                         arrival time                         -13.127    
  -------------------------------------------------------------------
                         slack                              15356.654    

Slack (MET) :             15356.654ns  (required time - arrival time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vp_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15360.001ns  (dclk rise@15360.001ns - dclk rise@0.000ns)
  Data Path Delay:        3.095ns  (logic 0.687ns (22.197%)  route 2.408ns (77.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.672ns = ( 15368.673 - 15360.001 ) 
    Source Clock Delay      (SCD):    10.036ns
    Clock Pessimism Removal (CPR):    1.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.126ns (routing 0.715ns, distribution 1.411ns)
  Clock Net Delay (Destination): 1.901ns (routing 0.659ns, distribution 1.242ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        2.173     2.570    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.687 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.339     4.026    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.109 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.253     6.362    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.475 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.352     7.827    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     7.910 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.126    10.036    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_CHANNEL[1])
                                                      0.502    10.538 r  PicoFramework/app/SystemMonitor/my_sysmon/CHANNEL[1]
                         net (fo=5, routed)           0.983    11.521    PicoFramework/app/SystemMonitor/channel[1]
    SLICE_X129Y109       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.185    11.706 r  PicoFramework/app/SystemMonitor/Vp[9]_i_1/O
                         net (fo=10, routed)          1.425    13.131    PicoFramework/app/SystemMonitor/Vp_2
    SLICE_X132Y56        FDRE                                         r  PicoFramework/app/SystemMonitor/Vp_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)   15360.001 15360.001 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000 15360.001 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046 15360.047    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283 15360.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.930 15362.260    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106 15362.366 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.067 15363.434    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15363.509 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.008 15365.517    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104 15365.620 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.077 15366.697    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15366.772 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.901 15368.674    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X132Y56        FDRE                                         r  PicoFramework/app/SystemMonitor/Vp_reg[5]/C
                         clock pessimism              1.195 15369.869    
                         clock uncertainty           -0.035 15369.834    
    SLICE_X132Y56        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048 15369.786    PicoFramework/app/SystemMonitor/Vp_reg[5]
  -------------------------------------------------------------------
                         required time                      15369.785    
                         arrival time                         -13.131    
  -------------------------------------------------------------------
                         slack                              15356.654    

Slack (MET) :             15356.730ns  (required time - arrival time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccint_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15360.001ns  (dclk rise@15360.001ns - dclk rise@0.000ns)
  Data Path Delay:        3.019ns  (logic 0.687ns (22.756%)  route 2.332ns (77.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.672ns = ( 15368.673 - 15360.001 ) 
    Source Clock Delay      (SCD):    10.036ns
    Clock Pessimism Removal (CPR):    1.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.126ns (routing 0.715ns, distribution 1.411ns)
  Clock Net Delay (Destination): 1.901ns (routing 0.659ns, distribution 1.242ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        2.173     2.570    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.687 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.339     4.026    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.109 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.253     6.362    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.475 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.352     7.827    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     7.910 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.126    10.036    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_CHANNEL[1])
                                                      0.502    10.538 f  PicoFramework/app/SystemMonitor/my_sysmon/CHANNEL[1]
                         net (fo=5, routed)           0.987    11.525    PicoFramework/app/SystemMonitor/channel[1]
    SLICE_X129Y109       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.185    11.710 r  PicoFramework/app/SystemMonitor/Vccint[9]_i_1/O
                         net (fo=10, routed)          1.345    13.055    PicoFramework/app/SystemMonitor/Vccint_0
    SLICE_X130Y58        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)   15360.001 15360.001 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000 15360.001 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046 15360.047    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283 15360.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.930 15362.260    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106 15362.366 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.067 15363.434    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15363.509 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.008 15365.517    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104 15365.620 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.077 15366.697    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15366.772 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.901 15368.674    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X130Y58        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[0]/C
                         clock pessimism              1.195 15369.869    
                         clock uncertainty           -0.035 15369.834    
    SLICE_X130Y58        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048 15369.786    PicoFramework/app/SystemMonitor/Vccint_reg[0]
  -------------------------------------------------------------------
                         required time                      15369.785    
                         arrival time                         -13.055    
  -------------------------------------------------------------------
                         slack                              15356.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccaux_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.058ns (7.672%)  route 0.698ns (92.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.413ns
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.921ns
  Clock Net Delay (Source):      0.903ns (routing 0.329ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.365ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        0.987     1.105    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.153 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.609     1.762    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.789 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         0.972     2.761    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.810 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.614     3.424    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     3.451 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.903     4.354    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_DO[12])
                                                      0.058     4.412 r  PicoFramework/app/SystemMonitor/my_sysmon/DO[12]
                         net (fo=4, routed)           0.698     5.110    PicoFramework/app/SystemMonitor/dobus[12]
    SLICE_X128Y57        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccaux_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.161     1.326    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.063     1.389 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.839     2.228    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.259 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         1.137     3.396    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.064     3.460 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.845     4.305    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     4.336 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.077     5.413    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X128Y57        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccaux_reg[6]/C
                         clock pessimism             -0.921     4.492    
    SLICE_X128Y57        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     4.548    PicoFramework/app/SystemMonitor/Vccaux_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.548    
                         arrival time                           5.110    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccaux_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.058ns (7.342%)  route 0.732ns (92.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.413ns
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.921ns
  Clock Net Delay (Source):      0.903ns (routing 0.329ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.365ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        0.987     1.105    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.153 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.609     1.762    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.789 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         0.972     2.761    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.810 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.614     3.424    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     3.451 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.903     4.354    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_DO[13])
                                                      0.058     4.412 r  PicoFramework/app/SystemMonitor/my_sysmon/DO[13]
                         net (fo=4, routed)           0.732     5.144    PicoFramework/app/SystemMonitor/dobus[13]
    SLICE_X128Y57        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccaux_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.161     1.326    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.063     1.389 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.839     2.228    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.259 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         1.137     3.396    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.064     3.460 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.845     4.305    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     4.336 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.077     5.413    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X128Y57        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccaux_reg[7]/C
                         clock pessimism             -0.921     4.492    
    SLICE_X128Y57        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     4.548    PicoFramework/app/SystemMonitor/Vccaux_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.548    
                         arrival time                           5.144    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccaux_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.057ns (7.261%)  route 0.728ns (92.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.406ns
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.921ns
  Clock Net Delay (Source):      0.903ns (routing 0.329ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.070ns (routing 0.365ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        0.987     1.105    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.153 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.609     1.762    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.789 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         0.972     2.761    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.810 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.614     3.424    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     3.451 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.903     4.354    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_DO[14])
                                                      0.057     4.411 r  PicoFramework/app/SystemMonitor/my_sysmon/DO[14]
                         net (fo=4, routed)           0.728     5.139    PicoFramework/app/SystemMonitor/dobus[14]
    SLICE_X129Y61        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccaux_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.161     1.326    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.063     1.389 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.839     2.228    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.259 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         1.137     3.396    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.064     3.460 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.845     4.305    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     4.336 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.070     5.406    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X129Y61        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccaux_reg[8]/C
                         clock pessimism             -0.921     4.485    
    SLICE_X129Y61        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     4.541    PicoFramework/app/SystemMonitor/Vccaux_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.541    
                         arrival time                           5.139    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccint_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.060ns (7.472%)  route 0.743ns (92.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.406ns
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.921ns
  Clock Net Delay (Source):      0.903ns (routing 0.329ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.070ns (routing 0.365ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        0.987     1.105    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.153 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.609     1.762    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.789 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         0.972     2.761    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.810 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.614     3.424    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     3.451 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.903     4.354    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_DO[9])
                                                      0.060     4.414 r  PicoFramework/app/SystemMonitor/my_sysmon/DO[9]
                         net (fo=4, routed)           0.743     5.157    PicoFramework/app/SystemMonitor/dobus[9]
    SLICE_X129Y61        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.161     1.326    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.063     1.389 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.839     2.228    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.259 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         1.137     3.396    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.064     3.460 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.845     4.305    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     4.336 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.070     5.406    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X129Y61        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[3]/C
                         clock pessimism             -0.921     4.485    
    SLICE_X129Y61        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     4.541    PicoFramework/app/SystemMonitor/Vccint_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.541    
                         arrival time                           5.157    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccaux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.063ns (7.581%)  route 0.768ns (92.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.413ns
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.921ns
  Clock Net Delay (Source):      0.903ns (routing 0.329ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.365ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        0.987     1.105    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.153 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.609     1.762    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.789 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         0.972     2.761    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.810 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.614     3.424    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     3.451 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.903     4.354    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_DO[8])
                                                      0.063     4.417 r  PicoFramework/app/SystemMonitor/my_sysmon/DO[8]
                         net (fo=4, routed)           0.768     5.185    PicoFramework/app/SystemMonitor/dobus[8]
    SLICE_X128Y57        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccaux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.161     1.326    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.063     1.389 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.839     2.228    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.259 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         1.137     3.396    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.064     3.460 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.845     4.305    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     4.336 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.077     5.413    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X128Y57        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccaux_reg[2]/C
                         clock pessimism             -0.921     4.492    
    SLICE_X128Y57        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     4.548    PicoFramework/app/SystemMonitor/Vccaux_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.548    
                         arrival time                           5.185    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/my_sysmon/DEN
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.256ns (65.979%)  route 0.132ns (34.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.390ns
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    1.027ns
  Clock Net Delay (Source):      0.903ns (routing 0.329ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.365ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        0.987     1.105    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.153 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.609     1.762    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.789 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         0.972     2.761    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.810 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.614     3.424    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     3.451 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.903     4.354    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_EOC)
                                                      0.256     4.610 r  PicoFramework/app/SystemMonitor/my_sysmon/EOC
                         net (fo=1, routed)           0.132     4.742    PicoFramework/app/SystemMonitor/eoc
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DEN
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.161     1.326    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.063     1.389 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.839     2.228    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.259 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         1.137     3.396    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.064     3.460 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.845     4.305    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     4.336 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.054     5.390    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                         clock pessimism             -1.027     4.363    
    SYSMONE1_X0Y0        SYSMONE1 (Hold_SYSMONE1_DCLK_DEN)
                                                     -0.272     4.091    PicoFramework/app/SystemMonitor/my_sysmon
  -------------------------------------------------------------------
                         required time                         -4.091    
                         arrival time                           4.742    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.058ns (6.832%)  route 0.791ns (93.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.413ns
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.921ns
  Clock Net Delay (Source):      0.903ns (routing 0.329ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.365ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        0.987     1.105    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.153 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.609     1.762    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.789 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         0.972     2.761    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.810 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.614     3.424    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     3.451 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.903     4.354    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_DO[13])
                                                      0.058     4.412 r  PicoFramework/app/SystemMonitor/my_sysmon/DO[13]
                         net (fo=4, routed)           0.791     5.203    PicoFramework/app/SystemMonitor/dobus[13]
    SLICE_X128Y57        FDRE                                         r  PicoFramework/app/SystemMonitor/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.161     1.326    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.063     1.389 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.839     2.228    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.259 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         1.137     3.396    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.064     3.460 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.845     4.305    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     4.336 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.077     5.413    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X128Y57        FDRE                                         r  PicoFramework/app/SystemMonitor/temp_reg[7]/C
                         clock pessimism             -0.921     4.492    
    SLICE_X128Y57        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     4.548    PicoFramework/app/SystemMonitor/temp_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.548    
                         arrival time                           5.203    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/temp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.057ns (6.690%)  route 0.795ns (93.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.408ns
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.921ns
  Clock Net Delay (Source):      0.903ns (routing 0.329ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.072ns (routing 0.365ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        0.987     1.105    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.153 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.609     1.762    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.789 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         0.972     2.761    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.810 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.614     3.424    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     3.451 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.903     4.354    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_DO[14])
                                                      0.057     4.411 r  PicoFramework/app/SystemMonitor/my_sysmon/DO[14]
                         net (fo=4, routed)           0.795     5.206    PicoFramework/app/SystemMonitor/dobus[14]
    SLICE_X129Y61        FDRE                                         r  PicoFramework/app/SystemMonitor/temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.161     1.326    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.063     1.389 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.839     2.228    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.259 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         1.137     3.396    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.064     3.460 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.845     4.305    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     4.336 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.072     5.408    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X129Y61        FDRE                                         r  PicoFramework/app/SystemMonitor/temp_reg[8]/C
                         clock pessimism             -0.921     4.487    
    SLICE_X129Y61        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     4.543    PicoFramework/app/SystemMonitor/temp_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.543    
                         arrival time                           5.206    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccaux_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.060ns (6.834%)  route 0.818ns (93.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.413ns
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.921ns
  Clock Net Delay (Source):      0.903ns (routing 0.329ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.365ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        0.987     1.105    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.153 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.609     1.762    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.789 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         0.972     2.761    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.810 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.614     3.424    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     3.451 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.903     4.354    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_DO[9])
                                                      0.060     4.414 r  PicoFramework/app/SystemMonitor/my_sysmon/DO[9]
                         net (fo=4, routed)           0.818     5.232    PicoFramework/app/SystemMonitor/dobus[9]
    SLICE_X128Y57        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccaux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.161     1.326    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.063     1.389 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.839     2.228    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.259 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         1.137     3.396    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.064     3.460 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.845     4.305    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     4.336 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.077     5.413    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X128Y57        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccaux_reg[3]/C
                         clock pessimism             -0.921     4.492    
    SLICE_X128Y57        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     4.548    PicoFramework/app/SystemMonitor/Vccaux_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.548    
                         arrival time                           5.232    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccint_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.063ns (7.055%)  route 0.830ns (92.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.421ns
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.921ns
  Clock Net Delay (Source):      0.903ns (routing 0.329ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.085ns (routing 0.365ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        0.987     1.105    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.153 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.609     1.762    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.789 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         0.972     2.761    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.810 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.614     3.424    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     3.451 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.903     4.354    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_DO[6])
                                                      0.063     4.417 r  PicoFramework/app/SystemMonitor/my_sysmon/DO[6]
                         net (fo=4, routed)           0.830     5.247    PicoFramework/app/SystemMonitor/dobus[6]
    SLICE_X130Y58        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.161     1.326    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.063     1.389 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.839     2.228    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.259 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         1.137     3.396    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.064     3.460 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.845     4.305    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     4.336 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.085     5.421    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X130Y58        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[0]/C
                         clock pessimism             -0.921     4.500    
    SLICE_X130Y58        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     4.556    PicoFramework/app/SystemMonitor/Vccint_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.556    
                         arrival time                           5.247    
  -------------------------------------------------------------------
                         slack                                  0.691    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dclk
Waveform(ns):       { 0.000 7680.001 }
Period(ns):         15360.002
Sources:            { PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SYSMONE1/DCLK  n/a            4.000         15360.002   15356.002  SYSMONE1_X0Y0  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
Min Period        n/a     BUFGCE/I       n/a            1.379         15360.002   15358.623  BUFGCE_X2Y32   my_sysmon_i_1/I
Min Period        n/a     FDRE/C         n/a            0.550         15360.002   15359.452  SLICE_X130Y57  PicoFramework/app/SystemMonitor/Vccaux_reg[0]/C
Min Period        n/a     FDRE/C         n/a            0.550         15360.002   15359.452  SLICE_X130Y57  PicoFramework/app/SystemMonitor/Vccaux_reg[1]/C
Min Period        n/a     FDRE/C         n/a            0.550         15360.002   15359.452  SLICE_X128Y57  PicoFramework/app/SystemMonitor/Vccaux_reg[2]/C
Min Period        n/a     FDRE/C         n/a            0.550         15360.002   15359.452  SLICE_X128Y57  PicoFramework/app/SystemMonitor/Vccaux_reg[3]/C
Min Period        n/a     FDRE/C         n/a            0.550         15360.002   15359.452  SLICE_X130Y57  PicoFramework/app/SystemMonitor/Vccaux_reg[4]/C
Min Period        n/a     FDRE/C         n/a            0.550         15360.002   15359.452  SLICE_X130Y57  PicoFramework/app/SystemMonitor/Vccaux_reg[5]/C
Min Period        n/a     FDRE/C         n/a            0.550         15360.002   15359.452  SLICE_X128Y57  PicoFramework/app/SystemMonitor/Vccaux_reg[6]/C
Min Period        n/a     FDRE/C         n/a            0.550         15360.002   15359.452  SLICE_X128Y57  PicoFramework/app/SystemMonitor/Vccaux_reg[7]/C
Low Pulse Width   Slow    SYSMONE1/DCLK  n/a            1.600         7680.000    7678.400   SYSMONE1_X0Y0  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
Low Pulse Width   Fast    SYSMONE1/DCLK  n/a            1.600         7680.002    7678.402   SYSMONE1_X0Y0  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
Low Pulse Width   Slow    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X130Y58  PicoFramework/app/SystemMonitor/Vccint_reg[4]/C
Low Pulse Width   Slow    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X130Y58  PicoFramework/app/SystemMonitor/Vccint_reg[5]/C
Low Pulse Width   Slow    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X130Y58  PicoFramework/app/SystemMonitor/Vccint_reg[9]/C
Low Pulse Width   Slow    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X132Y56  PicoFramework/app/SystemMonitor/Vp_reg[0]/C
Low Pulse Width   Slow    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X132Y56  PicoFramework/app/SystemMonitor/Vp_reg[1]/C
Low Pulse Width   Slow    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X130Y58  PicoFramework/app/SystemMonitor/Vp_reg[2]/C
Low Pulse Width   Slow    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X130Y58  PicoFramework/app/SystemMonitor/Vp_reg[3]/C
Low Pulse Width   Slow    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X132Y56  PicoFramework/app/SystemMonitor/Vp_reg[4]/C
High Pulse Width  Slow    SYSMONE1/DCLK  n/a            1.600         7680.001    7678.401   SYSMONE1_X0Y0  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
High Pulse Width  Fast    SYSMONE1/DCLK  n/a            1.600         7680.001    7678.401   SYSMONE1_X0Y0  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
High Pulse Width  Fast    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X130Y57  PicoFramework/app/SystemMonitor/Vccaux_reg[0]/C
High Pulse Width  Fast    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X130Y57  PicoFramework/app/SystemMonitor/Vccaux_reg[1]/C
High Pulse Width  Fast    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X128Y57  PicoFramework/app/SystemMonitor/Vccaux_reg[2]/C
High Pulse Width  Fast    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X128Y57  PicoFramework/app/SystemMonitor/Vccaux_reg[3]/C
High Pulse Width  Fast    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X130Y57  PicoFramework/app/SystemMonitor/Vccaux_reg[4]/C
High Pulse Width  Fast    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X130Y57  PicoFramework/app/SystemMonitor/Vccaux_reg[5]/C
High Pulse Width  Fast    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X128Y57  PicoFramework/app/SystemMonitor/Vccaux_reg[6]/C
High Pulse Width  Fast    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X128Y57  PicoFramework/app/SystemMonitor/Vccaux_reg[7]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.328ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.118ns (8.287%)  route 1.306ns (91.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.264ns = ( 12.264 - 10.000 ) 
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 0.706ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.639ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         2.002     2.731    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X126Y61        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y61        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.849 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          1.306     4.155    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X141Y64        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.758    12.264    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/C
                         clock pessimism              0.336    12.600    
                         clock uncertainty           -0.035    12.565    
    SLICE_X141Y64        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    12.483    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                          -4.155    
  -------------------------------------------------------------------
                         slack                                  8.328    

Slack (MET) :             8.378ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.118ns (8.588%)  route 1.256ns (91.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.264ns = ( 12.264 - 10.000 ) 
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 0.706ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.639ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         2.002     2.731    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X126Y61        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y61        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.849 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          1.256     4.105    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X141Y63        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.758    12.264    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/C
                         clock pessimism              0.336    12.600    
                         clock uncertainty           -0.035    12.565    
    SLICE_X141Y63        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082    12.483    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                          -4.105    
  -------------------------------------------------------------------
                         slack                                  8.378    

Slack (MET) :             8.378ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.118ns (8.588%)  route 1.256ns (91.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.264ns = ( 12.264 - 10.000 ) 
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 0.706ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.639ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         2.002     2.731    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X126Y61        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y61        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.849 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          1.256     4.105    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X141Y63        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.758    12.264    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
                         clock pessimism              0.336    12.600    
                         clock uncertainty           -0.035    12.565    
    SLICE_X141Y63        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    12.483    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                          -4.105    
  -------------------------------------------------------------------
                         slack                                  8.378    

Slack (MET) :             8.378ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.118ns (8.588%)  route 1.256ns (91.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.264ns = ( 12.264 - 10.000 ) 
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 0.706ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.639ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         2.002     2.731    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X126Y61        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y61        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.849 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          1.256     4.105    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X141Y63        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.758    12.264    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
                         clock pessimism              0.336    12.600    
                         clock uncertainty           -0.035    12.565    
    SLICE_X141Y63        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082    12.483    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                          -4.105    
  -------------------------------------------------------------------
                         slack                                  8.378    

Slack (MET) :             8.381ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.118ns (8.601%)  route 1.254ns (91.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.265ns = ( 12.265 - 10.000 ) 
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 0.706ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.639ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         2.002     2.731    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X126Y61        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y61        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.849 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          1.254     4.103    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X140Y63        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.759    12.265    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
                         clock pessimism              0.336    12.601    
                         clock uncertainty           -0.035    12.566    
    SLICE_X140Y63        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    12.484    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.484    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                  8.381    

Slack (MET) :             8.381ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.118ns (8.601%)  route 1.254ns (91.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.265ns = ( 12.265 - 10.000 ) 
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 0.706ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.639ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         2.002     2.731    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X126Y61        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y61        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.849 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          1.254     4.103    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X140Y63        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.759    12.265    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
                         clock pessimism              0.336    12.601    
                         clock uncertainty           -0.035    12.566    
    SLICE_X140Y63        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    12.484    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.484    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                  8.381    

Slack (MET) :             8.381ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.118ns (8.601%)  route 1.254ns (91.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.265ns = ( 12.265 - 10.000 ) 
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 0.706ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.639ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         2.002     2.731    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X126Y61        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y61        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.849 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          1.254     4.103    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X140Y63        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.759    12.265    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
                         clock pessimism              0.336    12.601    
                         clock uncertainty           -0.035    12.566    
    SLICE_X140Y63        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082    12.484    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.484    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                  8.381    

Slack (MET) :             8.381ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/idle_reg/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.118ns (8.601%)  route 1.254ns (91.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.265ns = ( 12.265 - 10.000 ) 
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 0.706ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.639ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         2.002     2.731    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X126Y61        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y61        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.849 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          1.254     4.103    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X140Y63        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/idle_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.759    12.265    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/idle_reg/C
                         clock pessimism              0.336    12.601    
                         clock uncertainty           -0.035    12.566    
    SLICE_X140Y63        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.082    12.484    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/idle_reg
  -------------------------------------------------------------------
                         required time                         12.484    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                  8.381    

Slack (MET) :             8.487ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.118ns (9.299%)  route 1.151ns (90.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.268ns = ( 12.268 - 10.000 ) 
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 0.706ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.762ns (routing 0.639ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         2.002     2.731    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X126Y61        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y61        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.849 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          1.151     4.000    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X142Y62        FDPE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.762    12.268    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y62        FDPE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/C
                         clock pessimism              0.336    12.604    
                         clock uncertainty           -0.035    12.569    
    SLICE_X142Y62        FDPE (Recov_DFF2_SLICEM_C_PRE)
                                                     -0.082    12.487    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_reg
  -------------------------------------------------------------------
                         required time                         12.487    
                         arrival time                          -4.000    
  -------------------------------------------------------------------
                         slack                                  8.487    

Slack (MET) :             8.487ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txprogdivreset_reg/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.118ns (9.299%)  route 1.151ns (90.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.268ns = ( 12.268 - 10.000 ) 
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 0.706ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.762ns (routing 0.639ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         2.002     2.731    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X126Y61        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y61        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.849 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          1.151     4.000    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X142Y62        FDPE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txprogdivreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.762    12.268    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y62        FDPE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txprogdivreset_reg/C
                         clock pessimism              0.336    12.604    
                         clock uncertainty           -0.035    12.569    
    SLICE_X142Y62        FDPE (Recov_DFF_SLICEM_C_PRE)
                                                     -0.082    12.487    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txprogdivreset_reg
  -------------------------------------------------------------------
                         required time                         12.487    
                         arrival time                          -4.000    
  -------------------------------------------------------------------
                         slack                                  8.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.048ns (8.840%)  route 0.495ns (91.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.152ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.900ns (routing 0.361ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.066ns (routing 0.410ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.900     1.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X126Y61        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y61        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.200 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.495     1.695    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X142Y65        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.066     1.453    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y65        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
                         clock pessimism             -0.231     1.222    
    SLICE_X142Y65        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                      0.005     1.227    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.048ns (8.840%)  route 0.495ns (91.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.152ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.900ns (routing 0.361ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.066ns (routing 0.410ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.900     1.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X126Y61        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y61        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.200 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.495     1.695    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X142Y65        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.066     1.453    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y65        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
                         clock pessimism             -0.231     1.222    
    SLICE_X142Y65        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                      0.005     1.227    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.048ns (8.633%)  route 0.508ns (91.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.462ns
    Source Clock Delay      (SCD):    1.152ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.900ns (routing 0.361ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.410ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.900     1.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X126Y61        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y61        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.200 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.508     1.708    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X141Y65        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.075     1.462    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y65        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/C
                         clock pessimism             -0.231     1.231    
    SLICE_X141Y65        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005     1.236    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.048ns (8.304%)  route 0.530ns (91.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.152ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.900ns (routing 0.361ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.410ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.900     1.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X126Y61        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y61        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.200 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.530     1.730    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X141Y62        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.065     1.452    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y62        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/C
                         clock pessimism             -0.231     1.221    
    SLICE_X141Y62        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     1.226    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.048ns (8.304%)  route 0.530ns (91.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.152ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.900ns (routing 0.361ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.410ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.900     1.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X126Y61        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y61        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.200 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.530     1.730    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X141Y62        FDPE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.065     1.452    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y62        FDPE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_reg/C
                         clock pessimism             -0.231     1.221    
    SLICE_X141Y62        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                      0.005     1.226    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_reg
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/userrdy_reg/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.048ns (8.304%)  route 0.530ns (91.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.152ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.900ns (routing 0.361ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.410ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.900     1.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X126Y61        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y61        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.200 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.530     1.730    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X141Y62        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/userrdy_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.065     1.452    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y62        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/userrdy_reg/C
                         clock pessimism             -0.231     1.221    
    SLICE_X141Y62        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005     1.226    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/userrdy_reg
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.048ns (8.219%)  route 0.536ns (91.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.152ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.900ns (routing 0.361ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.410ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.900     1.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X126Y61        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y61        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.200 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.536     1.736    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X141Y62        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.068     1.455    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y62        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
                         clock pessimism             -0.231     1.224    
    SLICE_X141Y62        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     1.229    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.048ns (8.219%)  route 0.536ns (91.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.152ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.900ns (routing 0.361ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.410ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.900     1.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X126Y61        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y61        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.200 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.536     1.736    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X141Y62        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.068     1.455    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y62        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/C
                         clock pessimism             -0.231     1.224    
    SLICE_X141Y62        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     1.229    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.048ns (8.219%)  route 0.536ns (91.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.152ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.900ns (routing 0.361ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.410ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.900     1.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X126Y61        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y61        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.200 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.536     1.736    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X141Y62        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.068     1.455    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y62        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
                         clock pessimism             -0.231     1.224    
    SLICE_X141Y62        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005     1.229    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.048ns (7.692%)  route 0.576ns (92.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.152ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.900ns (routing 0.361ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.410ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.900     1.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X126Y61        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y61        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.200 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.576     1.776    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X142Y62        FDPE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.067     1.454    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y62        FDPE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/C
                         clock pessimism             -0.231     1.223    
    SLICE_X142Y62        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                      0.005     1.228    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_reg
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.548    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  txoutclk_out[3]
  To Clock:  txoutclk_out[3]

Setup :            0  Failing Endpoints,  Worst Slack        1.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.346ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 1.095ns (45.267%)  route 1.324ns (54.733%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.251ns = ( 6.251 - 4.000 ) 
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.170ns (routing 0.801ns, distribution 1.369ns)
  Clock Net Delay (Destination): 1.922ns (routing 0.727ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        2.170     2.567    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK_USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_CFGHOTRESETOUT)
                                                      0.951     3.518 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGHOTRESETOUT
                         net (fo=1, routed)           0.749     4.267    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_hot_reset_out
    SLICE_X124Y7         LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.144     4.411 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_reset_cdc_i_1/O
                         net (fo=2, routed)           0.575     4.986    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/src_arst
    SLICE_X124Y7         FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.922     6.251    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/dest_clk
    SLICE_X124Y7         FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[0]/C
                         clock pessimism              0.198     6.449    
                         clock uncertainty           -0.035     6.414    
    SLICE_X124Y7         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082     6.332    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          6.332    
                         arrival time                          -4.986    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.346ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 1.095ns (45.267%)  route 1.324ns (54.733%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.251ns = ( 6.251 - 4.000 ) 
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.170ns (routing 0.801ns, distribution 1.369ns)
  Clock Net Delay (Destination): 1.922ns (routing 0.727ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        2.170     2.567    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK_USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_CFGHOTRESETOUT)
                                                      0.951     3.518 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGHOTRESETOUT
                         net (fo=1, routed)           0.749     4.267    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_hot_reset_out
    SLICE_X124Y7         LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.144     4.411 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_reset_cdc_i_1/O
                         net (fo=2, routed)           0.575     4.986    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/src_arst
    SLICE_X124Y7         FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.922     6.251    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/dest_clk
    SLICE_X124Y7         FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/C
                         clock pessimism              0.198     6.449    
                         clock uncertainty           -0.035     6.414    
    SLICE_X124Y7         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.082     6.332    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          6.332    
                         arrival time                          -4.986    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.363ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_7x_to_v1_6/tx_fifo_ready_reg/CLR
                            (recovery check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.117ns (4.733%)  route 2.355ns (95.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.316ns = ( 6.316 - 4.000 ) 
    Source Clock Delay      (SCD):    2.562ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.165ns (routing 0.801ns, distribution 1.364ns)
  Clock Net Delay (Destination): 1.987ns (routing 0.727ns, distribution 1.260ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        2.165     2.562    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/dest_clk
    SLICE_X124Y7         FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y7         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.679 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/Q
                         net (fo=843, routed)         2.355     5.034    PicoFramework/core/pcie3_7x_to_v1_6/user_reset
    SLICE_X134Y22        FDCE                                         f  PicoFramework/core/pcie3_7x_to_v1_6/tx_fifo_ready_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.987     6.316    PicoFramework/core/pcie3_7x_to_v1_6/user_clk
    SLICE_X134Y22        FDCE                                         r  PicoFramework/core/pcie3_7x_to_v1_6/tx_fifo_ready_reg/C
                         clock pessimism              0.198     6.514    
                         clock uncertainty           -0.035     6.479    
    SLICE_X134Y22        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082     6.397    PicoFramework/core/pcie3_7x_to_v1_6/tx_fifo_ready_reg
  -------------------------------------------------------------------
                         required time                          6.397    
                         arrival time                          -5.034    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             1.363ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_7x_to_v1_6/tx_sof_q_reg/CLR
                            (recovery check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.117ns (4.733%)  route 2.355ns (95.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.316ns = ( 6.316 - 4.000 ) 
    Source Clock Delay      (SCD):    2.562ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.165ns (routing 0.801ns, distribution 1.364ns)
  Clock Net Delay (Destination): 1.987ns (routing 0.727ns, distribution 1.260ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        2.165     2.562    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/dest_clk
    SLICE_X124Y7         FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y7         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.679 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/Q
                         net (fo=843, routed)         2.355     5.034    PicoFramework/core/pcie3_7x_to_v1_6/user_reset
    SLICE_X134Y22        FDCE                                         f  PicoFramework/core/pcie3_7x_to_v1_6/tx_sof_q_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.987     6.316    PicoFramework/core/pcie3_7x_to_v1_6/user_clk
    SLICE_X134Y22        FDCE                                         r  PicoFramework/core/pcie3_7x_to_v1_6/tx_sof_q_reg/C
                         clock pessimism              0.198     6.514    
                         clock uncertainty           -0.035     6.479    
    SLICE_X134Y22        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     6.397    PicoFramework/core/pcie3_7x_to_v1_6/tx_sof_q_reg
  -------------------------------------------------------------------
                         required time                          6.397    
                         arrival time                          -5.034    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_7x_to_v1_6/rx_tuser_q3_reg[2]/CLR
                            (recovery check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.117ns (4.899%)  route 2.271ns (95.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.311ns = ( 6.311 - 4.000 ) 
    Source Clock Delay      (SCD):    2.562ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.165ns (routing 0.801ns, distribution 1.364ns)
  Clock Net Delay (Destination): 1.982ns (routing 0.727ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        2.165     2.562    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/dest_clk
    SLICE_X124Y7         FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y7         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.679 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/Q
                         net (fo=843, routed)         2.271     4.950    PicoFramework/core/pcie3_7x_to_v1_6/user_reset
    SLICE_X130Y4         FDCE                                         f  PicoFramework/core/pcie3_7x_to_v1_6/rx_tuser_q3_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.982     6.311    PicoFramework/core/pcie3_7x_to_v1_6/user_clk
    SLICE_X130Y4         FDCE                                         r  PicoFramework/core/pcie3_7x_to_v1_6/rx_tuser_q3_reg[2]/C
                         clock pessimism              0.198     6.509    
                         clock uncertainty           -0.035     6.474    
    SLICE_X130Y4         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.082     6.392    PicoFramework/core/pcie3_7x_to_v1_6/rx_tuser_q3_reg[2]
  -------------------------------------------------------------------
                         required time                          6.392    
                         arrival time                          -4.950    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.643ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_7x_to_v1_6/tx_valid_q_reg/CLR
                            (recovery check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 0.117ns (5.449%)  route 2.030ns (94.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.271ns = ( 6.271 - 4.000 ) 
    Source Clock Delay      (SCD):    2.562ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.165ns (routing 0.801ns, distribution 1.364ns)
  Clock Net Delay (Destination): 1.942ns (routing 0.727ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        2.165     2.562    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/dest_clk
    SLICE_X124Y7         FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y7         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.679 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/Q
                         net (fo=843, routed)         2.030     4.709    PicoFramework/core/pcie3_7x_to_v1_6/user_reset
    SLICE_X127Y19        FDCE                                         f  PicoFramework/core/pcie3_7x_to_v1_6/tx_valid_q_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.942     6.271    PicoFramework/core/pcie3_7x_to_v1_6/user_clk
    SLICE_X127Y19        FDCE                                         r  PicoFramework/core/pcie3_7x_to_v1_6/tx_valid_q_reg/C
                         clock pessimism              0.198     6.469    
                         clock uncertainty           -0.035     6.434    
    SLICE_X127Y19        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     6.352    PicoFramework/core/pcie3_7x_to_v1_6/tx_valid_q_reg
  -------------------------------------------------------------------
                         required time                          6.352    
                         arrival time                          -4.709    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/user_lnk_up_cdc/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 1.038ns (50.413%)  route 1.021ns (49.587%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.271ns = ( 6.271 - 4.000 ) 
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.170ns (routing 0.801ns, distribution 1.369ns)
  Clock Net Delay (Destination): 1.942ns (routing 0.727ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        2.170     2.567    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK_USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_CFGPHYLINKSTATUS[1])
                                                      0.906     3.473 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGPHYLINKSTATUS[1]
                         net (fo=2, routed)           0.624     4.097    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_phy_link_status[1]
    SLICE_X124Y7         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     4.229 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_lnk_up_cdc_i_1/O
                         net (fo=2, routed)           0.397     4.626    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_lnk_up_cdc/reset_pol
    SLICE_X125Y7         FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_lnk_up_cdc/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.942     6.271    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_lnk_up_cdc/dest_clk
    SLICE_X125Y7         FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_lnk_up_cdc/arststages_ff_reg[0]/C
                         clock pessimism              0.198     6.469    
                         clock uncertainty           -0.035     6.433    
    SLICE_X125Y7         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082     6.351    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_lnk_up_cdc/arststages_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          6.351    
                         arrival time                          -4.626    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/user_lnk_up_cdc/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 1.038ns (50.413%)  route 1.021ns (49.587%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.271ns = ( 6.271 - 4.000 ) 
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.170ns (routing 0.801ns, distribution 1.369ns)
  Clock Net Delay (Destination): 1.942ns (routing 0.727ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        2.170     2.567    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK_USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_CFGPHYLINKSTATUS[1])
                                                      0.906     3.473 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGPHYLINKSTATUS[1]
                         net (fo=2, routed)           0.624     4.097    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_phy_link_status[1]
    SLICE_X124Y7         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     4.229 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_lnk_up_cdc_i_1/O
                         net (fo=2, routed)           0.397     4.626    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_lnk_up_cdc/reset_pol
    SLICE_X125Y7         FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_lnk_up_cdc/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.942     6.271    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_lnk_up_cdc/dest_clk
    SLICE_X125Y7         FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_lnk_up_cdc/arststages_ff_reg[1]/C
                         clock pessimism              0.198     6.469    
                         clock uncertainty           -0.035     6.433    
    SLICE_X125Y7         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.082     6.351    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_lnk_up_cdc/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          6.351    
                         arrival time                          -4.626    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.913ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_7x_to_v1_6/tx_tfirst_reg/PRE
                            (recovery check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.117ns (6.213%)  route 1.766ns (93.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.277ns = ( 6.277 - 4.000 ) 
    Source Clock Delay      (SCD):    2.562ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.165ns (routing 0.801ns, distribution 1.364ns)
  Clock Net Delay (Destination): 1.948ns (routing 0.727ns, distribution 1.221ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        2.165     2.562    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/dest_clk
    SLICE_X124Y7         FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y7         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.679 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/Q
                         net (fo=843, routed)         1.766     4.445    PicoFramework/core/pcie3_7x_to_v1_6/user_reset
    SLICE_X129Y20        FDPE                                         f  PicoFramework/core/pcie3_7x_to_v1_6/tx_tfirst_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.948     6.277    PicoFramework/core/pcie3_7x_to_v1_6/user_clk
    SLICE_X129Y20        FDPE                                         r  PicoFramework/core/pcie3_7x_to_v1_6/tx_tfirst_reg/C
                         clock pessimism              0.198     6.475    
                         clock uncertainty           -0.035     6.440    
    SLICE_X129Y20        FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.082     6.358    PicoFramework/core/pcie3_7x_to_v1_6/tx_tfirst_reg
  -------------------------------------------------------------------
                         required time                          6.358    
                         arrival time                          -4.445    
  -------------------------------------------------------------------
                         slack                                  1.913    

Slack (MET) :             1.944ns  (required time - arrival time)
  Source:                 UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.305ns (16.777%)  route 1.513ns (83.223%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.318ns = ( 6.318 - 4.000 ) 
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 0.801ns, distribution 1.438ns)
  Clock Net Delay (Destination): 1.989ns (routing 0.727ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        2.239     2.636    UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X133Y15        FDPE                                         r  UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y15        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.753 f  UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.671     3.424    UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X129Y15        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     3.612 f  UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.842     4.454    UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X135Y22        FDPE                                         f  UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.989     6.318    UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X135Y22        FDPE                                         r  UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.197     6.515    
                         clock uncertainty           -0.035     6.480    
    SLICE_X135Y22        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     6.398    UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.398    
                         arrival time                          -4.454    
  -------------------------------------------------------------------
                         slack                                  1.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.049ns (26.486%)  route 0.136ns (73.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.380ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.023ns (routing 0.415ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.215ns (routing 0.468ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.023     1.141    PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X137Y32        FDPE                                         r  PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y32        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.190 f  PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.136     1.326    PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X138Y32        FDPE                                         f  PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.215     1.380    PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X138Y32        FDPE                                         r  PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.155     1.225    
    SLICE_X138Y32        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                      0.005     1.230    PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.049ns (25.128%)  route 0.146ns (74.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.398ns
    Source Clock Delay      (SCD):    1.160ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.042ns (routing 0.415ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.233ns (routing 0.468ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.042     1.160    PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X141Y59        FDPE                                         r  PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y59        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.209 f  PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.146     1.355    PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X142Y59        FDPE                                         f  PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.233     1.398    PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X142Y59        FDPE                                         r  PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.155     1.243    
    SLICE_X142Y59        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                      0.005     1.248    PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.048ns (26.966%)  route 0.130ns (73.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.303ns
    Source Clock Delay      (SCD):    1.083ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      0.965ns (routing 0.415ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.468ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        0.965     1.083    UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X123Y29        FDPE                                         r  UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y29        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.131 f  UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.130     1.261    UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X123Y29        FDPE                                         f  UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.138     1.303    UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X123Y29        FDPE                                         r  UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.190     1.113    
    SLICE_X123Y29        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                      0.005     1.118    UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.048ns (22.967%)  route 0.161ns (77.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      1.036ns (routing 0.415ns, distribution 0.621ns)
  Clock Net Delay (Destination): 1.225ns (routing 0.468ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.036     1.154    UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X141Y22        FDPE                                         r  UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y22        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.202 f  UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.161     1.363    UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X141Y21        FDPE                                         f  UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.225     1.390    UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X141Y21        FDPE                                         r  UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.185     1.205    
    SLICE_X141Y21        FDPE (Remov_HFF_SLICEL_C_PRE)
                                                      0.005     1.210    UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.049ns (21.121%)  route 0.183ns (78.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.379ns
    Source Clock Delay      (SCD):    1.152ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.034ns (routing 0.415ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.214ns (routing 0.468ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.034     1.152    UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X137Y15        FDPE                                         r  UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y15        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.201 f  UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.183     1.384    UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X133Y15        FDPE                                         f  UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.214     1.379    UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X133Y15        FDPE                                         r  UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.155     1.224    
    SLICE_X133Y15        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                      0.005     1.229    UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.049ns (23.558%)  route 0.159ns (76.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.382ns
    Source Clock Delay      (SCD):    1.152ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      1.034ns (routing 0.415ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.217ns (routing 0.468ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.034     1.152    PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X138Y51        FDPE                                         r  PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y51        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.201 f  PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.159     1.360    PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X138Y52        FDPE                                         f  PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.217     1.382    PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X138Y52        FDPE                                         r  PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.185     1.197    
    SLICE_X138Y52        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                      0.005     1.202    PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.049ns (18.919%)  route 0.210ns (81.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.377ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.028ns (routing 0.415ns, distribution 0.613ns)
  Clock Net Delay (Destination): 1.212ns (routing 0.468ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.028     1.146    UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X140Y19        FDPE                                         r  UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y19        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.195 f  UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.210     1.405    UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X137Y19        FDPE                                         f  UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.212     1.377    UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X137Y19        FDPE                                         r  UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.155     1.222    
    SLICE_X137Y19        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                      0.005     1.227    UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.048ns (17.266%)  route 0.230ns (82.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.398ns
    Source Clock Delay      (SCD):    1.153ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.035ns (routing 0.415ns, distribution 0.620ns)
  Clock Net Delay (Destination): 1.233ns (routing 0.468ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.035     1.153    PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X133Y55        FDPE                                         r  PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y55        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.201 f  PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.230     1.431    PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X134Y56        FDPE                                         f  PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.233     1.398    PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X134Y56        FDPE                                         r  PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.155     1.243    
    SLICE_X134Y56        FDPE (Remov_DFF_SLICEL_C_PRE)
                                                      0.005     1.248    PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.049ns (19.838%)  route 0.198ns (80.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    1.162ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      1.044ns (routing 0.415ns, distribution 0.629ns)
  Clock Net Delay (Destination): 1.225ns (routing 0.468ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.044     1.162    PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X141Y15        FDPE                                         r  PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y15        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.211 f  PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.198     1.409    PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X141Y16        FDPE                                         f  PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.225     1.390    PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X141Y16        FDPE                                         r  PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.185     1.205    
    SLICE_X141Y16        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                      0.005     1.210    PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.079ns (27.915%)  route 0.204ns (72.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.384ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.033ns (routing 0.415ns, distribution 0.618ns)
  Clock Net Delay (Destination): 1.219ns (routing 0.468ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.033     1.151    PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X140Y25        FDPE                                         r  PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y25        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.199 f  PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.033     1.232    PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X140Y25        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.031     1.263 f  PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.171     1.434    PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X138Y24        FDPE                                         f  PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.219     1.384    PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X138Y24        FDPE                                         r  PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.155     1.229    
    SLICE_X138Y24        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     1.234    PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.200    





