INFO: [VRFC 10-163] Analyzing VHDL file "/home/alaverdo/Bureau/4IR/ProjSystInfo/ProjetSystemeInfo/Microproc/project_1/project_1.srcs/sim_1/new/test_BancDeRegistre.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_BancDeRegistre
