read -sv run_verilog_mid/adder_32b_12_90_0e60affcaa70b337ed81f412b1f74f04.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_12_90_0e60affcaa70b337ed81f412b1f74f04_yosys.v
