
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: RD-LAPTOP

Implementation : impl1
Synopsys HDL compiler and linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

Modified Files: 10
FID:  path (prevtimestamp, timestamp)
16       C:\Users\reeve\git\EEE5118Z_Project\Modulator\Comms\UART.v (2022-07-18 20:43:13, 2022-07-21 17:31:53)
17       C:\Users\reeve\git\EEE5118Z_Project\Modulator\Comms\UART_Packets.v (2022-07-21 04:09:10, 2022-07-21 17:34:33)
26       C:\Users\reeve\git\EEE5118Z_Project\Modulator\DSP\NCO.v (2022-07-21 14:29:20, 2022-07-21 17:43:45)
18       C:\Users\reeve\git\EEE5118Z_Project\Modulator\DSP\PWM.v (2022-07-18 18:02:04, 2022-07-21 17:43:49)
27       C:\Users\reeve\git\EEE5118Z_Project\Modulator\DSP\QAM.v (2022-07-20 21:52:02, 2022-07-21 17:36:14)
21       C:\Users\reeve\git\EEE5118Z_Project\Modulator\Modulator.v (2022-07-21 14:20:26, 2022-07-21 17:42:46)
22       C:\Users\reeve\git\EEE5118Z_Project\Modulator\System\Controller.v (2022-07-20 23:56:18, 2022-07-21 17:37:30)
23       C:\Users\reeve\git\EEE5118Z_Project\Modulator\System\Registers.v (2022-07-19 21:41:59, 2022-07-21 17:46:07)
24       C:\Users\reeve\git\EEE5118Z_Project\Modulator\System\Streamer.v (2022-07-21 15:47:48, 2022-07-21 17:34:37)
25       C:\Users\reeve\git\EEE5118Z_Project\Modulator\System\Structures.v (2022-07-20 19:19:30, 2022-07-21 17:38:14)

*******************************************************************
Modules that may have changed as a result of file changes: 11
MID:  lib.cell.view
0        work.Controller.verilog may have changed because the following files changed:
                        C:\Users\reeve\git\EEE5118Z_Project\Modulator\Modulator.v (2022-07-21 14:20:26, 2022-07-21 17:42:46) <-- (may instantiate this module)
                        C:\Users\reeve\git\EEE5118Z_Project\Modulator\System\Controller.v (2022-07-20 23:56:18, 2022-07-21 17:37:30) <-- (module definition)
2        work.FIFO.verilog may have changed because the following files changed:
                        C:\Users\reeve\git\EEE5118Z_Project\Modulator\Modulator.v (2022-07-21 14:20:26, 2022-07-21 17:42:46) <-- (may instantiate this module)
                        C:\Users\reeve\git\EEE5118Z_Project\Modulator\System\Streamer.v (2022-07-21 15:47:48, 2022-07-21 17:34:37) <-- (may instantiate this module)
8        work.Modulator.verilog may have changed because the following files changed:
                        C:\Users\reeve\git\EEE5118Z_Project\Modulator\Modulator.v (2022-07-21 14:20:26, 2022-07-21 17:42:46) <-- (module definition)
10       work.NCO.verilog may have changed because the following files changed:
                        C:\Users\reeve\git\EEE5118Z_Project\Modulator\DSP\NCO.v (2022-07-21 14:29:20, 2022-07-21 17:43:45) <-- (module definition)
                        C:\Users\reeve\git\EEE5118Z_Project\Modulator\Modulator.v (2022-07-21 14:20:26, 2022-07-21 17:42:46) <-- (may instantiate this module)
3        work.PWM.verilog may have changed because the following files changed:
                        C:\Users\reeve\git\EEE5118Z_Project\Modulator\DSP\PWM.v (2022-07-18 18:02:04, 2022-07-21 17:43:49) <-- (module definition)
                        C:\Users\reeve\git\EEE5118Z_Project\Modulator\Modulator.v (2022-07-21 14:20:26, 2022-07-21 17:42:46) <-- (may instantiate this module)
11       work.QAM.verilog may have changed because the following files changed:
                        C:\Users\reeve\git\EEE5118Z_Project\Modulator\DSP\QAM.v (2022-07-20 21:52:02, 2022-07-21 17:36:14) <-- (module definition)
                        C:\Users\reeve\git\EEE5118Z_Project\Modulator\Modulator.v (2022-07-21 14:20:26, 2022-07-21 17:42:46) <-- (may instantiate this module)
4        work.Registers.verilog may have changed because the following files changed:
                        C:\Users\reeve\git\EEE5118Z_Project\Modulator\Comms\UART.v (2022-07-18 20:43:13, 2022-07-21 17:31:53) <-- (may instantiate this module)
                        C:\Users\reeve\git\EEE5118Z_Project\Modulator\Comms\UART_Packets.v (2022-07-21 04:09:10, 2022-07-21 17:34:33) <-- (may instantiate this module)
                        C:\Users\reeve\git\EEE5118Z_Project\Modulator\DSP\NCO.v (2022-07-21 14:29:20, 2022-07-21 17:43:45) <-- (may instantiate this module)
                        C:\Users\reeve\git\EEE5118Z_Project\Modulator\DSP\PWM.v (2022-07-18 18:02:04, 2022-07-21 17:43:49) <-- (may instantiate this module)
                        C:\Users\reeve\git\EEE5118Z_Project\Modulator\DSP\QAM.v (2022-07-20 21:52:02, 2022-07-21 17:36:14) <-- (may instantiate this module)
                        C:\Users\reeve\git\EEE5118Z_Project\Modulator\Modulator.v (2022-07-21 14:20:26, 2022-07-21 17:42:46) <-- (may instantiate this module)
                        C:\Users\reeve\git\EEE5118Z_Project\Modulator\System\Controller.v (2022-07-20 23:56:18, 2022-07-21 17:37:30) <-- (may instantiate this module)
                        C:\Users\reeve\git\EEE5118Z_Project\Modulator\System\Registers.v (2022-07-19 21:41:59, 2022-07-21 17:46:07) <-- (module definition)
                        C:\Users\reeve\git\EEE5118Z_Project\Modulator\System\Streamer.v (2022-07-21 15:47:48, 2022-07-21 17:34:37) <-- (may instantiate this module)
                        C:\Users\reeve\git\EEE5118Z_Project\Modulator\System\Structures.v (2022-07-20 19:19:30, 2022-07-21 17:38:14) <-- (may instantiate this module)
9        work.SineTable.verilog may have changed because the following files changed:
                        C:\Users\reeve\git\EEE5118Z_Project\Modulator\DSP\NCO.v (2022-07-21 14:29:20, 2022-07-21 17:43:45) <-- (may instantiate this module)
                        C:\Users\reeve\git\EEE5118Z_Project\Modulator\Modulator.v (2022-07-21 14:20:26, 2022-07-21 17:42:46) <-- (may instantiate this module)
5        work.Streamer.verilog may have changed because the following files changed:
                        C:\Users\reeve\git\EEE5118Z_Project\Modulator\Modulator.v (2022-07-21 14:20:26, 2022-07-21 17:42:46) <-- (may instantiate this module)
                        C:\Users\reeve\git\EEE5118Z_Project\Modulator\System\Streamer.v (2022-07-21 15:47:48, 2022-07-21 17:34:37) <-- (module definition)
6        work.UART.verilog may have changed because the following files changed:
                        C:\Users\reeve\git\EEE5118Z_Project\Modulator\Comms\UART.v (2022-07-18 20:43:13, 2022-07-21 17:31:53) <-- (module definition)
                        C:\Users\reeve\git\EEE5118Z_Project\Modulator\Comms\UART_Packets.v (2022-07-21 04:09:10, 2022-07-21 17:34:33) <-- (may instantiate this module)
                        C:\Users\reeve\git\EEE5118Z_Project\Modulator\Modulator.v (2022-07-21 14:20:26, 2022-07-21 17:42:46) <-- (may instantiate this module)
7        work.UART_Packets.verilog may have changed because the following files changed:
                        C:\Users\reeve\git\EEE5118Z_Project\Modulator\Comms\UART_Packets.v (2022-07-21 04:09:10, 2022-07-21 17:34:33) <-- (module definition)
                        C:\Users\reeve\git\EEE5118Z_Project\Modulator\Modulator.v (2022-07-21 14:20:26, 2022-07-21 17:42:46) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 8
FID:  path (timestamp)
19       C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\FIFO.v (2022-07-20 20:58:37)
20       C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v (2022-07-20 21:03:30)
9        C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v (2020-10-29 10:20:54)
10       C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v (2020-10-29 10:20:54)
11       C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v (2020-10-29 10:23:10)
12       C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v (2020-10-29 10:23:10)
13       C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh (2020-10-29 10:23:10)
14       C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v (2020-10-29 10:23:10)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
