 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : SYS_TOP
Version: K-2015.06
Date   : Sat Oct 15 02:44:48 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: RegFile_I0/MEM_reg_1__6_
              (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Endpoint: ALU_I0/ALU_OUT_reg_0_
            (rising edge-triggered flip-flop clocked by ALU_clk)
  Path Group: ALU_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_I0/MEM_reg_1__6_/CK (SDFFRQX2M)                 0.00       0.00 r
  RegFile_I0/MEM_reg_1__6_/Q (SDFFRQX2M)                  0.45       0.45 f
  RegFile_I0/REG1[6] (RegFile_test_1)                     0.00       0.45 f
  ALU_I0/B[6] (ALU_test_1)                                0.00       0.45 f
  ALU_I0/U98/Y (BUFX2M)                                   0.22       0.67 f
  ALU_I0/div_68/b[6] (ALU_DW_div_uns_0)                   0.00       0.67 f
  ALU_I0/div_68/U70/Y (NOR2X1M)                           0.16       0.83 r
  ALU_I0/div_68/U67/Y (AND3X1M)                           0.20       1.03 r
  ALU_I0/div_68/U65/Y (AND2X1M)                           0.16       1.19 r
  ALU_I0/div_68/U62/Y (AND4X1M)                           0.25       1.44 r
  ALU_I0/div_68/U40/Y (CLKMX2X2M)                         0.24       1.69 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.12 f
  ALU_I0/div_68/U63/Y (AND3X1M)                           0.32       2.44 f
  ALU_I0/div_68/U46/Y (CLKMX2X2M)                         0.24       2.68 r
  ALU_I0/div_68/u_div_u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.17 r
  ALU_I0/div_68/u_div_u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.41 r
  ALU_I0/div_68/U64/Y (AND2X1M)                           0.24       3.65 r
  ALU_I0/div_68/U51/Y (CLKMX2X2M)                         0.27       3.92 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.37 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.70 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.01 f
  ALU_I0/div_68/U66/Y (AND2X1M)                           0.28       5.28 f
  ALU_I0/div_68/U55/Y (CLKMX2X2M)                         0.24       5.52 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       5.98 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.30 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.63 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.94 f
  ALU_I0/div_68/U68/Y (AND3X1M)                           0.39       7.33 f
  ALU_I0/div_68/U58/Y (CLKMX2X2M)                         0.25       7.58 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.46       8.03 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.33       8.36 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.33       8.69 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.33       9.02 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.31       9.33 f
  ALU_I0/div_68/U69/Y (AND2X1M)                           0.32       9.65 f
  ALU_I0/div_68/U60/Y (CLKMX2X2M)                         0.25       9.90 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_1_1/CO (ADDFX2M)     0.46      10.36 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_1_2/CO (ADDFX2M)     0.33      10.68 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_1_3/CO (ADDFX2M)     0.33      11.01 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_1_4/CO (ADDFX2M)     0.33      11.34 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_1_5/CO (ADDFX2M)     0.33      11.67 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_1_6/CO (ADDFX2M)     0.31      11.98 f
  ALU_I0/div_68/U71/Y (AND2X1M)                           0.34      12.32 f
  ALU_I0/div_68/U61/Y (CLKMX2X2M)                         0.24      12.56 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_0_1/CO (ADDFX2M)     0.45      13.01 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_0_2/CO (ADDFX2M)     0.33      13.34 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_0_3/CO (ADDFX2M)     0.33      13.67 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_0_4/CO (ADDFX2M)     0.33      14.00 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_0_5/CO (ADDFX2M)     0.33      14.32 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_0_6/CO (ADDFX2M)     0.33      14.65 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_0_7/CO (ADDFX2M)     0.32      14.97 f
  ALU_I0/div_68/quotient[0] (ALU_DW_div_uns_0)            0.00      14.97 f
  ALU_I0/U34/Y (AOI222X1M)                                0.41      15.38 r
  ALU_I0/U31/Y (AOI31X2M)                                 0.14      15.52 f
  ALU_I0/ALU_OUT_reg_0_/D (SDFFRQX2M)                     0.00      15.52 f
  data arrival time                                                 15.52

  clock ALU_clk (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_I0/ALU_OUT_reg_0_/CK (SDFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -15.52
  --------------------------------------------------------------------------
  slack (MET)                                                        3.87


  Startpoint: RegFile_I0/MEM_reg_1__6_
              (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Endpoint: ALU_I0/ALU_OUT_reg_1_
            (rising edge-triggered flip-flop clocked by ALU_clk)
  Path Group: ALU_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_I0/MEM_reg_1__6_/CK (SDFFRQX2M)                 0.00       0.00 r
  RegFile_I0/MEM_reg_1__6_/Q (SDFFRQX2M)                  0.45       0.45 f
  RegFile_I0/REG1[6] (RegFile_test_1)                     0.00       0.45 f
  ALU_I0/B[6] (ALU_test_1)                                0.00       0.45 f
  ALU_I0/U98/Y (BUFX2M)                                   0.22       0.67 f
  ALU_I0/div_68/b[6] (ALU_DW_div_uns_0)                   0.00       0.67 f
  ALU_I0/div_68/U70/Y (NOR2X1M)                           0.16       0.83 r
  ALU_I0/div_68/U67/Y (AND3X1M)                           0.20       1.03 r
  ALU_I0/div_68/U65/Y (AND2X1M)                           0.16       1.19 r
  ALU_I0/div_68/U62/Y (AND4X1M)                           0.25       1.44 r
  ALU_I0/div_68/U40/Y (CLKMX2X2M)                         0.24       1.69 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.12 f
  ALU_I0/div_68/U63/Y (AND3X1M)                           0.32       2.44 f
  ALU_I0/div_68/U46/Y (CLKMX2X2M)                         0.24       2.68 r
  ALU_I0/div_68/u_div_u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.17 r
  ALU_I0/div_68/u_div_u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.41 r
  ALU_I0/div_68/U64/Y (AND2X1M)                           0.24       3.65 r
  ALU_I0/div_68/U51/Y (CLKMX2X2M)                         0.27       3.92 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.37 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.70 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.01 f
  ALU_I0/div_68/U66/Y (AND2X1M)                           0.28       5.28 f
  ALU_I0/div_68/U55/Y (CLKMX2X2M)                         0.24       5.52 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       5.98 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.30 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.63 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.94 f
  ALU_I0/div_68/U68/Y (AND3X1M)                           0.39       7.33 f
  ALU_I0/div_68/U58/Y (CLKMX2X2M)                         0.25       7.58 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.46       8.03 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.33       8.36 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.33       8.69 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.33       9.02 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.31       9.33 f
  ALU_I0/div_68/U69/Y (AND2X1M)                           0.32       9.65 f
  ALU_I0/div_68/U60/Y (CLKMX2X2M)                         0.25       9.90 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_1_1/CO (ADDFX2M)     0.46      10.36 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_1_2/CO (ADDFX2M)     0.33      10.68 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_1_3/CO (ADDFX2M)     0.33      11.01 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_1_4/CO (ADDFX2M)     0.33      11.34 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_1_5/CO (ADDFX2M)     0.33      11.67 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_1_6/CO (ADDFX2M)     0.31      11.98 f
  ALU_I0/div_68/U71/Y (AND2X1M)                           0.34      12.32 f
  ALU_I0/div_68/quotient[1] (ALU_DW_div_uns_0)            0.00      12.32 f
  ALU_I0/U38/Y (AOI222X1M)                                0.31      12.62 r
  ALU_I0/U35/Y (AOI31X2M)                                 0.14      12.76 f
  ALU_I0/ALU_OUT_reg_1_/D (SDFFRQX2M)                     0.00      12.76 f
  data arrival time                                                 12.76

  clock ALU_clk (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_I0/ALU_OUT_reg_1_/CK (SDFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -12.76
  --------------------------------------------------------------------------
  slack (MET)                                                        6.62


  Startpoint: RegFile_I0/MEM_reg_1__6_
              (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Endpoint: ALU_I0/ALU_OUT_reg_2_
            (rising edge-triggered flip-flop clocked by ALU_clk)
  Path Group: ALU_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_I0/MEM_reg_1__6_/CK (SDFFRQX2M)                 0.00       0.00 r
  RegFile_I0/MEM_reg_1__6_/Q (SDFFRQX2M)                  0.45       0.45 f
  RegFile_I0/REG1[6] (RegFile_test_1)                     0.00       0.45 f
  ALU_I0/B[6] (ALU_test_1)                                0.00       0.45 f
  ALU_I0/U98/Y (BUFX2M)                                   0.22       0.67 f
  ALU_I0/div_68/b[6] (ALU_DW_div_uns_0)                   0.00       0.67 f
  ALU_I0/div_68/U70/Y (NOR2X1M)                           0.16       0.83 r
  ALU_I0/div_68/U67/Y (AND3X1M)                           0.20       1.03 r
  ALU_I0/div_68/U65/Y (AND2X1M)                           0.16       1.19 r
  ALU_I0/div_68/U62/Y (AND4X1M)                           0.25       1.44 r
  ALU_I0/div_68/U40/Y (CLKMX2X2M)                         0.24       1.69 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.12 f
  ALU_I0/div_68/U63/Y (AND3X1M)                           0.32       2.44 f
  ALU_I0/div_68/U46/Y (CLKMX2X2M)                         0.24       2.68 r
  ALU_I0/div_68/u_div_u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.17 r
  ALU_I0/div_68/u_div_u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.41 r
  ALU_I0/div_68/U64/Y (AND2X1M)                           0.24       3.65 r
  ALU_I0/div_68/U51/Y (CLKMX2X2M)                         0.27       3.92 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.37 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.70 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.01 f
  ALU_I0/div_68/U66/Y (AND2X1M)                           0.28       5.28 f
  ALU_I0/div_68/U55/Y (CLKMX2X2M)                         0.24       5.52 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       5.98 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.30 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.63 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.94 f
  ALU_I0/div_68/U68/Y (AND3X1M)                           0.39       7.33 f
  ALU_I0/div_68/U58/Y (CLKMX2X2M)                         0.25       7.58 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.46       8.03 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.33       8.36 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.33       8.69 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.33       9.02 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.31       9.33 f
  ALU_I0/div_68/U69/Y (AND2X1M)                           0.32       9.65 f
  ALU_I0/div_68/quotient[2] (ALU_DW_div_uns_0)            0.00       9.65 f
  ALU_I0/U42/Y (AOI222X1M)                                0.44      10.09 r
  ALU_I0/U39/Y (AOI31X2M)                                 0.14      10.23 f
  ALU_I0/ALU_OUT_reg_2_/D (SDFFRQX2M)                     0.00      10.23 f
  data arrival time                                                 10.23

  clock ALU_clk (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_I0/ALU_OUT_reg_2_/CK (SDFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.23
  --------------------------------------------------------------------------
  slack (MET)                                                        9.16


  Startpoint: RegFile_I0/MEM_reg_1__6_
              (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Endpoint: ALU_I0/ALU_OUT_reg_3_
            (rising edge-triggered flip-flop clocked by ALU_clk)
  Path Group: ALU_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_I0/MEM_reg_1__6_/CK (SDFFRQX2M)                 0.00       0.00 r
  RegFile_I0/MEM_reg_1__6_/Q (SDFFRQX2M)                  0.45       0.45 f
  RegFile_I0/REG1[6] (RegFile_test_1)                     0.00       0.45 f
  ALU_I0/B[6] (ALU_test_1)                                0.00       0.45 f
  ALU_I0/U98/Y (BUFX2M)                                   0.22       0.67 f
  ALU_I0/div_68/b[6] (ALU_DW_div_uns_0)                   0.00       0.67 f
  ALU_I0/div_68/U70/Y (NOR2X1M)                           0.16       0.83 r
  ALU_I0/div_68/U67/Y (AND3X1M)                           0.20       1.03 r
  ALU_I0/div_68/U65/Y (AND2X1M)                           0.16       1.19 r
  ALU_I0/div_68/U62/Y (AND4X1M)                           0.25       1.44 r
  ALU_I0/div_68/U40/Y (CLKMX2X2M)                         0.24       1.69 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.12 f
  ALU_I0/div_68/U63/Y (AND3X1M)                           0.32       2.44 f
  ALU_I0/div_68/U46/Y (CLKMX2X2M)                         0.24       2.68 r
  ALU_I0/div_68/u_div_u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.17 r
  ALU_I0/div_68/u_div_u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.41 r
  ALU_I0/div_68/U64/Y (AND2X1M)                           0.24       3.65 r
  ALU_I0/div_68/U51/Y (CLKMX2X2M)                         0.27       3.92 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.37 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.70 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.01 f
  ALU_I0/div_68/U66/Y (AND2X1M)                           0.28       5.28 f
  ALU_I0/div_68/U55/Y (CLKMX2X2M)                         0.24       5.52 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       5.98 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.30 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.63 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.94 f
  ALU_I0/div_68/U68/Y (AND3X1M)                           0.39       7.33 f
  ALU_I0/div_68/quotient[3] (ALU_DW_div_uns_0)            0.00       7.33 f
  ALU_I0/U46/Y (AOI222X1M)                                0.44       7.77 r
  ALU_I0/U43/Y (AOI31X2M)                                 0.14       7.91 f
  ALU_I0/ALU_OUT_reg_3_/D (SDFFRQX2M)                     0.00       7.91 f
  data arrival time                                                  7.91

  clock ALU_clk (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_I0/ALU_OUT_reg_3_/CK (SDFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -7.91
  --------------------------------------------------------------------------
  slack (MET)                                                       11.48


  Startpoint: RegFile_I0/MEM_reg_0__0_
              (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Endpoint: ALU_I0/ALU_OUT_reg_15_
            (rising edge-triggered flip-flop clocked by ALU_clk)
  Path Group: ALU_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_I0/MEM_reg_0__0_/CK (SDFFRQX2M)                 0.00       0.00 r
  RegFile_I0/MEM_reg_0__0_/Q (SDFFRQX2M)                  0.39       0.39 r
  RegFile_I0/REG0[0] (RegFile_test_1)                     0.00       0.39 r
  ALU_I0/A[0] (ALU_test_1)                                0.00       0.39 r
  ALU_I0/U104/Y (BUFX2M)                                  0.26       0.65 r
  ALU_I0/mult_65/A[0] (ALU_DW02_mult_0)                   0.00       0.65 r
  ALU_I0/mult_65/U37/Y (INVX2M)                           0.14       0.79 f
  ALU_I0/mult_65/U114/Y (NOR2X1M)                         0.18       0.97 r
  ALU_I0/mult_65/U5/Y (AND2X2M)                           0.16       1.13 r
  ALU_I0/mult_65/S2_2_2/CO (ADDFX2M)                      0.54       1.67 r
  ALU_I0/mult_65/S2_3_2/CO (ADDFX2M)                      0.55       2.22 r
  ALU_I0/mult_65/S2_4_2/CO (ADDFX2M)                      0.55       2.77 r
  ALU_I0/mult_65/S2_5_2/CO (ADDFX2M)                      0.55       3.32 r
  ALU_I0/mult_65/S2_6_2/CO (ADDFX2M)                      0.55       3.87 r
  ALU_I0/mult_65/S4_2/S (ADDFX2M)                         0.58       4.45 f
  ALU_I0/mult_65/U18/Y (CLKXOR2X2M)                       0.31       4.76 r
  ALU_I0/mult_65/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.76 r
  ALU_I0/mult_65/FS_1/U3/Y (NAND2X2M)                     0.07       4.83 f
  ALU_I0/mult_65/FS_1/U31/Y (OA21X1M)                     0.37       5.20 f
  ALU_I0/mult_65/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.46 f
  ALU_I0/mult_65/FS_1/U26/Y (OA21X1M)                     0.40       5.86 f
  ALU_I0/mult_65/FS_1/U21/Y (OAI21BX1M)                   0.25       6.10 r
  ALU_I0/mult_65/FS_1/U19/Y (OAI21X1M)                    0.13       6.23 f
  ALU_I0/mult_65/FS_1/U2/Y (AOI21BX2M)                    0.17       6.41 f
  ALU_I0/mult_65/FS_1/U4/Y (XNOR2X2M)                     0.15       6.56 f
  ALU_I0/mult_65/FS_1/SUM[13] (ALU_DW01_add_1)            0.00       6.56 f
  ALU_I0/mult_65/PRODUCT[15] (ALU_DW02_mult_0)            0.00       6.56 f
  ALU_I0/U25/Y (OAI2BB1X2M)                               0.17       6.73 f
  ALU_I0/ALU_OUT_reg_15_/D (SDFFRQX2M)                    0.00       6.73 f
  data arrival time                                                  6.73

  clock ALU_clk (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_I0/ALU_OUT_reg_15_/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -6.73
  --------------------------------------------------------------------------
  slack (MET)                                                       12.67


  Startpoint: RegFile_I0/MEM_reg_0__0_
              (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Endpoint: ALU_I0/ALU_OUT_reg_14_
            (rising edge-triggered flip-flop clocked by ALU_clk)
  Path Group: ALU_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_I0/MEM_reg_0__0_/CK (SDFFRQX2M)                 0.00       0.00 r
  RegFile_I0/MEM_reg_0__0_/Q (SDFFRQX2M)                  0.39       0.39 r
  RegFile_I0/REG0[0] (RegFile_test_1)                     0.00       0.39 r
  ALU_I0/A[0] (ALU_test_1)                                0.00       0.39 r
  ALU_I0/U104/Y (BUFX2M)                                  0.26       0.65 r
  ALU_I0/mult_65/A[0] (ALU_DW02_mult_0)                   0.00       0.65 r
  ALU_I0/mult_65/U37/Y (INVX2M)                           0.14       0.79 f
  ALU_I0/mult_65/U114/Y (NOR2X1M)                         0.18       0.97 r
  ALU_I0/mult_65/U5/Y (AND2X2M)                           0.16       1.13 r
  ALU_I0/mult_65/S2_2_2/CO (ADDFX2M)                      0.54       1.67 r
  ALU_I0/mult_65/S2_3_2/CO (ADDFX2M)                      0.55       2.22 r
  ALU_I0/mult_65/S2_4_2/CO (ADDFX2M)                      0.55       2.77 r
  ALU_I0/mult_65/S2_5_2/CO (ADDFX2M)                      0.55       3.32 r
  ALU_I0/mult_65/S2_6_2/CO (ADDFX2M)                      0.55       3.87 r
  ALU_I0/mult_65/S4_2/S (ADDFX2M)                         0.58       4.45 f
  ALU_I0/mult_65/U18/Y (CLKXOR2X2M)                       0.31       4.76 r
  ALU_I0/mult_65/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.76 r
  ALU_I0/mult_65/FS_1/U3/Y (NAND2X2M)                     0.07       4.83 f
  ALU_I0/mult_65/FS_1/U31/Y (OA21X1M)                     0.37       5.20 f
  ALU_I0/mult_65/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.46 f
  ALU_I0/mult_65/FS_1/U26/Y (OA21X1M)                     0.40       5.86 f
  ALU_I0/mult_65/FS_1/U21/Y (OAI21BX1M)                   0.25       6.10 r
  ALU_I0/mult_65/FS_1/U20/Y (XOR3XLM)                     0.23       6.34 f
  ALU_I0/mult_65/FS_1/SUM[12] (ALU_DW01_add_1)            0.00       6.34 f
  ALU_I0/mult_65/PRODUCT[14] (ALU_DW02_mult_0)            0.00       6.34 f
  ALU_I0/U24/Y (OAI2BB1X2M)                               0.19       6.52 f
  ALU_I0/ALU_OUT_reg_14_/D (SDFFRQX2M)                    0.00       6.52 f
  data arrival time                                                  6.52

  clock ALU_clk (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_I0/ALU_OUT_reg_14_/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -6.52
  --------------------------------------------------------------------------
  slack (MET)                                                       12.88


  Startpoint: RegFile_I0/MEM_reg_0__0_
              (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Endpoint: ALU_I0/ALU_OUT_reg_13_
            (rising edge-triggered flip-flop clocked by ALU_clk)
  Path Group: ALU_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_I0/MEM_reg_0__0_/CK (SDFFRQX2M)                 0.00       0.00 r
  RegFile_I0/MEM_reg_0__0_/Q (SDFFRQX2M)                  0.39       0.39 r
  RegFile_I0/REG0[0] (RegFile_test_1)                     0.00       0.39 r
  ALU_I0/A[0] (ALU_test_1)                                0.00       0.39 r
  ALU_I0/U104/Y (BUFX2M)                                  0.26       0.65 r
  ALU_I0/mult_65/A[0] (ALU_DW02_mult_0)                   0.00       0.65 r
  ALU_I0/mult_65/U37/Y (INVX2M)                           0.14       0.79 f
  ALU_I0/mult_65/U114/Y (NOR2X1M)                         0.18       0.97 r
  ALU_I0/mult_65/U5/Y (AND2X2M)                           0.16       1.13 r
  ALU_I0/mult_65/S2_2_2/CO (ADDFX2M)                      0.54       1.67 r
  ALU_I0/mult_65/S2_3_2/CO (ADDFX2M)                      0.55       2.22 r
  ALU_I0/mult_65/S2_4_2/CO (ADDFX2M)                      0.55       2.77 r
  ALU_I0/mult_65/S2_5_2/CO (ADDFX2M)                      0.55       3.32 r
  ALU_I0/mult_65/S2_6_2/CO (ADDFX2M)                      0.55       3.87 r
  ALU_I0/mult_65/S4_2/S (ADDFX2M)                         0.58       4.45 f
  ALU_I0/mult_65/U18/Y (CLKXOR2X2M)                       0.31       4.76 r
  ALU_I0/mult_65/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.76 r
  ALU_I0/mult_65/FS_1/U3/Y (NAND2X2M)                     0.07       4.83 f
  ALU_I0/mult_65/FS_1/U31/Y (OA21X1M)                     0.37       5.20 f
  ALU_I0/mult_65/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.46 f
  ALU_I0/mult_65/FS_1/U26/Y (OA21X1M)                     0.40       5.86 f
  ALU_I0/mult_65/FS_1/U22/Y (XNOR2X1M)                    0.14       6.00 f
  ALU_I0/mult_65/FS_1/SUM[11] (ALU_DW01_add_1)            0.00       6.00 f
  ALU_I0/mult_65/PRODUCT[13] (ALU_DW02_mult_0)            0.00       6.00 f
  ALU_I0/U28/Y (OAI2BB1X2M)                               0.17       6.18 f
  ALU_I0/ALU_OUT_reg_13_/D (SDFFRQX2M)                    0.00       6.18 f
  data arrival time                                                  6.18

  clock ALU_clk (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_I0/ALU_OUT_reg_13_/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -6.18
  --------------------------------------------------------------------------
  slack (MET)                                                       13.23


  Startpoint: RegFile_I0/MEM_reg_1__6_
              (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Endpoint: ALU_I0/ALU_OUT_reg_4_
            (rising edge-triggered flip-flop clocked by ALU_clk)
  Path Group: ALU_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_I0/MEM_reg_1__6_/CK (SDFFRQX2M)                 0.00       0.00 r
  RegFile_I0/MEM_reg_1__6_/Q (SDFFRQX2M)                  0.45       0.45 f
  RegFile_I0/REG1[6] (RegFile_test_1)                     0.00       0.45 f
  ALU_I0/B[6] (ALU_test_1)                                0.00       0.45 f
  ALU_I0/U98/Y (BUFX2M)                                   0.22       0.67 f
  ALU_I0/div_68/b[6] (ALU_DW_div_uns_0)                   0.00       0.67 f
  ALU_I0/div_68/U70/Y (NOR2X1M)                           0.16       0.83 r
  ALU_I0/div_68/U67/Y (AND3X1M)                           0.20       1.03 r
  ALU_I0/div_68/U65/Y (AND2X1M)                           0.16       1.19 r
  ALU_I0/div_68/U62/Y (AND4X1M)                           0.25       1.44 r
  ALU_I0/div_68/U40/Y (CLKMX2X2M)                         0.24       1.69 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.12 f
  ALU_I0/div_68/U63/Y (AND3X1M)                           0.32       2.44 f
  ALU_I0/div_68/U46/Y (CLKMX2X2M)                         0.24       2.68 r
  ALU_I0/div_68/u_div_u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.17 r
  ALU_I0/div_68/u_div_u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.41 r
  ALU_I0/div_68/U64/Y (AND2X1M)                           0.24       3.65 r
  ALU_I0/div_68/U51/Y (CLKMX2X2M)                         0.27       3.92 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.37 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.70 f
  ALU_I0/div_68/u_div_u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.01 f
  ALU_I0/div_68/U66/Y (AND2X1M)                           0.28       5.28 f
  ALU_I0/div_68/quotient[4] (ALU_DW_div_uns_0)            0.00       5.28 f
  ALU_I0/U50/Y (AOI222X1M)                                0.43       5.71 r
  ALU_I0/U47/Y (AOI31X2M)                                 0.14       5.85 f
  ALU_I0/ALU_OUT_reg_4_/D (SDFFRQX2M)                     0.00       5.85 f
  data arrival time                                                  5.85

  clock ALU_clk (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_I0/ALU_OUT_reg_4_/CK (SDFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -5.85
  --------------------------------------------------------------------------
  slack (MET)                                                       13.54


  Startpoint: RegFile_I0/MEM_reg_0__0_
              (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Endpoint: ALU_I0/ALU_OUT_reg_12_
            (rising edge-triggered flip-flop clocked by ALU_clk)
  Path Group: ALU_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_I0/MEM_reg_0__0_/CK (SDFFRQX2M)                 0.00       0.00 r
  RegFile_I0/MEM_reg_0__0_/Q (SDFFRQX2M)                  0.39       0.39 r
  RegFile_I0/REG0[0] (RegFile_test_1)                     0.00       0.39 r
  ALU_I0/A[0] (ALU_test_1)                                0.00       0.39 r
  ALU_I0/U104/Y (BUFX2M)                                  0.26       0.65 r
  ALU_I0/mult_65/A[0] (ALU_DW02_mult_0)                   0.00       0.65 r
  ALU_I0/mult_65/U37/Y (INVX2M)                           0.14       0.79 f
  ALU_I0/mult_65/U114/Y (NOR2X1M)                         0.18       0.97 r
  ALU_I0/mult_65/U5/Y (AND2X2M)                           0.16       1.13 r
  ALU_I0/mult_65/S2_2_2/CO (ADDFX2M)                      0.54       1.67 r
  ALU_I0/mult_65/S2_3_2/CO (ADDFX2M)                      0.55       2.22 r
  ALU_I0/mult_65/S2_4_2/CO (ADDFX2M)                      0.55       2.77 r
  ALU_I0/mult_65/S2_5_2/CO (ADDFX2M)                      0.55       3.32 r
  ALU_I0/mult_65/S2_6_2/CO (ADDFX2M)                      0.55       3.87 r
  ALU_I0/mult_65/S4_2/S (ADDFX2M)                         0.58       4.45 f
  ALU_I0/mult_65/U18/Y (CLKXOR2X2M)                       0.31       4.76 r
  ALU_I0/mult_65/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.76 r
  ALU_I0/mult_65/FS_1/U3/Y (NAND2X2M)                     0.07       4.83 f
  ALU_I0/mult_65/FS_1/U31/Y (OA21X1M)                     0.37       5.20 f
  ALU_I0/mult_65/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.46 f
  ALU_I0/mult_65/FS_1/U27/Y (CLKXOR2X2M)                  0.22       5.68 f
  ALU_I0/mult_65/FS_1/SUM[10] (ALU_DW01_add_1)            0.00       5.68 f
  ALU_I0/mult_65/PRODUCT[12] (ALU_DW02_mult_0)            0.00       5.68 f
  ALU_I0/U26/Y (OAI2BB1X2M)                               0.17       5.85 f
  ALU_I0/ALU_OUT_reg_12_/D (SDFFRQX2M)                    0.00       5.85 f
  data arrival time                                                  5.85

  clock ALU_clk (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_I0/ALU_OUT_reg_12_/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -5.85
  --------------------------------------------------------------------------
  slack (MET)                                                       13.56


  Startpoint: RegFile_I0/MEM_reg_0__0_
              (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Endpoint: ALU_I0/ALU_OUT_reg_11_
            (rising edge-triggered flip-flop clocked by ALU_clk)
  Path Group: ALU_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_I0/MEM_reg_0__0_/CK (SDFFRQX2M)                 0.00       0.00 r
  RegFile_I0/MEM_reg_0__0_/Q (SDFFRQX2M)                  0.39       0.39 r
  RegFile_I0/REG0[0] (RegFile_test_1)                     0.00       0.39 r
  ALU_I0/A[0] (ALU_test_1)                                0.00       0.39 r
  ALU_I0/U104/Y (BUFX2M)                                  0.26       0.65 r
  ALU_I0/mult_65/A[0] (ALU_DW02_mult_0)                   0.00       0.65 r
  ALU_I0/mult_65/U37/Y (INVX2M)                           0.14       0.79 f
  ALU_I0/mult_65/U114/Y (NOR2X1M)                         0.18       0.97 r
  ALU_I0/mult_65/U5/Y (AND2X2M)                           0.16       1.13 r
  ALU_I0/mult_65/S2_2_2/CO (ADDFX2M)                      0.54       1.67 r
  ALU_I0/mult_65/S2_3_2/CO (ADDFX2M)                      0.55       2.22 r
  ALU_I0/mult_65/S2_4_2/CO (ADDFX2M)                      0.55       2.77 r
  ALU_I0/mult_65/S2_5_2/CO (ADDFX2M)                      0.55       3.32 r
  ALU_I0/mult_65/S2_6_2/CO (ADDFX2M)                      0.55       3.87 r
  ALU_I0/mult_65/S4_2/S (ADDFX2M)                         0.58       4.45 f
  ALU_I0/mult_65/U18/Y (CLKXOR2X2M)                       0.31       4.76 r
  ALU_I0/mult_65/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.76 r
  ALU_I0/mult_65/FS_1/U3/Y (NAND2X2M)                     0.07       4.83 f
  ALU_I0/mult_65/FS_1/U31/Y (OA21X1M)                     0.37       5.20 f
  ALU_I0/mult_65/FS_1/U15/Y (XNOR2X1M)                    0.14       5.34 f
  ALU_I0/mult_65/FS_1/SUM[9] (ALU_DW01_add_1)             0.00       5.34 f
  ALU_I0/mult_65/PRODUCT[11] (ALU_DW02_mult_0)            0.00       5.34 f
  ALU_I0/U27/Y (OAI2BB1X2M)                               0.17       5.51 f
  ALU_I0/ALU_OUT_reg_11_/D (SDFFRQX2M)                    0.00       5.51 f
  data arrival time                                                  5.51

  clock ALU_clk (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_I0/ALU_OUT_reg_11_/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -5.51
  --------------------------------------------------------------------------
  slack (MET)                                                       13.89


  Startpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/Address_reg_0_
              (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Endpoint: RegFile_I0/RdData_reg_7_
            (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Path Group: Master_REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_I0/SYS_CTRL_RX_I0/Address_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/Address_reg_0_/Q (SDFFRQX2M)
                                                          0.38       0.38 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/Address[0] (SYS_CTRL_RX_test_1)
                                                          0.00       0.38 r
  SYS_CTRL_I0/Address[0] (SYS_CTRL_test_1)                0.00       0.38 r
  U1/Y (BUFX2M)                                           0.35       0.74 r
  RegFile_I0/Address[0] (RegFile_test_1)                  0.00       0.74 r
  RegFile_I0/U373/Y (INVX2M)                              0.10       0.84 f
  RegFile_I0/U147/Y (BUFX2M)                              0.16       1.00 f
  RegFile_I0/U146/Y (INVX2M)                              0.77       1.77 r
  RegFile_I0/U339/Y (MX4X1M)                              0.49       2.27 f
  RegFile_I0/U370/Y (MX4X1M)                              0.34       2.61 f
  RegFile_I0/U369/Y (AO22X1M)                             0.32       2.93 f
  RegFile_I0/RdData_reg_7_/D (SDFFRQX2M)                  0.00       2.93 f
  data arrival time                                                  2.93

  clock Master_REF_CLK (rise edge)                       20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_I0/RdData_reg_7_/CK (SDFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                       16.47


  Startpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/Address_reg_0_
              (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Endpoint: RegFile_I0/RdData_reg_6_
            (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Path Group: Master_REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_I0/SYS_CTRL_RX_I0/Address_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/Address_reg_0_/Q (SDFFRQX2M)
                                                          0.38       0.38 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/Address[0] (SYS_CTRL_RX_test_1)
                                                          0.00       0.38 r
  SYS_CTRL_I0/Address[0] (SYS_CTRL_test_1)                0.00       0.38 r
  U1/Y (BUFX2M)                                           0.35       0.74 r
  RegFile_I0/Address[0] (RegFile_test_1)                  0.00       0.74 r
  RegFile_I0/U373/Y (INVX2M)                              0.10       0.84 f
  RegFile_I0/U147/Y (BUFX2M)                              0.16       1.00 f
  RegFile_I0/U146/Y (INVX2M)                              0.77       1.77 r
  RegFile_I0/U338/Y (MX4X1M)                              0.49       2.27 f
  RegFile_I0/U366/Y (MX4X1M)                              0.34       2.61 f
  RegFile_I0/U365/Y (AO22X1M)                             0.32       2.93 f
  RegFile_I0/RdData_reg_6_/D (SDFFRQX2M)                  0.00       2.93 f
  data arrival time                                                  2.93

  clock Master_REF_CLK (rise edge)                       20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_I0/RdData_reg_6_/CK (SDFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                       16.47


  Startpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/Address_reg_0_
              (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Endpoint: RegFile_I0/RdData_reg_5_
            (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Path Group: Master_REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_I0/SYS_CTRL_RX_I0/Address_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/Address_reg_0_/Q (SDFFRQX2M)
                                                          0.38       0.38 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/Address[0] (SYS_CTRL_RX_test_1)
                                                          0.00       0.38 r
  SYS_CTRL_I0/Address[0] (SYS_CTRL_test_1)                0.00       0.38 r
  U1/Y (BUFX2M)                                           0.35       0.74 r
  RegFile_I0/Address[0] (RegFile_test_1)                  0.00       0.74 r
  RegFile_I0/U373/Y (INVX2M)                              0.10       0.84 f
  RegFile_I0/U147/Y (BUFX2M)                              0.16       1.00 f
  RegFile_I0/U146/Y (INVX2M)                              0.77       1.77 r
  RegFile_I0/U337/Y (MX4X1M)                              0.49       2.27 f
  RegFile_I0/U362/Y (MX4X1M)                              0.34       2.61 f
  RegFile_I0/U361/Y (AO22X1M)                             0.32       2.93 f
  RegFile_I0/RdData_reg_5_/D (SDFFRQX2M)                  0.00       2.93 f
  data arrival time                                                  2.93

  clock Master_REF_CLK (rise edge)                       20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_I0/RdData_reg_5_/CK (SDFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                       16.47


  Startpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/Address_reg_0_
              (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Endpoint: RegFile_I0/RdData_reg_4_
            (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Path Group: Master_REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_I0/SYS_CTRL_RX_I0/Address_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/Address_reg_0_/Q (SDFFRQX2M)
                                                          0.38       0.38 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/Address[0] (SYS_CTRL_RX_test_1)
                                                          0.00       0.38 r
  SYS_CTRL_I0/Address[0] (SYS_CTRL_test_1)                0.00       0.38 r
  U1/Y (BUFX2M)                                           0.35       0.74 r
  RegFile_I0/Address[0] (RegFile_test_1)                  0.00       0.74 r
  RegFile_I0/U373/Y (INVX2M)                              0.10       0.84 f
  RegFile_I0/U147/Y (BUFX2M)                              0.16       1.00 f
  RegFile_I0/U143/Y (INVX2M)                              0.77       1.77 r
  RegFile_I0/U336/Y (MX4X1M)                              0.49       2.27 f
  RegFile_I0/U358/Y (MX4X1M)                              0.34       2.61 f
  RegFile_I0/U357/Y (AO22X1M)                             0.32       2.93 f
  RegFile_I0/RdData_reg_4_/D (SDFFRQX2M)                  0.00       2.93 f
  data arrival time                                                  2.93

  clock Master_REF_CLK (rise edge)                       20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_I0/RdData_reg_4_/CK (SDFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                       16.47


  Startpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/Address_reg_0_
              (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Endpoint: RegFile_I0/RdData_reg_3_
            (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Path Group: Master_REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_I0/SYS_CTRL_RX_I0/Address_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/Address_reg_0_/Q (SDFFRQX2M)
                                                          0.38       0.38 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/Address[0] (SYS_CTRL_RX_test_1)
                                                          0.00       0.38 r
  SYS_CTRL_I0/Address[0] (SYS_CTRL_test_1)                0.00       0.38 r
  U1/Y (BUFX2M)                                           0.35       0.74 r
  RegFile_I0/Address[0] (RegFile_test_1)                  0.00       0.74 r
  RegFile_I0/U373/Y (INVX2M)                              0.10       0.84 f
  RegFile_I0/U147/Y (BUFX2M)                              0.16       1.00 f
  RegFile_I0/U143/Y (INVX2M)                              0.77       1.77 r
  RegFile_I0/U335/Y (MX4X1M)                              0.49       2.27 f
  RegFile_I0/U354/Y (MX4X1M)                              0.34       2.61 f
  RegFile_I0/U353/Y (AO22X1M)                             0.32       2.93 f
  RegFile_I0/RdData_reg_3_/D (SDFFRQX2M)                  0.00       2.93 f
  data arrival time                                                  2.93

  clock Master_REF_CLK (rise edge)                       20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_I0/RdData_reg_3_/CK (SDFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                       16.47


  Startpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/Address_reg_0_
              (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Endpoint: RegFile_I0/RdData_reg_2_
            (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Path Group: Master_REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_I0/SYS_CTRL_RX_I0/Address_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/Address_reg_0_/Q (SDFFRQX2M)
                                                          0.38       0.38 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/Address[0] (SYS_CTRL_RX_test_1)
                                                          0.00       0.38 r
  SYS_CTRL_I0/Address[0] (SYS_CTRL_test_1)                0.00       0.38 r
  U1/Y (BUFX2M)                                           0.35       0.74 r
  RegFile_I0/Address[0] (RegFile_test_1)                  0.00       0.74 r
  RegFile_I0/U373/Y (INVX2M)                              0.10       0.84 f
  RegFile_I0/U147/Y (BUFX2M)                              0.16       1.00 f
  RegFile_I0/U143/Y (INVX2M)                              0.77       1.77 r
  RegFile_I0/U334/Y (MX4X1M)                              0.49       2.27 f
  RegFile_I0/U350/Y (MX4X1M)                              0.34       2.61 f
  RegFile_I0/U349/Y (AO22X1M)                             0.32       2.93 f
  RegFile_I0/RdData_reg_2_/D (SDFFRQX2M)                  0.00       2.93 f
  data arrival time                                                  2.93

  clock Master_REF_CLK (rise edge)                       20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_I0/RdData_reg_2_/CK (SDFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                       16.47


  Startpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/Address_reg_0_
              (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Endpoint: RegFile_I0/RdData_reg_1_
            (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Path Group: Master_REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_I0/SYS_CTRL_RX_I0/Address_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/Address_reg_0_/Q (SDFFRQX2M)
                                                          0.38       0.38 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/Address[0] (SYS_CTRL_RX_test_1)
                                                          0.00       0.38 r
  SYS_CTRL_I0/Address[0] (SYS_CTRL_test_1)                0.00       0.38 r
  U1/Y (BUFX2M)                                           0.35       0.74 r
  RegFile_I0/Address[0] (RegFile_test_1)                  0.00       0.74 r
  RegFile_I0/U373/Y (INVX2M)                              0.10       0.84 f
  RegFile_I0/U147/Y (BUFX2M)                              0.16       1.00 f
  RegFile_I0/U143/Y (INVX2M)                              0.77       1.77 r
  RegFile_I0/U348/Y (MX4X1M)                              0.49       2.27 f
  RegFile_I0/U346/Y (MX4X1M)                              0.34       2.61 f
  RegFile_I0/U345/Y (AO22X1M)                             0.32       2.93 f
  RegFile_I0/RdData_reg_1_/D (SDFFRQX2M)                  0.00       2.93 f
  data arrival time                                                  2.93

  clock Master_REF_CLK (rise edge)                       20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_I0/RdData_reg_1_/CK (SDFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                       16.47


  Startpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/Address_reg_0_
              (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Endpoint: RegFile_I0/RdData_reg_0_
            (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Path Group: Master_REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_I0/SYS_CTRL_RX_I0/Address_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/Address_reg_0_/Q (SDFFRQX2M)
                                                          0.38       0.38 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/Address[0] (SYS_CTRL_RX_test_1)
                                                          0.00       0.38 r
  SYS_CTRL_I0/Address[0] (SYS_CTRL_test_1)                0.00       0.38 r
  U1/Y (BUFX2M)                                           0.35       0.74 r
  RegFile_I0/Address[0] (RegFile_test_1)                  0.00       0.74 r
  RegFile_I0/U373/Y (INVX2M)                              0.10       0.84 f
  RegFile_I0/U147/Y (BUFX2M)                              0.16       1.00 f
  RegFile_I0/U146/Y (INVX2M)                              0.77       1.77 r
  RegFile_I0/U333/Y (MX4X1M)                              0.49       2.27 f
  RegFile_I0/U342/Y (MX4X1M)                              0.34       2.61 f
  RegFile_I0/U341/Y (AO22X1M)                             0.32       2.93 f
  RegFile_I0/RdData_reg_0_/D (SDFFRQX2M)                  0.00       2.93 f
  data arrival time                                                  2.93

  clock Master_REF_CLK (rise edge)                       20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_I0/RdData_reg_0_/CK (SDFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                       16.47


  Startpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Endpoint: RegFile_I0/MEM_reg_3__3_
            (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Path Group: Master_REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_3_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_3_/Q (SDFFRQX2M)
                                                          0.47       0.47 f
  SYS_CTRL_I0/SYS_CTRL_RX_I0/U48/Y (INVX2M)               0.11       0.57 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/Y (NAND3X2M)             0.12       0.69 f
  SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/Y (INVX2M)               0.09       0.79 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/Y (NAND2X2M)             0.10       0.89 f
  SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/Y (NAND2X2M)             0.14       1.03 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/Y (NOR2X2M)              0.10       1.13 f
  SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/Y (NOR2X2M)              0.16       1.29 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/WrEn (SYS_CTRL_RX_test_1)
                                                          0.00       1.29 r
  SYS_CTRL_I0/WrEn (SYS_CTRL_test_1)                      0.00       1.29 r
  RegFile_I0/WrEn (RegFile_test_1)                        0.00       1.29 r
  RegFile_I0/U151/Y (INVX2M)                              0.08       1.37 f
  RegFile_I0/U150/Y (NOR2X2M)                             0.12       1.49 r
  RegFile_I0/U323/Y (NOR2BX2M)                            0.17       1.66 r
  RegFile_I0/U186/Y (AND2X2M)                             0.21       1.87 r
  RegFile_I0/U164/Y (NAND2X2M)                            0.20       2.07 f
  RegFile_I0/U258/Y (OAI2BB2X1M)                          0.28       2.35 f
  RegFile_I0/MEM_reg_3__3_/D (SDFFSQX2M)                  0.00       2.35 f
  data arrival time                                                  2.35

  clock Master_REF_CLK (rise edge)                       20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_I0/MEM_reg_3__3_/CK (SDFFSQX2M)                 0.00      19.80 r
  library setup time                                     -0.43      19.37
  data required time                                                19.37
  --------------------------------------------------------------------------
  data required time                                                19.37
  data arrival time                                                 -2.35
  --------------------------------------------------------------------------
  slack (MET)                                                       17.02


  Startpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Endpoint: RegFile_I0/MEM_reg_2__5_
            (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Path Group: Master_REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_3_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_3_/Q (SDFFRQX2M)
                                                          0.47       0.47 f
  SYS_CTRL_I0/SYS_CTRL_RX_I0/U48/Y (INVX2M)               0.11       0.57 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/Y (NAND3X2M)             0.12       0.69 f
  SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/Y (INVX2M)               0.09       0.79 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/Y (NAND2X2M)             0.10       0.89 f
  SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/Y (NAND2X2M)             0.14       1.03 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/Y (NOR2X2M)              0.10       1.13 f
  SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/Y (NOR2X2M)              0.16       1.29 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/WrEn (SYS_CTRL_RX_test_1)
                                                          0.00       1.29 r
  SYS_CTRL_I0/WrEn (SYS_CTRL_test_1)                      0.00       1.29 r
  RegFile_I0/WrEn (RegFile_test_1)                        0.00       1.29 r
  RegFile_I0/U151/Y (INVX2M)                              0.08       1.37 f
  RegFile_I0/U150/Y (NOR2X2M)                             0.12       1.49 r
  RegFile_I0/U323/Y (NOR2BX2M)                            0.17       1.66 r
  RegFile_I0/U185/Y (AND2X2M)                             0.21       1.87 r
  RegFile_I0/U163/Y (NAND2X2M)                            0.20       2.06 f
  RegFile_I0/U257/Y (OAI2BB2X1M)                          0.28       2.35 f
  RegFile_I0/MEM_reg_2__5_/D (SDFFSQX1M)                  0.00       2.35 f
  data arrival time                                                  2.35

  clock Master_REF_CLK (rise edge)                       20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_I0/MEM_reg_2__5_/CK (SDFFSQX1M)                 0.00      19.80 r
  library setup time                                     -0.43      19.37
  data required time                                                19.37
  --------------------------------------------------------------------------
  data required time                                                19.37
  data arrival time                                                 -2.35
  --------------------------------------------------------------------------
  slack (MET)                                                       17.02


  Startpoint: UART_I0/UART_RX_I0/deserializer_I/P_DATA_reg_5_
              (rising edge-triggered flip-flop clocked by Master_UART_CLK)
  Endpoint: par_err (output port clocked by Master_UART_CLK)
  Path Group: Master_UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_UART_CLK (rise edge)                       0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_I0/UART_RX_I0/deserializer_I/P_DATA_reg_5_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_I0/UART_RX_I0/deserializer_I/P_DATA_reg_5_/Q (SDFFRQX2M)
                                                          0.45       0.45 f
  UART_I0/UART_RX_I0/deserializer_I/P_DATA[5] (deserializer_test_1)
                                                          0.00       0.45 f
  UART_I0/UART_RX_I0/parity_check_I/P_DATA[5] (parity_check)
                                                          0.00       0.45 f
  UART_I0/UART_RX_I0/parity_check_I/U8/Y (XOR3XLM)        0.50       0.95 f
  UART_I0/UART_RX_I0/parity_check_I/U4/Y (XOR3XLM)        0.52       1.47 f
  UART_I0/UART_RX_I0/parity_check_I/U3/Y (NOR2BX2M)       0.14       1.61 r
  UART_I0/UART_RX_I0/parity_check_I/U2/Y (CLKBUFX8M)      0.86       2.48 r
  UART_I0/UART_RX_I0/parity_check_I/par_err (parity_check)
                                                          0.00       2.48 r
  UART_I0/UART_RX_I0/par_err (UART_RX_test_1)             0.00       2.48 r
  UART_I0/par_err (UART_test_1)                           0.00       2.48 r
  par_err (out)                                           0.00       2.48 r
  data arrival time                                                  2.48

  clock Master_UART_CLK (rise edge)                   104166.00  104166.00
  clock network delay (ideal)                             0.00   104166.00
  clock uncertainty                                      -0.20   104165.80
  output external delay                               -20833.20  83332.59
  data required time                                             83332.59
  --------------------------------------------------------------------------
  data required time                                             83332.59
  data arrival time                                                 -2.48
  --------------------------------------------------------------------------
  slack (MET)                                                    83330.12


  Startpoint: UART_I0/UART_RX_I0/RX_FSM/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by Master_UART_CLK)
  Endpoint: stp_err (output port clocked by Master_UART_CLK)
  Path Group: Master_UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_UART_CLK (rise edge)                       0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_I0/UART_RX_I0/RX_FSM/current_state_reg_1_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  UART_I0/UART_RX_I0/RX_FSM/current_state_reg_1_/Q (SDFFRQX1M)
                                                          0.54       0.54 f
  UART_I0/UART_RX_I0/RX_FSM/U19/Y (NOR3X2M)               0.25       0.79 r
  UART_I0/UART_RX_I0/RX_FSM/stp_chk_en (RX_FSM_test_1)
                                                          0.00       0.79 r
  UART_I0/UART_RX_I0/stop_check_I/stp_chk_en (stop_check)
                                                          0.00       0.79 r
  UART_I0/UART_RX_I0/stop_check_I/U3/Y (NOR2BX2M)         0.19       0.98 r
  UART_I0/UART_RX_I0/stop_check_I/U2/Y (CLKBUFX8M)        0.86       1.85 r
  UART_I0/UART_RX_I0/stop_check_I/stp_err (stop_check)
                                                          0.00       1.85 r
  UART_I0/UART_RX_I0/stp_err (UART_RX_test_1)             0.00       1.85 r
  UART_I0/stp_err (UART_test_1)                           0.00       1.85 r
  stp_err (out)                                           0.00       1.85 r
  data arrival time                                                  1.85

  clock Master_UART_CLK (rise edge)                   104166.00  104166.00
  clock network delay (ideal)                             0.00   104166.00
  clock uncertainty                                      -0.20   104165.80
  output external delay                               -20833.20  83332.59
  data required time                                             83332.59
  --------------------------------------------------------------------------
  data required time                                             83332.59
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                    83330.75


  Startpoint: RX_IN (input port clocked by Master_UART_CLK)
  Endpoint: UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_2_
            (rising edge-triggered flip-flop clocked by Master_UART_CLK)
  Path Group: Master_UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_UART_CLK (rise edge)                       0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                20833.20   20833.20 f
  RX_IN (in)                                              0.01   20833.21 f
  U3/Y (BUFX2M)                                           0.15   20833.36 f
  UART_I0/RX_IN (UART_test_1)                             0.00   20833.36 f
  UART_I0/UART_RX_I0/RX_IN (UART_RX_test_1)               0.00   20833.36 f
  UART_I0/UART_RX_I0/RX_FSM/RX_IN (RX_FSM_test_1)         0.00   20833.36 f
  UART_I0/UART_RX_I0/RX_FSM/U20/Y (NOR4X1M)               0.19   20833.55 r
  UART_I0/UART_RX_I0/RX_FSM/U7/Y (OR2X2M)                 0.20   20833.75 r
  UART_I0/UART_RX_I0/RX_FSM/enable (RX_FSM_test_1)        0.00   20833.75 r
  UART_I0/UART_RX_I0/edge_bit_counter_I/enable (edge_bit_counter_test_1)
                                                          0.00   20833.75 r
  UART_I0/UART_RX_I0/edge_bit_counter_I/U13/Y (NAND3X2M)
                                                          0.15   20833.90 f
  UART_I0/UART_RX_I0/edge_bit_counter_I/U12/Y (OAI21X2M)
                                                          0.11   20834.01 r
  UART_I0/UART_RX_I0/edge_bit_counter_I/U25/Y (OA21X2M)
                                                          0.18   20834.19 r
  UART_I0/UART_RX_I0/edge_bit_counter_I/U24/Y (NAND2X2M)
                                                          0.07   20834.26 f
  UART_I0/UART_RX_I0/edge_bit_counter_I/U22/Y (OAI2BB2X1M)
                                                          0.23   20834.49 f
  UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_2_/D (SDFFRQX2M)
                                                          0.00   20834.49 f
  data arrival time                                              20834.49

  clock Master_UART_CLK (rise edge)                   104166.00  104166.00
  clock network delay (ideal)                             0.00   104166.00
  clock uncertainty                                      -0.20   104165.80
  UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_2_/CK (SDFFRQX2M)
                                                          0.00   104165.80 r
  library setup time                                     -0.40   104165.39
  data required time                                             104165.39
  --------------------------------------------------------------------------
  data required time                                             104165.39
  data arrival time                                              -20834.49
  --------------------------------------------------------------------------
  slack (MET)                                                    83330.90


  Startpoint: RX_IN (input port clocked by Master_UART_CLK)
  Endpoint: UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_3_
            (rising edge-triggered flip-flop clocked by Master_UART_CLK)
  Path Group: Master_UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_UART_CLK (rise edge)                       0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                20833.20   20833.20 f
  RX_IN (in)                                              0.01   20833.21 f
  U3/Y (BUFX2M)                                           0.15   20833.36 f
  UART_I0/RX_IN (UART_test_1)                             0.00   20833.36 f
  UART_I0/UART_RX_I0/RX_IN (UART_RX_test_1)               0.00   20833.36 f
  UART_I0/UART_RX_I0/RX_FSM/RX_IN (RX_FSM_test_1)         0.00   20833.36 f
  UART_I0/UART_RX_I0/RX_FSM/U20/Y (NOR4X1M)               0.19   20833.55 r
  UART_I0/UART_RX_I0/RX_FSM/U7/Y (OR2X2M)                 0.20   20833.75 r
  UART_I0/UART_RX_I0/RX_FSM/enable (RX_FSM_test_1)        0.00   20833.75 r
  UART_I0/UART_RX_I0/edge_bit_counter_I/enable (edge_bit_counter_test_1)
                                                          0.00   20833.75 r
  UART_I0/UART_RX_I0/edge_bit_counter_I/U13/Y (NAND3X2M)
                                                          0.15   20833.90 f
  UART_I0/UART_RX_I0/edge_bit_counter_I/U12/Y (OAI21X2M)
                                                          0.11   20834.01 r
  UART_I0/UART_RX_I0/edge_bit_counter_I/U25/Y (OA21X2M)
                                                          0.18   20834.19 r
  UART_I0/UART_RX_I0/edge_bit_counter_I/U24/Y (NAND2X2M)
                                                          0.07   20834.26 f
  UART_I0/UART_RX_I0/edge_bit_counter_I/U17/Y (AOI21X2M)
                                                          0.12   20834.38 r
  UART_I0/UART_RX_I0/edge_bit_counter_I/U15/Y (OAI32X1M)
                                                          0.10   20834.47 f
  UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_3_/D (SDFFRQX2M)
                                                          0.00   20834.47 f
  data arrival time                                              20834.47

  clock Master_UART_CLK (rise edge)                   104166.00  104166.00
  clock network delay (ideal)                             0.00   104166.00
  clock uncertainty                                      -0.20   104165.80
  UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_3_/CK (SDFFRQX2M)
                                                          0.00   104165.80 r
  library setup time                                     -0.41   104165.39
  data required time                                             104165.39
  --------------------------------------------------------------------------
  data required time                                             104165.39
  data arrival time                                              -20834.47
  --------------------------------------------------------------------------
  slack (MET)                                                    83330.91


  Startpoint: RX_IN (input port clocked by Master_UART_CLK)
  Endpoint: UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_1_
            (rising edge-triggered flip-flop clocked by Master_UART_CLK)
  Path Group: Master_UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_UART_CLK (rise edge)                       0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                20833.20   20833.20 f
  RX_IN (in)                                              0.01   20833.21 f
  U3/Y (BUFX2M)                                           0.15   20833.36 f
  UART_I0/RX_IN (UART_test_1)                             0.00   20833.36 f
  UART_I0/UART_RX_I0/RX_IN (UART_RX_test_1)               0.00   20833.36 f
  UART_I0/UART_RX_I0/RX_FSM/RX_IN (RX_FSM_test_1)         0.00   20833.36 f
  UART_I0/UART_RX_I0/RX_FSM/U20/Y (NOR4X1M)               0.19   20833.55 r
  UART_I0/UART_RX_I0/RX_FSM/U7/Y (OR2X2M)                 0.20   20833.75 r
  UART_I0/UART_RX_I0/RX_FSM/enable (RX_FSM_test_1)        0.00   20833.75 r
  UART_I0/UART_RX_I0/edge_bit_counter_I/enable (edge_bit_counter_test_1)
                                                          0.00   20833.75 r
  UART_I0/UART_RX_I0/edge_bit_counter_I/U13/Y (NAND3X2M)
                                                          0.15   20833.90 f
  UART_I0/UART_RX_I0/edge_bit_counter_I/U25/Y (OA21X2M)
                                                          0.37   20834.28 f
  UART_I0/UART_RX_I0/edge_bit_counter_I/U18/Y (OAI32X1M)
                                                          0.11   20834.38 r
  UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_1_/D (SDFFRQX2M)
                                                          0.00   20834.38 r
  data arrival time                                              20834.38

  clock Master_UART_CLK (rise edge)                   104166.00  104166.00
  clock network delay (ideal)                             0.00   104166.00
  clock uncertainty                                      -0.20   104165.80
  UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_1_/CK (SDFFRQX2M)
                                                          0.00   104165.80 r
  library setup time                                     -0.32   104165.48
  data required time                                             104165.48
  --------------------------------------------------------------------------
  data required time                                             104165.48
  data arrival time                                              -20834.38
  --------------------------------------------------------------------------
  slack (MET)                                                    83331.09


  Startpoint: RX_IN (input port clocked by Master_UART_CLK)
  Endpoint: UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_0_
            (rising edge-triggered flip-flop clocked by Master_UART_CLK)
  Path Group: Master_UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_UART_CLK (rise edge)                       0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                20833.20   20833.20 f
  RX_IN (in)                                              0.01   20833.21 f
  U3/Y (BUFX2M)                                           0.15   20833.36 f
  UART_I0/RX_IN (UART_test_1)                             0.00   20833.36 f
  UART_I0/UART_RX_I0/RX_IN (UART_RX_test_1)               0.00   20833.36 f
  UART_I0/UART_RX_I0/RX_FSM/RX_IN (RX_FSM_test_1)         0.00   20833.36 f
  UART_I0/UART_RX_I0/RX_FSM/U20/Y (NOR4X1M)               0.19   20833.55 r
  UART_I0/UART_RX_I0/RX_FSM/U7/Y (OR2X2M)                 0.20   20833.75 r
  UART_I0/UART_RX_I0/RX_FSM/enable (RX_FSM_test_1)        0.00   20833.75 r
  UART_I0/UART_RX_I0/edge_bit_counter_I/enable (edge_bit_counter_test_1)
                                                          0.00   20833.75 r
  UART_I0/UART_RX_I0/edge_bit_counter_I/U13/Y (NAND3X2M)
                                                          0.15   20833.90 f
  UART_I0/UART_RX_I0/edge_bit_counter_I/U12/Y (OAI21X2M)
                                                          0.11   20834.01 r
  UART_I0/UART_RX_I0/edge_bit_counter_I/U21/Y (OAI22X1M)
                                                          0.13   20834.14 f
  UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_0_/D (SDFFRQX2M)
                                                          0.00   20834.14 f
  data arrival time                                              20834.14

  clock Master_UART_CLK (rise edge)                   104166.00  104166.00
  clock network delay (ideal)                             0.00   104166.00
  clock uncertainty                                      -0.20   104165.80
  UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_0_/CK (SDFFRQX2M)
                                                          0.00   104165.80 r
  library setup time                                     -0.40   104165.39
  data required time                                             104165.39
  --------------------------------------------------------------------------
  data required time                                             104165.39
  data arrival time                                              -20834.14
  --------------------------------------------------------------------------
  slack (MET)                                                    83331.25


  Startpoint: RX_IN (input port clocked by Master_UART_CLK)
  Endpoint: UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg_2_
            (rising edge-triggered flip-flop clocked by Master_UART_CLK)
  Path Group: Master_UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_UART_CLK (rise edge)                       0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                20833.20   20833.20 f
  RX_IN (in)                                              0.01   20833.21 f
  U3/Y (BUFX2M)                                           0.15   20833.36 f
  UART_I0/RX_IN (UART_test_1)                             0.00   20833.36 f
  UART_I0/UART_RX_I0/RX_IN (UART_RX_test_1)               0.00   20833.36 f
  UART_I0/UART_RX_I0/RX_FSM/RX_IN (RX_FSM_test_1)         0.00   20833.36 f
  UART_I0/UART_RX_I0/RX_FSM/U20/Y (NOR4X1M)               0.19   20833.55 r
  UART_I0/UART_RX_I0/RX_FSM/U7/Y (OR2X2M)                 0.20   20833.75 r
  UART_I0/UART_RX_I0/RX_FSM/enable (RX_FSM_test_1)        0.00   20833.75 r
  UART_I0/UART_RX_I0/edge_bit_counter_I/enable (edge_bit_counter_test_1)
                                                          0.00   20833.75 r
  UART_I0/UART_RX_I0/edge_bit_counter_I/U14/Y (NAND2BX2M)
                                                          0.11   20833.86 f
  UART_I0/UART_RX_I0/edge_bit_counter_I/U20/Y (OAI32X1M)
                                                          0.24   20834.10 r
  UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg_2_/D (SDFFRX1M)
                                                          0.00   20834.10 r
  data arrival time                                              20834.10

  clock Master_UART_CLK (rise edge)                   104166.00  104166.00
  clock network delay (ideal)                             0.00   104166.00
  clock uncertainty                                      -0.20   104165.80
  UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg_2_/CK (SDFFRX1M)
                                                          0.00   104165.80 r
  library setup time                                     -0.33   104165.47
  data required time                                             104165.47
  --------------------------------------------------------------------------
  data required time                                             104165.47
  data arrival time                                              -20834.10
  --------------------------------------------------------------------------
  slack (MET)                                                    83331.37


  Startpoint: RX_IN (input port clocked by Master_UART_CLK)
  Endpoint: UART_I0/UART_RX_I0/RX_FSM/current_state_reg_0_
            (rising edge-triggered flip-flop clocked by Master_UART_CLK)
  Path Group: Master_UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_UART_CLK (rise edge)                       0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                20833.20   20833.20 r
  RX_IN (in)                                              0.01   20833.21 r
  U3/Y (BUFX2M)                                           0.13   20833.34 r
  UART_I0/RX_IN (UART_test_1)                             0.00   20833.34 r
  UART_I0/UART_RX_I0/RX_IN (UART_RX_test_1)               0.00   20833.34 r
  UART_I0/UART_RX_I0/RX_FSM/RX_IN (RX_FSM_test_1)         0.00   20833.34 r
  UART_I0/UART_RX_I0/RX_FSM/U10/Y (INVX2M)                0.04   20833.38 f
  UART_I0/UART_RX_I0/RX_FSM/U9/Y (AOI221XLM)              0.45   20833.83 r
  UART_I0/UART_RX_I0/RX_FSM/U8/Y (OAI211X2M)              0.15   20833.98 f
  UART_I0/UART_RX_I0/RX_FSM/current_state_reg_0_/D (SDFFRQX2M)
                                                          0.00   20833.98 f
  data arrival time                                              20833.98

  clock Master_UART_CLK (rise edge)                   104166.00  104166.00
  clock network delay (ideal)                             0.00   104166.00
  clock uncertainty                                      -0.20   104165.80
  UART_I0/UART_RX_I0/RX_FSM/current_state_reg_0_/CK (SDFFRQX2M)
                                                          0.00   104165.80 r
  library setup time                                     -0.41   104165.38
  data required time                                             104165.38
  --------------------------------------------------------------------------
  data required time                                             104165.38
  data arrival time                                              -20833.98
  --------------------------------------------------------------------------
  slack (MET)                                                    83331.41


  Startpoint: RX_IN (input port clocked by Master_UART_CLK)
  Endpoint: UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg_1_
            (rising edge-triggered flip-flop clocked by Master_UART_CLK)
  Path Group: Master_UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_UART_CLK (rise edge)                       0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                20833.20   20833.20 f
  RX_IN (in)                                              0.01   20833.21 f
  U3/Y (BUFX2M)                                           0.15   20833.36 f
  UART_I0/RX_IN (UART_test_1)                             0.00   20833.36 f
  UART_I0/UART_RX_I0/RX_IN (UART_RX_test_1)               0.00   20833.36 f
  UART_I0/UART_RX_I0/RX_FSM/RX_IN (RX_FSM_test_1)         0.00   20833.36 f
  UART_I0/UART_RX_I0/RX_FSM/U20/Y (NOR4X1M)               0.19   20833.55 r
  UART_I0/UART_RX_I0/RX_FSM/U7/Y (OR2X2M)                 0.20   20833.75 r
  UART_I0/UART_RX_I0/RX_FSM/enable (RX_FSM_test_1)        0.00   20833.75 r
  UART_I0/UART_RX_I0/edge_bit_counter_I/enable (edge_bit_counter_test_1)
                                                          0.00   20833.75 r
  UART_I0/UART_RX_I0/edge_bit_counter_I/U14/Y (NAND2BX2M)
                                                          0.11   20833.86 f
  UART_I0/UART_RX_I0/edge_bit_counter_I/U27/Y (NOR2X2M)
                                                          0.10   20833.97 r
  UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg_1_/D (SDFFRQX2M)
                                                          0.00   20833.97 r
  data arrival time                                              20833.97

  clock Master_UART_CLK (rise edge)                   104166.00  104166.00
  clock network delay (ideal)                             0.00   104166.00
  clock uncertainty                                      -0.20   104165.80
  UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg_1_/CK (SDFFRQX2M)
                                                          0.00   104165.80 r
  library setup time                                     -0.27   104165.52
  data required time                                             104165.52
  --------------------------------------------------------------------------
  data required time                                             104165.52
  data arrival time                                              -20833.97
  --------------------------------------------------------------------------
  slack (MET)                                                    83331.55


  Startpoint: RX_IN (input port clocked by Master_UART_CLK)
  Endpoint: UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg_0_
            (rising edge-triggered flip-flop clocked by Master_UART_CLK)
  Path Group: Master_UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_UART_CLK (rise edge)                       0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                20833.20   20833.20 f
  RX_IN (in)                                              0.01   20833.21 f
  U3/Y (BUFX2M)                                           0.15   20833.36 f
  UART_I0/RX_IN (UART_test_1)                             0.00   20833.36 f
  UART_I0/UART_RX_I0/RX_IN (UART_RX_test_1)               0.00   20833.36 f
  UART_I0/UART_RX_I0/RX_FSM/RX_IN (RX_FSM_test_1)         0.00   20833.36 f
  UART_I0/UART_RX_I0/RX_FSM/U20/Y (NOR4X1M)               0.19   20833.55 r
  UART_I0/UART_RX_I0/RX_FSM/U7/Y (OR2X2M)                 0.20   20833.75 r
  UART_I0/UART_RX_I0/RX_FSM/enable (RX_FSM_test_1)        0.00   20833.75 r
  UART_I0/UART_RX_I0/edge_bit_counter_I/enable (edge_bit_counter_test_1)
                                                          0.00   20833.75 r
  UART_I0/UART_RX_I0/edge_bit_counter_I/U14/Y (NAND2BX2M)
                                                          0.11   20833.86 f
  UART_I0/UART_RX_I0/edge_bit_counter_I/U26/Y (NOR2X2M)
                                                          0.10   20833.97 r
  UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg_0_/D (SDFFRQX2M)
                                                          0.00   20833.97 r
  data arrival time                                              20833.97

  clock Master_UART_CLK (rise edge)                   104166.00  104166.00
  clock network delay (ideal)                             0.00   104166.00
  clock uncertainty                                      -0.20   104165.80
  UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg_0_/CK (SDFFRQX2M)
                                                          0.00   104165.80 r
  library setup time                                     -0.27   104165.52
  data required time                                             104165.52
  --------------------------------------------------------------------------
  data required time                                             104165.52
  data arrival time                                              -20833.97
  --------------------------------------------------------------------------
  slack (MET)                                                    83331.55


  Startpoint: UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg_2_
              (rising edge-triggered flip-flop clocked by Master_UART_CLK)
  Endpoint: UART_I0/UART_TX_I0/FSM_I/busy_reg
            (rising edge-triggered flip-flop clocked by TX_clk)
  Path Group: TX_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_UART_CLK (rise edge)                   729162.00  729162.00
  clock network delay (ideal)                             0.00   729162.00
  UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg_2_/CK (SDFFRX1M)
                                                          0.00   729162.00 r
  UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg_2_/Q (SDFFRX1M)
                                                          0.50   729162.50 f
  UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt[2] (edge_bit_counter_test_1)
                                                          0.00   729162.50 f
  UART_I0/UART_RX_I0/test_so (UART_RX_test_1)             0.00   729162.50 f
  UART_I0/UART_TX_I0/test_si (UART_TX_test_1)             0.00   729162.50 f
  UART_I0/UART_TX_I0/FSM_I/test_si (FSM_test_1)           0.00   729162.50 f
  UART_I0/UART_TX_I0/FSM_I/busy_reg/SI (SDFFRQX2M)        0.00   729162.50 f
  data arrival time                                              729162.50

  clock TX_clk (rise edge)                            833328.00  833328.00
  clock network delay (ideal)                             0.00   833328.00
  clock uncertainty                                      -0.20   833327.81
  UART_I0/UART_TX_I0/FSM_I/busy_reg/CK (SDFFRQX2M)        0.00   833327.81 r
  library setup time                                     -0.53   833327.31
  data required time                                             833327.31
  --------------------------------------------------------------------------
  data required time                                             833327.31
  data arrival time                                              -729162.50
  --------------------------------------------------------------------------
  slack (MET)                                                    104164.81


  Startpoint: UART_I0/UART_TX_I0/MUX_I/TX_OUT_reg
              (rising edge-triggered flip-flop clocked by TX_clk)
  Endpoint: TX_OUT (output port clocked by TX_clk)
  Path Group: TX_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_I0/UART_TX_I0/MUX_I/TX_OUT_reg/CK (SDFFRHQX8M)     0.00       0.00 r
  UART_I0/UART_TX_I0/MUX_I/TX_OUT_reg/Q (SDFFRHQX8M)      1.07       1.07 r
  UART_I0/UART_TX_I0/MUX_I/TX_OUT (MUX_test_1)            0.00       1.07 r
  UART_I0/UART_TX_I0/TX_OUT (UART_TX_test_1)              0.00       1.07 r
  UART_I0/TX_OUT (UART_test_1)                            0.00       1.07 r
  TX_OUT (out)                                            0.00       1.07 r
  data arrival time                                                  1.07

  clock TX_clk (rise edge)                            833328.00  833328.00
  clock network delay (ideal)                             0.00   833328.00
  clock uncertainty                                      -0.20   833327.81
  output external delay                               -20833.20  812494.62
  data required time                                             812494.62
  --------------------------------------------------------------------------
  data required time                                             812494.62
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                    812493.56


  Startpoint: UART_I0/UART_TX_I0/serializer_I/Counter_reg_0_
              (rising edge-triggered flip-flop clocked by TX_clk)
  Endpoint: UART_I0/UART_TX_I0/serializer_I/Counter_reg_2_
            (rising edge-triggered flip-flop clocked by TX_clk)
  Path Group: TX_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_I0/UART_TX_I0/serializer_I/Counter_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_I0/UART_TX_I0/serializer_I/Counter_reg_0_/Q (SDFFRQX2M)
                                                          0.41       0.41 r
  UART_I0/UART_TX_I0/serializer_I/U27/Y (INVX2M)          0.08       0.49 f
  UART_I0/UART_TX_I0/serializer_I/U19/Y (NOR3X2M)         0.25       0.74 r
  UART_I0/UART_TX_I0/serializer_I/ser_done (serializer_test_1)
                                                          0.00       0.74 r
  UART_I0/UART_TX_I0/FSM_I/ser_done (FSM_test_1)          0.00       0.74 r
  UART_I0/UART_TX_I0/FSM_I/U8/Y (INVX2M)                  0.10       0.84 f
  UART_I0/UART_TX_I0/FSM_I/U16/Y (AND4X2M)                0.18       1.02 f
  UART_I0/UART_TX_I0/FSM_I/ser_en (FSM_test_1)            0.00       1.02 f
  UART_I0/UART_TX_I0/serializer_I/ser_en (serializer_test_1)
                                                          0.00       1.02 f
  UART_I0/UART_TX_I0/serializer_I/U25/Y (NAND2X2M)        0.10       1.12 r
  UART_I0/UART_TX_I0/serializer_I/U18/Y (INVX2M)          0.11       1.23 f
  UART_I0/UART_TX_I0/serializer_I/U15/Y (NOR2X2M)         0.26       1.50 r
  UART_I0/UART_TX_I0/serializer_I/U16/Y (AOI21X2M)        0.09       1.59 f
  UART_I0/UART_TX_I0/serializer_I/U22/Y (AOI21BX2M)       0.17       1.76 f
  UART_I0/UART_TX_I0/serializer_I/U21/Y (OAI32X1M)        0.10       1.85 r
  UART_I0/UART_TX_I0/serializer_I/Counter_reg_2_/D (SDFFRX1M)
                                                          0.00       1.85 r
  data arrival time                                                  1.85

  clock TX_clk (rise edge)                            833328.00  833328.00
  clock network delay (ideal)                             0.00   833328.00
  clock uncertainty                                      -0.20   833327.81
  UART_I0/UART_TX_I0/serializer_I/Counter_reg_2_/CK (SDFFRX1M)
                                                          0.00   833327.81 r
  library setup time                                     -0.33   833327.50
  data required time                                             833327.50
  --------------------------------------------------------------------------
  data required time                                             833327.50
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                    833325.62


  Startpoint: UART_I0/UART_TX_I0/serializer_I/Counter_reg_0_
              (rising edge-triggered flip-flop clocked by TX_clk)
  Endpoint: UART_I0/UART_TX_I0/serializer_I/Counter_reg_0_
            (rising edge-triggered flip-flop clocked by TX_clk)
  Path Group: TX_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_I0/UART_TX_I0/serializer_I/Counter_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_I0/UART_TX_I0/serializer_I/Counter_reg_0_/Q (SDFFRQX2M)
                                                          0.41       0.41 r
  UART_I0/UART_TX_I0/serializer_I/U27/Y (INVX2M)          0.08       0.49 f
  UART_I0/UART_TX_I0/serializer_I/U19/Y (NOR3X2M)         0.25       0.74 r
  UART_I0/UART_TX_I0/serializer_I/ser_done (serializer_test_1)
                                                          0.00       0.74 r
  UART_I0/UART_TX_I0/FSM_I/ser_done (FSM_test_1)          0.00       0.74 r
  UART_I0/UART_TX_I0/FSM_I/U8/Y (INVX2M)                  0.10       0.84 f
  UART_I0/UART_TX_I0/FSM_I/U16/Y (AND4X2M)                0.18       1.02 f
  UART_I0/UART_TX_I0/FSM_I/ser_en (FSM_test_1)            0.00       1.02 f
  UART_I0/UART_TX_I0/serializer_I/ser_en (serializer_test_1)
                                                          0.00       1.02 f
  UART_I0/UART_TX_I0/serializer_I/U25/Y (NAND2X2M)        0.10       1.12 r
  UART_I0/UART_TX_I0/serializer_I/U18/Y (INVX2M)          0.11       1.23 f
  UART_I0/UART_TX_I0/serializer_I/U15/Y (NOR2X2M)         0.26       1.50 r
  UART_I0/UART_TX_I0/serializer_I/U26/Y (OAI2BB2X1M)      0.20       1.69 r
  UART_I0/UART_TX_I0/serializer_I/Counter_reg_0_/D (SDFFRQX2M)
                                                          0.00       1.69 r
  data arrival time                                                  1.69

  clock TX_clk (rise edge)                            833328.00  833328.00
  clock network delay (ideal)                             0.00   833328.00
  clock uncertainty                                      -0.20   833327.81
  UART_I0/UART_TX_I0/serializer_I/Counter_reg_0_/CK (SDFFRQX2M)
                                                          0.00   833327.81 r
  library setup time                                     -0.28   833327.50
  data required time                                             833327.50
  --------------------------------------------------------------------------
  data required time                                             833327.50
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                    833325.81


  Startpoint: UART_I0/UART_TX_I0/serializer_I/Counter_reg_0_
              (rising edge-triggered flip-flop clocked by TX_clk)
  Endpoint: UART_I0/UART_TX_I0/serializer_I/Counter_reg_1_
            (rising edge-triggered flip-flop clocked by TX_clk)
  Path Group: TX_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_I0/UART_TX_I0/serializer_I/Counter_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_I0/UART_TX_I0/serializer_I/Counter_reg_0_/Q (SDFFRQX2M)
                                                          0.41       0.41 r
  UART_I0/UART_TX_I0/serializer_I/U27/Y (INVX2M)          0.08       0.49 f
  UART_I0/UART_TX_I0/serializer_I/U19/Y (NOR3X2M)         0.25       0.74 r
  UART_I0/UART_TX_I0/serializer_I/ser_done (serializer_test_1)
                                                          0.00       0.74 r
  UART_I0/UART_TX_I0/FSM_I/ser_done (FSM_test_1)          0.00       0.74 r
  UART_I0/UART_TX_I0/FSM_I/U8/Y (INVX2M)                  0.10       0.84 f
  UART_I0/UART_TX_I0/FSM_I/U16/Y (AND4X2M)                0.18       1.02 f
  UART_I0/UART_TX_I0/FSM_I/ser_en (FSM_test_1)            0.00       1.02 f
  UART_I0/UART_TX_I0/serializer_I/ser_en (serializer_test_1)
                                                          0.00       1.02 f
  UART_I0/UART_TX_I0/serializer_I/U25/Y (NAND2X2M)        0.10       1.12 r
  UART_I0/UART_TX_I0/serializer_I/U18/Y (INVX2M)          0.11       1.23 f
  UART_I0/UART_TX_I0/serializer_I/U15/Y (NOR2X2M)         0.26       1.50 r
  UART_I0/UART_TX_I0/serializer_I/U16/Y (AOI21X2M)        0.09       1.59 f
  UART_I0/UART_TX_I0/serializer_I/U20/Y (OAI32X1M)        0.11       1.70 r
  UART_I0/UART_TX_I0/serializer_I/Counter_reg_1_/D (SDFFRQX2M)
                                                          0.00       1.70 r
  data arrival time                                                  1.70

  clock TX_clk (rise edge)                            833328.00  833328.00
  clock network delay (ideal)                             0.00   833328.00
  clock uncertainty                                      -0.20   833327.81
  UART_I0/UART_TX_I0/serializer_I/Counter_reg_1_/CK (SDFFRQX2M)
                                                          0.00   833327.81 r
  library setup time                                     -0.32   833327.50
  data required time                                             833327.50
  --------------------------------------------------------------------------
  data required time                                             833327.50
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (MET)                                                    833325.81


  Startpoint: UART_I0/UART_TX_I0/FSM_I/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by TX_clk)
  Endpoint: UART_I0/UART_TX_I0/serializer_I/input_data_reg_7_
            (rising edge-triggered flip-flop clocked by TX_clk)
  Path Group: TX_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_I0/UART_TX_I0/FSM_I/current_state_reg_1_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_I0/UART_TX_I0/FSM_I/current_state_reg_1_/Q (SDFFRQX2M)
                                                          0.46       0.46 r
  UART_I0/UART_TX_I0/FSM_I/U17/Y (NAND3X2M)               0.16       0.62 f
  UART_I0/UART_TX_I0/FSM_I/U9/Y (NAND2X2M)                0.13       0.75 r
  UART_I0/UART_TX_I0/FSM_I/mux_sel[1] (FSM_test_1)        0.00       0.75 r
  UART_I0/UART_TX_I0/serializer_I/mux_sel[1] (serializer_test_1)
                                                          0.00       0.75 r
  UART_I0/UART_TX_I0/serializer_I/U24/Y (NAND3BX2M)       0.16       0.91 r
  UART_I0/UART_TX_I0/serializer_I/U25/Y (NAND2X2M)        0.11       1.01 f
  UART_I0/UART_TX_I0/serializer_I/U18/Y (INVX2M)          0.17       1.18 r
  UART_I0/UART_TX_I0/serializer_I/U15/Y (NOR2X2M)         0.12       1.30 f
  UART_I0/UART_TX_I0/serializer_I/U43/Y (AO22X1M)         0.32       1.62 f
  UART_I0/UART_TX_I0/serializer_I/input_data_reg_7_/D (SDFFRQX2M)
                                                          0.00       1.62 f
  data arrival time                                                  1.62

  clock TX_clk (rise edge)                            833328.00  833328.00
  clock network delay (ideal)                             0.00   833328.00
  clock uncertainty                                      -0.20   833327.81
  UART_I0/UART_TX_I0/serializer_I/input_data_reg_7_/CK (SDFFRQX2M)
                                                          0.00   833327.81 r
  library setup time                                     -0.41   833327.44
  data required time                                             833327.44
  --------------------------------------------------------------------------
  data required time                                             833327.44
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                    833325.81


  Startpoint: UART_I0/UART_TX_I0/FSM_I/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by TX_clk)
  Endpoint: UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_1_
            (rising edge-triggered flip-flop clocked by TX_clk)
  Path Group: TX_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_I0/UART_TX_I0/FSM_I/current_state_reg_1_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_I0/UART_TX_I0/FSM_I/current_state_reg_1_/Q (SDFFRQX2M)
                                                          0.46       0.46 r
  UART_I0/UART_TX_I0/FSM_I/U17/Y (NAND3X2M)               0.16       0.62 f
  UART_I0/UART_TX_I0/FSM_I/U9/Y (NAND2X2M)                0.13       0.75 r
  UART_I0/UART_TX_I0/FSM_I/mux_sel[1] (FSM_test_1)        0.00       0.75 r
  UART_I0/UART_TX_I0/Parity_Calc_I/mux_sel[1] (Parity_Calc_test_1)
                                                          0.00       0.75 r
  UART_I0/UART_TX_I0/Parity_Calc_I/U9/Y (NAND3BX2M)       0.13       0.88 r
  UART_I0/UART_TX_I0/Parity_Calc_I/U8/Y (BUFX2M)          0.18       1.06 r
  UART_I0/UART_TX_I0/Parity_Calc_I/U3/Y (INVX2M)          0.09       1.15 f
  UART_I0/UART_TX_I0/Parity_Calc_I/U15/Y (AO22X1M)        0.40       1.54 f
  UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_1_/D (SDFFRQX2M)
                                                          0.00       1.54 f
  data arrival time                                                  1.54

  clock TX_clk (rise edge)                            833328.00  833328.00
  clock network delay (ideal)                             0.00   833328.00
  clock uncertainty                                      -0.20   833327.81
  UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_1_/CK (SDFFRQX2M)
                                                          0.00   833327.81 r
  library setup time                                     -0.41   833327.44
  data required time                                             833327.44
  --------------------------------------------------------------------------
  data required time                                             833327.44
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (MET)                                                    833325.88


  Startpoint: UART_I0/UART_TX_I0/FSM_I/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by TX_clk)
  Endpoint: UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_0_
            (rising edge-triggered flip-flop clocked by TX_clk)
  Path Group: TX_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_I0/UART_TX_I0/FSM_I/current_state_reg_1_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_I0/UART_TX_I0/FSM_I/current_state_reg_1_/Q (SDFFRQX2M)
                                                          0.46       0.46 r
  UART_I0/UART_TX_I0/FSM_I/U17/Y (NAND3X2M)               0.16       0.62 f
  UART_I0/UART_TX_I0/FSM_I/U9/Y (NAND2X2M)                0.13       0.75 r
  UART_I0/UART_TX_I0/FSM_I/mux_sel[1] (FSM_test_1)        0.00       0.75 r
  UART_I0/UART_TX_I0/Parity_Calc_I/mux_sel[1] (Parity_Calc_test_1)
                                                          0.00       0.75 r
  UART_I0/UART_TX_I0/Parity_Calc_I/U9/Y (NAND3BX2M)       0.13       0.88 r
  UART_I0/UART_TX_I0/Parity_Calc_I/U8/Y (BUFX2M)          0.18       1.06 r
  UART_I0/UART_TX_I0/Parity_Calc_I/U3/Y (INVX2M)          0.09       1.15 f
  UART_I0/UART_TX_I0/Parity_Calc_I/U14/Y (AO22X1M)        0.40       1.54 f
  UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_0_/D (SDFFRQX2M)
                                                          0.00       1.54 f
  data arrival time                                                  1.54

  clock TX_clk (rise edge)                            833328.00  833328.00
  clock network delay (ideal)                             0.00   833328.00
  clock uncertainty                                      -0.20   833327.81
  UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_0_/CK (SDFFRQX2M)
                                                          0.00   833327.81 r
  library setup time                                     -0.41   833327.44
  data required time                                             833327.44
  --------------------------------------------------------------------------
  data required time                                             833327.44
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (MET)                                                    833325.88


  Startpoint: UART_I0/UART_TX_I0/FSM_I/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by TX_clk)
  Endpoint: UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_2_
            (rising edge-triggered flip-flop clocked by TX_clk)
  Path Group: TX_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_I0/UART_TX_I0/FSM_I/current_state_reg_1_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_I0/UART_TX_I0/FSM_I/current_state_reg_1_/Q (SDFFRQX2M)
                                                          0.46       0.46 r
  UART_I0/UART_TX_I0/FSM_I/U17/Y (NAND3X2M)               0.16       0.62 f
  UART_I0/UART_TX_I0/FSM_I/U9/Y (NAND2X2M)                0.13       0.75 r
  UART_I0/UART_TX_I0/FSM_I/mux_sel[1] (FSM_test_1)        0.00       0.75 r
  UART_I0/UART_TX_I0/Parity_Calc_I/mux_sel[1] (Parity_Calc_test_1)
                                                          0.00       0.75 r
  UART_I0/UART_TX_I0/Parity_Calc_I/U9/Y (NAND3BX2M)       0.13       0.88 r
  UART_I0/UART_TX_I0/Parity_Calc_I/U8/Y (BUFX2M)          0.18       1.06 r
  UART_I0/UART_TX_I0/Parity_Calc_I/U3/Y (INVX2M)          0.09       1.15 f
  UART_I0/UART_TX_I0/Parity_Calc_I/U10/Y (AO22X1M)        0.40       1.54 f
  UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_2_/D (SDFFRQX2M)
                                                          0.00       1.54 f
  data arrival time                                                  1.54

  clock TX_clk (rise edge)                            833328.00  833328.00
  clock network delay (ideal)                             0.00   833328.00
  clock uncertainty                                      -0.20   833327.81
  UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_2_/CK (SDFFRQX2M)
                                                          0.00   833327.81 r
  library setup time                                     -0.41   833327.44
  data required time                                             833327.44
  --------------------------------------------------------------------------
  data required time                                             833327.44
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (MET)                                                    833325.88


  Startpoint: UART_I0/UART_TX_I0/FSM_I/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by TX_clk)
  Endpoint: UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_3_
            (rising edge-triggered flip-flop clocked by TX_clk)
  Path Group: TX_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_I0/UART_TX_I0/FSM_I/current_state_reg_1_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_I0/UART_TX_I0/FSM_I/current_state_reg_1_/Q (SDFFRQX2M)
                                                          0.46       0.46 r
  UART_I0/UART_TX_I0/FSM_I/U17/Y (NAND3X2M)               0.16       0.62 f
  UART_I0/UART_TX_I0/FSM_I/U9/Y (NAND2X2M)                0.13       0.75 r
  UART_I0/UART_TX_I0/FSM_I/mux_sel[1] (FSM_test_1)        0.00       0.75 r
  UART_I0/UART_TX_I0/Parity_Calc_I/mux_sel[1] (Parity_Calc_test_1)
                                                          0.00       0.75 r
  UART_I0/UART_TX_I0/Parity_Calc_I/U9/Y (NAND3BX2M)       0.13       0.88 r
  UART_I0/UART_TX_I0/Parity_Calc_I/U8/Y (BUFX2M)          0.18       1.06 r
  UART_I0/UART_TX_I0/Parity_Calc_I/U3/Y (INVX2M)          0.09       1.15 f
  UART_I0/UART_TX_I0/Parity_Calc_I/U11/Y (AO22X1M)        0.40       1.54 f
  UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_3_/D (SDFFRQX2M)
                                                          0.00       1.54 f
  data arrival time                                                  1.54

  clock TX_clk (rise edge)                            833328.00  833328.00
  clock network delay (ideal)                             0.00   833328.00
  clock uncertainty                                      -0.20   833327.81
  UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_3_/CK (SDFFRQX2M)
                                                          0.00   833327.81 r
  library setup time                                     -0.41   833327.44
  data required time                                             833327.44
  --------------------------------------------------------------------------
  data required time                                             833327.44
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (MET)                                                    833325.88


1
