	Command being timed: "mill -i xiangshan.runMain top.TopMain --target-dir build/rtl --config DefaultConfig --issue B --firtool-opt --repl-seq-mem --repl-seq-mem-file=XSTop.sv.conf --num-cores 2 --dump-fir --target systemverilog --split-verilog --firtool-opt -O=release --disable-annotation-unknown --lowering-options=explicitBitcast,disallowLocalVariables,disallowPortDeclSharing,locationInfoStyle=none --fpga-platform --disable-all --remove-assert --reset-gen --disable-always-basic-diff"
	User time (seconds): 1791.33
	System time (seconds): 110.88
	Percent of CPU this job got: 375%
	Elapsed (wall clock) time (h:mm:ss or m:ss): 8:26.90
	Average shared text size (kbytes): 0
	Average unshared data size (kbytes): 0
	Average stack size (kbytes): 0
	Average total size (kbytes): 0
	Maximum resident set size (kbytes): 29050008
	Average resident set size (kbytes): 0
	Major (requiring I/O) page faults: 248731
	Minor (reclaiming a frame) page faults: 13659404
	Voluntary context switches: 6382906
	Involuntary context switches: 297432
	Swaps: 0
	File system inputs: 40783352
	File system outputs: 5279480
	Socket messages sent: 0
	Socket messages received: 0
	Signals delivered: 0
	Page size (bytes): 4096
	Exit status: 0
