<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>BUAA CO CPU | Aron's Blog</title><meta name="author" content="Aron"><meta name="copyright" content="Aron"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="前言本篇博客记录北航计算机组成课程P3至P7的流水线CPU迭代以及相关思考题。 CPU设计文档概述本次通过Verilog设计流水线CPU架构支持了基本要求的指令指令。首先给出基本框架图：（内部转发实现后W到D级的转发不需要再实现）。以下是到P6为止的电路图（P7加了几个模块太懒了没画QAQ）。   总电路图 P7总电路如下： 123456789101112131415161718192021222">
<meta property="og:type" content="article">
<meta property="og:title" content="BUAA CO CPU">
<meta property="og:url" content="http://aron00123.top/posts/42802.html">
<meta property="og:site_name" content="Aron&#39;s Blog">
<meta property="og:description" content="前言本篇博客记录北航计算机组成课程P3至P7的流水线CPU迭代以及相关思考题。 CPU设计文档概述本次通过Verilog设计流水线CPU架构支持了基本要求的指令指令。首先给出基本框架图：（内部转发实现后W到D级的转发不需要再实现）。以下是到P6为止的电路图（P7加了几个模块太懒了没画QAQ）。   总电路图 P7总电路如下： 123456789101112131415161718192021222">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://s2.loli.net/2024/05/19/EvSaWbF6IDRs9fX.jpg">
<meta property="article:published_time" content="2023-12-06T11:48:30.000Z">
<meta property="article:modified_time" content="2024-05-23T14:46:51.852Z">
<meta property="article:author" content="Aron">
<meta property="article:tag" content="Lesson Notes">
<meta property="article:tag" content="Computer Organization">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://s2.loli.net/2024/05/19/EvSaWbF6IDRs9fX.jpg"><link rel="shortcut icon" href="/img/1111.jpg"><link rel="canonical" href="http://aron00123.top/posts/42802.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'BUAA CO CPU',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2024-05-23 22:46:51'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
    win.getCSS = (url,id = false) => new Promise((resolve, reject) => {
      const link = document.createElement('link')
      link.rel = 'stylesheet'
      link.href = url
      if (id) link.id = id
      link.onerror = reject
      link.onload = link.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        link.onload = link.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(link)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><link rel="stylesheet" href="/background.css"><meta name="generator" content="Hexo 6.3.0"><style>mjx-container[jax="SVG"] {
  direction: ltr;
}

mjx-container[jax="SVG"] > svg {
  overflow: visible;
}

mjx-container[jax="SVG"][display="true"] {
  display: block;
  text-align: center;
  margin: 1em 0;
}

mjx-container[jax="SVG"][justify="left"] {
  text-align: left;
}

mjx-container[jax="SVG"][justify="right"] {
  text-align: right;
}

g[data-mml-node="merror"] > g {
  fill: red;
  stroke: red;
}

g[data-mml-node="merror"] > rect[data-background] {
  fill: yellow;
  stroke: none;
}

g[data-mml-node="mtable"] > line[data-line] {
  stroke-width: 70px;
  fill: none;
}

g[data-mml-node="mtable"] > rect[data-frame] {
  stroke-width: 70px;
  fill: none;
}

g[data-mml-node="mtable"] > .mjx-dashed {
  stroke-dasharray: 140;
}

g[data-mml-node="mtable"] > .mjx-dotted {
  stroke-linecap: round;
  stroke-dasharray: 0,140;
}

g[data-mml-node="mtable"] > svg {
  overflow: visible;
}

[jax="SVG"] mjx-tool {
  display: inline-block;
  position: relative;
  width: 0;
  height: 0;
}

[jax="SVG"] mjx-tool > mjx-tip {
  position: absolute;
  top: 0;
  left: 0;
}

mjx-tool > mjx-tip {
  display: inline-block;
  padding: .2em;
  border: 1px solid #888;
  font-size: 70%;
  background-color: #F8F8F8;
  color: black;
  box-shadow: 2px 2px 5px #AAAAAA;
}

g[data-mml-node="maction"][data-toggle] {
  cursor: pointer;
}

mjx-status {
  display: block;
  position: fixed;
  left: 1em;
  bottom: 1em;
  min-width: 25%;
  padding: .2em .4em;
  border: 1px solid #888;
  font-size: 90%;
  background-color: #F8F8F8;
  color: black;
}

foreignObject[data-mjx-xml] {
  font-family: initial;
  line-height: normal;
  overflow: visible;
}

.MathJax path {
  stroke-width: 3;
}

mjx-container[display="true"] {
  overflow: auto hidden;
}

mjx-container[display="true"] + br {
  display: none;
}
</style></head><body><div id="web_bg"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="https://s2.loli.net/2023/07/07/yv7VKLkzwd3u4XR.jpg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">9</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">7</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">2</div></a></div><hr class="custom-hr"/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> Home</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> Tags</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> Categories</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('https://s2.loli.net/2024/05/19/EvSaWbF6IDRs9fX.jpg')"><nav id="nav"><span id="blog-info"><a href="/" title="Aron's Blog"><span class="site-name">Aron's Blog</span></a></span><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> Home</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> Tags</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> Categories</span></a></div></div><div id="toggle-menu"><a class="site-page" href="javascript:void(0);"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">BUAA CO CPU</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2023-12-06T11:48:30.000Z" title="发表于 2023-12-06 19:48:30">2023-12-06</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2024-05-23T14:46:51.852Z" title="更新于 2024-05-23 22:46:51">2024-05-23</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/Computer-Architecture/">Computer Architecture</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-wordcount"><i class="far fa-file-word fa-fw post-meta-icon"></i><span class="post-meta-label">字数总计:</span><span class="word-count">6.6k</span><span class="post-meta-separator">|</span><i class="far fa-clock fa-fw post-meta-icon"></i><span class="post-meta-label">阅读时长:</span><span>24分钟</span></span><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="BUAA CO CPU"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h2 id="前言"><a href="#前言" class="headerlink" title="前言"></a>前言</h2><p><mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: 0;" xmlns="http://www.w3.org/2000/svg" width="4.525ex" height="0.036ex" role="img" focusable="false" viewbox="0 0 2000 16"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mstyle"><g data-mml-node="mspace"/></g></g></g></svg></mjx-container>本篇博客记录北航计算机组成课程P3至P7的流水线CPU迭代以及相关思考题。</p>
<h2 id="CPU设计文档"><a href="#CPU设计文档" class="headerlink" title="CPU设计文档"></a>CPU设计文档</h2><h3 id="概述"><a href="#概述" class="headerlink" title="概述"></a>概述</h3><p><mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: 0;" xmlns="http://www.w3.org/2000/svg" width="4.525ex" height="0.036ex" role="img" focusable="false" viewbox="0 0 2000 16"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mstyle"><g data-mml-node="mspace"/></g></g></g></svg></mjx-container>本次通过Verilog设计流水线CPU架构支持了基本要求的指令指令。首先给出基本框架图：（内部转发实现后W到D级的转发不需要再实现）。以下是到P6为止的电路图（P7加了几个模块太懒了没画QAQ）。</p>
<center><img src="42802/%E6%80%BB%E7%94%B5%E8%B7%AF%E5%9B%BE.jpg" class width="800"></center>

<p><strong><center>总电路图</center></strong></p>
<p>P7总电路如下：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">include</span> "InStrType.v"</span></span><br><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> mips (</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> reset,</span><br><span class="line">    <span class="keyword">input</span> interrupt,  <span class="comment">// 外部中断信号</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] macroscopic_pc,  <span class="comment">// 宏观 PC </span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] i_inst_addr,  <span class="comment">// F级PC</span></span><br><span class="line">    <span class="keyword">input</span>  [<span class="number">31</span>:<span class="number">0</span>] i_inst_rdata, <span class="comment">// F级对应指令</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] m_data_addr,   <span class="comment">// DM写入地址</span></span><br><span class="line">    <span class="keyword">input</span>  [<span class="number">31</span>:<span class="number">0</span>] m_data_rdata,  <span class="comment">// DM到空壳数据</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] m_data_wdata,  <span class="comment">// DM写入数据</span></span><br><span class="line">    <span class="keyword">output</span> [ <span class="number">3</span>:<span class="number">0</span>] m_data_byteen, <span class="comment">// DM写使能</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] m_int_addr,   <span class="comment">// 中断发生器待写入地址</span></span><br><span class="line">    <span class="keyword">output</span> [ <span class="number">3</span>:<span class="number">0</span>] m_int_byteen, <span class="comment">// 中断发生器字节使能信号</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] m_inst_addr,  <span class="comment">// M级PC</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">output</span> w_grf_we,  <span class="comment">// GRF写使能</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">4</span>:<span class="number">0</span>] w_grf_addr,  <span class="comment">// GRF写寄存器编号</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] w_grf_wdata,  <span class="comment">// GRF写入数据</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] w_inst_addr  <span class="comment">// W级PC</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] PrAddr, PrAddr_out, PrWD, PrWD_out, TC0_data, TC1_data, PrRD;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] single_pc;</span><br><span class="line">    <span class="keyword">wire</span> [ <span class="number">5</span>:<span class="number">0</span>] intReq;</span><br><span class="line">    <span class="keyword">wire</span> [ <span class="number">3</span>:<span class="number">0</span>] PrByteEn;</span><br><span class="line">    <span class="keyword">wire</span> TC0_WE, TC1_WE;</span><br><span class="line">    <span class="keyword">wire</span> TC0_req, TC1_req;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> m_data_wdata = PrWD_out;</span><br><span class="line">    <span class="keyword">assign</span> macroscopic_pc = single_pc;</span><br><span class="line">    <span class="keyword">assign</span> m_int_addr = PrAddr_out;</span><br><span class="line">    <span class="keyword">assign</span> m_data_addr = PrAddr_out;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> intReq = {<span class="number">1'b0</span>, <span class="number">1'b0</span>, <span class="number">1'b0</span>, interrupt, TC1_req, TC0_req};</span><br><span class="line"></span><br><span class="line">    <span class="comment">/*</span></span><br><span class="line"><span class="comment">    module CPU (</span></span><br><span class="line"><span class="comment">        input clk,</span></span><br><span class="line"><span class="comment">        input reset,</span></span><br><span class="line"><span class="comment">        input [5:0] intReq,</span></span><br><span class="line"><span class="comment">        input [31:0] i_inst_rdata,  // F级对应指令</span></span><br><span class="line"><span class="comment">        input [31:0] m_data_rdata,  // DM到空壳数据</span></span><br><span class="line"><span class="comment">        output [31:0] i_inst_addr,  // F级PC</span></span><br><span class="line"><span class="comment">        output [31:0] m_data_addr,  // DM写入地址</span></span><br><span class="line"><span class="comment">        output [31:0] m_data_wdata,  // DM写入数据</span></span><br><span class="line"><span class="comment">        output [3:0] m_data_byteen,  // DM写使能</span></span><br><span class="line"><span class="comment">        output [31:0] m_inst_addr,  // M级PC</span></span><br><span class="line"><span class="comment">        output w_grf_we,  // GRF写使能</span></span><br><span class="line"><span class="comment">        output [4:0] w_grf_addr,  // GRF写寄存器编号</span></span><br><span class="line"><span class="comment">        output [31:0] w_grf_wdata,  // GRF写入数据</span></span><br><span class="line"><span class="comment">        output [31:0] w_inst_addr,  // W级PC</span></span><br><span class="line"><span class="comment">        output [31:0] macro_PC</span></span><br><span class="line"><span class="comment">    );</span></span><br><span class="line"><span class="comment">    */</span></span><br><span class="line"></span><br><span class="line">    CPU cpu (</span><br><span class="line">        <span class="variable">.clk</span>(clk),</span><br><span class="line">        <span class="variable">.reset</span>(reset),</span><br><span class="line">        <span class="variable">.intReq</span>(intReq),</span><br><span class="line">        <span class="variable">.i_inst_rdata</span>(i_inst_rdata),</span><br><span class="line">        <span class="variable">.m_data_rdata</span>(PrRD),</span><br><span class="line">        <span class="variable">.i_inst_addr</span>(i_inst_addr),</span><br><span class="line">        <span class="variable">.m_data_addr</span>(PrAddr),</span><br><span class="line">        <span class="variable">.m_data_wdata</span>(PrWD),</span><br><span class="line">        <span class="variable">.m_data_byteen</span>(PrByteEn),</span><br><span class="line">        <span class="variable">.m_inst_addr</span>(m_inst_addr),</span><br><span class="line">        <span class="variable">.w_grf_we</span>(w_grf_we),</span><br><span class="line">        <span class="variable">.w_grf_addr</span>(w_grf_addr),</span><br><span class="line">        <span class="variable">.w_grf_wdata</span>(w_grf_wdata),</span><br><span class="line">        <span class="variable">.w_inst_addr</span>(w_inst_addr),</span><br><span class="line">        <span class="variable">.macro_PC</span>(single_pc)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="comment">/*</span></span><br><span class="line"><span class="comment">    module BRIDGE (</span></span><br><span class="line"><span class="comment">        input [31:0] PrAddr,  // processer</span></span><br><span class="line"><span class="comment">        input [31:0] PrWD,  // cpu 要写的数据</span></span><br><span class="line"><span class="comment">        input [3:0] PrByteEn,</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">        input [31:0] TC0_RD,</span></span><br><span class="line"><span class="comment">        input [31:0] TC1_RD,</span></span><br><span class="line"><span class="comment">        input [31:0] DM_RD,</span></span><br><span class="line"><span class="comment">        input [31:0] Int_RD,  // 恒为0</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">        output [31:0] PrRD,  // cpu 要读的数据</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">        output [3:0] IntByteEn_OUT,</span></span><br><span class="line"><span class="comment">        output [3:0] DMByteEn_OUT,</span></span><br><span class="line"><span class="comment">        </span></span><br><span class="line"><span class="comment">        output TC0_WE,</span></span><br><span class="line"><span class="comment">        output TC1_WE,</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">        output [31:0] PrWD_OUT,</span></span><br><span class="line"><span class="comment">        output [31:0] PrAddr_OUT</span></span><br><span class="line"><span class="comment">    );</span></span><br><span class="line"><span class="comment">    */</span></span><br><span class="line"></span><br><span class="line">    BRIDGE bridge (</span><br><span class="line">        <span class="variable">.PrAddr</span>(PrAddr),</span><br><span class="line">        <span class="variable">.PrWD</span>(PrWD),</span><br><span class="line">        <span class="variable">.PrByteEn</span>(PrByteEn),</span><br><span class="line">        <span class="variable">.TC0_RD</span>(TC0_data),</span><br><span class="line">        <span class="variable">.TC1_RD</span>(TC1_data),</span><br><span class="line">        <span class="variable">.DM_RD</span>(m_data_rdata),</span><br><span class="line">        <span class="variable">.Int_RD</span>(<span class="number">32'h0</span>),</span><br><span class="line">        <span class="variable">.PrRD</span>(PrRD),</span><br><span class="line">        <span class="variable">.IntByteEn_OUT</span>(m_int_byteen),</span><br><span class="line">        <span class="variable">.DMByteEn_OUT</span>(m_data_byteen),</span><br><span class="line">        <span class="variable">.TC0_WE</span>(TC0_WE),</span><br><span class="line">        <span class="variable">.TC1_WE</span>(TC1_WE),</span><br><span class="line">        <span class="variable">.PrWD_OUT</span>(PrWD_out),</span><br><span class="line">        <span class="variable">.PrAddr_OUT</span>(PrAddr_out)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="comment">/*</span></span><br><span class="line"><span class="comment">    module TC (</span></span><br><span class="line"><span class="comment">        input clk,</span></span><br><span class="line"><span class="comment">        input reset,</span></span><br><span class="line"><span class="comment">        input [31:2] Addr,</span></span><br><span class="line"><span class="comment">        input WE,</span></span><br><span class="line"><span class="comment">        input [31:0] Din,</span></span><br><span class="line"><span class="comment">        output [31:0] Dout,</span></span><br><span class="line"><span class="comment">        output IRQ</span></span><br><span class="line"><span class="comment">    );</span></span><br><span class="line"><span class="comment">    */</span></span><br><span class="line"></span><br><span class="line">    TC TC0 (</span><br><span class="line">        <span class="variable">.clk</span>(clk),</span><br><span class="line">        <span class="variable">.reset</span>(reset),</span><br><span class="line">        <span class="variable">.Addr</span>(PrAddr_out[<span class="number">31</span>:<span class="number">2</span>]),</span><br><span class="line">        <span class="variable">.WE</span>(TC0_WE),</span><br><span class="line">        <span class="variable">.Din</span>(PrWD_out),</span><br><span class="line">        <span class="variable">.Dout</span>(TC0_data),</span><br><span class="line">        <span class="variable">.IRQ</span>(TC0_req)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    TC TC1 (</span><br><span class="line">        <span class="variable">.clk</span>(clk),</span><br><span class="line">        <span class="variable">.reset</span>(reset),</span><br><span class="line">        <span class="variable">.Addr</span>(PrAddr_out[<span class="number">31</span>:<span class="number">2</span>]),</span><br><span class="line">        <span class="variable">.WE</span>(TC1_WE),</span><br><span class="line">        <span class="variable">.Din</span>(PrWD_out),</span><br><span class="line">        <span class="variable">.Dout</span>(TC1_data),</span><br><span class="line">        <span class="variable">.IRQ</span>(TC1_req)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="数据通路模块"><a href="#数据通路模块" class="headerlink" title="数据通路模块"></a>数据通路模块</h3><h4 id="IFU（取指令单元）"><a href="#IFU（取指令单元）" class="headerlink" title="IFU（取指令单元）"></a>IFU（取指令单元）</h4><p><mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: 0;" xmlns="http://www.w3.org/2000/svg" width="4.525ex" height="0.036ex" role="img" focusable="false" viewbox="0 0 2000 16"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mstyle"><g data-mml-node="mspace"/></g></g></g></svg></mjx-container>模块内部包含PC（程序计数器）以及IM（指令存储器）。</p>
<h5 id="端口定义"><a href="#端口定义" class="headerlink" title="端口定义"></a>端口定义</h5><div class="table-container">
<table>
<thead>
<tr>
<th>信号名</th>
<th>方向</th>
<th>位宽</th>
<th style="text-align:left">描述</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk</td>
<td>I</td>
<td>1</td>
<td style="text-align:left">时钟信号</td>
</tr>
<tr>
<td>reset</td>
<td>I</td>
<td>1</td>
<td style="text-align:left">同步复位信号</td>
</tr>
<tr>
<td>IFU_STALL</td>
<td>I</td>
<td>1</td>
<td style="text-align:left">使能信号，用于暂停情况</td>
</tr>
<tr>
<td>nextPC</td>
<td>I</td>
<td>32</td>
<td style="text-align:left">下一条要被执行的指令的地址</td>
</tr>
<tr>
<td>F_inStr_IM</td>
<td>I</td>
<td>32</td>
<td style="text-align:left">外部 IM 传入的指令</td>
</tr>
<tr>
<td>F_PC</td>
<td>O</td>
<td>32</td>
<td style="text-align:left">输出当前正在执行的指令的地址</td>
</tr>
<tr>
<td>F_inStr</td>
<td>O</td>
<td>32</td>
<td style="text-align:left">输出当前正在执行的指令</td>
</tr>
<tr>
<td>PC_IM</td>
<td>O</td>
<td>32</td>
<td style="text-align:left">传至外部 IM 的PC值</td>
</tr>
</tbody>
</table>
</div>
<h4 id="GRF（通用寄存器组）"><a href="#GRF（通用寄存器组）" class="headerlink" title="GRF（通用寄存器组）"></a>GRF（通用寄存器组）</h4><p><mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: 0;" xmlns="http://www.w3.org/2000/svg" width="4.525ex" height="0.036ex" role="img" focusable="false" viewbox="0 0 2000 16"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mstyle"><g data-mml-node="mspace"/></g></g></g></svg></mjx-container>该模块内部包含 32 个具有写使能 32 位寄存器，分别对应 MIPS 架构中0~31通用寄存器（其中 0 号寄存器中的值恒为 0，即不具备写使能）。GRF 可以实现同步复位，同时可以根据输入的 5 位地址（0~31）向寄存器堆存取数据，实现定向访存寄存器。</p>
<h5 id="端口定义-1"><a href="#端口定义-1" class="headerlink" title="端口定义"></a>端口定义</h5><div class="table-container">
<table>
<thead>
<tr>
<th>信号名</th>
<th>方向</th>
<th>位宽</th>
<th>描述</th>
</tr>
</thead>
<tbody>
<tr>
<td>PC</td>
<td>I</td>
<td>32</td>
<td>用于输出指定信息</td>
</tr>
<tr>
<td>clk</td>
<td>I</td>
<td>1</td>
<td>时钟信号</td>
</tr>
<tr>
<td>reset</td>
<td>I</td>
<td>1</td>
<td>同步复位信号</td>
</tr>
<tr>
<td>GRF_A1</td>
<td>I</td>
<td>5</td>
<td>将对应寄存器的数据读出到 GRF_RD1</td>
</tr>
<tr>
<td>GRF_A2</td>
<td>I</td>
<td>5</td>
<td>将对应寄存器的数据读出到 GRF_RD2</td>
</tr>
<tr>
<td>GRF_A3</td>
<td>I</td>
<td>5</td>
<td>写入目标寄存器的编号</td>
</tr>
<tr>
<td>GRF_WD</td>
<td>I</td>
<td>32</td>
<td>数据输入信号</td>
</tr>
<tr>
<td>W_writeReg_EN</td>
<td>I</td>
<td>1</td>
<td>写使能信号</td>
</tr>
<tr>
<td>GRF_RD1</td>
<td>O</td>
<td>32</td>
<td>输出 GRF_A1 指定的寄存器中的 32 位数据</td>
</tr>
<tr>
<td>GRF_RD2</td>
<td>O</td>
<td>32</td>
<td>输出 GRF_A2 指定的寄存器中的 32 位数据</td>
</tr>
</tbody>
</table>
</div>
<h4 id="NPC"><a href="#NPC" class="headerlink" title="NPC"></a>NPC</h4><p><mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: 0;" xmlns="http://www.w3.org/2000/svg" width="4.525ex" height="0.036ex" role="img" focusable="false" viewbox="0 0 2000 16"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mstyle"><g data-mml-node="mspace"/></g></g></g></svg></mjx-container>负责计算下一条指令的地址并传递给PC。</p>
<div class="table-container">
<table>
<thead>
<tr>
<th>信号名</th>
<th>方向</th>
<th>位宽</th>
<th>描述</th>
</tr>
</thead>
<tbody>
<tr>
<td>F_PC</td>
<td>I</td>
<td>32</td>
<td>当前指令地址</td>
</tr>
<tr>
<td>D_RD1</td>
<td>I</td>
<td>32</td>
<td>用于jr指令，传入地址</td>
</tr>
<tr>
<td>D_imm</td>
<td>I</td>
<td>25</td>
<td>立即数来源</td>
</tr>
<tr>
<td>D_isBranch</td>
<td>I</td>
<td>1</td>
<td>用于B类指令判断是否跳转</td>
</tr>
<tr>
<td>D_inStrType</td>
<td>I</td>
<td>10</td>
<td>传递指令类型</td>
</tr>
<tr>
<td>F_nextPC</td>
<td>O</td>
<td>32</td>
<td>输出下一指令地址</td>
</tr>
<tr>
<td>D_PC8</td>
<td>O</td>
<td>32</td>
<td>传递PC + 8，用于jal指令的转发</td>
</tr>
</tbody>
</table>
</div>
<h4 id="CMP"><a href="#CMP" class="headerlink" title="CMP"></a>CMP</h4><p><mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: 0;" xmlns="http://www.w3.org/2000/svg" width="4.525ex" height="0.036ex" role="img" focusable="false" viewbox="0 0 2000 16"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mstyle"><g data-mml-node="mspace"/></g></g></g></svg></mjx-container>用于B级跳转指令的判断</p>
<div class="table-container">
<table>
<thead>
<tr>
<th>信号名</th>
<th>方向</th>
<th>位宽</th>
<th>描述</th>
</tr>
</thead>
<tbody>
<tr>
<td>D_RD1</td>
<td>I</td>
<td>32</td>
<td>参与比较的第一个值（转发后）</td>
</tr>
<tr>
<td>D_RD2</td>
<td>I</td>
<td>32</td>
<td>参与比较的第二个值（转发后）</td>
</tr>
<tr>
<td>D_inStrType</td>
<td>I</td>
<td>10</td>
<td>D级指令类型</td>
</tr>
<tr>
<td>isBranch</td>
<td>O</td>
<td>32</td>
<td>输出结果至NPC</td>
</tr>
</tbody>
</table>
</div>
<h4 id="EXT"><a href="#EXT" class="headerlink" title="EXT"></a>EXT</h4><p><mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: 0;" xmlns="http://www.w3.org/2000/svg" width="4.525ex" height="0.036ex" role="img" focusable="false" viewbox="0 0 2000 16"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mstyle"><g data-mml-node="mspace"/></g></g></g></svg></mjx-container>位扩展模块。</p>
<div class="table-container">
<table>
<thead>
<tr>
<th>信号名</th>
<th>方向</th>
<th>位宽</th>
<th>描述</th>
</tr>
</thead>
<tbody>
<tr>
<td>EXT_imm</td>
<td>I</td>
<td>26</td>
<td>包含需要位扩展的立即数</td>
</tr>
<tr>
<td>EXT_extOp</td>
<td>I</td>
<td>2</td>
<td>位扩展方式</td>
</tr>
<tr>
<td>D_extResult</td>
<td>O</td>
<td>32</td>
<td>位扩展结果</td>
</tr>
</tbody>
</table>
</div>
<h4 id="ALU"><a href="#ALU" class="headerlink" title="ALU"></a>ALU</h4><p><mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: 0;" xmlns="http://www.w3.org/2000/svg" width="4.525ex" height="0.036ex" role="img" focusable="false" viewbox="0 0 2000 16"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mstyle"><g data-mml-node="mspace"/></g></g></g></svg></mjx-container>该模块主要实现了加法、减法、按位或、立即数加载至高位（LUI）运算。</p>
<h5 id="端口定义-2"><a href="#端口定义-2" class="headerlink" title="端口定义"></a>端口定义</h5><div class="table-container">
<table>
<thead>
<tr>
<th>信号名</th>
<th>方向</th>
<th>位宽</th>
<th>描述</th>
</tr>
</thead>
<tbody>
<tr>
<td>aluOp</td>
<td>I</td>
<td>3</td>
<td>ALU 功能选择信号</td>
</tr>
<tr>
<td>ALU_src1</td>
<td>I</td>
<td>32</td>
<td>参与 ALU 计算的第一个值</td>
</tr>
<tr>
<td>ALU_src2</td>
<td>I</td>
<td>32</td>
<td>参与 ALU 计算的第二个值</td>
</tr>
<tr>
<td>ALU_result</td>
<td>O</td>
<td>32</td>
<td>输出 ALU 计算结果</td>
</tr>
</tbody>
</table>
</div>
<h4 id="MUDI（乘除模块）"><a href="#MUDI（乘除模块）" class="headerlink" title="MUDI（乘除模块）"></a>MUDI（乘除模块）</h4><div class="table-container">
<table>
<thead>
<tr>
<th>信号名</th>
<th>方向</th>
<th>位宽</th>
<th>描述</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk</td>
<td>I</td>
<td>1</td>
<td>时钟信号</td>
</tr>
<tr>
<td>reset</td>
<td>I</td>
<td>1</td>
<td>同步复位信号</td>
</tr>
<tr>
<td>E_isStart</td>
<td>I</td>
<td>1</td>
<td>乘除计算指令开始信号</td>
</tr>
<tr>
<td>MUDI_mudiOp</td>
<td>I</td>
<td>3</td>
<td>MUDI 功能选择信号</td>
</tr>
<tr>
<td>MUDI_src1</td>
<td>I</td>
<td>32</td>
<td>参与 MUDI 计算的第一个值</td>
</tr>
<tr>
<td>MUDI_src2</td>
<td>I</td>
<td>32</td>
<td>参与 MUDI 计算的第二个值</td>
</tr>
<tr>
<td>isBusy</td>
<td>O</td>
<td>1</td>
<td>MUDI 计算判断信号</td>
</tr>
<tr>
<td>MUDI_HI</td>
<td>O</td>
<td>32</td>
<td>HI 寄存器值</td>
</tr>
<tr>
<td>MUDI_LO</td>
<td>O</td>
<td>32</td>
<td>LO 寄存器值</td>
</tr>
</tbody>
</table>
</div>
<h4 id="DM（数据存储器）"><a href="#DM（数据存储器）" class="headerlink" title="DM（数据存储器）"></a>DM（数据存储器）</h4><p><mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: 0;" xmlns="http://www.w3.org/2000/svg" width="4.525ex" height="0.036ex" role="img" focusable="false" viewbox="0 0 2000 16"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mstyle"><g data-mml-node="mspace"/></g></g></g></svg></mjx-container>该模块主要通过RAM实现，具有读写功能以及同步复位功能。</p>
<h5 id="端口定义-3"><a href="#端口定义-3" class="headerlink" title="端口定义"></a>端口定义</h5><div class="table-container">
<table>
<thead>
<tr>
<th>信号名</th>
<th>方向</th>
<th>位宽</th>
<th>描述</th>
</tr>
</thead>
<tbody>
<tr>
<td>DM_writeMem_EN</td>
<td>I</td>
<td>1</td>
<td>写使能信号</td>
</tr>
<tr>
<td>M_inStrType</td>
<td>I</td>
<td>10</td>
<td>M 级指令类型</td>
</tr>
<tr>
<td>DM_ADDR</td>
<td>I</td>
<td>32</td>
<td>传入存取数据的地址</td>
</tr>
<tr>
<td>DM_dataIN</td>
<td>I</td>
<td>32</td>
<td>传入待存储的数据</td>
</tr>
<tr>
<td>M_dataOUT_DM</td>
<td>I</td>
<td>32</td>
<td>从外部 DM 传入的数据</td>
</tr>
<tr>
<td>M_dataOUT</td>
<td>O</td>
<td>32</td>
<td>输出 M_dataOUT_DM 的数据</td>
</tr>
<tr>
<td>DM_ADDR_DM</td>
<td>O</td>
<td>32</td>
<td>向外部 DM 传入地址</td>
</tr>
<tr>
<td>DM_dataIN_DM</td>
<td>O</td>
<td>32</td>
<td>向外部 DM 传入数据</td>
</tr>
<tr>
<td>DM_byteen_DM</td>
<td>O</td>
<td>32</td>
<td>向外部 DM 传入写使能信号</td>
</tr>
</tbody>
</table>
</div>
<h4 id="Controller（控制模块）"><a href="#Controller（控制模块）" class="headerlink" title="Controller（控制模块）"></a>Controller（控制模块）</h4><p><mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: 0;" xmlns="http://www.w3.org/2000/svg" width="4.525ex" height="0.036ex" role="img" focusable="false" viewbox="0 0 2000 16"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mstyle"><g data-mml-node="mspace"/></g></g></g></svg></mjx-container>在控制模块中，我们对指令中 Opcode 域和 Funct 域中的数据进行解码，输出 ALUOp,MemtoReg 等10条控制指令，从而对数据通路进行调整，满足不同指令的需求。同时输出指令相关的Tuse和Tnew，便于流水。为实现该模块，我们又在内部设计了两部分 —— 和逻辑（AND Logic）和或逻辑（OR Logic）。前者的功能是识别，从输入的整条指令提取 Opcode 和 Funct ，从而识别为对应的指令，后者的功能是生成，根据输入指令的不同产生不同的控制信号。在每级流水线（D、E、M、W）设置不同的controller便于管理。</p>
<h5 id="控制信号"><a href="#控制信号" class="headerlink" title="控制信号"></a>控制信号</h5><div class="table-container">
<table>
<thead>
<tr>
<th>序号</th>
<th>信号名</th>
<th>位宽</th>
<th>描述</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>inStrType</td>
<td>10</td>
<td>传递指令信息</td>
</tr>
<tr>
<td>2</td>
<td>regDst</td>
<td>2</td>
<td>GRF 中 A3 接口输入数据选择</td>
</tr>
<tr>
<td>3</td>
<td>aluSrc</td>
<td>1</td>
<td>ALU_src2 接口输入数据选择</td>
</tr>
<tr>
<td>4</td>
<td>writeMem_EN</td>
<td>1</td>
<td>DM 写入使能信号</td>
</tr>
<tr>
<td>5</td>
<td>memToReg</td>
<td>1</td>
<td>GRF 中 WD 接口输入数据选择</td>
</tr>
<tr>
<td>6</td>
<td>writeReg_EN</td>
<td>1</td>
<td>GRF 写入使能信号</td>
</tr>
<tr>
<td>7</td>
<td>aluOp</td>
<td>3</td>
<td>ALU 功能选择信号</td>
</tr>
<tr>
<td>8</td>
<td>mudiOp</td>
<td>3</td>
<td>MUDI 功能选择信号</td>
</tr>
<tr>
<td>9</td>
<td>extOp</td>
<td>2</td>
<td>立即数符号扩展选择</td>
</tr>
<tr>
<td>10</td>
<td>MUDI_sel</td>
<td>1</td>
<td>HI, LO 寄存器选择</td>
</tr>
<tr>
<td>11</td>
<td>ALU_or_MUDI</td>
<td>1</td>
<td>ALU, MUDI 结果选择</td>
</tr>
<tr>
<td>12</td>
<td>isStart</td>
<td>1</td>
<td>乘除有关指令开始信号</td>
</tr>
<tr>
<td>13</td>
<td>D_TuseRs</td>
<td>2</td>
<td>判断指令对rs的使用时间</td>
</tr>
<tr>
<td>14</td>
<td>D_TuseRt</td>
<td>2</td>
<td>判断指令对rt的使用时间</td>
</tr>
<tr>
<td>15</td>
<td>E_Tnew</td>
<td>2</td>
<td>判断指令产生新值与E级距离</td>
</tr>
<tr>
<td>16</td>
<td>M_Tnew</td>
<td>2</td>
<td>判断指令产生新值与M级距离</td>
</tr>
</tbody>
</table>
</div>
<h4 id="STALL（暂停控制器）"><a href="#STALL（暂停控制器）" class="headerlink" title="STALL（暂停控制器）"></a>STALL（暂停控制器）</h4><p><mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: 0;" xmlns="http://www.w3.org/2000/svg" width="4.525ex" height="0.036ex" role="img" focusable="false" viewbox="0 0 2000 16"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mstyle"><g data-mml-node="mspace"/></g></g></g></svg></mjx-container>暂停模块通过比较Tuse与Tnew的关系，并且在D、E级以及IFU中通过控制使能信号实现在听操作，如下：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> D_rs = D_inStr[<span class="number">25</span>:<span class="number">21</span>];</span><br><span class="line"><span class="keyword">assign</span> D_rt = D_inStr[<span class="number">20</span>:<span class="number">16</span>];</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> E_Stall_RS = (E_writeReg_NUM == D_rs &amp;&amp; D_rs != <span class="number">0</span>) &amp;&amp; (D_TuseRs &lt; E_Tnew) &amp;&amp; E_writeReg_EN;</span><br><span class="line"><span class="keyword">assign</span> E_Stall_RT = (E_writeReg_NUM == D_rt &amp;&amp; D_rt != <span class="number">0</span>) &amp;&amp; (D_TuseRt &lt; E_Tnew) &amp;&amp; E_writeReg_EN;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> M_Stall_RS = (M_writeReg_NUM == D_rs &amp;&amp; D_rs != <span class="number">0</span>) &amp;&amp; (D_TuseRs &lt; M_Tnew) &amp;&amp; M_writeReg_EN;</span><br><span class="line"><span class="keyword">assign</span> M_Stall_RT = (M_writeReg_NUM == D_rt &amp;&amp; D_rt != <span class="number">0</span>) &amp;&amp; (D_TuseRt &lt; M_Tnew) &amp;&amp; M_writeReg_EN;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> Stall_MUDI = E_start || E_busy;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> isStall = E_Stall_RS | E_Stall_RT | M_Stall_RS | M_Stall_RT | Stall_MUDI;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> IFU_STALL = isStall;</span><br><span class="line"><span class="keyword">assign</span> D_REG_STALL = isStall;</span><br><span class="line"><span class="keyword">assign</span> E_REG_STALL = isStall;</span><br></pre></td></tr></table></figure>
<h4 id="流水级寄存器"><a href="#流水级寄存器" class="headerlink" title="流水级寄存器"></a>流水级寄存器</h4><p><mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: 0;" xmlns="http://www.w3.org/2000/svg" width="4.525ex" height="0.036ex" role="img" focusable="false" viewbox="0 0 2000 16"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mstyle"><g data-mml-node="mspace"/></g></g></g></svg></mjx-container>为满足流水线的需要，设置了四个流水级寄存器，分别是D_REG、E_REG、M_REG、W_REG。每级寄存器保存跨越不同流水级的值。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> D_REG (</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> reset,</span><br><span class="line">    <span class="keyword">input</span> D_REG_STALL,  <span class="comment">// stop the pipeline</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] F_PC,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] F_inStr,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] D_PC,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] D_inStr</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> E_REG (</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> reset,</span><br><span class="line">    <span class="keyword">input</span> E_REG_STALL,  <span class="comment">// stop the pipeline</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] D_PC,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] D_inStr,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] D_PC8,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] D_writeReg_NUM,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] D_RD1,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] D_RD2,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] D_extResult,</span><br><span class="line">    <span class="keyword">input</span> D_isBranch,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] E_PC,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] E_inStr,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] E_PC8,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">4</span>:<span class="number">0</span>] E_writeReg_NUM,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] E_RD1,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] E_RD2,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] E_extResult,</span><br><span class="line">    <span class="keyword">output</span> E_isBranch</span><br><span class="line">);</span><br><span class="line">    </span><br><span class="line"><span class="keyword">module</span> M_REG (</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> reset,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] E_PC,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] E_inStr,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] E_PC8,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] E_writeReg_NUM,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] E_aluResult,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] E_ALU_src2_temp,</span><br><span class="line">    <span class="keyword">input</span> E_isBranch,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] M_PC,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] M_inStr,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] M_PC8,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">4</span>:<span class="number">0</span>] M_writeReg_NUM,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] M_aluResult,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] M_ALU_src2_temp,</span><br><span class="line">    <span class="keyword">output</span> M_isBranch</span><br><span class="line">);</span><br><span class="line">    </span><br><span class="line"><span class="keyword">module</span> W_REG (</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> reset,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] M_PC,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] M_inStr,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] M_PC8,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] M_writeReg_NUM,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] M_dataOUT,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] M_aluResult,</span><br><span class="line">    <span class="keyword">input</span> M_isBranch,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] W_PC,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] W_inStr,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] W_PC8,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">4</span>:<span class="number">0</span>] W_writeReg_NUM,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] W_dataOUT,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] W_aluResult,</span><br><span class="line">    <span class="keyword">output</span> W_isBranch</span><br><span class="line">);</span><br></pre></td></tr></table></figure>
<h4 id="转发的实现"><a href="#转发的实现" class="headerlink" title="转发的实现"></a>转发的实现</h4><p><mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: 0;" xmlns="http://www.w3.org/2000/svg" width="4.525ex" height="0.036ex" role="img" focusable="false" viewbox="0 0 2000 16"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mstyle"><g data-mml-node="mspace"/></g></g></g></svg></mjx-container>本次设计主要由MUX实现转发，具体为在mips.v中通过assign语句以及三目运算符进行转发判断：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> D_RD1 =  (M_inStrType == `jal &amp;&amp; D_inStr[<span class="number">25</span>:<span class="number">21</span>] == <span class="number">5'b11111</span>) ? M_PC8 : (M_writeReg_NUM == D_inStr[<span class="number">25</span>:<span class="number">21</span>] &amp;&amp; D_inStr[<span class="number">25</span>:<span class="number">21</span>] != <span class="number">0</span> &amp;&amp; M_writeReg_EN) ? M_aluResult : GRF_RD1;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> D_RD2 =  (M_inStrType == `jal &amp;&amp; D_inStr[<span class="number">20</span>:<span class="number">16</span>] == <span class="number">5'b11111</span>) ? M_PC8 : (M_writeReg_NUM == D_inStr[<span class="number">20</span>:<span class="number">16</span>] &amp;&amp; D_inStr[<span class="number">20</span>:<span class="number">16</span>] != <span class="number">0</span> &amp;&amp; M_writeReg_EN) ? M_aluResult : GRF_RD2;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> ALU_src1 =   (M_inStrType == `jal &amp;&amp; E_inStr[<span class="number">25</span>:<span class="number">21</span>] == <span class="number">5'b11111</span>) ? M_PC8 : (M_writeReg_NUM == E_inStr[<span class="number">25</span>:<span class="number">21</span>] &amp;&amp; E_inStr[<span class="number">25</span>:<span class="number">21</span>] != <span class="number">0</span> &amp;&amp; M_writeReg_EN) ? M_aluResult : (W_writeReg_NUM == E_inStr[<span class="number">25</span>:<span class="number">21</span>] &amp;&amp; E_inStr[<span class="number">25</span>:<span class="number">21</span>] != <span class="number">0</span> &amp;&amp; W_writeReg_EN) ? W_writeReg_DATA : E_RD1;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> E_ALU_src2_temp = (M_inStrType == `jal &amp;&amp; E_inStr[<span class="number">20</span>:<span class="number">16</span>] == <span class="number">5'b11111</span>) ? M_PC8 : (M_writeReg_NUM == E_inStr[<span class="number">20</span>:<span class="number">16</span>] &amp;&amp; E_inStr[<span class="number">20</span>:<span class="number">16</span>] != <span class="number">0</span> &amp;&amp; M_writeReg_EN) ? M_aluResult : (W_writeReg_NUM == E_inStr[<span class="number">20</span>:<span class="number">16</span>] &amp;&amp; E_inStr[<span class="number">20</span>:<span class="number">16</span>] != <span class="number">0</span> &amp;&amp; W_writeReg_EN) ? W_writeReg_DATA : E_RD2;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> DM_dataIN = (W_writeReg_NUM == M_inStr[<span class="number">20</span>:<span class="number">16</span>] &amp;&amp; M_inStr[<span class="number">20</span>:<span class="number">16</span>] != <span class="number">0</span> &amp;&amp; W_writeReg_EN) ? W_writeReg_DATA : M_ALU_src2_temp;</span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h2 id="思考题"><a href="#思考题" class="headerlink" title="思考题"></a>思考题</h2><ul>
<li><strong>P3</strong></li>
</ul>
<p><strong>1</strong>：上面我们介绍了通过 FSM 理解单周期 CPU 的基本方法。请大家指出单周期 CPU 所用到的模块中，哪些发挥状态存储功能，哪些发挥状态转移功能。</p>
<p>答：状态存储：IFU、GRF、DM；状态转移：NPC、Controller、ALU、EXT。</p>
<p><strong>2</strong>：现在我们的模块中 IM 使用 ROM， DM 使用 RAM， GRF 使用 Register，这种做法合理吗？ 请给出分析，若有改进意见也请一并给出。</p>
<p>答：我认为是合理的。ROM为只读寄存器，与IM的特性相同；RAM为读写寄存器且带有异步复位功能，与DM特性相同；GRF寄存器堆刚好可以使用Register实现。</p>
<p><strong>3</strong>：在上述提示的模块之外，你是否在实际实现时设计了其他的模块？如果是的话，请给出介绍和设计的思路。</p>
<p>答：我还设计了NPC模块，将有关PC的计算部分独立出来作为一个模块。</p>
<p><strong>4</strong>：事实上，实现 <code>nop</code> 空指令，我们并不需要将它加入控制信号真值表，为什么？</p>
<p>答：空指令到来后，控制信号均为假，已实现不进行任何操作的目的，所以不需要额外加入控制信号真值表。</p>
<p><strong>5</strong>：阅读 Pre 的 <a target="_blank" rel="noopener" href="http://cscore.buaa.edu.cn/tutorial/mips/mips-6/mips6-1/">“MIPS 指令集及汇编语言”</a> 一节中给出的测试样例，评价其强度（可从各个指令的覆盖情况，单一指令各种行为的覆盖情况等方面分析），并指出具体的不足之处。</p>
<p>答：我认为测试样例覆盖率较好，但是数据范围较小，且未设计<span>$</span>0寄存器的测试。并且未测试sub指令。</p>
<ul>
<li><strong>P4</strong></li>
</ul>
<p><strong>1</strong>. 阅读下面给出的 DM 的输入示例中（示例 DM 容量为 4KB，即 32bit × 1024字），根据你的理解回答，这个 addr 信号又是从哪里来的？地址信号 addr 位数为什么是 [11:2] 而不是 [9:0] ？</p>
<center><img src="42802/P4%E6%80%9D%E8%80%83%E9%A2%98.png" class width="500"></center>

<p><strong><center>思考题</center></strong></p>
<p>答：Addr由ALU的计算结果得出，由于1个字占4个字节，所以Addr后两位恒为0，为了节省空间从而取[11:2]。</p>
<p><strong>2</strong>. 思考上述两种控制器设计的译码方式，给出代码示例，并尝试对比各方式的优劣。</p>
<p>指令对应的信号如何取值，如：</p>
<figure class="highlight mips"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line">case(<span class="keyword">instruction_type)</span></span><br><span class="line"><span class="keyword"></span><span class="symbol">        0:</span> <span class="keyword">begin</span></span><br><span class="line"><span class="keyword"></span>            MemWrite &lt;= <span class="number">0</span>;</span><br><span class="line">            ctrl_skip_type &lt;= <span class="number">0</span>;</span><br><span class="line">            RegWrite &lt;= <span class="number">0</span>;</span><br><span class="line">        end</span><br><span class="line"><span class="symbol">        1:</span> <span class="keyword">begin</span></span><br><span class="line"><span class="keyword"></span>            MemtoReg &lt;= <span class="number">1</span>;</span><br><span class="line">            MemWrite &lt;= <span class="number">0</span>;</span><br><span class="line">            ctrl_skip_type &lt;= <span class="number">0</span>;</span><br><span class="line">            ALUCtrl &lt;= <span class="number">1</span>;</span><br><span class="line">            ALUSrc &lt;= <span class="number">0</span>;</span><br><span class="line">            RegDst &lt;= <span class="number">1</span>;</span><br><span class="line">            RegWrite &lt;= <span class="number">1</span>;</span><br><span class="line">            issigned_extend &lt;= <span class="number">0</span>;</span><br><span class="line">        end</span><br><span class="line">        // ...</span><br></pre></td></tr></table></figure>
<p>控制信号每种取值所对应的指令，如：</p>
<figure class="highlight mips"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line">assign memToReg[<span class="number">0</span>] = <span class="keyword">lw </span><span class="title">| lb;</span></span><br><span class="line"><span class="title">assign memToReg[1] = jal;</span></span><br><span class="line"><span class="title">assign memWrite = sw |</span> <span class="keyword">sb;</span></span><br><span class="line"><span class="keyword"></span>assign regDst[<span class="number">0</span>] = <span class="keyword">add </span><span class="title">| sub;</span></span><br><span class="line"><span class="title">assign regDst[1] = jal;</span></span><br><span class="line"><span class="title">assign aluOp[0] = add |</span> <span class="keyword">lui </span><span class="title">| lw |</span> <span class="keyword">sw </span><span class="title">| lb |</span> <span class="keyword">sb;</span></span><br><span class="line"><span class="keyword"></span>assign aluOp[<span class="number">1</span>] = <span class="keyword">ori </span><span class="title">| lui;</span></span><br><span class="line"><span class="title">// ...</span></span><br></pre></td></tr></table></figure>
<p>前者的优势是在设计时思路较为清晰，后者的优势是代码便于理解，修改或调试时更加方便。</p>
<p><strong>3</strong>：在相应的部件中，复位信号的设计都是<strong>同步复位</strong>，这与 P3 中的设计要求不同。请对比<strong>同步复位</strong>与<strong>异步复位</strong>这两种方式的 reset 信号与 clk 信号优先级的关系。</p>
<p>答：同步复位时clk信号优先级高于reset信号，只有clk上升沿到来时reseti信号有效才会复位；异步复位时reset信号优先级高于clk信号，无论clk信号为何值，只要reset信号有效就会复位。</p>
<p><strong>4</strong>：C 语言是一种弱类型程序设计语言。C 语言中不对计算结果溢出进行处理，这意味着 C  语言要求程序员必须很清楚计算结果是否会导致溢出。因此，如果仅仅支持 C 语言，MIPS 指令的所有计算指令均可以忽略溢出。  请说明为什么在忽略溢出的前提下，addi 与 addiu 是等价的，add 与 addu 是等价的。提示：阅读《MIPS32®  Architecture For Programmers Volume II: The MIPS32® Instruction  Set》中相关指令的 Operation 部分。</p>
<p>答：在忽略溢出的前提下，add与addi均不需要考虑对于溢出的判断，且保存结果的后32位，从而与addu、addiu等价。</p>
<ul>
<li><strong>P5</strong></li>
</ul>
<p><strong>1</strong>:我们使用提前分支判断的方法尽早产生结果来减少因不确定而带来的开销，但实际上这种方法并非总能提高效率，请从流水线冒险的角度思考其原因并给出一个指令序列的例子。</p>
<p>答：提前的分支判断会使TuseRt、TuseRs的值提前发生变化，从而影响暂停控制器对于是否需要暂停的判断：比如</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">add $t0, $t1, $t2</span><br><span class="line">beq $t0, $s0, label</span><br></pre></td></tr></table></figure>
<p>若判断提前至D级，则需要暂停使得beq中$t0为计算后的新值，而不提前则不需要暂停。</p>
<p><strong>2</strong>:因为延迟槽的存在，对于 jal 等需要将指令地址写入寄存器的指令，要写回 PC + 8，请思考为什么这样设计？</p>
<p>答：若考虑延迟槽，则PC+4指令在当前jal指令进入D级时已经取出并进入流水线，在返回时要从PC+8开始执行，否则PC+4会执行两次，导致程序错误。</p>
<p><strong>3</strong>：我们要求大家所有转发数据都来源于流水寄存器而不能是功能部件（如 DM 、 ALU ），请思考为什么？</p>
<p>答：如果从功能部件进行转发，则会增长关键路径长度，其会使时钟频率变长，降低效率。</p>
<p><strong>4</strong>：我们为什么要使用 GPR 内部转发？该如何实现？</p>
<p>答：GRF的内部转发等价于W级数据转发至D级，若不实现内部转发，则位于D级的指令要使用W级写入的数据时，输出的是旧数据而非新数据。（读写在上升沿同时发生，所以读出的是新写入前的数据）。实现方法如下，只需在GRF对输出进行修改：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> GRF_RD1 = (GRF_A3 &amp;&amp; W_writeReg_EN &amp;&amp; GRF_A3 == GRF_A1) ? GRF_WD : register[GRF_A1];</span><br><span class="line"><span class="keyword">assign</span> GRF_RD2 = (GRF_A3 &amp;&amp; W_writeReg_EN &amp;&amp; GRF_A3 == GRF_A2) ? GRF_WD : register[GRF_A2];</span><br></pre></td></tr></table></figure>
<p><strong>5</strong>：我们转发时数据的需求者和供给者可能来源于哪些位置？共有哪些转发数据通路？</p>
<p>答：如图所示，黄线、红线、绿线起点为供给者，终点为需求者。</p>
<center><img src="42802/P5%E6%80%BB%E7%94%B5%E8%B7%AF%E5%9B%BE.jpg" class width="800"></center>

<p><strong><center>总电路图</center></strong></p>
<p><strong>6</strong>：在课上测试时，我们需要你现场实现新的指令，对于这些新的指令，你可能需要在原有的数据通路上做哪些扩展或修改？提示：你可以对指令进行分类，思考每一类指令可能修改或扩展哪些位置。</p>
<p>答：可能需要增加控制信号，增加流水级寄存器的传递值以及增加ALU、NPC的计算方法。</p>
<p><strong>7</strong>：确定你的译码方式，简要描述你的译码器架构，并思考该架构的优势以及不足。</p>
<p>答：译码器结构分为两部分，判断指令类型以及输出控制信号：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span> rType, nop, add, sub, jr, ori, lw, sw, beq, lui, jal;</span><br><span class="line"><span class="keyword">assign</span> nop = (opcode == <span class="number">6'b000000</span>) &amp; (funct == <span class="number">6'b000000</span>);</span><br><span class="line"><span class="keyword">assign</span> rType = (opcode == `RTYPE);</span><br><span class="line"><span class="keyword">assign</span> add = rType &amp; (funct == `ADD);</span><br><span class="line"><span class="keyword">assign</span> sub = rType &amp; (funct == `SUB);</span><br><span class="line"><span class="keyword">assign</span> jr = rType &amp; (funct == `JR);</span><br><span class="line"><span class="keyword">assign</span> ori = opcode == `ORI;</span><br><span class="line"><span class="keyword">assign</span> lw = opcode == `LW;</span><br><span class="line"><span class="keyword">assign</span> sw = opcode == `SW;</span><br><span class="line"><span class="keyword">assign</span> beq = opcode == `BEQ;</span><br><span class="line"><span class="keyword">assign</span> lui = opcode == `LUI;</span><br><span class="line"><span class="keyword">assign</span> jal = opcode == `JAL;</span><br><span class="line"><span class="keyword">assign</span> lb = opcode == `LB;</span><br><span class="line"><span class="keyword">assign</span> sb = opcode == `SB;</span><br></pre></td></tr></table></figure>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// inStrType</span></span><br><span class="line"><span class="keyword">assign</span> inStrType = nop ? `nop : add ? `add : sub ? `sub :</span><br><span class="line">                    jr ? `jr : ori ? `ori : lw ? `lw : sw ? `sw : </span><br><span class="line">                    beq ? `beq : lui ? `lui : jal ? `jal : </span><br><span class="line">                    lb ? `lb : sb ? `sb : `nop;</span><br><span class="line"></span><br><span class="line"><span class="comment">// control</span></span><br><span class="line"><span class="keyword">assign</span> regDst[<span class="number">0</span>] = add | sub;  <span class="comment">// 0: rt, 1: rd, 2: ra;</span></span><br><span class="line"><span class="keyword">assign</span> regDst[<span class="number">1</span>] = jal;</span><br><span class="line"><span class="keyword">assign</span> aluSrC = lw | sw | lb | sb | ori | lui;  <span class="comment">// 0: rt, 1: imm;</span></span><br><span class="line"><span class="keyword">assign</span> memWrite_EN = sw | sb;  <span class="comment">// 0: no, 1: yes;</span></span><br><span class="line"><span class="keyword">assign</span> memToReg[<span class="number">0</span>] = lw | lb;  <span class="comment">// 0: alu, 1: mem, 2: PC + 8</span></span><br><span class="line"><span class="keyword">assign</span> memToReg[<span class="number">1</span>] = jal;</span><br><span class="line"><span class="keyword">assign</span> regWrite_EN = add | sub | ori | lui | lw | lb | jal;  <span class="comment">// 0: no, 1: yes;</span></span><br><span class="line"><span class="keyword">assign</span> aluOp[<span class="number">0</span>] = add | lui | lw | sw | lb | sb;  <span class="comment">// 0: -, 1: +, 2: |, 3: lui;</span></span><br><span class="line"><span class="keyword">assign</span> aluOp[<span class="number">1</span>] = ori | lui;</span><br><span class="line"><span class="keyword">assign</span> aluOp[<span class="number">2</span>] = <span class="number">0</span>;</span><br><span class="line"><span class="keyword">assign</span> extOp[<span class="number">0</span>] = lw | sw | lb | sb | beq;  <span class="comment">// 0: zero ext, 1: sign ext;</span></span><br><span class="line"><span class="keyword">assign</span> extOp[<span class="number">1</span>] = <span class="number">0</span>;</span><br><span class="line"><span class="keyword">assign</span> isByte = lb | sb;</span><br><span class="line"></span><br><span class="line"><span class="comment">// STOP</span></span><br><span class="line"><span class="keyword">assign</span> D_TuseRs[<span class="number">0</span>] = add | sub | ori | lw | lb | sw | sb | nop | lui | jal;</span><br><span class="line"><span class="keyword">assign</span> D_TuseRs[<span class="number">1</span>] = nop | lui | jal;</span><br><span class="line"><span class="keyword">assign</span> D_TuseRt[<span class="number">0</span>] = add | sub | nop | lui | jal | ori | lw | lb | jr;</span><br><span class="line"><span class="keyword">assign</span> D_TuseRt[<span class="number">1</span>] = sw | sb | nop | lui | jal | ori | lw | lb | jr;</span><br><span class="line"><span class="keyword">assign</span> E_Tnew[<span class="number">0</span>] = add | sub | ori | lui;</span><br><span class="line"><span class="keyword">assign</span> E_Tnew[<span class="number">1</span>] = lw | lb;</span><br><span class="line"><span class="keyword">assign</span> M_Tnew[<span class="number">0</span>] = lw | lb;</span><br><span class="line"><span class="keyword">assign</span> M_Tnew[<span class="number">1</span>] = <span class="number">0</span>;</span><br></pre></td></tr></table></figure>
<p>优点在于代码整体直观简洁，且便于修改。</p>
<ul>
<li><strong>P6</strong></li>
</ul>
<p><strong>1</strong>：为什么需要有单独的乘除法部件而不是整合进 ALU？为何需要有独立的 HI、LO 寄存器？</p>
<p>答：乘除相关的指令涉及到时序逻辑，而ALU的功能目前仅涉及到组合逻辑，所以乘除相关指令更适合放到单独的模块中。如果不使用独立的HI、LO寄存器，即在GRF中添加HI、LO寄存器，那么mfhi、mflo、mthi、mtlo等指令关于HI、LO寄存器的操作会变得混乱，会与通用寄存器的写入、读取操作混淆。</p>
<p><strong>2</strong>：真实的流水线 CPU 是如何使用实现乘除法的？请查阅相关资料进行简单说明。</p>
<p>答：CPU执行乘法指令是以加法为基础进行的，乘法的本质是若干个相同的数相加。CPU执行除法指令是以减法为基础的，减法也是以加法为基础的，除法的本质是看被除数能够减去除数几次，这个“几次”便是得到的商，减去若干次后剩下的不够再减一次的部分便是余数。</p>
<p><strong>3</strong>：请结合自己的实现分析，你是如何处理 Busy 信号带来的周期阻塞的？</p>
<p>答：在暂停模块中加入对MUDI模块有关的Start信号和Busy信号的考虑，当二者有一个有效时，则触发暂停。</p>
<p><strong>4</strong>：请问采用字节使能信号的方式处理写指令有什么好处？（提示：从清晰性、统一性等角度考虑）</p>
<p>答：字节使能信号一方面保证了数据传输之间的一致性，即所有存取指令向DM传输的、从DM传来的地址和数据都是32位，另一方面也使存取的具体操作变得更加清晰。</p>
<p><strong>5</strong>：请思考，我们在按字节读和按字节写时，实际从 DM 获得的数据和向 DM 写入的数据是否是一字节？在什么情况下我们按字节读和按字节写的效率会高于按字读和按字写呢？</p>
<p>答：不是，写入和读出的数据为32位。当按字节对数据进行处理的指令较多时按字节读写会有更高的效率。</p>
<p><strong>6</strong>：为对抗复杂性你采取了哪些抽象和规范手段？这些手段在译码和处理数据冲突的时候有什么样的特点与帮助？</p>
<p>答：将乘除模块的计算结果与ALU的计算结果在E级通过多路选择器并到一起，这样p6的转发操作与p5完全相同不用修改。</p>
<p><strong>7</strong>：在本实验中你遇到了哪些不同指令类型组合产生的冲突？你又是如何解决的？相应的测试样例是什么样的？</p>
<p>答：新的冒险冲突主要是针对乘除运算器和寄存器的使用争夺问题。1.乘除寄存器在运算时末能产生相应的HI和LO时需要执行mfio/mfhi/mtlo/mthi指令，这时直接阻塞即可。2.mtlo/mthi指令需要利用的Rs寄存器的最新的值可能还未产生，此时利用P5就构建好的转发路径即可。3.mflo/mfhi指令改变了寄存器的值.若有之后的指令需要使用相同寄存器时，同理进行转发即可。</p>
<p><strong>8</strong>：如果你是手动构造的样例，请说明构造策略，说明你的测试程序如何保证<strong>覆盖</strong>了所有需要测试的情况；如果你是<strong>完全随机</strong>生成的测试样例，请思考完全随机的测试程序有何不足之处；如果你在生成测试样例时采用了<strong>特殊的策略</strong>，比如构造连续数据冒险序列，请你描述一下你使用的策略如何<strong>结合了随机性</strong>达到强测的效果。</p>
<p>答：首先给每个寄存器赋上不同的随机初值，再对其进行生成不同的操作。完全随机代码的缺点就是可能难以覆盖所有的矛盾冲突，因此我特意手动构造了一些关于冲突的指令，对于这些冲突的构造也是主要针对第7个思考题中提及的矛盾。</p>
<ul>
<li><strong>P7</strong></li>
</ul>
<p><strong>1</strong>.请查阅相关资料，说明鼠标和键盘的输入信号是如何被 CPU 知晓的？</p>
<p>鼠标和键盘相当于中断发生器，当鼠标和键盘产生输入信号时，其值会被写入相关寄存器，中断发生器将会给cpu一个中断信号，cpu收到中断信号后进入到异常处理程序中，在异常处理程序中获得键鼠的信息。</p>
<p><strong>2</strong>.请思考为什么我们的 CPU 处理中断异常必须是已经指定好的地址？如果你的 CPU 支持用户自定义入口地址，即处理中断异常的程序由用户提供，其还能提供我们所希望的功能吗？如果可以，请说明这样可能会出现什么问题？否则举例说明。（假设用户提供的中断处理程序合法）</p>
<p>一种思路是，假如我们的cpu让用户定义入口地址，则可能需要我们新开辟输入端口令cpu输入地址，当用户键入地址时就需要中断来处理，但是此时还用户输入的地址还并未被知晓因此便无法得知从何处进入中断处理程序。而且我们指定入口地址的话，将无需软件工程师再费心从何处进入异常，而只需要编写自己所需要的异常处理程序即可，因此，这会大大降低软件工程师的压力。</p>
<p><strong>3</strong>.为何与外设通信需要 Bridge？</p>
<p>因为如果不用桥而直接让cpu与外界设备进行通信，则cpu的端口就会变得很多（原本需要在桥上开的端口都将开到cpu上）这样会大大增加cpu的复杂度，而使用bridge就会让端口变得十分简洁。</p>
<p><strong>4</strong>.请阅读官方提供的定时器源代码，阐述两种中断模式的异同，并针对每一种模式绘制状态移图。</p>
<p>模式0和模式1的相同点在于他们都需要“手动”开启计数使能而开始计数而不能自动开始计数，而他们的区别主要体现在：当计时器计时结束时，模式1下的计数器会自动将初值加载到计数器重新开始倒计数；在模式0下的计数器会停止计数并将计数器的计数使能关闭而停止倒计数，当计数使能被设置为1后再次开始计数。</p>
<p><strong>5</strong>. 倘若中断信号流入的时候，在检测宏观 PC 的一级如果是一条空泡（你的 CPU 该级所有信息均为空）指令，此时会发生什么问题？在此例基础上请思考：在 P7 中，清空流水线产生的空泡指令应该保留原指令的哪些信息？</p>
<p>这时如果这个空泡是一个延迟槽指令的话，应该向cp0的epc中写入该pc-4，但是由于空泡指令不包含任何信息，这导致会写入到epc一个错误的值，同时不包含isBD这一信息的话，也无法判断该空泡处是否本应是一个延迟槽指令。因此，清空流水线所产生的空泡指令应该保留pc和isBD两个信息。</p>
<p><strong>6</strong>. 为什么 <code>jalr</code> 指令为什么不能写成 <code>jalr $31, $31</code>？</p>
<p>当jalr或jalr的延迟槽异常时需要进入异常处理程序，处理完后需要跳回jalr重新执行，此时$31的值已被改变，使得程序运行出错。</p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">文章作者: </span><span class="post-copyright-info"><a href="http://aron00123.top">Aron</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">文章链接: </span><span class="post-copyright-info"><a href="http://aron00123.top/posts/42802.html">http://aron00123.top/posts/42802.html</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="http://aron00123.top" target="_blank">Aron's Blog</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/Lesson-Notes/">Lesson Notes</a><a class="post-meta__tags" href="/tags/Computer-Organization/">Computer Organization</a></div><div class="post_share"><div class="social-share" data-image="https://s2.loli.net/2024/05/19/EvSaWbF6IDRs9fX.jpg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/posts/28435.html" title="《Neural Networks and Deep Learning》Notes"><img class="cover" src="https://s2.loli.net/2024/05/19/hnau3vHV8xiJswy.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">《Neural Networks and Deep Learning》Notes</div></div></a></div><div class="next-post pull-right"><a href="/posts/7427.html" title="Finite-State Machine"><img class="cover" src="https://s2.loli.net/2024/05/19/vxwa8yVP4UjH9Cm.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">Finite-State Machine</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/posts/7427.html" title="Finite-State Machine"><img class="cover" src="https://s2.loli.net/2024/05/19/vxwa8yVP4UjH9Cm.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-10-11</div><div class="title">Finite-State Machine</div></div></a></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="https://s2.loli.net/2023/07/07/yv7VKLkzwd3u4XR.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">Aron</div><div class="author-info__description">功不唐捐</div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">9</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">7</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">2</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/Aron00123"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/Aron00123" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="mailto:arongao123@gmail.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">Welcome to my blog</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%89%8D%E8%A8%80"><span class="toc-number">1.</span> <span class="toc-text">前言</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#CPU%E8%AE%BE%E8%AE%A1%E6%96%87%E6%A1%A3"><span class="toc-number">2.</span> <span class="toc-text">CPU设计文档</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%A6%82%E8%BF%B0"><span class="toc-number">2.1.</span> <span class="toc-text">概述</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%95%B0%E6%8D%AE%E9%80%9A%E8%B7%AF%E6%A8%A1%E5%9D%97"><span class="toc-number">2.2.</span> <span class="toc-text">数据通路模块</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#IFU%EF%BC%88%E5%8F%96%E6%8C%87%E4%BB%A4%E5%8D%95%E5%85%83%EF%BC%89"><span class="toc-number">2.2.1.</span> <span class="toc-text">IFU（取指令单元）</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#%E7%AB%AF%E5%8F%A3%E5%AE%9A%E4%B9%89"><span class="toc-number">2.2.1.1.</span> <span class="toc-text">端口定义</span></a></li></ol></li><li class="toc-item toc-level-4"><a class="toc-link" href="#GRF%EF%BC%88%E9%80%9A%E7%94%A8%E5%AF%84%E5%AD%98%E5%99%A8%E7%BB%84%EF%BC%89"><span class="toc-number">2.2.2.</span> <span class="toc-text">GRF（通用寄存器组）</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#%E7%AB%AF%E5%8F%A3%E5%AE%9A%E4%B9%89-1"><span class="toc-number">2.2.2.1.</span> <span class="toc-text">端口定义</span></a></li></ol></li><li class="toc-item toc-level-4"><a class="toc-link" href="#NPC"><span class="toc-number">2.2.3.</span> <span class="toc-text">NPC</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#CMP"><span class="toc-number">2.2.4.</span> <span class="toc-text">CMP</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#EXT"><span class="toc-number">2.2.5.</span> <span class="toc-text">EXT</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#ALU"><span class="toc-number">2.2.6.</span> <span class="toc-text">ALU</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#%E7%AB%AF%E5%8F%A3%E5%AE%9A%E4%B9%89-2"><span class="toc-number">2.2.6.1.</span> <span class="toc-text">端口定义</span></a></li></ol></li><li class="toc-item toc-level-4"><a class="toc-link" href="#MUDI%EF%BC%88%E4%B9%98%E9%99%A4%E6%A8%A1%E5%9D%97%EF%BC%89"><span class="toc-number">2.2.7.</span> <span class="toc-text">MUDI（乘除模块）</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#DM%EF%BC%88%E6%95%B0%E6%8D%AE%E5%AD%98%E5%82%A8%E5%99%A8%EF%BC%89"><span class="toc-number">2.2.8.</span> <span class="toc-text">DM（数据存储器）</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#%E7%AB%AF%E5%8F%A3%E5%AE%9A%E4%B9%89-3"><span class="toc-number">2.2.8.1.</span> <span class="toc-text">端口定义</span></a></li></ol></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Controller%EF%BC%88%E6%8E%A7%E5%88%B6%E6%A8%A1%E5%9D%97%EF%BC%89"><span class="toc-number">2.2.9.</span> <span class="toc-text">Controller（控制模块）</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#%E6%8E%A7%E5%88%B6%E4%BF%A1%E5%8F%B7"><span class="toc-number">2.2.9.1.</span> <span class="toc-text">控制信号</span></a></li></ol></li><li class="toc-item toc-level-4"><a class="toc-link" href="#STALL%EF%BC%88%E6%9A%82%E5%81%9C%E6%8E%A7%E5%88%B6%E5%99%A8%EF%BC%89"><span class="toc-number">2.2.10.</span> <span class="toc-text">STALL（暂停控制器）</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%B5%81%E6%B0%B4%E7%BA%A7%E5%AF%84%E5%AD%98%E5%99%A8"><span class="toc-number">2.2.11.</span> <span class="toc-text">流水级寄存器</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E8%BD%AC%E5%8F%91%E7%9A%84%E5%AE%9E%E7%8E%B0"><span class="toc-number">2.2.12.</span> <span class="toc-text">转发的实现</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%80%9D%E8%80%83%E9%A2%98"><span class="toc-number">3.</span> <span class="toc-text">思考题</span></a></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/posts/9293.html" title="Ilya's 27 Recommended Papers(1)"><img src="https://s2.loli.net/2024/06/20/RlEXq5a8sdkOn46.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Ilya's 27 Recommended Papers(1)"/></a><div class="content"><a class="title" href="/posts/9293.html" title="Ilya's 27 Recommended Papers(1)">Ilya's 27 Recommended Papers(1)</a><time datetime="2024-06-20T15:16:17.000Z" title="发表于 2024-06-20 23:16:17">2024-06-20</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/posts/30847.html" title="《统计学习方法》Notes(2)"><img src="https://s2.loli.net/2024/06/13/LuF9wToKvsXGqD8.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="《统计学习方法》Notes(2)"/></a><div class="content"><a class="title" href="/posts/30847.html" title="《统计学习方法》Notes(2)">《统计学习方法》Notes(2)</a><time datetime="2024-06-13T02:08:34.000Z" title="发表于 2024-06-13 10:08:34">2024-06-13</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/posts/48736.html" title="Pintos">Pintos</a><time datetime="2024-06-11T04:26:37.000Z" title="发表于 2024-06-11 12:26:37">2024-06-11</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/posts/4309.html" title="李宏毅机器学习">李宏毅机器学习</a><time datetime="2024-05-28T03:22:01.000Z" title="发表于 2024-05-28 11:22:01">2024-05-28</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/posts/38428.html" title="EECS498">EECS498</a><time datetime="2024-05-28T03:15:57.000Z" title="发表于 2024-05-28 11:15:57">2024-05-28</time></div></div></div></div></div></div></main><footer id="footer" style="background-image: url('https://s2.loli.net/2024/05/19/EvSaWbF6IDRs9fX.jpg')"><div id="footer-wrap"><div class="copyright">&copy;2023 - 2024 By Aron</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="chat-btn" type="button" title="聊天"><i class="fas fa-sms"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.umd.min.js"></script><script src="https://cdn.jsdelivr.net/npm/instant.page/instantpage.min.js" type="module"></script><div class="js-pjax"><script>if (!window.MathJax) {
  window.MathJax = {
    tex: {
      inlineMath: [['$', '$'], ['\\(', '\\)']],
      tags: 'ams'
    },
    chtml: {
      scale: 1.1
    },
    options: {
      renderActions: {
        findScript: [10, doc => {
          for (const node of document.querySelectorAll('script[type^="math/tex"]')) {
            const display = !!node.type.match(/; *mode=display/)
            const math = new doc.options.MathItem(node.textContent, doc.inputJax[0], display)
            const text = document.createTextNode('')
            node.parentNode.replaceChild(text, node)
            math.start = {node: text, delim: '', n: 0}
            math.end = {node: text, delim: '', n: 0}
            doc.math.push(math)
          }
        }, '']
      }
    }
  }
  
  const script = document.createElement('script')
  script.src = 'https://cdn.jsdelivr.net/npm/mathjax/es5/tex-mml-chtml.min.js'
  script.id = 'MathJax-script'
  script.async = true
  document.head.appendChild(script)
} else {
  MathJax.startup.document.state(0)
  MathJax.texReset()
  MathJax.typesetPromise()
}</script></div><script defer="defer" id="fluttering_ribbon" mobile="false" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/canvas-fluttering-ribbon.min.js"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>