# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../ALU_1.0/src/Arith_Unit.vhd" \
"../../../../../../ALU_1.0/src/comparator_unit.vhd" \
"../../../../../../ALU_1.0/src/logical_unit.vhd" \
"../../../../../../ALU_1.0/src/shift_unit.vhd" \
"../../../../../../ALU_1.0/hdl/ALU_v1_0.vhd" \

# Do not sort compile order
nosort
