ieeevarstd_logic_1164ieee.sym/std_logic_1164/prim.var
ieeesrcstd_logic_1164stdlogic.vhd
ieeevarstd_logic_arithieee.sym/std_logic_arith/prim.var
ieeesrcstd_logic_arithstdlogicarith.vhd
ieeevarstd_logic_unsignedieee.sym/std_logic_unsigned/prim.var
ieeesrcstd_logic_unsignedstdlogicunsigned.vhd
.varseteseg_tb(sim1)seteseg.sym/seteseg_tb/_sim1.var
.srcseteseg_tb(sim1)c:/altera/13.0/3.seteseg/seteseg_tb.vhdl
.varseteseg_tbseteseg.sym/seteseg_tb/prim.var
