
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy_rd_buffers.sv Cov: 100% </h3>
<pre style="margin:0; padding:0 ">   1: // Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">   2: // Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">   3: // SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">   4: //</pre>
<pre style="margin:0; padding:0 ">   5: // Flash Phy Read Buffers</pre>
<pre style="margin:0; padding:0 ">   6: //</pre>
<pre style="margin:0; padding:0 ">   7: // This module implements the read buffers</pre>
<pre style="margin:0; padding:0 ">   8: // These buffers are straightforward flip flop storage.</pre>
<pre style="margin:0; padding:0 ">   9: // There are 3 inputs, alloc, upate and wipe.</pre>
<pre style="margin:0; padding:0 ">  10: //</pre>
<pre style="margin:0; padding:0 ">  11: // Alloc happens when a buffer is allocated, the state transitions to WIP.</pre>
<pre style="margin:0; padding:0 ">  12: //</pre>
<pre style="margin:0; padding:0 ">  13: // Update happens when a buffer has already been allocated, and is now being updated with data, the</pre>
<pre style="margin:0; padding:0 ">  14: // state transitions to VALID.</pre>
<pre style="margin:0; padding:0 ">  15: //</pre>
<pre style="margin:0; padding:0 ">  16: // Wipe happens when a buffer is wiped due to a program being issued to the same location, the</pre>
<pre style="margin:0; padding:0 ">  17: // state transitions to INVALID</pre>
<pre style="margin:0; padding:0 ">  18: //</pre>
<pre style="margin:0; padding:0 ">  19: // Basically...this is a tag ram + data ram combined into one</pre>
<pre style="margin:0; padding:0 ">  20: //</pre>
<pre style="margin:0; padding:0 ">  21: </pre>
<pre style="margin:0; padding:0 ">  22: module flash_phy_rd_buffers import flash_phy_pkg::*; (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  23:   input clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  24:   input rst_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  25:   input alloc_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  26:   input update_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  27:   input wipe_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  28:   input [PrimFlashAddrW-1:0] addr_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  29:   input [DataWidth-1:0] data_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  30:   output rd_buf_t out_o</pre>
<pre style="margin:0; padding:0 ">  31: );</pre>
<pre style="margin:0; padding:0 ">  32: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  33:   always_ff @(posedge clk_i or negedge rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  34:     if (!rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  35:       out_o.data <= '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  36:       out_o.addr <= '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  37:       out_o.attr <= Invalid;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  38:     end else if (wipe_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  39:       out_o.attr <= Invalid;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  40:     end else if (alloc_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  41:       out_o.addr <= addr_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  42:       out_o.attr <= Wip;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  43:     end else if (update_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  44:       out_o.data <= data_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  45:       out_o.attr <= Valid;</pre>
<pre style="margin:0; padding:0 ">  46:     end</pre>
<pre style="margin:0; padding:0 ">  47:   end</pre>
<pre style="margin:0; padding:0 ">  48: </pre>
<pre style="margin:0; padding:0 ">  49: endmodule // flash_phy_rd_buffers</pre>
<pre style="margin:0; padding:0 ">  50: </pre>
</body>
</html>
