library IEEE;
use IEEE.std_logic_ll64.all;

entity ejercicio is
	port(
		Q: IN bit_vector(3 downto 0);
		F: out bit_vector(0 to 7):
	);
end ejercicio;



architecture ejercicio of ejercicio is
begin

end architecture;

