library ieee;
use ieee.std_logic_1164.all;

entity Horloge is 
      port(
    H:in std_logic);
    S: in std_logic_vector(3 downto 0);
   
   
end Horloge;