// Seed: 3170413253
module module_0 (
    id_1
);
  input wire id_1;
  initial cover ("") id_2 <= id_1 == id_1;
  assign id_3 = -1'b0 / id_1 ^ -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always_ff id_5 = 1;
  wire id_7;
  wire id_8;
  module_0 modCall_1 (id_8);
  assign modCall_1.id_2 = 0;
  wor id_9, id_10, id_11;
  wire id_12;
  if (id_10 == id_1) assign id_10 = -1;
  else parameter id_13 = id_2;
endmodule
