##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for SCSI_CLK
		4.3::Critical Path Report for SD_Data_Clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. SCSI_CLK:R)
		5.2::Critical Path Report for (SD_Data_Clk:R vs. SD_Data_Clk:R)
		5.3::Critical Path Report for (SCSI_CLK:R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (SCSI_CLK:R vs. SCSI_CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: CyBUS_CLK                    | Frequency: 60.39 MHz  | Target: 50.00 MHz  | 
Clock: CyILO                        | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                        | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 50.00 MHz  | 
Clock: CyPLL_OUT                    | N/A                   | Target: 50.00 MHz  | 
Clock: SCSI_CLK                     | Frequency: 53.04 MHz  | Target: 25.00 MHz  | 
Clock: SD_Data_Clk                  | Frequency: 64.49 MHz  | Target: 50.00 MHz  | 
Clock: timer_clock                  | N/A                   | Target: 1.00 MHz   | 
Clock: timer_clock(fixed-function)  | N/A                   | Target: 1.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK     SCSI_CLK       20000            3441        N/A              N/A         N/A              N/A         N/A              N/A         
SCSI_CLK      CyBUS_CLK      20000            11161       N/A              N/A         N/A              N/A         N/A              N/A         
SCSI_CLK      SCSI_CLK       40000            21145       N/A              N/A         N/A              N/A         N/A              N/A         
SD_Data_Clk   SD_Data_Clk    20000            4494        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name       Setup to Clk  Clock Name:Phase  
--------------  ------------  ----------------  
SD_MISO(0)_PAD  13313         SD_Data_Clk:R     


                       3.2::Clock to Out
                       -----------------

Port Name            Clock to Out  Clock Name:Phase  
-------------------  ------------  ----------------  
SCSI_Out(0)_PAD      54685         CyBUS_CLK:R       
SCSI_Out(0)_PAD      52033         SCSI_CLK:R        
SCSI_Out(5)_PAD      24809         CyBUS_CLK:R       
SCSI_Out(7)_PAD      23268         CyBUS_CLK:R       
SCSI_Out(8)_PAD      24645         SCSI_CLK:R        
SCSI_Out(9)_PAD      23382         CyBUS_CLK:R       
SCSI_Out_DBx(0)_PAD  35110         CyBUS_CLK:R       
SCSI_Out_DBx(0)_PAD  30933         SCSI_CLK:R        
SCSI_Out_DBx(1)_PAD  38042         CyBUS_CLK:R       
SCSI_Out_DBx(1)_PAD  35503         SCSI_CLK:R        
SCSI_Out_DBx(2)_PAD  37876         CyBUS_CLK:R       
SCSI_Out_DBx(2)_PAD  29091         SCSI_CLK:R        
SCSI_Out_DBx(3)_PAD  34100         CyBUS_CLK:R       
SCSI_Out_DBx(3)_PAD  29409         SCSI_CLK:R        
SCSI_Out_DBx(4)_PAD  32625         CyBUS_CLK:R       
SCSI_Out_DBx(4)_PAD  28744         SCSI_CLK:R        
SCSI_Out_DBx(5)_PAD  35404         CyBUS_CLK:R       
SCSI_Out_DBx(5)_PAD  34568         SCSI_CLK:R        
SCSI_Out_DBx(6)_PAD  34952         CyBUS_CLK:R       
SCSI_Out_DBx(6)_PAD  33063         SCSI_CLK:R        
SCSI_Out_DBx(7)_PAD  35419         CyBUS_CLK:R       
SCSI_Out_DBx(7)_PAD  32333         SCSI_CLK:R        
SD_MOSI(0)_PAD       30533         SD_Data_Clk:R     
SD_SCK(0)_PAD        22226         SD_Data_Clk:R     


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 60.39 MHz | Target: 50.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_Noise(4)_SYNC/out
Path End       : \scsiTarget:state_2\/main_5
Capture Clock  : \scsiTarget:state_2\/clock_0
Path slack     : 3441p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14102
-------------------------------------   ----- 
End-of-path arrival time (ps)           14102
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_Noise(4)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
SCSI_Noise(4)_SYNC/out       synccell       710    710   3441  RISE       1
Net_486/main_2               macrocell23   3265   3975   3441  RISE       1
Net_486/q                    macrocell23   2345   6320   3441  RISE       1
\scsiTarget:state_2\/main_5  macrocell45   7782  14102   3441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell45         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for SCSI_CLK
**************************************
Clock: SCSI_CLK
Frequency: 53.04 MHz | Target: 25.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : \scsiTarget:datapath\/cs_addr_1
Capture Clock  : \scsiTarget:datapath\/clock
Path slack     : 21145p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -7620
----------------------------------------------   ----- 
End-of-path required time (ps)                   32380

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11235
-------------------------------------   ----- 
End-of-path arrival time (ps)           11235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q           macrocell46      875    875  21145  RISE       1
\scsiTarget:datapath\/cs_addr_1  datapathcell1  10360  11235  21145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell1       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for SD_Data_Clk
*****************************************
Clock: SD_Data_Clk
Frequency: 64.49 MHz | Target: 50.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SDCard:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SDCard:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 4494p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13049
-------------------------------------   ----- 
End-of-path arrival time (ps)           13049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:sR8:Dp:u0\/clock                             datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SDCard:BSPIM:sR8:Dp:u0\/so_comb            datapathcell2   3750   3750   4494  RISE       1
\SDCard:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell19     4645   8395   4494  RISE       1
\SDCard:BSPIM:mosi_pre_reg_split_1\/q       macrocell19     2345  10740   4494  RISE       1
\SDCard:BSPIM:mosi_pre_reg\/main_1          macrocell57     2309  13049   4494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:mosi_pre_reg\/clock_0                        macrocell57         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. SCSI_CLK:R)
**********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_Noise(4)_SYNC/out
Path End       : \scsiTarget:state_2\/main_5
Capture Clock  : \scsiTarget:state_2\/clock_0
Path slack     : 3441p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14102
-------------------------------------   ----- 
End-of-path arrival time (ps)           14102
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_Noise(4)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
SCSI_Noise(4)_SYNC/out       synccell       710    710   3441  RISE       1
Net_486/main_2               macrocell23   3265   3975   3441  RISE       1
Net_486/q                    macrocell23   2345   6320   3441  RISE       1
\scsiTarget:state_2\/main_5  macrocell45   7782  14102   3441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell45         0      0  RISE       1


5.2::Critical Path Report for (SD_Data_Clk:R vs. SD_Data_Clk:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SDCard:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SDCard:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 4494p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13049
-------------------------------------   ----- 
End-of-path arrival time (ps)           13049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:sR8:Dp:u0\/clock                             datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SDCard:BSPIM:sR8:Dp:u0\/so_comb            datapathcell2   3750   3750   4494  RISE       1
\SDCard:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell19     4645   8395   4494  RISE       1
\SDCard:BSPIM:mosi_pre_reg_split_1\/q       macrocell19     2345  10740   4494  RISE       1
\SDCard:BSPIM:mosi_pre_reg\/main_1          macrocell57     2309  13049   4494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:mosi_pre_reg\/clock_0                        macrocell57         0      0  RISE       1


5.3::Critical Path Report for (SCSI_CLK:R vs. CyBUS_CLK:R)
**********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_3/q
Path End       : Net_1537/main_0
Capture Clock  : Net_1537/clock_0
Path slack     : 11161p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SCSI_CLK:R#1 vs. CyBUS_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6382
-------------------------------------   ---- 
End-of-path arrival time (ps)           6382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell77         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
filteredIn_3/q   macrocell77    875    875  11161  RISE       1
Net_1537/main_0  macrocell82   5507   6382  11161  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1537/clock_0                                            macrocell82         0      0  RISE       1


5.4::Critical Path Report for (SCSI_CLK:R vs. SCSI_CLK:R)
*********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : \scsiTarget:datapath\/cs_addr_1
Capture Clock  : \scsiTarget:datapath\/clock
Path slack     : 21145p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -7620
----------------------------------------------   ----- 
End-of-path required time (ps)                   32380

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11235
-------------------------------------   ----- 
End-of-path arrival time (ps)           11235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q           macrocell46      875    875  21145  RISE       1
\scsiTarget:datapath\/cs_addr_1  datapathcell1  10360  11235  21145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_Noise(4)_SYNC/out
Path End       : \scsiTarget:state_2\/main_5
Capture Clock  : \scsiTarget:state_2\/clock_0
Path slack     : 3441p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14102
-------------------------------------   ----- 
End-of-path arrival time (ps)           14102
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_Noise(4)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
SCSI_Noise(4)_SYNC/out       synccell       710    710   3441  RISE       1
Net_486/main_2               macrocell23   3265   3975   3441  RISE       1
Net_486/q                    macrocell23   2345   6320   3441  RISE       1
\scsiTarget:state_2\/main_5  macrocell45   7782  14102   3441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell45         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_Noise(4)_SYNC/out
Path End       : \scsiTarget:fifoStore\/main_4
Capture Clock  : \scsiTarget:fifoStore\/clock_0
Path slack     : 3441p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14102
-------------------------------------   ----- 
End-of-path arrival time (ps)           14102
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_Noise(4)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
SCSI_Noise(4)_SYNC/out         synccell       710    710   3441  RISE       1
Net_486/main_2                 macrocell23   3265   3975   3441  RISE       1
Net_486/q                      macrocell23   2345   6320   3441  RISE       1
\scsiTarget:fifoStore\/main_4  macrocell48   7782  14102   3441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:fifoStore\/clock_0                             macrocell48         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_Noise(4)_SYNC/out
Path End       : \scsiTarget:pi_1\/main_5
Capture Clock  : \scsiTarget:pi_1\/clock_0
Path slack     : 4352p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13191
-------------------------------------   ----- 
End-of-path arrival time (ps)           13191
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_Noise(4)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
SCSI_Noise(4)_SYNC/out    synccell       710    710   3441  RISE       1
Net_486/main_2            macrocell23   3265   3975   3441  RISE       1
Net_486/q                 macrocell23   2345   6320   3441  RISE       1
\scsiTarget:pi_1\/main_5  macrocell42   6871  13191   4352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_1\/clock_0                                  macrocell42         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_Noise(4)_SYNC/out
Path End       : \scsiTarget:state_0\/main_7
Capture Clock  : \scsiTarget:state_0\/clock_0
Path slack     : 4352p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13191
-------------------------------------   ----- 
End-of-path arrival time (ps)           13191
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_Noise(4)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
SCSI_Noise(4)_SYNC/out       synccell       710    710   3441  RISE       1
Net_486/main_2               macrocell23   3265   3975   3441  RISE       1
Net_486/q                    macrocell23   2345   6320   3441  RISE       1
\scsiTarget:state_0\/main_7  macrocell47   6871  13191   4352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell47         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SDCard:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SDCard:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 4494p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13049
-------------------------------------   ----- 
End-of-path arrival time (ps)           13049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:sR8:Dp:u0\/clock                             datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SDCard:BSPIM:sR8:Dp:u0\/so_comb            datapathcell2   3750   3750   4494  RISE       1
\SDCard:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell19     4645   8395   4494  RISE       1
\SDCard:BSPIM:mosi_pre_reg_split_1\/q       macrocell19     2345  10740   4494  RISE       1
\SDCard:BSPIM:mosi_pre_reg\/main_1          macrocell57     2309  13049   4494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:mosi_pre_reg\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SDCard:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \SDCard:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 4964p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12579
-------------------------------------   ----- 
End-of-path arrival time (ps)           12579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:sR8:Dp:u0\/clock                             datapathcell2       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\SDCard:BSPIM:sR8:Dp:u0\/so_comb          datapathcell2   3750   3750   4494  RISE       1
\SDCard:BSPIM:mosi_pre_reg_split\/main_3  macrocell20     2826   6576   4964  RISE       1
\SDCard:BSPIM:mosi_pre_reg_split\/q       macrocell20     2345   8921   4964  RISE       1
\SDCard:BSPIM:mosi_pre_reg\/main_0        macrocell57     3658  12579   4964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:mosi_pre_reg\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_Noise(4)_SYNC/out
Path End       : Net_503/main_7
Capture Clock  : Net_503/clock_0
Path slack     : 5066p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12477
-------------------------------------   ----- 
End-of-path arrival time (ps)           12477
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_Noise(4)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
SCSI_Noise(4)_SYNC/out  synccell       710    710   3441  RISE       1
Net_486/main_2          macrocell23   3265   3975   3441  RISE       1
Net_486/q               macrocell23   2345   6320   3441  RISE       1
Net_503/main_7          macrocell27   6156  12477   5066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_503/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_Noise(4)_SYNC/out
Path End       : \scsiTarget:pi_7\/main_5
Capture Clock  : \scsiTarget:pi_7\/clock_0
Path slack     : 5066p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12477
-------------------------------------   ----- 
End-of-path arrival time (ps)           12477
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_Noise(4)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
SCSI_Noise(4)_SYNC/out    synccell       710    710   3441  RISE       1
Net_486/main_2            macrocell23   3265   3975   3441  RISE       1
Net_486/q                 macrocell23   2345   6320   3441  RISE       1
\scsiTarget:pi_7\/main_5  macrocell36   6156  12477   5066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_7\/clock_0                                  macrocell36         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_Noise(4)_SYNC/out
Path End       : \scsiTarget:pi_6\/main_5
Capture Clock  : \scsiTarget:pi_6\/clock_0
Path slack     : 5965p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11578
-------------------------------------   ----- 
End-of-path arrival time (ps)           11578
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_Noise(4)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
SCSI_Noise(4)_SYNC/out    synccell       710    710   3441  RISE       1
Net_486/main_2            macrocell23   3265   3975   3441  RISE       1
Net_486/q                 macrocell23   2345   6320   3441  RISE       1
\scsiTarget:pi_6\/main_5  macrocell37   5258  11578   5965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_6\/clock_0                                  macrocell37         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_Noise(4)_SYNC/out
Path End       : \scsiTarget:state_1\/main_7
Capture Clock  : \scsiTarget:state_1\/clock_0
Path slack     : 5965p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11578
-------------------------------------   ----- 
End-of-path arrival time (ps)           11578
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_Noise(4)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
SCSI_Noise(4)_SYNC/out       synccell       710    710   3441  RISE       1
Net_486/main_2               macrocell23   3265   3975   3441  RISE       1
Net_486/q                    macrocell23   2345   6320   3441  RISE       1
\scsiTarget:state_1\/main_7  macrocell46   5258  11578   5965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_Noise(4)_SYNC/out
Path End       : \scsiTarget:genParity_1\/main_4
Capture Clock  : \scsiTarget:genParity_1\/clock_0
Path slack     : 5971p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11572
-------------------------------------   ----- 
End-of-path arrival time (ps)           11572
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_Noise(4)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
SCSI_Noise(4)_SYNC/out           synccell       710    710   3441  RISE       1
Net_486/main_2                   macrocell23   3265   3975   3441  RISE       1
Net_486/q                        macrocell23   2345   6320   3441  RISE       1
\scsiTarget:genParity_1\/main_4  macrocell50   5252  11572   5971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_1\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_Noise(4)_SYNC/out
Path End       : \scsiTarget:pi_4\/main_5
Capture Clock  : \scsiTarget:pi_4\/clock_0
Path slack     : 6084p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11459
-------------------------------------   ----- 
End-of-path arrival time (ps)           11459
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_Noise(4)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
SCSI_Noise(4)_SYNC/out    synccell       710    710   3441  RISE       1
Net_486/main_2            macrocell23   3265   3975   3441  RISE       1
Net_486/q                 macrocell23   2345   6320   3441  RISE       1
\scsiTarget:pi_4\/main_5  macrocell39   5139  11459   6084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_4\/clock_0                                  macrocell39         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_Noise(4)_SYNC/out
Path End       : \scsiTarget:pi_3\/main_5
Capture Clock  : \scsiTarget:pi_3\/clock_0
Path slack     : 6084p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11459
-------------------------------------   ----- 
End-of-path arrival time (ps)           11459
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_Noise(4)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
SCSI_Noise(4)_SYNC/out    synccell       710    710   3441  RISE       1
Net_486/main_2            macrocell23   3265   3975   3441  RISE       1
Net_486/q                 macrocell23   2345   6320   3441  RISE       1
\scsiTarget:pi_3\/main_5  macrocell40   5139  11459   6084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_3\/clock_0                                  macrocell40         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_Noise(4)_SYNC/out
Path End       : \scsiTarget:genParity_2\/main_4
Capture Clock  : \scsiTarget:genParity_2\/clock_0
Path slack     : 6103p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11440
-------------------------------------   ----- 
End-of-path arrival time (ps)           11440
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_Noise(4)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
SCSI_Noise(4)_SYNC/out           synccell       710    710   3441  RISE       1
Net_486/main_2                   macrocell23   3265   3975   3441  RISE       1
Net_486/q                        macrocell23   2345   6320   3441  RISE       1
\scsiTarget:genParity_2\/main_4  macrocell49   5119  11440   6103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_2\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_Noise(4)_SYNC/out
Path End       : \scsiTarget:genParity_0\/main_4
Capture Clock  : \scsiTarget:genParity_0\/clock_0
Path slack     : 6806p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10737
-------------------------------------   ----- 
End-of-path arrival time (ps)           10737
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_Noise(4)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
SCSI_Noise(4)_SYNC/out           synccell       710    710   3441  RISE       1
Net_486/main_2                   macrocell23   3265   3975   3441  RISE       1
Net_486/q                        macrocell23   2345   6320   3441  RISE       1
\scsiTarget:genParity_0\/main_4  macrocell51   4417  10737   6806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_0\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_Noise(4)_SYNC/out
Path End       : \scsiTarget:pi_5\/main_5
Capture Clock  : \scsiTarget:pi_5\/clock_0
Path slack     : 6824p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10719
-------------------------------------   ----- 
End-of-path arrival time (ps)           10719
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_Noise(4)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
SCSI_Noise(4)_SYNC/out    synccell       710    710   3441  RISE       1
Net_486/main_2            macrocell23   3265   3975   3441  RISE       1
Net_486/q                 macrocell23   2345   6320   3441  RISE       1
\scsiTarget:pi_5\/main_5  macrocell38   4399  10719   6824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_5\/clock_0                                  macrocell38         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_Noise(4)_SYNC/out
Path End       : \scsiTarget:pi_2\/main_5
Capture Clock  : \scsiTarget:pi_2\/clock_0
Path slack     : 6824p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10719
-------------------------------------   ----- 
End-of-path arrival time (ps)           10719
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_Noise(4)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
SCSI_Noise(4)_SYNC/out    synccell       710    710   3441  RISE       1
Net_486/main_2            macrocell23   3265   3975   3441  RISE       1
Net_486/q                 macrocell23   2345   6320   3441  RISE       1
\scsiTarget:pi_2\/main_5  macrocell41   4399  10719   6824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_2\/clock_0                                  macrocell41         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_Noise(4)_SYNC/out
Path End       : \scsiTarget:pi_0\/main_5
Capture Clock  : \scsiTarget:pi_0\/clock_0
Path slack     : 6824p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10719
-------------------------------------   ----- 
End-of-path arrival time (ps)           10719
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_Noise(4)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
SCSI_Noise(4)_SYNC/out    synccell       710    710   3441  RISE       1
Net_486/main_2            macrocell23   3265   3975   3441  RISE       1
Net_486/q                 macrocell23   2345   6320   3441  RISE       1
\scsiTarget:pi_0\/main_5  macrocell43   4399  10719   6824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_0\/clock_0                                  macrocell43         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_4
Path End       : \SDCard:BSPIM:RxStsReg\/status_6
Capture Clock  : \SDCard:BSPIM:RxStsReg\/clock
Path slack     : 6985p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                            -350
----------------------------------------------------   ----- 
End-of-path required time (ps)                         19650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12665
-------------------------------------   ----- 
End-of-path arrival time (ps)           12665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_4  count7cell     1360   1360   6985  RISE       1
\SDCard:BSPIM:rx_status_6\/main_0  macrocell10    4596   5956   6985  RISE       1
\SDCard:BSPIM:rx_status_6\/q       macrocell10    2345   8301   6985  RISE       1
\SDCard:BSPIM:RxStsReg\/status_6   statusicell2   4364  12665   6985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:RxStsReg\/clock                              statusicell2        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:datapath\/f1_blk_stat_comb
Path End       : \scsiTarget:state_1\/main_5
Capture Clock  : \scsiTarget:state_1\/clock_0
Path slack     : 7035p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10508
-------------------------------------   ----- 
End-of-path arrival time (ps)           10508
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/busclk                                datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:datapath\/f1_blk_stat_comb  datapathcell1   2810   2810   7035  RISE       1
\scsiTarget:state_1\/main_5             macrocell46     7698  10508   7035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:datapath\/f1_blk_stat_comb
Path End       : Net_503/main_5
Capture Clock  : Net_503/clock_0
Path slack     : 7825p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9718
-------------------------------------   ---- 
End-of-path arrival time (ps)           9718
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/busclk                                datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:datapath\/f1_blk_stat_comb  datapathcell1   2810   2810   7035  RISE       1
Net_503/main_5                          macrocell27     6908   9718   7825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_503/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_3
Path End       : \SDCard:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SDCard:BSPIM:sR8:Dp:u0\/clock
Path slack     : 7973p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2000
----------------------------------------------------   ----- 
End-of-path required time (ps)                         18000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10027
-------------------------------------   ----- 
End-of-path arrival time (ps)           10027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_3   count7cell      1360   1360   6898  RISE       1
\SDCard:BSPIM:load_rx_data\/main_1  macrocell6      3121   4481   7973  RISE       1
\SDCard:BSPIM:load_rx_data\/q       macrocell6      2345   6826   7973  RISE       1
\SDCard:BSPIM:sR8:Dp:u0\/f1_load    datapathcell2   3201  10027   7973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:sR8:Dp:u0\/clock                             datapathcell2       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SCSI_CTL_PHASE:Sync:ctrl_reg\/control_2
Path End       : \scsiTarget:state_1\/main_0
Capture Clock  : \scsiTarget:state_1\/clock_0
Path slack     : 8734p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8809
-------------------------------------   ---- 
End-of-path arrival time (ps)           8809
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SCSI_CTL_PHASE:Sync:ctrl_reg\/busclk                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\SCSI_CTL_PHASE:Sync:ctrl_reg\/control_2  controlcell1   1435   1435   8734  RISE       1
\scsiTarget:state_1\/main_0               macrocell46    7374   8809   8734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_2\/q
Path End       : \SDCard:BSPIM:TxStsReg\/status_0
Capture Clock  : \SDCard:BSPIM:TxStsReg\/clock
Path slack     : 8837p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                            -350
----------------------------------------------------   ----- 
End-of-path required time (ps)                         19650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10813
-------------------------------------   ----- 
End-of-path arrival time (ps)           10813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_2\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_2\/q           macrocell52     875    875   5971  RISE       1
\SDCard:BSPIM:tx_status_0\/main_0  macrocell8     4655   5530   8837  RISE       1
\SDCard:BSPIM:tx_status_0\/q       macrocell8     2345   7875   8837  RISE       1
\SDCard:BSPIM:TxStsReg\/status_0   statusicell1   2938  10813   8837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:TxStsReg\/clock                              statusicell1        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_2\/q
Path End       : \SDCard:BSPIM:cnt_enable\/main_0
Capture Clock  : \SDCard:BSPIM:cnt_enable\/clock_0
Path slack     : 8964p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8579
-------------------------------------   ---- 
End-of-path arrival time (ps)           8579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_2\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_2\/q          macrocell52    875    875   5971  RISE       1
\SDCard:BSPIM:cnt_enable\/main_0  macrocell61   7704   8579   8964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:cnt_enable\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:cnt_enable\/q
Path End       : \SDCard:BSPIM:BitCounter\/enable
Capture Clock  : \SDCard:BSPIM:BitCounter\/clock
Path slack     : 9246p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2840
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17160

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7914
-------------------------------------   ---- 
End-of-path arrival time (ps)           7914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:cnt_enable\/clock_0                          macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:cnt_enable\/q       macrocell61    875    875   9246  RISE       1
\SDCard:BSPIM:BitCounter\/enable  count7cell    7039   7914   9246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_3
Path End       : \SDCard:BSPIM:TxStsReg\/status_3
Capture Clock  : \SDCard:BSPIM:TxStsReg\/clock
Path slack     : 9577p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                            -350
----------------------------------------------------   ----- 
End-of-path required time (ps)                         19650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10073
-------------------------------------   ----- 
End-of-path arrival time (ps)           10073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_3   count7cell     1360   1360   6898  RISE       1
\SDCard:BSPIM:load_rx_data\/main_1  macrocell6     3121   4481   7973  RISE       1
\SDCard:BSPIM:load_rx_data\/q       macrocell6     2345   6826   7973  RISE       1
\SDCard:BSPIM:TxStsReg\/status_3    statusicell1   3247  10073   9577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:TxStsReg\/clock                              statusicell1        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:datapath\/f0_blk_stat_comb
Path End       : \scsiTarget:state_0\/main_2
Capture Clock  : \scsiTarget:state_0\/clock_0
Path slack     : 9725p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7818
-------------------------------------   ---- 
End-of-path arrival time (ps)           7818
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/busclk                                datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:datapath\/f0_blk_stat_comb  datapathcell1   2810   2810   9725  RISE       1
\scsiTarget:state_0\/main_2             macrocell47     5008   7818   9725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell47         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:datapath\/f1_blk_stat_comb
Path End       : \scsiTarget:state_0\/main_6
Capture Clock  : \scsiTarget:state_0\/clock_0
Path slack     : 9904p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7639
-------------------------------------   ---- 
End-of-path arrival time (ps)           7639
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/busclk                                datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:datapath\/f1_blk_stat_comb  datapathcell1   2810   2810   7035  RISE       1
\scsiTarget:state_0\/main_6             macrocell47     4829   7639   9904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell47         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_0\/q
Path End       : \SDCard:BSPIM:cnt_enable\/main_2
Capture Clock  : \SDCard:BSPIM:cnt_enable\/clock_0
Path slack     : 10090p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7453
-------------------------------------   ---- 
End-of-path arrival time (ps)           7453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_0\/clock_0                             macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_0\/q          macrocell54    875    875   7098  RISE       1
\SDCard:BSPIM:cnt_enable\/main_2  macrocell61   6578   7453  10090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:cnt_enable\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_1\/q
Path End       : \SDCard:BSPIM:cnt_enable\/main_1
Capture Clock  : \SDCard:BSPIM:cnt_enable\/clock_0
Path slack     : 10283p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7260
-------------------------------------   ---- 
End-of-path arrival time (ps)           7260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_1\/clock_0                             macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_1\/q          macrocell53    875    875   7292  RISE       1
\SDCard:BSPIM:cnt_enable\/main_1  macrocell61   6385   7260  10283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:cnt_enable\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SCSI_CTL_PHASE:Sync:ctrl_reg\/control_2
Path End       : Net_1500/main_0
Capture Clock  : Net_1500/clock_0
Path slack     : 10349p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7194
-------------------------------------   ---- 
End-of-path arrival time (ps)           7194
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SCSI_CTL_PHASE:Sync:ctrl_reg\/busclk                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\SCSI_CTL_PHASE:Sync:ctrl_reg\/control_2  controlcell1   1435   1435   8734  RISE       1
Net_1500/main_0                           macrocell44    5759   7194  10349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1500/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_1\/q
Path End       : \SDCard:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SDCard:BSPIM:sR8:Dp:u0\/clock
Path slack     : 10362p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -4210
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5428
-------------------------------------   ---- 
End-of-path arrival time (ps)           5428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_1\/clock_0                             macrocell53         0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_1\/q            macrocell53      875    875   7292  RISE       1
\SDCard:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell2   4553   5428  10362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:sR8:Dp:u0\/clock                             datapathcell2       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_0\/q
Path End       : \SDCard:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SDCard:BSPIM:sR8:Dp:u0\/clock
Path slack     : 10551p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -4210
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5239
-------------------------------------   ---- 
End-of-path arrival time (ps)           5239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_0\/clock_0                             macrocell54         0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_0\/q            macrocell54      875    875   7098  RISE       1
\SDCard:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell2   4364   5239  10551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:sR8:Dp:u0\/clock                             datapathcell2       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_In_DBx(1)_SYNC/out
Path End       : \scsiTarget:genParity_2\/main_7
Capture Clock  : \scsiTarget:genParity_2\/clock_0
Path slack     : 10590p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6953
-------------------------------------   ---- 
End-of-path arrival time (ps)           6953
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_In_DBx(1)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
SCSI_In_DBx(1)_SYNC/out          synccell       710    710  10590  RISE       1
\scsiTarget:genParity_2\/main_7  macrocell49   6243   6953  10590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_2\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_Noise(1)_SYNC/out
Path End       : \GlitchFilter_1:genblk1[1]:samples_0\/main_0
Capture Clock  : \GlitchFilter_1:genblk1[1]:samples_0\/clock_0
Path slack     : 10907p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6636
-------------------------------------   ---- 
End-of-path arrival time (ps)           6636
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_Noise(1)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
SCSI_Noise(1)_SYNC/out                        synccell       710    710  10907  RISE       1
\GlitchFilter_1:genblk1[1]:samples_0\/main_0  macrocell68   5926   6636  10907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[1]:samples_0\/clock_0              macrocell68         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_Noise(1)_SYNC/out
Path End       : filteredIn_1/main_4
Capture Clock  : filteredIn_1/clock_0
Path slack     : 10907p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6636
-------------------------------------   ---- 
End-of-path arrival time (ps)           6636
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_Noise(1)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
SCSI_Noise(1)_SYNC/out  synccell       710    710  10907  RISE       1
filteredIn_1/main_4     macrocell69   5926   6636  10907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_1/clock_0                                       macrocell69         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_4
Path End       : \SDCard:BSPIM:state_2\/main_3
Capture Clock  : \SDCard:BSPIM:state_2\/clock_0
Path slack     : 11059p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6484
-------------------------------------   ---- 
End-of-path arrival time (ps)           6484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_4  count7cell    1360   1360   6985  RISE       1
\SDCard:BSPIM:state_2\/main_3      macrocell52   5124   6484  11059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_2\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_4
Path End       : \SDCard:BSPIM:ld_ident\/main_3
Capture Clock  : \SDCard:BSPIM:ld_ident\/clock_0
Path slack     : 11059p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6484
-------------------------------------   ---- 
End-of-path arrival time (ps)           6484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_4  count7cell    1360   1360   6985  RISE       1
\SDCard:BSPIM:ld_ident\/main_3     macrocell60   5124   6484  11059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:ld_ident\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_3/q
Path End       : Net_1537/main_0
Capture Clock  : Net_1537/clock_0
Path slack     : 11161p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SCSI_CLK:R#1 vs. CyBUS_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6382
-------------------------------------   ---- 
End-of-path arrival time (ps)           6382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell77         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
filteredIn_3/q   macrocell77    875    875  11161  RISE       1
Net_1537/main_0  macrocell82   5507   6382  11161  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1537/clock_0                                            macrocell82         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SCSI_CTL_PHASE:Sync:ctrl_reg\/control_2
Path End       : \scsiTarget:state_2\/main_0
Capture Clock  : \scsiTarget:state_2\/clock_0
Path slack     : 11277p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6266
-------------------------------------   ---- 
End-of-path arrival time (ps)           6266
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SCSI_CTL_PHASE:Sync:ctrl_reg\/busclk                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\SCSI_CTL_PHASE:Sync:ctrl_reg\/control_2  controlcell1   1435   1435   8734  RISE       1
\scsiTarget:state_2\/main_0               macrocell45    4831   6266  11277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell45         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SDCard:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \SDCard:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 11532p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6011
-------------------------------------   ---- 
End-of-path arrival time (ps)           6011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:sR8:Dp:u0\/clock                             datapathcell2       0      0  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
\SDCard:BSPIM:sR8:Dp:u0\/so_comb   datapathcell2   3750   3750   4494  RISE       1
\SDCard:BSPIM:mosi_hs_reg\/main_3  macrocell56     2261   6011  11532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:mosi_hs_reg\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SDCard:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \SDCard:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 11532p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6011
-------------------------------------   ---- 
End-of-path arrival time (ps)           6011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:sR8:Dp:u0\/clock                             datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\SDCard:BSPIM:sR8:Dp:u0\/so_comb        datapathcell2   3750   3750   4494  RISE       1
\SDCard:BSPIM:mosi_from_dp_reg\/main_0  macrocell59     2261   6011  11532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:mosi_from_dp_reg\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_1\/q
Path End       : \SDCard:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \SDCard:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 11585p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5958
-------------------------------------   ---- 
End-of-path arrival time (ps)           5958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_1\/clock_0                             macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_1\/q           macrocell53    875    875   7292  RISE       1
\SDCard:BSPIM:mosi_hs_reg\/main_1  macrocell56   5083   5958  11585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:mosi_hs_reg\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_4
Path End       : \SDCard:BSPIM:load_cond\/main_3
Capture Clock  : \SDCard:BSPIM:load_cond\/clock_0
Path slack     : 11587p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5956
-------------------------------------   ---- 
End-of-path arrival time (ps)           5956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_4  count7cell    1360   1360   6985  RISE       1
\SDCard:BSPIM:load_cond\/main_3    macrocell58   4596   5956  11587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:load_cond\/clock_0                           macrocell58         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SDCard:BSPIM:state_1\/main_8
Capture Clock  : \SDCard:BSPIM:state_1\/clock_0
Path slack     : 11732p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5811
-------------------------------------   ---- 
End-of-path arrival time (ps)           5811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:sR8:Dp:u0\/clock                             datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SDCard:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell2   2510   2510  11732  RISE       1
\SDCard:BSPIM:state_1\/main_8              macrocell53     3301   5811  11732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_1\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SDCard:BSPIM:state_0\/main_8
Capture Clock  : \SDCard:BSPIM:state_0\/clock_0
Path slack     : 11732p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5811
-------------------------------------   ---- 
End-of-path arrival time (ps)           5811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:sR8:Dp:u0\/clock                             datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SDCard:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell2   2510   2510  11732  RISE       1
\SDCard:BSPIM:state_0\/main_8              macrocell54     3301   5811  11732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_0\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_2\/q
Path End       : \SDCard:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SDCard:BSPIM:sR8:Dp:u0\/clock
Path slack     : 11780p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -4210
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4010
-------------------------------------   ---- 
End-of-path arrival time (ps)           4010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_2\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_2\/q            macrocell52      875    875   5971  RISE       1
\SDCard:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell2   3135   4010  11780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:sR8:Dp:u0\/clock                             datapathcell2       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_3
Path End       : \SDCard:BSPIM:state_2\/main_4
Capture Clock  : \SDCard:BSPIM:state_2\/clock_0
Path slack     : 11993p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5550
-------------------------------------   ---- 
End-of-path arrival time (ps)           5550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_3  count7cell    1360   1360   6898  RISE       1
\SDCard:BSPIM:state_2\/main_4      macrocell52   4190   5550  11993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_2\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_3
Path End       : \SDCard:BSPIM:ld_ident\/main_4
Capture Clock  : \SDCard:BSPIM:ld_ident\/clock_0
Path slack     : 11993p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5550
-------------------------------------   ---- 
End-of-path arrival time (ps)           5550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_3  count7cell    1360   1360   6898  RISE       1
\SDCard:BSPIM:ld_ident\/main_4     macrocell60   4190   5550  11993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:ld_ident\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_3
Path End       : \SDCard:BSPIM:load_cond\/main_4
Capture Clock  : \SDCard:BSPIM:load_cond\/clock_0
Path slack     : 12000p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5543
-------------------------------------   ---- 
End-of-path arrival time (ps)           5543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_3  count7cell    1360   1360   6898  RISE       1
\SDCard:BSPIM:load_cond\/main_4    macrocell58   4183   5543  12000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:load_cond\/clock_0                           macrocell58         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_2\/q
Path End       : \SDCard:BSPIM:state_1\/main_0
Capture Clock  : \SDCard:BSPIM:state_1\/clock_0
Path slack     : 12013p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5530
-------------------------------------   ---- 
End-of-path arrival time (ps)           5530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_2\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_2\/q       macrocell52    875    875   5971  RISE       1
\SDCard:BSPIM:state_1\/main_0  macrocell53   4655   5530  12013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_1\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_2\/q
Path End       : \SDCard:BSPIM:state_0\/main_0
Capture Clock  : \SDCard:BSPIM:state_0\/clock_0
Path slack     : 12013p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5530
-------------------------------------   ---- 
End-of-path arrival time (ps)           5530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_2\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_2\/q       macrocell52    875    875   5971  RISE       1
\SDCard:BSPIM:state_0\/main_0  macrocell54   4655   5530  12013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_0\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SCSI_CTL_PHASE:Sync:ctrl_reg\/control_2
Path End       : \scsiTarget:state_0\/main_0
Capture Clock  : \scsiTarget:state_0\/clock_0
Path slack     : 12192p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5351
-------------------------------------   ---- 
End-of-path arrival time (ps)           5351
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SCSI_CTL_PHASE:Sync:ctrl_reg\/busclk                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\SCSI_CTL_PHASE:Sync:ctrl_reg\/control_2  controlcell1   1435   1435   8734  RISE       1
\scsiTarget:state_0\/main_0               macrocell47    3916   5351  12192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell47         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_0\/q
Path End       : \SDCard:BSPIM:state_2\/main_2
Capture Clock  : \SDCard:BSPIM:state_2\/clock_0
Path slack     : 12273p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5270
-------------------------------------   ---- 
End-of-path arrival time (ps)           5270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_0\/clock_0                             macrocell54         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_0\/q       macrocell54    875    875   7098  RISE       1
\SDCard:BSPIM:state_2\/main_2  macrocell52   4395   5270  12273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_2\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_0\/q
Path End       : \SDCard:BSPIM:ld_ident\/main_2
Capture Clock  : \SDCard:BSPIM:ld_ident\/clock_0
Path slack     : 12273p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5270
-------------------------------------   ---- 
End-of-path arrival time (ps)           5270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_0\/clock_0                             macrocell54         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_0\/q        macrocell54    875    875   7098  RISE       1
\SDCard:BSPIM:ld_ident\/main_2  macrocell60   4395   5270  12273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:ld_ident\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_0\/q
Path End       : Net_1606/main_2
Capture Clock  : Net_1606/clock_0
Path slack     : 12277p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5266
-------------------------------------   ---- 
End-of-path arrival time (ps)           5266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_0\/clock_0                             macrocell54         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_0\/q  macrocell54    875    875   7098  RISE       1
Net_1606/main_2           macrocell55   4391   5266  12277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1606/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_0\/q
Path End       : \SDCard:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \SDCard:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 12300p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5243
-------------------------------------   ---- 
End-of-path arrival time (ps)           5243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_0\/clock_0                             macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_0\/q           macrocell54    875    875   7098  RISE       1
\SDCard:BSPIM:mosi_hs_reg\/main_2  macrocell56   4368   5243  12300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:mosi_hs_reg\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_0
Path End       : \SDCard:BSPIM:state_2\/main_7
Capture Clock  : \SDCard:BSPIM:state_2\/clock_0
Path slack     : 12349p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5194
-------------------------------------   ---- 
End-of-path arrival time (ps)           5194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_0  count7cell    1360   1360   6969  RISE       1
\SDCard:BSPIM:state_2\/main_7      macrocell52   3834   5194  12349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_2\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_0
Path End       : \SDCard:BSPIM:ld_ident\/main_7
Capture Clock  : \SDCard:BSPIM:ld_ident\/clock_0
Path slack     : 12349p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5194
-------------------------------------   ---- 
End-of-path arrival time (ps)           5194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_0  count7cell    1360   1360   6969  RISE       1
\SDCard:BSPIM:ld_ident\/main_7     macrocell60   3834   5194  12349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:ld_ident\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_In_DBx(1)_SYNC/out
Path End       : \scsiTarget:pi_1\/main_6
Capture Clock  : \scsiTarget:pi_1\/clock_0
Path slack     : 12456p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5087
-------------------------------------   ---- 
End-of-path arrival time (ps)           5087
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_In_DBx(1)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
SCSI_In_DBx(1)_SYNC/out   synccell       710    710  10590  RISE       1
\scsiTarget:pi_1\/main_6  macrocell42   4377   5087  12456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_1\/clock_0                                  macrocell42         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_1\/q
Path End       : Net_1606/main_1
Capture Clock  : Net_1606/clock_0
Path slack     : 12480p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_1\/clock_0                             macrocell53         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_1\/q  macrocell53    875    875   7292  RISE       1
Net_1606/main_1           macrocell55   4188   5063  12480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1606/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_2
Path End       : \SDCard:BSPIM:state_2\/main_5
Capture Clock  : \SDCard:BSPIM:state_2\/clock_0
Path slack     : 12492p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_2  count7cell    1360   1360   7282  RISE       1
\SDCard:BSPIM:state_2\/main_5      macrocell52   3691   5051  12492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_2\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_2
Path End       : \SDCard:BSPIM:ld_ident\/main_5
Capture Clock  : \SDCard:BSPIM:ld_ident\/clock_0
Path slack     : 12492p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_2  count7cell    1360   1360   7282  RISE       1
\SDCard:BSPIM:ld_ident\/main_5     macrocell60   3691   5051  12492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:ld_ident\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SDCard:BSPIM:state_2\/main_8
Capture Clock  : \SDCard:BSPIM:state_2\/clock_0
Path slack     : 12492p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:sR8:Dp:u0\/clock                             datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SDCard:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell2   2510   2510  11732  RISE       1
\SDCard:BSPIM:state_2\/main_8              macrocell52     2541   5051  12492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_2\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_1
Path End       : \SDCard:BSPIM:state_2\/main_6
Capture Clock  : \SDCard:BSPIM:state_2\/clock_0
Path slack     : 12499p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5044
-------------------------------------   ---- 
End-of-path arrival time (ps)           5044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_1  count7cell    1360   1360   7385  RISE       1
\SDCard:BSPIM:state_2\/main_6      macrocell52   3684   5044  12499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_2\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_1
Path End       : \SDCard:BSPIM:ld_ident\/main_6
Capture Clock  : \SDCard:BSPIM:ld_ident\/clock_0
Path slack     : 12499p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5044
-------------------------------------   ---- 
End-of-path arrival time (ps)           5044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_1  count7cell    1360   1360   7385  RISE       1
\SDCard:BSPIM:ld_ident\/main_6     macrocell60   3684   5044  12499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:ld_ident\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_2
Path End       : \SDCard:BSPIM:load_cond\/main_5
Capture Clock  : \SDCard:BSPIM:load_cond\/clock_0
Path slack     : 12503p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5040
-------------------------------------   ---- 
End-of-path arrival time (ps)           5040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_2  count7cell    1360   1360   7282  RISE       1
\SDCard:BSPIM:load_cond\/main_5    macrocell58   3680   5040  12503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:load_cond\/clock_0                           macrocell58         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_1
Path End       : \SDCard:BSPIM:load_cond\/main_6
Capture Clock  : \SDCard:BSPIM:load_cond\/clock_0
Path slack     : 12508p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5035
-------------------------------------   ---- 
End-of-path arrival time (ps)           5035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_1  count7cell    1360   1360   7385  RISE       1
\SDCard:BSPIM:load_cond\/main_6    macrocell58   3675   5035  12508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:load_cond\/clock_0                           macrocell58         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_0
Path End       : \SDCard:BSPIM:load_cond\/main_7
Capture Clock  : \SDCard:BSPIM:load_cond\/clock_0
Path slack     : 12641p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4902
-------------------------------------   ---- 
End-of-path arrival time (ps)           4902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_0  count7cell    1360   1360   6969  RISE       1
\SDCard:BSPIM:load_cond\/main_7    macrocell58   3542   4902  12641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:load_cond\/clock_0                           macrocell58         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_0\/q
Path End       : Net_682/main_3
Capture Clock  : Net_682/clock_0
Path slack     : 12700p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_0\/clock_0                             macrocell54         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_0\/q  macrocell54    875    875   7098  RISE       1
Net_682/main_3            macrocell26   3968   4843  12700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_682/clock_0                                            macrocell26         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_0\/q
Path End       : \SDCard:BSPIM:load_cond\/main_2
Capture Clock  : \SDCard:BSPIM:load_cond\/clock_0
Path slack     : 12700p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_0\/clock_0                             macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_0\/q         macrocell54    875    875   7098  RISE       1
\SDCard:BSPIM:load_cond\/main_2  macrocell58   3968   4843  12700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:load_cond\/clock_0                           macrocell58         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_1\/q
Path End       : \SDCard:BSPIM:state_2\/main_1
Capture Clock  : \SDCard:BSPIM:state_2\/clock_0
Path slack     : 12704p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4839
-------------------------------------   ---- 
End-of-path arrival time (ps)           4839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_1\/clock_0                             macrocell53         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_1\/q       macrocell53    875    875   7292  RISE       1
\SDCard:BSPIM:state_2\/main_1  macrocell52   3964   4839  12704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_2\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_1\/q
Path End       : \SDCard:BSPIM:ld_ident\/main_1
Capture Clock  : \SDCard:BSPIM:ld_ident\/clock_0
Path slack     : 12704p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4839
-------------------------------------   ---- 
End-of-path arrival time (ps)           4839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_1\/clock_0                             macrocell53         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_1\/q        macrocell53    875    875   7292  RISE       1
\SDCard:BSPIM:ld_ident\/main_1  macrocell60   3964   4839  12704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:ld_ident\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_1\/q
Path End       : Net_682/main_2
Capture Clock  : Net_682/clock_0
Path slack     : 12711p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_1\/clock_0                             macrocell53         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_1\/q  macrocell53    875    875   7292  RISE       1
Net_682/main_2            macrocell26   3957   4832  12711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_682/clock_0                                            macrocell26         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_1\/q
Path End       : \SDCard:BSPIM:load_cond\/main_1
Capture Clock  : \SDCard:BSPIM:load_cond\/clock_0
Path slack     : 12711p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_1\/clock_0                             macrocell53         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_1\/q         macrocell53    875    875   7292  RISE       1
\SDCard:BSPIM:load_cond\/main_1  macrocell58   3957   4832  12711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:load_cond\/clock_0                           macrocell58         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_In_DBx(7)_SYNC/out
Path End       : \scsiTarget:pi_7\/main_6
Capture Clock  : \scsiTarget:pi_7\/clock_0
Path slack     : 12871p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_In_DBx(7)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
SCSI_In_DBx(7)_SYNC/out   synccell       710    710  12871  RISE       1
\scsiTarget:pi_7\/main_6  macrocell36   3962   4672  12871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_7\/clock_0                                  macrocell36         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_3
Path End       : \SDCard:BSPIM:state_1\/main_4
Capture Clock  : \SDCard:BSPIM:state_1\/clock_0
Path slack     : 13062p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4481
-------------------------------------   ---- 
End-of-path arrival time (ps)           4481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_3  count7cell    1360   1360   6898  RISE       1
\SDCard:BSPIM:state_1\/main_4      macrocell53   3121   4481  13062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_1\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_3
Path End       : \SDCard:BSPIM:state_0\/main_4
Capture Clock  : \SDCard:BSPIM:state_0\/clock_0
Path slack     : 13062p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4481
-------------------------------------   ---- 
End-of-path arrival time (ps)           4481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_3  count7cell    1360   1360   6898  RISE       1
\SDCard:BSPIM:state_0\/main_4      macrocell54   3121   4481  13062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_0\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_682/q
Path End       : Net_682/main_0
Capture Clock  : Net_682/clock_0
Path slack     : 13242p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4301
-------------------------------------   ---- 
End-of-path arrival time (ps)           4301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_682/clock_0                                            macrocell26         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_682/q       macrocell26    875    875  13242  RISE       1
Net_682/main_0  macrocell26   3426   4301  13242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_682/clock_0                                            macrocell26         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_0
Path End       : \SDCard:BSPIM:state_1\/main_7
Capture Clock  : \SDCard:BSPIM:state_1\/clock_0
Path slack     : 13251p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4292
-------------------------------------   ---- 
End-of-path arrival time (ps)           4292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_0  count7cell    1360   1360   6969  RISE       1
\SDCard:BSPIM:state_1\/main_7      macrocell53   2932   4292  13251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_1\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_0
Path End       : \SDCard:BSPIM:state_0\/main_7
Capture Clock  : \SDCard:BSPIM:state_0\/clock_0
Path slack     : 13251p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4292
-------------------------------------   ---- 
End-of-path arrival time (ps)           4292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_0  count7cell    1360   1360   6969  RISE       1
\SDCard:BSPIM:state_0\/main_7      macrocell54   2932   4292  13251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_0\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_4
Path End       : \SDCard:BSPIM:state_1\/main_3
Capture Clock  : \SDCard:BSPIM:state_1\/clock_0
Path slack     : 13358p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_4  count7cell    1360   1360   6985  RISE       1
\SDCard:BSPIM:state_1\/main_3      macrocell53   2825   4185  13358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_1\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_4
Path End       : \SDCard:BSPIM:state_0\/main_3
Capture Clock  : \SDCard:BSPIM:state_0\/clock_0
Path slack     : 13358p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_4  count7cell    1360   1360   6985  RISE       1
\SDCard:BSPIM:state_0\/main_3      macrocell54   2825   4185  13358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_0\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:ld_ident\/q
Path End       : \SDCard:BSPIM:state_1\/main_9
Capture Clock  : \SDCard:BSPIM:state_1\/clock_0
Path slack     : 13374p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:ld_ident\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:ld_ident\/q      macrocell60    875    875   7060  RISE       1
\SDCard:BSPIM:state_1\/main_9  macrocell53   3294   4169  13374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_1\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:ld_ident\/q
Path End       : \SDCard:BSPIM:state_0\/main_9
Capture Clock  : \SDCard:BSPIM:state_0\/clock_0
Path slack     : 13374p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:ld_ident\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:ld_ident\/q      macrocell60    875    875   7060  RISE       1
\SDCard:BSPIM:state_0\/main_9  macrocell54   3294   4169  13374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_0\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_1
Path End       : \SDCard:BSPIM:state_1\/main_6
Capture Clock  : \SDCard:BSPIM:state_1\/clock_0
Path slack     : 13392p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_1  count7cell    1360   1360   7385  RISE       1
\SDCard:BSPIM:state_1\/main_6      macrocell53   2791   4151  13392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_1\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_1
Path End       : \SDCard:BSPIM:state_0\/main_6
Capture Clock  : \SDCard:BSPIM:state_0\/clock_0
Path slack     : 13392p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_1  count7cell    1360   1360   7385  RISE       1
\SDCard:BSPIM:state_0\/main_6      macrocell54   2791   4151  13392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_0\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_In_DBx(3)_SYNC/out
Path End       : \scsiTarget:genParity_1\/main_6
Capture Clock  : \scsiTarget:genParity_1\/clock_0
Path slack     : 13427p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4116
-------------------------------------   ---- 
End-of-path arrival time (ps)           4116
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_In_DBx(3)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
SCSI_In_DBx(3)_SYNC/out          synccell       710    710  13427  RISE       1
\scsiTarget:genParity_1\/main_6  macrocell50   3406   4116  13427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_1\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_Noise(0)_SYNC/out
Path End       : filteredIn_0/main_4
Capture Clock  : filteredIn_0/clock_0
Path slack     : 13442p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4101
-------------------------------------   ---- 
End-of-path arrival time (ps)           4101
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_Noise(0)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
SCSI_Noise(0)_SYNC/out  synccell       710    710  13442  RISE       1
filteredIn_0/main_4     macrocell65   3391   4101  13442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_0/clock_0                                       macrocell65         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:cnt_enable\/q
Path End       : \SDCard:BSPIM:cnt_enable\/main_3
Capture Clock  : \SDCard:BSPIM:cnt_enable\/clock_0
Path slack     : 13458p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4085
-------------------------------------   ---- 
End-of-path arrival time (ps)           4085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:cnt_enable\/clock_0                          macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:cnt_enable\/q       macrocell61    875    875   9246  RISE       1
\SDCard:BSPIM:cnt_enable\/main_3  macrocell61   3210   4085  13458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:cnt_enable\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_2\/q
Path End       : \SDCard:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \SDCard:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 13503p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_2\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_2\/q           macrocell52    875    875   5971  RISE       1
\SDCard:BSPIM:mosi_hs_reg\/main_0  macrocell56   3165   4040  13503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:mosi_hs_reg\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_2\/q
Path End       : \SDCard:BSPIM:state_2\/main_0
Capture Clock  : \SDCard:BSPIM:state_2\/clock_0
Path slack     : 13504p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_2\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_2\/q       macrocell52    875    875   5971  RISE       1
\SDCard:BSPIM:state_2\/main_0  macrocell52   3164   4039  13504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_2\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_2\/q
Path End       : \SDCard:BSPIM:ld_ident\/main_0
Capture Clock  : \SDCard:BSPIM:ld_ident\/clock_0
Path slack     : 13504p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_2\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_2\/q        macrocell52    875    875   5971  RISE       1
\SDCard:BSPIM:ld_ident\/main_0  macrocell60   3164   4039  13504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:ld_ident\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_2\/q
Path End       : Net_1606/main_0
Capture Clock  : Net_1606/clock_0
Path slack     : 13543p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4000
-------------------------------------   ---- 
End-of-path arrival time (ps)           4000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_2\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_2\/q  macrocell52    875    875   5971  RISE       1
Net_1606/main_0           macrocell55   3125   4000  13543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1606/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_In_DBx(7)_SYNC/out
Path End       : \scsiTarget:genParity_0\/main_7
Capture Clock  : \scsiTarget:genParity_0\/clock_0
Path slack     : 13563p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3980
-------------------------------------   ---- 
End-of-path arrival time (ps)           3980
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_In_DBx(7)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
SCSI_In_DBx(7)_SYNC/out          synccell       710    710  12871  RISE       1
\scsiTarget:genParity_0\/main_7  macrocell51   3270   3980  13563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_0\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_2
Path End       : \SDCard:BSPIM:state_1\/main_5
Capture Clock  : \SDCard:BSPIM:state_1\/clock_0
Path slack     : 13566p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3977
-------------------------------------   ---- 
End-of-path arrival time (ps)           3977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_2  count7cell    1360   1360   7282  RISE       1
\SDCard:BSPIM:state_1\/main_5      macrocell53   2617   3977  13566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_1\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_2
Path End       : \SDCard:BSPIM:state_0\/main_5
Capture Clock  : \SDCard:BSPIM:state_0\/clock_0
Path slack     : 13566p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3977
-------------------------------------   ---- 
End-of-path arrival time (ps)           3977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_2  count7cell    1360   1360   7282  RISE       1
\SDCard:BSPIM:state_0\/main_5      macrocell54   2617   3977  13566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_0\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_Noise(4)_SYNC/out
Path End       : filteredIn_4/main_4
Capture Clock  : filteredIn_4/clock_0
Path slack     : 13568p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3975
-------------------------------------   ---- 
End-of-path arrival time (ps)           3975
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_Noise(4)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
SCSI_Noise(4)_SYNC/out  synccell       710    710   3441  RISE       1
filteredIn_4/main_4     macrocell81   3265   3975  13568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_4/clock_0                                       macrocell81         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_0\/q
Path End       : \SDCard:BSPIM:state_1\/main_2
Capture Clock  : \SDCard:BSPIM:state_1\/clock_0
Path slack     : 13575p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3968
-------------------------------------   ---- 
End-of-path arrival time (ps)           3968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_0\/clock_0                             macrocell54         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_0\/q       macrocell54    875    875   7098  RISE       1
\SDCard:BSPIM:state_1\/main_2  macrocell53   3093   3968  13575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_1\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_0\/q
Path End       : \SDCard:BSPIM:state_0\/main_2
Capture Clock  : \SDCard:BSPIM:state_0\/clock_0
Path slack     : 13575p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3968
-------------------------------------   ---- 
End-of-path arrival time (ps)           3968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_0\/clock_0                             macrocell54         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_0\/q       macrocell54    875    875   7098  RISE       1
\SDCard:BSPIM:state_0\/main_2  macrocell54   3093   3968  13575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_0\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_In_DBx(5)_SYNC/out
Path End       : \scsiTarget:pi_5\/main_6
Capture Clock  : \scsiTarget:pi_5\/clock_0
Path slack     : 13581p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3962
-------------------------------------   ---- 
End-of-path arrival time (ps)           3962
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_In_DBx(5)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
SCSI_In_DBx(5)_SYNC/out   synccell       710    710  13581  RISE       1
\scsiTarget:pi_5\/main_6  macrocell38   3252   3962  13581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_5\/clock_0                                  macrocell38         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_In_DBx(4)_SYNC/out
Path End       : \scsiTarget:genParity_1\/main_7
Capture Clock  : \scsiTarget:genParity_1\/clock_0
Path slack     : 13587p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3956
-------------------------------------   ---- 
End-of-path arrival time (ps)           3956
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_In_DBx(4)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
SCSI_In_DBx(4)_SYNC/out          synccell       710    710  13587  RISE       1
\scsiTarget:genParity_1\/main_7  macrocell50   3246   3956  13587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_1\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_Noise(4)_SYNC/out
Path End       : \GlitchFilter_1:genblk1[4]:samples_0\/main_0
Capture Clock  : \GlitchFilter_1:genblk1[4]:samples_0\/clock_0
Path slack     : 13605p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3938
-------------------------------------   ---- 
End-of-path arrival time (ps)           3938
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_Noise(4)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
SCSI_Noise(4)_SYNC/out                        synccell       710    710   3441  RISE       1
\GlitchFilter_1:genblk1[4]:samples_0\/main_0  macrocell80   3228   3938  13605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[4]:samples_0\/clock_0              macrocell80         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_In_DBx(5)_SYNC/out
Path End       : \scsiTarget:genParity_1\/main_8
Capture Clock  : \scsiTarget:genParity_1\/clock_0
Path slack     : 13615p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           3928
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_In_DBx(5)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
SCSI_In_DBx(5)_SYNC/out          synccell       710    710  13581  RISE       1
\scsiTarget:genParity_1\/main_8  macrocell50   3218   3928  13615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_1\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:mosi_hs_reg\/q
Path End       : \SDCard:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \SDCard:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 13633p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3910
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:mosi_hs_reg\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:mosi_hs_reg\/q       macrocell56    875    875  13633  RISE       1
\SDCard:BSPIM:mosi_hs_reg\/main_4  macrocell56   3035   3910  13633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:mosi_hs_reg\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1606/q
Path End       : Net_1606/main_3
Capture Clock  : Net_1606/clock_0
Path slack     : 13643p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3900
-------------------------------------   ---- 
End-of-path arrival time (ps)           3900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1606/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_1606/q       macrocell55    875    875  13643  RISE       1
Net_1606/main_3  macrocell55   3025   3900  13643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1606/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_1\/q
Path End       : \SDCard:BSPIM:state_1\/main_1
Capture Clock  : \SDCard:BSPIM:state_1\/clock_0
Path slack     : 13768p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_1\/clock_0                             macrocell53         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_1\/q       macrocell53    875    875   7292  RISE       1
\SDCard:BSPIM:state_1\/main_1  macrocell53   2900   3775  13768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_1\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_1\/q
Path End       : \SDCard:BSPIM:state_0\/main_1
Capture Clock  : \SDCard:BSPIM:state_0\/clock_0
Path slack     : 13768p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_1\/clock_0                             macrocell53         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_1\/q       macrocell53    875    875   7292  RISE       1
\SDCard:BSPIM:state_0\/main_1  macrocell54   2900   3775  13768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_0\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_In_DBx(6)_SYNC/out
Path End       : \scsiTarget:genParity_0\/main_6
Capture Clock  : \scsiTarget:genParity_0\/clock_0
Path slack     : 13888p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3655
-------------------------------------   ---- 
End-of-path arrival time (ps)           3655
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_In_DBx(6)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
SCSI_In_DBx(6)_SYNC/out          synccell       710    710  13888  RISE       1
\scsiTarget:genParity_0\/main_6  macrocell51   2945   3655  13888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_0\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_In_DBx(6)_SYNC/out
Path End       : \scsiTarget:pi_6\/main_6
Capture Clock  : \scsiTarget:pi_6\/clock_0
Path slack     : 13916p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3627
-------------------------------------   ---- 
End-of-path arrival time (ps)           3627
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_In_DBx(6)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
SCSI_In_DBx(6)_SYNC/out   synccell       710    710  13888  RISE       1
\scsiTarget:pi_6\/main_6  macrocell37   2917   3627  13916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_6\/clock_0                                  macrocell37         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_In_DBx(2)_SYNC/out
Path End       : \scsiTarget:genParity_2\/main_8
Capture Clock  : \scsiTarget:genParity_2\/clock_0
Path slack     : 14013p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3530
-------------------------------------   ---- 
End-of-path arrival time (ps)           3530
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_In_DBx(2)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
SCSI_In_DBx(2)_SYNC/out          synccell       710    710  14013  RISE       1
\scsiTarget:genParity_2\/main_8  macrocell49   2820   3530  14013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_2\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_In_DBx(2)_SYNC/out
Path End       : \scsiTarget:pi_2\/main_6
Capture Clock  : \scsiTarget:pi_2\/clock_0
Path slack     : 14019p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_In_DBx(2)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
SCSI_In_DBx(2)_SYNC/out   synccell       710    710  14013  RISE       1
\scsiTarget:pi_2\/main_6  macrocell41   2814   3524  14019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_2\/clock_0                                  macrocell41         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_2/q
Path End       : cydff_2/main_0
Capture Clock  : cydff_2/clock_0
Path slack     : 14055p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SCSI_CLK:R#1 vs. CyBUS_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_2/clock_0                                       macrocell73         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
filteredIn_2/q  macrocell73    875    875  14055  RISE       1
cydff_2/main_0  macrocell83   2613   3488  14055  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_2/clock_0                                             macrocell83         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:ld_ident\/q
Path End       : \SDCard:BSPIM:state_2\/main_9
Capture Clock  : \SDCard:BSPIM:state_2\/clock_0
Path slack     : 14135p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3408
-------------------------------------   ---- 
End-of-path arrival time (ps)           3408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:ld_ident\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:ld_ident\/q      macrocell60    875    875   7060  RISE       1
\SDCard:BSPIM:state_2\/main_9  macrocell52   2533   3408  14135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_2\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:ld_ident\/q
Path End       : \SDCard:BSPIM:ld_ident\/main_8
Capture Clock  : \SDCard:BSPIM:ld_ident\/clock_0
Path slack     : 14135p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3408
-------------------------------------   ---- 
End-of-path arrival time (ps)           3408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:ld_ident\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:ld_ident\/q       macrocell60    875    875   7060  RISE       1
\SDCard:BSPIM:ld_ident\/main_8  macrocell60   2533   3408  14135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:ld_ident\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_Noise(0)_SYNC/out
Path End       : \GlitchFilter_1:genblk1[0]:samples_0\/main_0
Capture Clock  : \GlitchFilter_1:genblk1[0]:samples_0\/clock_0
Path slack     : 14202p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3341
-------------------------------------   ---- 
End-of-path arrival time (ps)           3341
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_Noise(0)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
SCSI_Noise(0)_SYNC/out                        synccell       710    710  13442  RISE       1
\GlitchFilter_1:genblk1[0]:samples_0\/main_0  macrocell64   2631   3341  14202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:samples_0\/clock_0              macrocell64         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_In_DBx(3)_SYNC/out
Path End       : \scsiTarget:pi_3\/main_6
Capture Clock  : \scsiTarget:pi_3\/clock_0
Path slack     : 14203p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3340
-------------------------------------   ---- 
End-of-path arrival time (ps)           3340
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_In_DBx(3)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
SCSI_In_DBx(3)_SYNC/out   synccell       710    710  13427  RISE       1
\scsiTarget:pi_3\/main_6  macrocell40   2630   3340  14203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_3\/clock_0                                  macrocell40         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_In_DBx(0)_SYNC/out
Path End       : \scsiTarget:genParity_2\/main_6
Capture Clock  : \scsiTarget:genParity_2\/clock_0
Path slack     : 14220p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3323
-------------------------------------   ---- 
End-of-path arrival time (ps)           3323
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_In_DBx(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
SCSI_In_DBx(0)_SYNC/out          synccell       710    710  14220  RISE       1
\scsiTarget:genParity_2\/main_6  macrocell49   2613   3323  14220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_2\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_In_DBx(0)_SYNC/out
Path End       : \scsiTarget:pi_0\/main_6
Capture Clock  : \scsiTarget:pi_0\/clock_0
Path slack     : 14236p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3307
-------------------------------------   ---- 
End-of-path arrival time (ps)           3307
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_In_DBx(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
SCSI_In_DBx(0)_SYNC/out   synccell       710    710  14220  RISE       1
\scsiTarget:pi_0\/main_6  macrocell43   2597   3307  14236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_0\/clock_0                                  macrocell43         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:mosi_from_dp_reg\/q
Path End       : \SDCard:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \SDCard:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 14418p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3125
-------------------------------------   ---- 
End-of-path arrival time (ps)           3125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:mosi_from_dp_reg\/clock_0                    macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:mosi_from_dp_reg\/q  macrocell59    875    875  14418  RISE       1
\SDCard:BSPIM:mosi_hs_reg\/main_5  macrocell56   2250   3125  14418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:mosi_hs_reg\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_2\/q
Path End       : Net_682/main_1
Capture Clock  : Net_682/clock_0
Path slack     : 14438p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3105
-------------------------------------   ---- 
End-of-path arrival time (ps)           3105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_2\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_2\/q  macrocell52    875    875   5971  RISE       1
Net_682/main_1            macrocell26   2230   3105  14438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_682/clock_0                                            macrocell26         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_2\/q
Path End       : \SDCard:BSPIM:load_cond\/main_0
Capture Clock  : \SDCard:BSPIM:load_cond\/clock_0
Path slack     : 14438p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3105
-------------------------------------   ---- 
End-of-path arrival time (ps)           3105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_2\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_2\/q         macrocell52    875    875   5971  RISE       1
\SDCard:BSPIM:load_cond\/main_0  macrocell58   2230   3105  14438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:load_cond\/clock_0                           macrocell58         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:load_cond\/q
Path End       : \SDCard:BSPIM:load_cond\/main_8
Capture Clock  : \SDCard:BSPIM:load_cond\/clock_0
Path slack     : 14444p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   20000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3099
-------------------------------------   ---- 
End-of-path arrival time (ps)           3099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:load_cond\/clock_0                           macrocell58         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:load_cond\/q       macrocell58    875    875  14444  RISE       1
\SDCard:BSPIM:load_cond\/main_8  macrocell58   2224   3099  14444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:load_cond\/clock_0                           macrocell58         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_In(0)_SYNC/out
Path End       : \scsiTarget:genParity_0\/main_8
Capture Clock  : \scsiTarget:genParity_0\/clock_0
Path slack     : 14499p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3044
-------------------------------------   ---- 
End-of-path arrival time (ps)           3044
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_In(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
SCSI_In(0)_SYNC/out              synccell       710    710  14499  RISE       1
\scsiTarget:genParity_0\/main_8  macrocell51   2334   3044  14499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_0\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_In_DBx(4)_SYNC/out
Path End       : \scsiTarget:pi_4\/main_6
Capture Clock  : \scsiTarget:pi_4\/clock_0
Path slack     : 14501p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3042
-------------------------------------   ---- 
End-of-path arrival time (ps)           3042
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_In_DBx(4)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
SCSI_In_DBx(4)_SYNC/out   synccell       710    710  13587  RISE       1
\scsiTarget:pi_4\/main_6  macrocell39   2332   3042  14501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_4\/clock_0                                  macrocell39         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_Noise(2)_SYNC/out
Path End       : \GlitchFilter_1:genblk1[2]:samples_0\/main_0
Capture Clock  : \GlitchFilter_1:genblk1[2]:samples_0\/clock_0
Path slack     : 14519p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3024
-------------------------------------   ---- 
End-of-path arrival time (ps)           3024
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_Noise(2)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
SCSI_Noise(2)_SYNC/out                        synccell       710    710  14519  RISE       1
\GlitchFilter_1:genblk1[2]:samples_0\/main_0  macrocell72   2314   3024  14519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[2]:samples_0\/clock_0              macrocell72         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_Noise(2)_SYNC/out
Path End       : filteredIn_2/main_4
Capture Clock  : filteredIn_2/clock_0
Path slack     : 14519p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3024
-------------------------------------   ---- 
End-of-path arrival time (ps)           3024
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_Noise(2)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
SCSI_Noise(2)_SYNC/out  synccell       710    710  14519  RISE       1
filteredIn_2/main_4     macrocell73   2314   3024  14519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_2/clock_0                                       macrocell73         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_Noise(3)_SYNC/out
Path End       : \GlitchFilter_1:genblk1[3]:samples_0\/main_0
Capture Clock  : \GlitchFilter_1:genblk1[3]:samples_0\/clock_0
Path slack     : 14519p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3024
-------------------------------------   ---- 
End-of-path arrival time (ps)           3024
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_Noise(3)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
SCSI_Noise(3)_SYNC/out                        synccell       710    710  14519  RISE       1
\GlitchFilter_1:genblk1[3]:samples_0\/main_0  macrocell76   2314   3024  14519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[3]:samples_0\/clock_0              macrocell76         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_Noise(3)_SYNC/out
Path End       : filteredIn_3/main_4
Capture Clock  : filteredIn_3/clock_0
Path slack     : 14519p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   20000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3024
-------------------------------------   ---- 
End-of-path arrival time (ps)           3024
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_Noise(3)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
SCSI_Noise(3)_SYNC/out  synccell       710    710  14519  RISE       1
filteredIn_3/main_4     macrocell77   2314   3024  14519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell77         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : \scsiTarget:datapath\/cs_addr_1
Capture Clock  : \scsiTarget:datapath\/clock
Path slack     : 21145p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -7620
----------------------------------------------   ----- 
End-of-path required time (ps)                   32380

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11235
-------------------------------------   ----- 
End-of-path arrival time (ps)           11235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q           macrocell46      875    875  21145  RISE       1
\scsiTarget:datapath\/cs_addr_1  datapathcell1  10360  11235  21145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell1       0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : \scsiTarget:datapath\/cs_addr_2
Capture Clock  : \scsiTarget:datapath\/clock
Path slack     : 22237p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -7620
----------------------------------------------   ----- 
End-of-path required time (ps)                   32380

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10143
-------------------------------------   ----- 
End-of-path arrival time (ps)           10143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q           macrocell45      875    875  22237  RISE       1
\scsiTarget:datapath\/cs_addr_2  datapathcell1   9268  10143  22237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell1       0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : Net_1500/main_3
Capture Clock  : Net_1500/clock_0
Path slack     : 22840p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14703
-------------------------------------   ----- 
End-of-path arrival time (ps)           14703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q  macrocell46    875    875  21145  RISE       1
Net_1500/main_3         macrocell44  13828  14703  22840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1500/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : Net_251_7/main_2
Capture Clock  : Net_251_7/clock_0
Path slack     : 22853p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14690
-------------------------------------   ----- 
End-of-path arrival time (ps)           14690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q  macrocell46    875    875  21145  RISE       1
Net_251_7/main_2        macrocell28  13815  14690  22853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_7/clock_0                                          macrocell28         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : Net_251_0/main_2
Capture Clock  : Net_251_0/clock_0
Path slack     : 22853p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14690
-------------------------------------   ----- 
End-of-path arrival time (ps)           14690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q  macrocell46    875    875  21145  RISE       1
Net_251_0/main_2        macrocell35  13815  14690  22853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_0/clock_0                                          macrocell35         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : Net_251_2/main_2
Capture Clock  : Net_251_2/clock_0
Path slack     : 23938p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13605
-------------------------------------   ----- 
End-of-path arrival time (ps)           13605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q  macrocell46    875    875  21145  RISE       1
Net_251_2/main_2        macrocell33  12730  13605  23938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_2/clock_0                                          macrocell33         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : \scsiTarget:state_2\/main_3
Capture Clock  : \scsiTarget:state_2\/clock_0
Path slack     : 23949p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13594
-------------------------------------   ----- 
End-of-path arrival time (ps)           13594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q       macrocell46    875    875  21145  RISE       1
\scsiTarget:state_2\/main_3  macrocell45  12719  13594  23949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell45         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : \scsiTarget:fifoStore\/main_2
Capture Clock  : \scsiTarget:fifoStore\/clock_0
Path slack     : 23949p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13594
-------------------------------------   ----- 
End-of-path arrival time (ps)           13594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q         macrocell46    875    875  21145  RISE       1
\scsiTarget:fifoStore\/main_2  macrocell48  12719  13594  23949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:fifoStore\/clock_0                             macrocell48         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : Net_251_6/main_2
Capture Clock  : Net_251_6/clock_0
Path slack     : 23954p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13589
-------------------------------------   ----- 
End-of-path arrival time (ps)           13589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q  macrocell46    875    875  21145  RISE       1
Net_251_6/main_2        macrocell29  12714  13589  23954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_6/clock_0                                          macrocell29         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : Net_251_5/main_2
Capture Clock  : Net_251_5/clock_0
Path slack     : 23954p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13589
-------------------------------------   ----- 
End-of-path arrival time (ps)           13589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q  macrocell46    875    875  21145  RISE       1
Net_251_5/main_2        macrocell30  12714  13589  23954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_5/clock_0                                          macrocell30         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : \scsiTarget:genParity_2\/main_1
Capture Clock  : \scsiTarget:genParity_2\/clock_0
Path slack     : 24301p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13242
-------------------------------------   ----- 
End-of-path arrival time (ps)           13242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q           macrocell45    875    875  22237  RISE       1
\scsiTarget:genParity_2\/main_1  macrocell49  12367  13242  24301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_2\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_3/q
Path End       : \scsiTarget:pi_5\/main_0
Capture Clock  : \scsiTarget:pi_5\/clock_0
Path slack     : 24389p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13154
-------------------------------------   ----- 
End-of-path arrival time (ps)           13154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell77         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
filteredIn_3/q            macrocell77    875    875  24389  RISE       1
\scsiTarget:pi_5\/main_0  macrocell38  12279  13154  24389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_5\/clock_0                                  macrocell38         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_3/q
Path End       : \scsiTarget:pi_2\/main_0
Capture Clock  : \scsiTarget:pi_2\/clock_0
Path slack     : 24389p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13154
-------------------------------------   ----- 
End-of-path arrival time (ps)           13154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell77         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
filteredIn_3/q            macrocell77    875    875  24389  RISE       1
\scsiTarget:pi_2\/main_0  macrocell41  12279  13154  24389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_2\/clock_0                                  macrocell41         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_3/q
Path End       : \scsiTarget:pi_0\/main_0
Capture Clock  : \scsiTarget:pi_0\/clock_0
Path slack     : 24389p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13154
-------------------------------------   ----- 
End-of-path arrival time (ps)           13154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell77         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
filteredIn_3/q            macrocell77    875    875  24389  RISE       1
\scsiTarget:pi_0\/main_0  macrocell43  12279  13154  24389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_0\/clock_0                                  macrocell43         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:pi_2\/q
Path End       : \scsiTarget:datapath\/p_in_2
Capture Clock  : \scsiTarget:datapath\/clock
Path slack     : 24501p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -5080
----------------------------------------------   ----- 
End-of-path required time (ps)                   34920

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10419
-------------------------------------   ----- 
End-of-path arrival time (ps)           10419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_2\/clock_0                                  macrocell41         0      0  RISE       1

Data path
pin name                      model name     delay     AT  slack  edge  Fanout
----------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:pi_2\/q           macrocell41      875    875  24501  RISE       1
\scsiTarget:datapath\/p_in_2  datapathcell1   9544  10419  24501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell1       0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : Net_503/main_2
Capture Clock  : Net_503/clock_0
Path slack     : 24980p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12563
-------------------------------------   ----- 
End-of-path arrival time (ps)           12563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q  macrocell45    875    875  22237  RISE       1
Net_503/main_2          macrocell27  11688  12563  24980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_503/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : \scsiTarget:pi_7\/main_2
Capture Clock  : \scsiTarget:pi_7\/clock_0
Path slack     : 24980p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12563
-------------------------------------   ----- 
End-of-path arrival time (ps)           12563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q    macrocell45    875    875  22237  RISE       1
\scsiTarget:pi_7\/main_2  macrocell36  11688  12563  24980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_7\/clock_0                                  macrocell36         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : \scsiTarget:pi_4\/main_2
Capture Clock  : \scsiTarget:pi_4\/clock_0
Path slack     : 24981p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12562
-------------------------------------   ----- 
End-of-path arrival time (ps)           12562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q    macrocell45    875    875  22237  RISE       1
\scsiTarget:pi_4\/main_2  macrocell39  11687  12562  24981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_4\/clock_0                                  macrocell39         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : \scsiTarget:pi_3\/main_2
Capture Clock  : \scsiTarget:pi_3\/clock_0
Path slack     : 24981p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12562
-------------------------------------   ----- 
End-of-path arrival time (ps)           12562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q    macrocell45    875    875  22237  RISE       1
\scsiTarget:pi_3\/main_2  macrocell40  11687  12562  24981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_3\/clock_0                                  macrocell40         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : \scsiTarget:pi_1\/main_3
Capture Clock  : \scsiTarget:pi_1\/clock_0
Path slack     : 25210p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12333
-------------------------------------   ----- 
End-of-path arrival time (ps)           12333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q    macrocell46    875    875  21145  RISE       1
\scsiTarget:pi_1\/main_3  macrocell42  11458  12333  25210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_1\/clock_0                                  macrocell42         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : \scsiTarget:state_0\/main_4
Capture Clock  : \scsiTarget:state_0\/clock_0
Path slack     : 25210p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12333
-------------------------------------   ----- 
End-of-path arrival time (ps)           12333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q       macrocell46    875    875  21145  RISE       1
\scsiTarget:state_0\/main_4  macrocell47  11458  12333  25210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell47         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : \scsiTarget:datapath\/cs_addr_0
Capture Clock  : \scsiTarget:datapath\/clock
Path slack     : 25462p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -7620
----------------------------------------------   ----- 
End-of-path required time (ps)                   32380

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6918
-------------------------------------   ---- 
End-of-path arrival time (ps)           6918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell47         0      0  RISE       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q           macrocell47      875    875  25462  RISE       1
\scsiTarget:datapath\/cs_addr_0  datapathcell1   6043   6918  25462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell1       0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:pi_5\/q
Path End       : \scsiTarget:datapath\/p_in_5
Capture Clock  : \scsiTarget:datapath\/clock
Path slack     : 25557p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -5080
----------------------------------------------   ----- 
End-of-path required time (ps)                   34920

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9363
-------------------------------------   ---- 
End-of-path arrival time (ps)           9363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_5\/clock_0                                  macrocell38         0      0  RISE       1

Data path
pin name                      model name     delay     AT  slack  edge  Fanout
----------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:pi_5\/q           macrocell38      875    875  25557  RISE       1
\scsiTarget:datapath\/p_in_5  datapathcell1   8488   9363  25557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell1       0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_3/q
Path End       : \scsiTarget:genParity_0\/main_0
Capture Clock  : \scsiTarget:genParity_0\/clock_0
Path slack     : 25600p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11943
-------------------------------------   ----- 
End-of-path arrival time (ps)           11943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
filteredIn_3/q                   macrocell77    875    875  24389  RISE       1
\scsiTarget:genParity_0\/main_0  macrocell51  11068  11943  25600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_0\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_3/q
Path End       : \scsiTarget:genParity_2\/main_0
Capture Clock  : \scsiTarget:genParity_2\/clock_0
Path slack     : 25601p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11942
-------------------------------------   ----- 
End-of-path arrival time (ps)           11942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
filteredIn_3/q                   macrocell77    875    875  24389  RISE       1
\scsiTarget:genParity_2\/main_0  macrocell49  11067  11942  25601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_2\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:pi_0\/q
Path End       : \scsiTarget:datapath\/p_in_0
Capture Clock  : \scsiTarget:datapath\/clock
Path slack     : 25641p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -5080
----------------------------------------------   ----- 
End-of-path required time (ps)                   34920

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9279
-------------------------------------   ---- 
End-of-path arrival time (ps)           9279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_0\/clock_0                                  macrocell43         0      0  RISE       1

Data path
pin name                      model name     delay     AT  slack  edge  Fanout
----------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:pi_0\/q           macrocell43      875    875  25641  RISE       1
\scsiTarget:datapath\/p_in_0  datapathcell1   8404   9279  25641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell1       0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : \scsiTarget:genParity_1\/main_1
Capture Clock  : \scsiTarget:genParity_1\/clock_0
Path slack     : 25987p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11556
-------------------------------------   ----- 
End-of-path arrival time (ps)           11556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q           macrocell45    875    875  22237  RISE       1
\scsiTarget:genParity_1\/main_1  macrocell50  10681  11556  25987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_1\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : \scsiTarget:pi_6\/main_2
Capture Clock  : \scsiTarget:pi_6\/clock_0
Path slack     : 26006p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11537
-------------------------------------   ----- 
End-of-path arrival time (ps)           11537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q    macrocell45    875    875  22237  RISE       1
\scsiTarget:pi_6\/main_2  macrocell37  10662  11537  26006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_6\/clock_0                                  macrocell37         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : \scsiTarget:state_1\/main_2
Capture Clock  : \scsiTarget:state_1\/clock_0
Path slack     : 26006p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11537
-------------------------------------   ----- 
End-of-path arrival time (ps)           11537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q       macrocell45    875    875  22237  RISE       1
\scsiTarget:state_1\/main_2  macrocell46  10662  11537  26006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : Net_251_3/main_2
Capture Clock  : Net_251_3/clock_0
Path slack     : 26137p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11406
-------------------------------------   ----- 
End-of-path arrival time (ps)           11406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q  macrocell46    875    875  21145  RISE       1
Net_251_3/main_2        macrocell32  10531  11406  26137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_3/clock_0                                          macrocell32         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : Net_251_4/main_2
Capture Clock  : Net_251_4/clock_0
Path slack     : 26148p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11395
-------------------------------------   ----- 
End-of-path arrival time (ps)           11395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q  macrocell46    875    875  21145  RISE       1
Net_251_4/main_2        macrocell31  10520  11395  26148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_4/clock_0                                          macrocell31         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : Net_251_1/main_2
Capture Clock  : Net_251_1/clock_0
Path slack     : 26310p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11233
-------------------------------------   ----- 
End-of-path arrival time (ps)           11233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q  macrocell46    875    875  21145  RISE       1
Net_251_1/main_2        macrocell34  10358  11233  26310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_1/clock_0                                          macrocell34         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : \scsiTarget:pi_4\/main_4
Capture Clock  : \scsiTarget:pi_4\/clock_0
Path slack     : 26641p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10902
-------------------------------------   ----- 
End-of-path arrival time (ps)           10902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell47         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q    macrocell47    875    875  25462  RISE       1
\scsiTarget:pi_4\/main_4  macrocell39  10027  10902  26641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_4\/clock_0                                  macrocell39         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : \scsiTarget:pi_3\/main_4
Capture Clock  : \scsiTarget:pi_3\/clock_0
Path slack     : 26641p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10902
-------------------------------------   ----- 
End-of-path arrival time (ps)           10902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell47         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q    macrocell47    875    875  25462  RISE       1
\scsiTarget:pi_3\/main_4  macrocell40  10027  10902  26641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_3\/clock_0                                  macrocell40         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : Net_251_1/main_1
Capture Clock  : Net_251_1/clock_0
Path slack     : 26846p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10697
-------------------------------------   ----- 
End-of-path arrival time (ps)           10697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q  macrocell45    875    875  22237  RISE       1
Net_251_1/main_1        macrocell34   9822  10697  26846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_1/clock_0                                          macrocell34         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:pi_6\/q
Path End       : \scsiTarget:datapath\/p_in_6
Capture Clock  : \scsiTarget:datapath\/clock
Path slack     : 26893p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -5080
----------------------------------------------   ----- 
End-of-path required time (ps)                   34920

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8027
-------------------------------------   ---- 
End-of-path arrival time (ps)           8027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_6\/clock_0                                  macrocell37         0      0  RISE       1

Data path
pin name                      model name     delay     AT  slack  edge  Fanout
----------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:pi_6\/q           macrocell37      875    875  26893  RISE       1
\scsiTarget:datapath\/p_in_6  datapathcell1   7152   8027  26893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell1       0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : Net_503/main_4
Capture Clock  : Net_503/clock_0
Path slack     : 27202p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10341
-------------------------------------   ----- 
End-of-path arrival time (ps)           10341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell47         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q  macrocell47    875    875  25462  RISE       1
Net_503/main_4          macrocell27   9466  10341  27202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_503/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : \scsiTarget:pi_7\/main_4
Capture Clock  : \scsiTarget:pi_7\/clock_0
Path slack     : 27202p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10341
-------------------------------------   ----- 
End-of-path arrival time (ps)           10341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell47         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q    macrocell47    875    875  25462  RISE       1
\scsiTarget:pi_7\/main_4  macrocell36   9466  10341  27202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_7\/clock_0                                  macrocell36         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:pi_4\/q
Path End       : \scsiTarget:datapath\/p_in_4
Capture Clock  : \scsiTarget:datapath\/clock
Path slack     : 27257p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -5080
----------------------------------------------   ----- 
End-of-path required time (ps)                   34920

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7663
-------------------------------------   ---- 
End-of-path arrival time (ps)           7663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_4\/clock_0                                  macrocell39         0      0  RISE       1

Data path
pin name                      model name     delay     AT  slack  edge  Fanout
----------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:pi_4\/q           macrocell39      875    875  27257  RISE       1
\scsiTarget:datapath\/p_in_4  datapathcell1   6788   7663  27257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell1       0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:pi_7\/q
Path End       : \scsiTarget:datapath\/p_in_7
Capture Clock  : \scsiTarget:datapath\/clock
Path slack     : 27305p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -5080
----------------------------------------------   ----- 
End-of-path required time (ps)                   34920

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7615
-------------------------------------   ---- 
End-of-path arrival time (ps)           7615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_7\/clock_0                                  macrocell36         0      0  RISE       1

Data path
pin name                      model name     delay     AT  slack  edge  Fanout
----------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:pi_7\/q           macrocell36      875    875  27305  RISE       1
\scsiTarget:datapath\/p_in_7  datapathcell1   6740   7615  27305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell1       0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:pi_3\/q
Path End       : \scsiTarget:datapath\/p_in_3
Capture Clock  : \scsiTarget:datapath\/clock
Path slack     : 27594p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -5080
----------------------------------------------   ----- 
End-of-path required time (ps)                   34920

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7326
-------------------------------------   ---- 
End-of-path arrival time (ps)           7326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_3\/clock_0                                  macrocell40         0      0  RISE       1

Data path
pin name                      model name     delay     AT  slack  edge  Fanout
----------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:pi_3\/q           macrocell40      875    875  27594  RISE       1
\scsiTarget:datapath\/p_in_3  datapathcell1   6451   7326  27594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell1       0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_3/q
Path End       : Net_503/main_1
Capture Clock  : Net_503/clock_0
Path slack     : 28340p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9203
-------------------------------------   ---- 
End-of-path arrival time (ps)           9203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell77         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
filteredIn_3/q  macrocell77    875    875  24389  RISE       1
Net_503/main_1  macrocell27   8328   9203  28340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_503/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_3/q
Path End       : \scsiTarget:pi_7\/main_0
Capture Clock  : \scsiTarget:pi_7\/clock_0
Path slack     : 28340p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9203
-------------------------------------   ---- 
End-of-path arrival time (ps)           9203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell77         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
filteredIn_3/q            macrocell77    875    875  24389  RISE       1
\scsiTarget:pi_7\/main_0  macrocell36   8328   9203  28340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_7\/clock_0                                  macrocell36         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : Net_251_3/main_1
Capture Clock  : Net_251_3/clock_0
Path slack     : 28358p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9185
-------------------------------------   ---- 
End-of-path arrival time (ps)           9185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q  macrocell45    875    875  22237  RISE       1
Net_251_3/main_1        macrocell32   8310   9185  28358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_3/clock_0                                          macrocell32         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_3/q
Path End       : \scsiTarget:pi_4\/main_0
Capture Clock  : \scsiTarget:pi_4\/clock_0
Path slack     : 28463p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9080
-------------------------------------   ---- 
End-of-path arrival time (ps)           9080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell77         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
filteredIn_3/q            macrocell77    875    875  24389  RISE       1
\scsiTarget:pi_4\/main_0  macrocell39   8205   9080  28463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_4\/clock_0                                  macrocell39         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_3/q
Path End       : \scsiTarget:pi_3\/main_0
Capture Clock  : \scsiTarget:pi_3\/clock_0
Path slack     : 28463p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9080
-------------------------------------   ---- 
End-of-path arrival time (ps)           9080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell77         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
filteredIn_3/q            macrocell77    875    875  24389  RISE       1
\scsiTarget:pi_3\/main_0  macrocell40   8205   9080  28463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_3\/clock_0                                  macrocell40         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:datapath\/z0_comb
Path End       : \scsiTarget:state_1\/main_6
Capture Clock  : \scsiTarget:state_1\/clock_0
Path slack     : 28567p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8976
-------------------------------------   ---- 
End-of-path arrival time (ps)           8976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                       model name     delay     AT  slack  edge  Fanout
-----------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:datapath\/z0_comb  datapathcell1   1600   1600  28567  RISE       1
\scsiTarget:state_1\/main_6    macrocell46     7376   8976  28567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:genParity_1\/q
Path End       : Net_1500/main_6
Capture Clock  : Net_1500/clock_0
Path slack     : 28630p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8913
-------------------------------------   ---- 
End-of-path arrival time (ps)           8913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_1\/clock_0                           macrocell50         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:genParity_1\/q  macrocell50    875    875  28630  RISE       1
Net_1500/main_6             macrocell44   8038   8913  28630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1500/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : \scsiTarget:genParity_0\/main_1
Capture Clock  : \scsiTarget:genParity_0\/clock_0
Path slack     : 28642p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8901
-------------------------------------   ---- 
End-of-path arrival time (ps)           8901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q           macrocell45    875    875  22237  RISE       1
\scsiTarget:genParity_0\/main_1  macrocell51   8026   8901  28642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_0\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : \scsiTarget:pi_5\/main_2
Capture Clock  : \scsiTarget:pi_5\/clock_0
Path slack     : 28645p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8898
-------------------------------------   ---- 
End-of-path arrival time (ps)           8898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q    macrocell45    875    875  22237  RISE       1
\scsiTarget:pi_5\/main_2  macrocell38   8023   8898  28645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_5\/clock_0                                  macrocell38         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : \scsiTarget:pi_2\/main_2
Capture Clock  : \scsiTarget:pi_2\/clock_0
Path slack     : 28645p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8898
-------------------------------------   ---- 
End-of-path arrival time (ps)           8898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q    macrocell45    875    875  22237  RISE       1
\scsiTarget:pi_2\/main_2  macrocell41   8023   8898  28645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_2\/clock_0                                  macrocell41         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : \scsiTarget:pi_0\/main_2
Capture Clock  : \scsiTarget:pi_0\/clock_0
Path slack     : 28645p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8898
-------------------------------------   ---- 
End-of-path arrival time (ps)           8898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q    macrocell45    875    875  22237  RISE       1
\scsiTarget:pi_0\/main_2  macrocell43   8023   8898  28645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_0\/clock_0                                  macrocell43         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : Net_251_4/main_1
Capture Clock  : Net_251_4/clock_0
Path slack     : 28922p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8621
-------------------------------------   ---- 
End-of-path arrival time (ps)           8621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q  macrocell45    875    875  22237  RISE       1
Net_251_4/main_1        macrocell31   7746   8621  28922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_4/clock_0                                          macrocell31         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : \scsiTarget:genParity_0\/main_3
Capture Clock  : \scsiTarget:genParity_0\/clock_0
Path slack     : 28931p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8612
-------------------------------------   ---- 
End-of-path arrival time (ps)           8612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q           macrocell47    875    875  25462  RISE       1
\scsiTarget:genParity_0\/main_3  macrocell51   7737   8612  28931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_0\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : \scsiTarget:genParity_2\/main_3
Capture Clock  : \scsiTarget:genParity_2\/clock_0
Path slack     : 28939p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8604
-------------------------------------   ---- 
End-of-path arrival time (ps)           8604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q           macrocell47    875    875  25462  RISE       1
\scsiTarget:genParity_2\/main_3  macrocell49   7729   8604  28939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_2\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : \scsiTarget:genParity_1\/main_3
Capture Clock  : \scsiTarget:genParity_1\/clock_0
Path slack     : 28989p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8554
-------------------------------------   ---- 
End-of-path arrival time (ps)           8554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q           macrocell47    875    875  25462  RISE       1
\scsiTarget:genParity_1\/main_3  macrocell50   7679   8554  28989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_1\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : \scsiTarget:pi_6\/main_4
Capture Clock  : \scsiTarget:pi_6\/clock_0
Path slack     : 28992p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8551
-------------------------------------   ---- 
End-of-path arrival time (ps)           8551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell47         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q    macrocell47    875    875  25462  RISE       1
\scsiTarget:pi_6\/main_4  macrocell37   7676   8551  28992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_6\/clock_0                                  macrocell37         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : \scsiTarget:state_1\/main_4
Capture Clock  : \scsiTarget:state_1\/clock_0
Path slack     : 28992p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8551
-------------------------------------   ---- 
End-of-path arrival time (ps)           8551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell47         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q       macrocell47    875    875  25462  RISE       1
\scsiTarget:state_1\/main_4  macrocell46   7676   8551  28992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : \scsiTarget:pi_5\/main_4
Capture Clock  : \scsiTarget:pi_5\/clock_0
Path slack     : 29089p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8454
-------------------------------------   ---- 
End-of-path arrival time (ps)           8454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell47         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q    macrocell47    875    875  25462  RISE       1
\scsiTarget:pi_5\/main_4  macrocell38   7579   8454  29089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_5\/clock_0                                  macrocell38         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : \scsiTarget:pi_2\/main_4
Capture Clock  : \scsiTarget:pi_2\/clock_0
Path slack     : 29089p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8454
-------------------------------------   ---- 
End-of-path arrival time (ps)           8454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell47         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q    macrocell47    875    875  25462  RISE       1
\scsiTarget:pi_2\/main_4  macrocell41   7579   8454  29089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_2\/clock_0                                  macrocell41         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : \scsiTarget:pi_0\/main_4
Capture Clock  : \scsiTarget:pi_0\/clock_0
Path slack     : 29089p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8454
-------------------------------------   ---- 
End-of-path arrival time (ps)           8454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell47         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q    macrocell47    875    875  25462  RISE       1
\scsiTarget:pi_0\/main_4  macrocell43   7579   8454  29089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_0\/clock_0                                  macrocell43         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_3/q
Path End       : \scsiTarget:genParity_1\/main_0
Capture Clock  : \scsiTarget:genParity_1\/clock_0
Path slack     : 29200p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8343
-------------------------------------   ---- 
End-of-path arrival time (ps)           8343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
filteredIn_3/q                   macrocell77    875    875  24389  RISE       1
\scsiTarget:genParity_1\/main_0  macrocell50   7468   8343  29200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_1\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_3/q
Path End       : \scsiTarget:pi_6\/main_0
Capture Clock  : \scsiTarget:pi_6\/clock_0
Path slack     : 29208p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8335
-------------------------------------   ---- 
End-of-path arrival time (ps)           8335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell77         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
filteredIn_3/q            macrocell77    875    875  24389  RISE       1
\scsiTarget:pi_6\/main_0  macrocell37   7460   8335  29208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_6\/clock_0                                  macrocell37         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_3/q
Path End       : \scsiTarget:state_1\/main_1
Capture Clock  : \scsiTarget:state_1\/clock_0
Path slack     : 29208p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8335
-------------------------------------   ---- 
End-of-path arrival time (ps)           8335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell77         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
filteredIn_3/q               macrocell77    875    875  24389  RISE       1
\scsiTarget:state_1\/main_1  macrocell46   7460   8335  29208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:datapath\/z0_comb
Path End       : Net_503/main_6
Capture Clock  : Net_503/clock_0
Path slack     : 29314p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8229
-------------------------------------   ---- 
End-of-path arrival time (ps)           8229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                       model name     delay     AT  slack  edge  Fanout
-----------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:datapath\/z0_comb  datapathcell1   1600   1600  28567  RISE       1
Net_503/main_6                 macrocell27     6629   8229  29314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_503/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : \scsiTarget:pi_5\/main_3
Capture Clock  : \scsiTarget:pi_5\/clock_0
Path slack     : 29537p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8006
-------------------------------------   ---- 
End-of-path arrival time (ps)           8006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q    macrocell46    875    875  21145  RISE       1
\scsiTarget:pi_5\/main_3  macrocell38   7131   8006  29537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_5\/clock_0                                  macrocell38         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : \scsiTarget:pi_2\/main_3
Capture Clock  : \scsiTarget:pi_2\/clock_0
Path slack     : 29537p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8006
-------------------------------------   ---- 
End-of-path arrival time (ps)           8006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q    macrocell46    875    875  21145  RISE       1
\scsiTarget:pi_2\/main_3  macrocell41   7131   8006  29537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_2\/clock_0                                  macrocell41         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : \scsiTarget:pi_0\/main_3
Capture Clock  : \scsiTarget:pi_0\/clock_0
Path slack     : 29537p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8006
-------------------------------------   ---- 
End-of-path arrival time (ps)           8006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q    macrocell46    875    875  21145  RISE       1
\scsiTarget:pi_0\/main_3  macrocell43   7131   8006  29537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_0\/clock_0                                  macrocell43         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[1]:samples_1\/q
Path End       : filteredIn_1/main_2
Capture Clock  : filteredIn_1/clock_0
Path slack     : 29758p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7785
-------------------------------------   ---- 
End-of-path arrival time (ps)           7785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[1]:samples_1\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[1]:samples_1\/q  macrocell67    875    875  29758  RISE       1
filteredIn_1/main_2                      macrocell69   6910   7785  29758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_1/clock_0                                       macrocell69         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[4]:samples_1\/q
Path End       : filteredIn_4/main_2
Capture Clock  : filteredIn_4/clock_0
Path slack     : 29801p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7742
-------------------------------------   ---- 
End-of-path arrival time (ps)           7742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[4]:samples_1\/clock_0              macrocell79         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[4]:samples_1\/q  macrocell79    875    875  29801  RISE       1
filteredIn_4/main_2                      macrocell81   6867   7742  29801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_4/clock_0                                       macrocell81         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[4]:samples_1\/q
Path End       : \GlitchFilter_1:genblk1[4]:samples_2\/main_0
Capture Clock  : \GlitchFilter_1:genblk1[4]:samples_2\/clock_0
Path slack     : 29802p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7741
-------------------------------------   ---- 
End-of-path arrival time (ps)           7741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[4]:samples_1\/clock_0              macrocell79         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[4]:samples_1\/q       macrocell79    875    875  29801  RISE       1
\GlitchFilter_1:genblk1[4]:samples_2\/main_0  macrocell78   6866   7741  29802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[4]:samples_2\/clock_0              macrocell78         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_3/q
Path End       : \scsiTarget:state_2\/main_1
Capture Clock  : \scsiTarget:state_2\/clock_0
Path slack     : 29823p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7720
-------------------------------------   ---- 
End-of-path arrival time (ps)           7720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell77         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
filteredIn_3/q               macrocell77    875    875  24389  RISE       1
\scsiTarget:state_2\/main_1  macrocell45   6845   7720  29823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell45         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_3/q
Path End       : \scsiTarget:fifoStore\/main_0
Capture Clock  : \scsiTarget:fifoStore\/clock_0
Path slack     : 29823p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7720
-------------------------------------   ---- 
End-of-path arrival time (ps)           7720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell77         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
filteredIn_3/q                 macrocell77    875    875  24389  RISE       1
\scsiTarget:fifoStore\/main_0  macrocell48   6845   7720  29823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:fifoStore\/clock_0                             macrocell48         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:genParity_2\/q
Path End       : Net_1500/main_5
Capture Clock  : Net_1500/clock_0
Path slack     : 29824p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7719
-------------------------------------   ---- 
End-of-path arrival time (ps)           7719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_2\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:genParity_2\/q  macrocell49    875    875  29824  RISE       1
Net_1500/main_5             macrocell44   6844   7719  29824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1500/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:pi_1\/q
Path End       : \scsiTarget:datapath\/p_in_1
Capture Clock  : \scsiTarget:datapath\/clock
Path slack     : 29881p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -5080
----------------------------------------------   ----- 
End-of-path required time (ps)                   34920

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5039
-------------------------------------   ---- 
End-of-path arrival time (ps)           5039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_1\/clock_0                                  macrocell42         0      0  RISE       1

Data path
pin name                      model name     delay     AT  slack  edge  Fanout
----------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:pi_1\/q           macrocell42      875    875  29881  RISE       1
\scsiTarget:datapath\/p_in_1  datapathcell1   4164   5039  29881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell1       0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : \scsiTarget:genParity_2\/main_2
Capture Clock  : \scsiTarget:genParity_2\/clock_0
Path slack     : 30094p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7449
-------------------------------------   ---- 
End-of-path arrival time (ps)           7449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q           macrocell46    875    875  21145  RISE       1
\scsiTarget:genParity_2\/main_2  macrocell49   6574   7449  30094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_2\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:genParity_0\/q
Path End       : Net_1500/main_7
Capture Clock  : Net_1500/clock_0
Path slack     : 30118p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7425
-------------------------------------   ---- 
End-of-path arrival time (ps)           7425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_0\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:genParity_0\/q  macrocell51    875    875  30118  RISE       1
Net_1500/main_7             macrocell44   6550   7425  30118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1500/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[4]:samples_0\/q
Path End       : \GlitchFilter_1:genblk1[4]:samples_1\/main_0
Capture Clock  : \GlitchFilter_1:genblk1[4]:samples_1\/clock_0
Path slack     : 30310p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7233
-------------------------------------   ---- 
End-of-path arrival time (ps)           7233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[4]:samples_0\/clock_0              macrocell80         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[4]:samples_0\/q       macrocell80    875    875  30310  RISE       1
\GlitchFilter_1:genblk1[4]:samples_1\/main_0  macrocell79   6358   7233  30310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[4]:samples_1\/clock_0              macrocell79         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : Net_1500/main_4
Capture Clock  : Net_1500/clock_0
Path slack     : 30503p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7040
-------------------------------------   ---- 
End-of-path arrival time (ps)           7040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell47         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q  macrocell47    875    875  25462  RISE       1
Net_1500/main_4         macrocell44   6165   7040  30503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1500/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : \scsiTarget:genParity_0\/main_2
Capture Clock  : \scsiTarget:genParity_0\/clock_0
Path slack     : 30511p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7032
-------------------------------------   ---- 
End-of-path arrival time (ps)           7032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q           macrocell46    875    875  21145  RISE       1
\scsiTarget:genParity_0\/main_2  macrocell51   6157   7032  30511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_0\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : Net_251_7/main_3
Capture Clock  : Net_251_7/clock_0
Path slack     : 30512p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7031
-------------------------------------   ---- 
End-of-path arrival time (ps)           7031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell47         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q  macrocell47    875    875  25462  RISE       1
Net_251_7/main_3        macrocell28   6156   7031  30512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_7/clock_0                                          macrocell28         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : Net_251_0/main_3
Capture Clock  : Net_251_0/clock_0
Path slack     : 30512p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7031
-------------------------------------   ---- 
End-of-path arrival time (ps)           7031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell47         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q  macrocell47    875    875  25462  RISE       1
Net_251_0/main_3        macrocell35   6156   7031  30512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_0/clock_0                                          macrocell35         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : \scsiTarget:pi_1\/main_2
Capture Clock  : \scsiTarget:pi_1\/clock_0
Path slack     : 30601p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6942
-------------------------------------   ---- 
End-of-path arrival time (ps)           6942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q    macrocell45    875    875  22237  RISE       1
\scsiTarget:pi_1\/main_2  macrocell42   6067   6942  30601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_1\/clock_0                                  macrocell42         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : \scsiTarget:state_0\/main_3
Capture Clock  : \scsiTarget:state_0\/clock_0
Path slack     : 30601p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6942
-------------------------------------   ---- 
End-of-path arrival time (ps)           6942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q       macrocell45    875    875  22237  RISE       1
\scsiTarget:state_0\/main_3  macrocell47   6067   6942  30601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell47         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : Net_251_1/main_3
Capture Clock  : Net_251_1/clock_0
Path slack     : 30636p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6907
-------------------------------------   ---- 
End-of-path arrival time (ps)           6907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell47         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q  macrocell47    875    875  25462  RISE       1
Net_251_1/main_3        macrocell34   6032   6907  30636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_1/clock_0                                          macrocell34         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : \scsiTarget:pi_6\/main_3
Capture Clock  : \scsiTarget:pi_6\/clock_0
Path slack     : 30642p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6901
-------------------------------------   ---- 
End-of-path arrival time (ps)           6901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q    macrocell46    875    875  21145  RISE       1
\scsiTarget:pi_6\/main_3  macrocell37   6026   6901  30642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_6\/clock_0                                  macrocell37         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : \scsiTarget:state_1\/main_3
Capture Clock  : \scsiTarget:state_1\/clock_0
Path slack     : 30642p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6901
-------------------------------------   ---- 
End-of-path arrival time (ps)           6901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q       macrocell46    875    875  21145  RISE       1
\scsiTarget:state_1\/main_3  macrocell46   6026   6901  30642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[1]:samples_0\/q
Path End       : \GlitchFilter_1:genblk1[1]:samples_1\/main_0
Capture Clock  : \GlitchFilter_1:genblk1[1]:samples_1\/clock_0
Path slack     : 30860p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6683
-------------------------------------   ---- 
End-of-path arrival time (ps)           6683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[1]:samples_0\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[1]:samples_0\/q       macrocell68    875    875  30860  RISE       1
\GlitchFilter_1:genblk1[1]:samples_1\/main_0  macrocell67   5808   6683  30860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[1]:samples_1\/clock_0              macrocell67         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : Net_1500/main_2
Capture Clock  : Net_1500/clock_0
Path slack     : 30897p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6646
-------------------------------------   ---- 
End-of-path arrival time (ps)           6646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q  macrocell45    875    875  22237  RISE       1
Net_1500/main_2         macrocell44   5771   6646  30897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1500/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : Net_251_7/main_1
Capture Clock  : Net_251_7/clock_0
Path slack     : 30909p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6634
-------------------------------------   ---- 
End-of-path arrival time (ps)           6634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q  macrocell45    875    875  22237  RISE       1
Net_251_7/main_1        macrocell28   5759   6634  30909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_7/clock_0                                          macrocell28         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : Net_251_0/main_1
Capture Clock  : Net_251_0/clock_0
Path slack     : 30909p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6634
-------------------------------------   ---- 
End-of-path arrival time (ps)           6634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q  macrocell45    875    875  22237  RISE       1
Net_251_0/main_1        macrocell35   5759   6634  30909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_0/clock_0                                          macrocell35         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:pi_2\/q
Path End       : \scsiTarget:pi_2\/main_1
Capture Clock  : \scsiTarget:pi_2\/clock_0
Path slack     : 31069p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6474
-------------------------------------   ---- 
End-of-path arrival time (ps)           6474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_2\/clock_0                                  macrocell41         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:pi_2\/q       macrocell41    875    875  24501  RISE       1
\scsiTarget:pi_2\/main_1  macrocell41   5599   6474  31069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_2\/clock_0                                  macrocell41         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[1]:samples_0\/q
Path End       : filteredIn_1/main_3
Capture Clock  : filteredIn_1/clock_0
Path slack     : 31119p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6424
-------------------------------------   ---- 
End-of-path arrival time (ps)           6424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[1]:samples_0\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[1]:samples_0\/q  macrocell68    875    875  30860  RISE       1
filteredIn_1/main_3                      macrocell69   5549   6424  31119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_1/clock_0                                       macrocell69         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_3/q
Path End       : \scsiTarget:pi_1\/main_0
Capture Clock  : \scsiTarget:pi_1\/clock_0
Path slack     : 31423p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6120
-------------------------------------   ---- 
End-of-path arrival time (ps)           6120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell77         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
filteredIn_3/q            macrocell77    875    875  24389  RISE       1
\scsiTarget:pi_1\/main_0  macrocell42   5245   6120  31423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_1\/clock_0                                  macrocell42         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_3/q
Path End       : \scsiTarget:state_0\/main_1
Capture Clock  : \scsiTarget:state_0\/clock_0
Path slack     : 31423p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6120
-------------------------------------   ---- 
End-of-path arrival time (ps)           6120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell77         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
filteredIn_3/q               macrocell77    875    875  24389  RISE       1
\scsiTarget:state_0\/main_1  macrocell47   5245   6120  31423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell47         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : Net_251_2/main_3
Capture Clock  : Net_251_2/clock_0
Path slack     : 31606p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5937
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell47         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q  macrocell47    875    875  25462  RISE       1
Net_251_2/main_3        macrocell33   5062   5937  31606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_2/clock_0                                          macrocell33         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : Net_251_6/main_3
Capture Clock  : Net_251_6/clock_0
Path slack     : 31614p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5929
-------------------------------------   ---- 
End-of-path arrival time (ps)           5929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell47         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q  macrocell47    875    875  25462  RISE       1
Net_251_6/main_3        macrocell29   5054   5929  31614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_6/clock_0                                          macrocell29         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : Net_251_5/main_3
Capture Clock  : Net_251_5/clock_0
Path slack     : 31614p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5929
-------------------------------------   ---- 
End-of-path arrival time (ps)           5929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell47         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q  macrocell47    875    875  25462  RISE       1
Net_251_5/main_3        macrocell30   5054   5929  31614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_5/clock_0                                          macrocell30         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : \scsiTarget:state_2\/main_4
Capture Clock  : \scsiTarget:state_2\/clock_0
Path slack     : 31615p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5928
-------------------------------------   ---- 
End-of-path arrival time (ps)           5928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell47         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q       macrocell47    875    875  25462  RISE       1
\scsiTarget:state_2\/main_4  macrocell45   5053   5928  31615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell45         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : \scsiTarget:fifoStore\/main_3
Capture Clock  : \scsiTarget:fifoStore\/clock_0
Path slack     : 31615p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5928
-------------------------------------   ---- 
End-of-path arrival time (ps)           5928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell47         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q         macrocell47    875    875  25462  RISE       1
\scsiTarget:fifoStore\/main_3  macrocell48   5053   5928  31615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:fifoStore\/clock_0                             macrocell48         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : Net_251_4/main_3
Capture Clock  : Net_251_4/clock_0
Path slack     : 31714p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5829
-------------------------------------   ---- 
End-of-path arrival time (ps)           5829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell47         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q  macrocell47    875    875  25462  RISE       1
Net_251_4/main_3        macrocell31   4954   5829  31714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_4/clock_0                                          macrocell31         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : Net_251_3/main_3
Capture Clock  : Net_251_3/clock_0
Path slack     : 31733p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5810
-------------------------------------   ---- 
End-of-path arrival time (ps)           5810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell47         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q  macrocell47    875    875  25462  RISE       1
Net_251_3/main_3        macrocell32   4935   5810  31733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_3/clock_0                                          macrocell32         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : Net_503/main_3
Capture Clock  : Net_503/clock_0
Path slack     : 31844p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5699
-------------------------------------   ---- 
End-of-path arrival time (ps)           5699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q  macrocell46    875    875  21145  RISE       1
Net_503/main_3          macrocell27   4824   5699  31844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_503/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : \scsiTarget:pi_7\/main_3
Capture Clock  : \scsiTarget:pi_7\/clock_0
Path slack     : 31844p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5699
-------------------------------------   ---- 
End-of-path arrival time (ps)           5699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q    macrocell46    875    875  21145  RISE       1
\scsiTarget:pi_7\/main_3  macrocell36   4824   5699  31844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_7\/clock_0                                  macrocell36         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : \scsiTarget:pi_4\/main_3
Capture Clock  : \scsiTarget:pi_4\/clock_0
Path slack     : 31845p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5698
-------------------------------------   ---- 
End-of-path arrival time (ps)           5698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q    macrocell46    875    875  21145  RISE       1
\scsiTarget:pi_4\/main_3  macrocell39   4823   5698  31845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_4\/clock_0                                  macrocell39         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : \scsiTarget:pi_3\/main_3
Capture Clock  : \scsiTarget:pi_3\/clock_0
Path slack     : 31845p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5698
-------------------------------------   ---- 
End-of-path arrival time (ps)           5698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q    macrocell46    875    875  21145  RISE       1
\scsiTarget:pi_3\/main_3  macrocell40   4823   5698  31845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_3\/clock_0                                  macrocell40         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:datapath\/p_out_7
Path End       : Net_251_7/main_4
Capture Clock  : Net_251_7/clock_0
Path slack     : 31860p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5683
-------------------------------------   ---- 
End-of-path arrival time (ps)           5683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                       model name     delay     AT  slack  edge  Fanout
-----------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:datapath\/p_out_7  datapathcell1    500    500  31860  RISE       1
Net_251_7/main_4               macrocell28     5183   5683  31860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_7/clock_0                                          macrocell28         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:datapath\/p_out_0
Path End       : Net_251_0/main_4
Capture Clock  : Net_251_0/clock_0
Path slack     : 31867p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5676
-------------------------------------   ---- 
End-of-path arrival time (ps)           5676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                       model name     delay     AT  slack  edge  Fanout
-----------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:datapath\/p_out_0  datapathcell1    500    500  31867  RISE       1
Net_251_0/main_4               macrocell35     5176   5676  31867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_0/clock_0                                          macrocell35         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : Net_251_6/main_1
Capture Clock  : Net_251_6/clock_0
Path slack     : 31988p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5555
-------------------------------------   ---- 
End-of-path arrival time (ps)           5555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q  macrocell45    875    875  22237  RISE       1
Net_251_6/main_1        macrocell29   4680   5555  31988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_6/clock_0                                          macrocell29         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : Net_251_5/main_1
Capture Clock  : Net_251_5/clock_0
Path slack     : 31988p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5555
-------------------------------------   ---- 
End-of-path arrival time (ps)           5555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q  macrocell45    875    875  22237  RISE       1
Net_251_5/main_1        macrocell30   4680   5555  31988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_5/clock_0                                          macrocell30         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : \scsiTarget:state_2\/main_2
Capture Clock  : \scsiTarget:state_2\/clock_0
Path slack     : 31991p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5552
-------------------------------------   ---- 
End-of-path arrival time (ps)           5552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q       macrocell45    875    875  22237  RISE       1
\scsiTarget:state_2\/main_2  macrocell45   4677   5552  31991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell45         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : \scsiTarget:fifoStore\/main_1
Capture Clock  : \scsiTarget:fifoStore\/clock_0
Path slack     : 31991p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5552
-------------------------------------   ---- 
End-of-path arrival time (ps)           5552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q         macrocell45    875    875  22237  RISE       1
\scsiTarget:fifoStore\/main_1  macrocell48   4677   5552  31991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:fifoStore\/clock_0                             macrocell48         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : Net_251_2/main_1
Capture Clock  : Net_251_2/clock_0
Path slack     : 31998p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5545
-------------------------------------   ---- 
End-of-path arrival time (ps)           5545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q  macrocell45    875    875  22237  RISE       1
Net_251_2/main_1        macrocell33   4670   5545  31998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_2/clock_0                                          macrocell33         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[4]:samples_0\/q
Path End       : filteredIn_4/main_3
Capture Clock  : filteredIn_4/clock_0
Path slack     : 32073p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5470
-------------------------------------   ---- 
End-of-path arrival time (ps)           5470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[4]:samples_0\/clock_0              macrocell80         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[4]:samples_0\/q  macrocell80    875    875  30310  RISE       1
filteredIn_4/main_3                      macrocell81   4595   5470  32073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_4/clock_0                                       macrocell81         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:fifoStore\/q
Path End       : \scsiTarget:datapath\/f1_load
Capture Clock  : \scsiTarget:datapath\/clock
Path slack     : 32208p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2000
----------------------------------------------   ----- 
End-of-path required time (ps)                   38000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5792
-------------------------------------   ---- 
End-of-path arrival time (ps)           5792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:fifoStore\/clock_0                             macrocell48         0      0  RISE       1

Data path
pin name                       model name     delay     AT  slack  edge  Fanout
-----------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:fifoStore\/q       macrocell48      875    875  32208  RISE       1
\scsiTarget:datapath\/f1_load  datapathcell1   4917   5792  32208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell1       0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[1]:samples_1\/q
Path End       : \GlitchFilter_1:genblk1[1]:samples_2\/main_0
Capture Clock  : \GlitchFilter_1:genblk1[1]:samples_2\/clock_0
Path slack     : 32558p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[1]:samples_1\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[1]:samples_1\/q       macrocell67    875    875  29758  RISE       1
\GlitchFilter_1:genblk1[1]:samples_2\/main_0  macrocell66   4110   4985  32558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[1]:samples_2\/clock_0              macrocell66         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:datapath\/p_out_5
Path End       : Net_251_5/main_4
Capture Clock  : Net_251_5/clock_0
Path slack     : 32613p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4930
-------------------------------------   ---- 
End-of-path arrival time (ps)           4930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                       model name     delay     AT  slack  edge  Fanout
-----------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:datapath\/p_out_5  datapathcell1    500    500  32613  RISE       1
Net_251_5/main_4               macrocell30     4430   4930  32613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_5/clock_0                                          macrocell30         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:datapath\/p_out_2
Path End       : Net_251_2/main_4
Capture Clock  : Net_251_2/clock_0
Path slack     : 32619p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4924
-------------------------------------   ---- 
End-of-path arrival time (ps)           4924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                       model name     delay     AT  slack  edge  Fanout
-----------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:datapath\/p_out_2  datapathcell1    500    500  32619  RISE       1
Net_251_2/main_4               macrocell33     4424   4924  32619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_2/clock_0                                          macrocell33         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:datapath\/p_out_6
Path End       : Net_251_6/main_4
Capture Clock  : Net_251_6/clock_0
Path slack     : 32628p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           4915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                       model name     delay     AT  slack  edge  Fanout
-----------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:datapath\/p_out_6  datapathcell1    500    500  32628  RISE       1
Net_251_6/main_4               macrocell29     4415   4915  32628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_6/clock_0                                          macrocell29         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_251_0/q
Path End       : Net_251_0/main_0
Capture Clock  : Net_251_0/clock_0
Path slack     : 32855p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4688
-------------------------------------   ---- 
End-of-path arrival time (ps)           4688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_0/clock_0                                          macrocell35         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_251_0/q       macrocell35    875    875  32855  RISE       1
Net_251_0/main_0  macrocell35   3813   4688  32855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_0/clock_0                                          macrocell35         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_251_5/q
Path End       : Net_251_5/main_0
Capture Clock  : Net_251_5/clock_0
Path slack     : 32860p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4683
-------------------------------------   ---- 
End-of-path arrival time (ps)           4683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_5/clock_0                                          macrocell30         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_251_5/q       macrocell30    875    875  32860  RISE       1
Net_251_5/main_0  macrocell30   3808   4683  32860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_5/clock_0                                          macrocell30         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_3/q
Path End       : filteredIn_3/main_0
Capture Clock  : filteredIn_3/clock_0
Path slack     : 32872p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           4671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell77         0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
filteredIn_3/q       macrocell77    875    875  24389  RISE       1
filteredIn_3/main_0  macrocell77   3796   4671  32872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell77         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : \scsiTarget:pi_1\/main_4
Capture Clock  : \scsiTarget:pi_1\/clock_0
Path slack     : 32883p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell47         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q    macrocell47    875    875  25462  RISE       1
\scsiTarget:pi_1\/main_4  macrocell42   3785   4660  32883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_1\/clock_0                                  macrocell42         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : \scsiTarget:state_0\/main_5
Capture Clock  : \scsiTarget:state_0\/clock_0
Path slack     : 32883p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell47         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q       macrocell47    875    875  25462  RISE       1
\scsiTarget:state_0\/main_5  macrocell47   3785   4660  32883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell47         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : \scsiTarget:genParity_1\/main_2
Capture Clock  : \scsiTarget:genParity_1\/clock_0
Path slack     : 32905p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q           macrocell46    875    875  21145  RISE       1
\scsiTarget:genParity_1\/main_2  macrocell50   3763   4638  32905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_1\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:pi_6\/q
Path End       : \scsiTarget:pi_6\/main_1
Capture Clock  : \scsiTarget:pi_6\/clock_0
Path slack     : 32909p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_6\/clock_0                                  macrocell37         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:pi_6\/q       macrocell37    875    875  26893  RISE       1
\scsiTarget:pi_6\/main_1  macrocell37   3759   4634  32909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_6\/clock_0                                  macrocell37         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_251_1/q
Path End       : Net_251_1/main_0
Capture Clock  : Net_251_1/clock_0
Path slack     : 32960p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4583
-------------------------------------   ---- 
End-of-path arrival time (ps)           4583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_1/clock_0                                          macrocell34         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_251_1/q       macrocell34    875    875  32960  RISE       1
Net_251_1/main_0  macrocell34   3708   4583  32960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_1/clock_0                                          macrocell34         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[4]:samples_2\/q
Path End       : filteredIn_4/main_1
Capture Clock  : filteredIn_4/clock_0
Path slack     : 32996p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4547
-------------------------------------   ---- 
End-of-path arrival time (ps)           4547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[4]:samples_2\/clock_0              macrocell78         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[4]:samples_2\/q  macrocell78    875    875  32996  RISE       1
filteredIn_4/main_1                      macrocell81   3672   4547  32996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_4/clock_0                                       macrocell81         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[1]:samples_2\/q
Path End       : filteredIn_1/main_1
Capture Clock  : filteredIn_1/clock_0
Path slack     : 33013p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4530
-------------------------------------   ---- 
End-of-path arrival time (ps)           4530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[1]:samples_2\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[1]:samples_2\/q  macrocell66    875    875  33013  RISE       1
filteredIn_1/main_1                      macrocell69   3655   4530  33013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_1/clock_0                                       macrocell69         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_251_6/q
Path End       : Net_251_6/main_0
Capture Clock  : Net_251_6/clock_0
Path slack     : 33166p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4377
-------------------------------------   ---- 
End-of-path arrival time (ps)           4377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_6/clock_0                                          macrocell29         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_251_6/q       macrocell29    875    875  33166  RISE       1
Net_251_6/main_0  macrocell29   3502   4377  33166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_6/clock_0                                          macrocell29         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:pi_3\/q
Path End       : \scsiTarget:pi_3\/main_1
Capture Clock  : \scsiTarget:pi_3\/clock_0
Path slack     : 33178p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4365
-------------------------------------   ---- 
End-of-path arrival time (ps)           4365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_3\/clock_0                                  macrocell40         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:pi_3\/q       macrocell40    875    875  27594  RISE       1
\scsiTarget:pi_3\/main_1  macrocell40   3490   4365  33178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_3\/clock_0                                  macrocell40         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:pi_5\/q
Path End       : \scsiTarget:pi_5\/main_1
Capture Clock  : \scsiTarget:pi_5\/clock_0
Path slack     : 33180p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_5\/clock_0                                  macrocell38         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:pi_5\/q       macrocell38    875    875  25557  RISE       1
\scsiTarget:pi_5\/main_1  macrocell38   3488   4363  33180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_5\/clock_0                                  macrocell38         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:pi_7\/q
Path End       : \scsiTarget:pi_7\/main_1
Capture Clock  : \scsiTarget:pi_7\/clock_0
Path slack     : 33223p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_7\/clock_0                                  macrocell36         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:pi_7\/q       macrocell36    875    875  27305  RISE       1
\scsiTarget:pi_7\/main_1  macrocell36   3445   4320  33223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_7\/clock_0                                  macrocell36         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:pi_4\/q
Path End       : \scsiTarget:pi_4\/main_1
Capture Clock  : \scsiTarget:pi_4\/clock_0
Path slack     : 33224p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4319
-------------------------------------   ---- 
End-of-path arrival time (ps)           4319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_4\/clock_0                                  macrocell39         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:pi_4\/q       macrocell39    875    875  27257  RISE       1
\scsiTarget:pi_4\/main_1  macrocell39   3444   4319  33224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_4\/clock_0                                  macrocell39         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[2]:samples_1\/q
Path End       : \GlitchFilter_1:genblk1[2]:samples_2\/main_0
Capture Clock  : \GlitchFilter_1:genblk1[2]:samples_2\/clock_0
Path slack     : 33447p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4096
-------------------------------------   ---- 
End-of-path arrival time (ps)           4096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[2]:samples_1\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[2]:samples_1\/q       macrocell71    875    875  33447  RISE       1
\GlitchFilter_1:genblk1[2]:samples_2\/main_0  macrocell70   3221   4096  33447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[2]:samples_2\/clock_0              macrocell70         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[0]:samples_0\/q
Path End       : filteredIn_0/main_3
Capture Clock  : filteredIn_0/clock_0
Path slack     : 33458p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4085
-------------------------------------   ---- 
End-of-path arrival time (ps)           4085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:samples_0\/clock_0              macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[0]:samples_0\/q  macrocell64    875    875  33458  RISE       1
filteredIn_0/main_3                      macrocell65   3210   4085  33458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_0/clock_0                                       macrocell65         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[0]:samples_1\/q
Path End       : \GlitchFilter_1:genblk1[0]:samples_2\/main_0
Capture Clock  : \GlitchFilter_1:genblk1[0]:samples_2\/clock_0
Path slack     : 33754p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3789
-------------------------------------   ---- 
End-of-path arrival time (ps)           3789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:samples_1\/clock_0              macrocell63         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[0]:samples_1\/q       macrocell63    875    875  33754  RISE       1
\GlitchFilter_1:genblk1[0]:samples_2\/main_0  macrocell62   2914   3789  33754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:samples_2\/clock_0              macrocell62         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[0]:samples_1\/q
Path End       : filteredIn_0/main_2
Capture Clock  : filteredIn_0/clock_0
Path slack     : 33754p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3789
-------------------------------------   ---- 
End-of-path arrival time (ps)           3789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:samples_1\/clock_0              macrocell63         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[0]:samples_1\/q  macrocell63    875    875  33754  RISE       1
filteredIn_0/main_2                      macrocell65   2914   3789  33754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_0/clock_0                                       macrocell65         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[2]:samples_2\/q
Path End       : filteredIn_2/main_1
Capture Clock  : filteredIn_2/clock_0
Path slack     : 33764p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3779
-------------------------------------   ---- 
End-of-path arrival time (ps)           3779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[2]:samples_2\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[2]:samples_2\/q  macrocell70    875    875  33764  RISE       1
filteredIn_2/main_1                      macrocell73   2904   3779  33764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_2/clock_0                                       macrocell73         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1500/q
Path End       : \SCSI_Parity_Error:sts:sts_reg\/status_0
Capture Clock  : \SCSI_Parity_Error:sts:sts_reg\/clock
Path slack     : 33863p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                      -350
----------------------------------------------   ----- 
End-of-path required time (ps)                   39650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5787
-------------------------------------   ---- 
End-of-path arrival time (ps)           5787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1500/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1500/q                                macrocell44    875    875  33863  RISE       1
\SCSI_Parity_Error:sts:sts_reg\/status_0  statuscell2   4912   5787  33863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SCSI_Parity_Error:sts:sts_reg\/clock                      statuscell2         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_251_4/q
Path End       : Net_251_4/main_0
Capture Clock  : Net_251_4/clock_0
Path slack     : 33878p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3665
-------------------------------------   ---- 
End-of-path arrival time (ps)           3665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_4/clock_0                                          macrocell31         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_251_4/q       macrocell31    875    875  33878  RISE       1
Net_251_4/main_0  macrocell31   2790   3665  33878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_4/clock_0                                          macrocell31         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:fifoStore\/q
Path End       : \scsiTarget:fifoStore\/main_5
Capture Clock  : \scsiTarget:fifoStore\/clock_0
Path slack     : 34029p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3514
-------------------------------------   ---- 
End-of-path arrival time (ps)           3514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:fifoStore\/clock_0                             macrocell48         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:fifoStore\/q       macrocell48    875    875  32208  RISE       1
\scsiTarget:fifoStore\/main_5  macrocell48   2639   3514  34029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:fifoStore\/clock_0                             macrocell48         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:genParity_2\/q
Path End       : \scsiTarget:genParity_2\/main_5
Capture Clock  : \scsiTarget:genParity_2\/clock_0
Path slack     : 34034p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3509
-------------------------------------   ---- 
End-of-path arrival time (ps)           3509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_2\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:genParity_2\/q       macrocell49    875    875  29824  RISE       1
\scsiTarget:genParity_2\/main_5  macrocell49   2634   3509  34034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_2\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_0/q
Path End       : filteredIn_0/main_0
Capture Clock  : filteredIn_0/clock_0
Path slack     : 34038p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3505
-------------------------------------   ---- 
End-of-path arrival time (ps)           3505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_0/clock_0                                       macrocell65         0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
filteredIn_0/q       macrocell65    875    875  34038  RISE       1
filteredIn_0/main_0  macrocell65   2630   3505  34038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_0/clock_0                                       macrocell65         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1500/q
Path End       : Net_1500/main_1
Capture Clock  : Net_1500/clock_0
Path slack     : 34040p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3503
-------------------------------------   ---- 
End-of-path arrival time (ps)           3503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1500/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_1500/q       macrocell44    875    875  33863  RISE       1
Net_1500/main_1  macrocell44   2628   3503  34040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1500/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_2/q
Path End       : filteredIn_2/main_0
Capture Clock  : filteredIn_2/clock_0
Path slack     : 34059p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_2/clock_0                                       macrocell73         0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
filteredIn_2/q       macrocell73    875    875  34059  RISE       1
filteredIn_2/main_0  macrocell73   2609   3484  34059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_2/clock_0                                       macrocell73         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:pi_1\/q
Path End       : \scsiTarget:pi_1\/main_1
Capture Clock  : \scsiTarget:pi_1\/clock_0
Path slack     : 34059p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_1\/clock_0                                  macrocell42         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:pi_1\/q       macrocell42    875    875  29881  RISE       1
\scsiTarget:pi_1\/main_1  macrocell42   2609   3484  34059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_1\/clock_0                                  macrocell42         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:pi_0\/q
Path End       : \scsiTarget:pi_0\/main_1
Capture Clock  : \scsiTarget:pi_0\/clock_0
Path slack     : 34061p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_0\/clock_0                                  macrocell43         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:pi_0\/q       macrocell43    875    875  25641  RISE       1
\scsiTarget:pi_0\/main_1  macrocell43   2607   3482  34061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_0\/clock_0                                  macrocell43         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_4/q
Path End       : filteredIn_4/main_0
Capture Clock  : filteredIn_4/clock_0
Path slack     : 34061p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_4/clock_0                                       macrocell81         0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
filteredIn_4/q       macrocell81    875    875  23935  RISE       1
filteredIn_4/main_0  macrocell81   2607   3482  34061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_4/clock_0                                       macrocell81         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[3]:samples_1\/q
Path End       : \GlitchFilter_1:genblk1[3]:samples_2\/main_0
Capture Clock  : \GlitchFilter_1:genblk1[3]:samples_2\/clock_0
Path slack     : 34069p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3474
-------------------------------------   ---- 
End-of-path arrival time (ps)           3474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[3]:samples_1\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[3]:samples_1\/q       macrocell75    875    875  34069  RISE       1
\GlitchFilter_1:genblk1[3]:samples_2\/main_0  macrocell74   2599   3474  34069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[3]:samples_2\/clock_0              macrocell74         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[3]:samples_1\/q
Path End       : filteredIn_3/main_2
Capture Clock  : filteredIn_3/clock_0
Path slack     : 34071p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3472
-------------------------------------   ---- 
End-of-path arrival time (ps)           3472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[3]:samples_1\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[3]:samples_1\/q  macrocell75    875    875  34069  RISE       1
filteredIn_3/main_2                      macrocell77   2597   3472  34071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell77         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_251_3/q
Path End       : Net_251_3/main_0
Capture Clock  : Net_251_3/clock_0
Path slack     : 34079p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3464
-------------------------------------   ---- 
End-of-path arrival time (ps)           3464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_3/clock_0                                          macrocell32         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_251_3/q       macrocell32    875    875  34079  RISE       1
Net_251_3/main_0  macrocell32   2589   3464  34079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_3/clock_0                                          macrocell32         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:datapath\/p_out_3
Path End       : Net_251_3/main_4
Capture Clock  : Net_251_3/clock_0
Path slack     : 34109p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3434
-------------------------------------   ---- 
End-of-path arrival time (ps)           3434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                       model name     delay     AT  slack  edge  Fanout
-----------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:datapath\/p_out_3  datapathcell1    500    500  34109  RISE       1
Net_251_3/main_4               macrocell32     2934   3434  34109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_3/clock_0                                          macrocell32         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:datapath\/p_out_4
Path End       : Net_251_4/main_4
Capture Clock  : Net_251_4/clock_0
Path slack     : 34115p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3428
-------------------------------------   ---- 
End-of-path arrival time (ps)           3428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                       model name     delay     AT  slack  edge  Fanout
-----------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:datapath\/p_out_4  datapathcell1    500    500  34115  RISE       1
Net_251_4/main_4               macrocell31     2928   3428  34115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_4/clock_0                                          macrocell31         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_1/q
Path End       : filteredIn_1/main_0
Capture Clock  : filteredIn_1/clock_0
Path slack     : 34357p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3186
-------------------------------------   ---- 
End-of-path arrival time (ps)           3186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_1/clock_0                                       macrocell69         0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
filteredIn_1/q       macrocell69    875    875  34357  RISE       1
filteredIn_1/main_0  macrocell69   2311   3186  34357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_1/clock_0                                       macrocell69         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[2]:samples_0\/q
Path End       : \GlitchFilter_1:genblk1[2]:samples_1\/main_0
Capture Clock  : \GlitchFilter_1:genblk1[2]:samples_1\/clock_0
Path slack     : 34362p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3181
-------------------------------------   ---- 
End-of-path arrival time (ps)           3181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[2]:samples_0\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[2]:samples_0\/q       macrocell72    875    875  34362  RISE       1
\GlitchFilter_1:genblk1[2]:samples_1\/main_0  macrocell71   2306   3181  34362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[2]:samples_1\/clock_0              macrocell71         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[2]:samples_0\/q
Path End       : filteredIn_2/main_3
Capture Clock  : filteredIn_2/clock_0
Path slack     : 34362p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3181
-------------------------------------   ---- 
End-of-path arrival time (ps)           3181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[2]:samples_0\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[2]:samples_0\/q  macrocell72    875    875  34362  RISE       1
filteredIn_2/main_3                      macrocell73   2306   3181  34362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_2/clock_0                                       macrocell73         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[0]:samples_2\/q
Path End       : filteredIn_0/main_1
Capture Clock  : filteredIn_0/clock_0
Path slack     : 34363p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3180
-------------------------------------   ---- 
End-of-path arrival time (ps)           3180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:samples_2\/clock_0              macrocell62         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[0]:samples_2\/q  macrocell62    875    875  34363  RISE       1
filteredIn_0/main_1                      macrocell65   2305   3180  34363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_0/clock_0                                       macrocell65         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[3]:samples_0\/q
Path End       : \GlitchFilter_1:genblk1[3]:samples_1\/main_0
Capture Clock  : \GlitchFilter_1:genblk1[3]:samples_1\/clock_0
Path slack     : 34365p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3178
-------------------------------------   ---- 
End-of-path arrival time (ps)           3178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[3]:samples_0\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[3]:samples_0\/q       macrocell76    875    875  34365  RISE       1
\GlitchFilter_1:genblk1[3]:samples_1\/main_0  macrocell75   2303   3178  34365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[3]:samples_1\/clock_0              macrocell75         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[3]:samples_0\/q
Path End       : filteredIn_3/main_3
Capture Clock  : filteredIn_3/clock_0
Path slack     : 34365p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3178
-------------------------------------   ---- 
End-of-path arrival time (ps)           3178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[3]:samples_0\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[3]:samples_0\/q  macrocell76    875    875  34365  RISE       1
filteredIn_3/main_3                      macrocell77   2303   3178  34365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell77         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:genParity_0\/q
Path End       : \scsiTarget:genParity_0\/main_5
Capture Clock  : \scsiTarget:genParity_0\/clock_0
Path slack     : 34369p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3174
-------------------------------------   ---- 
End-of-path arrival time (ps)           3174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_0\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:genParity_0\/q       macrocell51    875    875  30118  RISE       1
\scsiTarget:genParity_0\/main_5  macrocell51   2299   3174  34369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_0\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[0]:samples_0\/q
Path End       : \GlitchFilter_1:genblk1[0]:samples_1\/main_0
Capture Clock  : \GlitchFilter_1:genblk1[0]:samples_1\/clock_0
Path slack     : 34369p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3174
-------------------------------------   ---- 
End-of-path arrival time (ps)           3174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:samples_0\/clock_0              macrocell64         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[0]:samples_0\/q       macrocell64    875    875  33458  RISE       1
\GlitchFilter_1:genblk1[0]:samples_1\/main_0  macrocell63   2299   3174  34369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:samples_1\/clock_0              macrocell63         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_251_7/q
Path End       : Net_251_7/main_0
Capture Clock  : Net_251_7/clock_0
Path slack     : 34371p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3172
-------------------------------------   ---- 
End-of-path arrival time (ps)           3172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_7/clock_0                                          macrocell28         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_251_7/q       macrocell28    875    875  34371  RISE       1
Net_251_7/main_0  macrocell28   2297   3172  34371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_7/clock_0                                          macrocell28         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_503/q
Path End       : Net_503/main_0
Capture Clock  : Net_503/clock_0
Path slack     : 34371p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3172
-------------------------------------   ---- 
End-of-path arrival time (ps)           3172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_503/clock_0                                            macrocell27         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_503/q       macrocell27    875    875  34371  RISE       1
Net_503/main_0  macrocell27   2297   3172  34371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_503/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:genParity_1\/q
Path End       : \scsiTarget:genParity_1\/main_5
Capture Clock  : \scsiTarget:genParity_1\/clock_0
Path slack     : 34373p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3170
-------------------------------------   ---- 
End-of-path arrival time (ps)           3170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_1\/clock_0                           macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:genParity_1\/q       macrocell50    875    875  28630  RISE       1
\scsiTarget:genParity_1\/main_5  macrocell50   2295   3170  34373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_1\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[2]:samples_1\/q
Path End       : filteredIn_2/main_2
Capture Clock  : filteredIn_2/clock_0
Path slack     : 34373p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3170
-------------------------------------   ---- 
End-of-path arrival time (ps)           3170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[2]:samples_1\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[2]:samples_1\/q  macrocell71    875    875  33447  RISE       1
filteredIn_2/main_2                      macrocell73   2295   3170  34373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_2/clock_0                                       macrocell73         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_251_2/q
Path End       : Net_251_2/main_0
Capture Clock  : Net_251_2/clock_0
Path slack     : 34374p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3169
-------------------------------------   ---- 
End-of-path arrival time (ps)           3169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_2/clock_0                                          macrocell33         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_251_2/q       macrocell33    875    875  34374  RISE       1
Net_251_2/main_0  macrocell33   2294   3169  34374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_2/clock_0                                          macrocell33         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[3]:samples_2\/q
Path End       : filteredIn_3/main_1
Capture Clock  : filteredIn_3/clock_0
Path slack     : 34380p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3163
-------------------------------------   ---- 
End-of-path arrival time (ps)           3163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[3]:samples_2\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[3]:samples_2\/q  macrocell74    875    875  34380  RISE       1
filteredIn_3/main_1                      macrocell77   2288   3163  34380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell77         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:datapath\/p_out_1
Path End       : Net_251_1/main_4
Capture Clock  : Net_251_1/clock_0
Path slack     : 34733p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   40000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   37543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2810
-------------------------------------   ---- 
End-of-path arrival time (ps)           2810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                       model name     delay     AT  slack  edge  Fanout
-----------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:datapath\/p_out_1  datapathcell1    500    500  34733  RISE       1
Net_251_1/main_4               macrocell34     2310   2810  34733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_251_1/clock_0                                          macrocell34         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

