// Seed: 3079435149
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output tri0 id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  generate
    assign id_5 = -1;
  endgenerate
endmodule
module module_1 #(
    parameter id_4 = 32'd50,
    parameter id_8 = 32'd0
) (
    input  uwire id_0,
    input  wor   id_1,
    output tri   id_2
);
  wire _id_4;
  assign id_4 = ~id_1;
  logic [7:0] id_5;
  parameter id_6 = 1'd0;
  logic id_7;
  wire _id_8, id_9;
  wire [-1 : (  -1  )] id_10;
  wire id_11;
  localparam id_12 = id_6;
  assign id_5[-1 : 1] = 1'b0;
  logic id_13;
  wire [id_4 : id_8] id_14;
  assign id_14 = id_6;
  always @(-1 or 1) $unsigned(id_4);
  ;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_7,
      id_14,
      id_11
  );
endmodule
