{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 18 10:39:57 2021 " "Info: Processing started: Fri Jun 18 10:39:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 11 -c 11 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 11 -c 11 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "xuliefashengqi.bdf" "" { Schematic "D:/DA_ER_xia/数电/数电实验/数电期末/xuliefashengqi.bdf" { { 440 528 696 456 "clk" "" } } } } { "d:/softwares/programfiles/quartus222/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/softwares/programfiles/quartus222/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "Quartus II" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register 74161:inst1\|f74161:sub\|99 74161:inst1\|f74161:sub\|9 340.02 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 340.02 MHz between source register \"74161:inst1\|f74161:sub\|99\" and destination register \"74161:inst1\|f74161:sub\|9\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.187 ns + Longest register register " "Info: + Longest register to register delay is 1.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst1\|f74161:sub\|99 1 REG LCFF_X1_Y14_N27 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N27; Fanout = 5; REG Node = '74161:inst1\|f74161:sub\|99'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.623 ns) 1.079 ns 74161:inst1\|f74161:sub\|77 2 COMB LCCOMB_X1_Y14_N28 1 " "Info: 2: + IC(0.456 ns) + CELL(0.623 ns) = 1.079 ns; Loc. = LCCOMB_X1_Y14_N28; Fanout = 1; COMB Node = '74161:inst1\|f74161:sub\|77'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { 74161:inst1|f74161:sub|99 74161:inst1|f74161:sub|77 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 152 432 496 192 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.187 ns 74161:inst1\|f74161:sub\|9 3 REG LCFF_X1_Y14_N29 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.187 ns; Loc. = LCFF_X1_Y14_N29; Fanout = 5; REG Node = '74161:inst1\|f74161:sub\|9'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74161:inst1|f74161:sub|77 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.731 ns ( 61.58 % ) " "Info: Total cell delay = 0.731 ns ( 61.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.456 ns ( 38.42 % ) " "Info: Total interconnect delay = 0.456 ns ( 38.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { 74161:inst1|f74161:sub|99 74161:inst1|f74161:sub|77 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "1.187 ns" { 74161:inst1|f74161:sub|99 {} 74161:inst1|f74161:sub|77 {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.456ns 0.000ns } { 0.000ns 0.623ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.855 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "xuliefashengqi.bdf" "" { Schematic "D:/DA_ER_xia/数电/数电实验/数电期末/xuliefashengqi.bdf" { { 440 528 696 456 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 3 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "xuliefashengqi.bdf" "" { Schematic "D:/DA_ER_xia/数电/数电实验/数电期末/xuliefashengqi.bdf" { { 440 528 696 456 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.666 ns) 2.855 ns 74161:inst1\|f74161:sub\|9 3 REG LCFF_X1_Y14_N29 5 " "Info: 3: + IC(0.910 ns) + CELL(0.666 ns) = 2.855 ns; Loc. = LCFF_X1_Y14_N29; Fanout = 5; REG Node = '74161:inst1\|f74161:sub\|9'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { clk~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.26 % ) " "Info: Total cell delay = 1.806 ns ( 63.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.049 ns ( 36.74 % ) " "Info: Total interconnect delay = 1.049 ns ( 36.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk {} clk~combout {} clk~clkctrl {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.139ns 0.910ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.855 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "xuliefashengqi.bdf" "" { Schematic "D:/DA_ER_xia/数电/数电实验/数电期末/xuliefashengqi.bdf" { { 440 528 696 456 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 3 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "xuliefashengqi.bdf" "" { Schematic "D:/DA_ER_xia/数电/数电实验/数电期末/xuliefashengqi.bdf" { { 440 528 696 456 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.666 ns) 2.855 ns 74161:inst1\|f74161:sub\|99 3 REG LCFF_X1_Y14_N27 5 " "Info: 3: + IC(0.910 ns) + CELL(0.666 ns) = 2.855 ns; Loc. = LCFF_X1_Y14_N27; Fanout = 5; REG Node = '74161:inst1\|f74161:sub\|99'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { clk~clkctrl 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.26 % ) " "Info: Total cell delay = 1.806 ns ( 63.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.049 ns ( 36.74 % ) " "Info: Total interconnect delay = 1.049 ns ( 36.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk {} clk~combout {} clk~clkctrl {} 74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 0.139ns 0.910ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk {} clk~combout {} clk~clkctrl {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.139ns 0.910ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk {} clk~combout {} clk~clkctrl {} 74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 0.139ns 0.910ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { 74161:inst1|f74161:sub|99 74161:inst1|f74161:sub|77 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "1.187 ns" { 74161:inst1|f74161:sub|99 {} 74161:inst1|f74161:sub|77 {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.456ns 0.000ns } { 0.000ns 0.623ns 0.108ns } "" } } { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk {} clk~combout {} clk~clkctrl {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.139ns 0.910ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk {} clk~combout {} clk~clkctrl {} 74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 0.139ns 0.910ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { 74161:inst1|f74161:sub|9 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "Quartus II" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk result 74161:inst1\|f74161:sub\|9 9.312 ns register " "Info: tco from clock \"clk\" to destination pin \"result\" through register \"74161:inst1\|f74161:sub\|9\" is 9.312 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.855 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "xuliefashengqi.bdf" "" { Schematic "D:/DA_ER_xia/数电/数电实验/数电期末/xuliefashengqi.bdf" { { 440 528 696 456 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 3 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "xuliefashengqi.bdf" "" { Schematic "D:/DA_ER_xia/数电/数电实验/数电期末/xuliefashengqi.bdf" { { 440 528 696 456 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.666 ns) 2.855 ns 74161:inst1\|f74161:sub\|9 3 REG LCFF_X1_Y14_N29 5 " "Info: 3: + IC(0.910 ns) + CELL(0.666 ns) = 2.855 ns; Loc. = LCFF_X1_Y14_N29; Fanout = 5; REG Node = '74161:inst1\|f74161:sub\|9'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { clk~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.26 % ) " "Info: Total cell delay = 1.806 ns ( 63.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.049 ns ( 36.74 % ) " "Info: Total interconnect delay = 1.049 ns ( 36.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk {} clk~combout {} clk~clkctrl {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.139ns 0.910ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.153 ns + Longest register pin " "Info: + Longest register to pin delay is 6.153 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst1\|f74161:sub\|9 1 REG LCFF_X1_Y14_N29 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N29; Fanout = 5; REG Node = '74161:inst1\|f74161:sub\|9'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.090 ns) + CELL(0.624 ns) 1.714 ns inst5~0 2 COMB LCCOMB_X1_Y14_N22 1 " "Info: 2: + IC(1.090 ns) + CELL(0.624 ns) = 1.714 ns; Loc. = LCCOMB_X1_Y14_N22; Fanout = 1; COMB Node = 'inst5~0'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { 74161:inst1|f74161:sub|9 inst5~0 } "NODE_NAME" } } { "xuliefashengqi.bdf" "" { Schematic "D:/DA_ER_xia/数电/数电实验/数电期末/xuliefashengqi.bdf" { { 56 616 680 104 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.343 ns) + CELL(3.096 ns) 6.153 ns result 3 PIN PIN_33 0 " "Info: 3: + IC(1.343 ns) + CELL(3.096 ns) = 6.153 ns; Loc. = PIN_33; Fanout = 0; PIN Node = 'result'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "4.439 ns" { inst5~0 result } "NODE_NAME" } } { "xuliefashengqi.bdf" "" { Schematic "D:/DA_ER_xia/数电/数电实验/数电期末/xuliefashengqi.bdf" { { 72 1176 1352 88 "result" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.720 ns ( 60.46 % ) " "Info: Total cell delay = 3.720 ns ( 60.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.433 ns ( 39.54 % ) " "Info: Total interconnect delay = 2.433 ns ( 39.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "6.153 ns" { 74161:inst1|f74161:sub|9 inst5~0 result } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "6.153 ns" { 74161:inst1|f74161:sub|9 {} inst5~0 {} result {} } { 0.000ns 1.090ns 1.343ns } { 0.000ns 0.624ns 3.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk {} clk~combout {} clk~clkctrl {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.139ns 0.910ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "6.153 ns" { 74161:inst1|f74161:sub|9 inst5~0 result } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "6.153 ns" { 74161:inst1|f74161:sub|9 {} inst5~0 {} result {} } { 0.000ns 1.090ns 1.343ns } { 0.000ns 0.624ns 3.096ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "Quartus II" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "k result 11.308 ns Longest " "Info: Longest tpd from source pin \"k\" to destination pin \"result\" is 11.308 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns k 1 PIN PIN_11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_11; Fanout = 1; PIN Node = 'k'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "" { k } "NODE_NAME" } } { "xuliefashengqi.bdf" "" { Schematic "D:/DA_ER_xia/数电/数电实验/数电期末/xuliefashengqi.bdf" { { 64 320 488 80 "k" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.678 ns) + CELL(0.206 ns) 6.869 ns inst5~0 2 COMB LCCOMB_X1_Y14_N22 1 " "Info: 2: + IC(5.678 ns) + CELL(0.206 ns) = 6.869 ns; Loc. = LCCOMB_X1_Y14_N22; Fanout = 1; COMB Node = 'inst5~0'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "5.884 ns" { k inst5~0 } "NODE_NAME" } } { "xuliefashengqi.bdf" "" { Schematic "D:/DA_ER_xia/数电/数电实验/数电期末/xuliefashengqi.bdf" { { 56 616 680 104 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.343 ns) + CELL(3.096 ns) 11.308 ns result 3 PIN PIN_33 0 " "Info: 3: + IC(1.343 ns) + CELL(3.096 ns) = 11.308 ns; Loc. = PIN_33; Fanout = 0; PIN Node = 'result'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "4.439 ns" { inst5~0 result } "NODE_NAME" } } { "xuliefashengqi.bdf" "" { Schematic "D:/DA_ER_xia/数电/数电实验/数电期末/xuliefashengqi.bdf" { { 72 1176 1352 88 "result" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.287 ns ( 37.91 % ) " "Info: Total cell delay = 4.287 ns ( 37.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.021 ns ( 62.09 % ) " "Info: Total interconnect delay = 7.021 ns ( 62.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "11.308 ns" { k inst5~0 result } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "11.308 ns" { k {} k~combout {} inst5~0 {} result {} } { 0.000ns 0.000ns 5.678ns 1.343ns } { 0.000ns 0.985ns 0.206ns 3.096ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "Quartus II" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 18 10:39:57 2021 " "Info: Processing ended: Fri Jun 18 10:39:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1}
