Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Sun Jul  7 14:26:56 2024
| Host         : uftrig01 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file apex_control_mgt_top_control_sets_placed.rpt
| Design       : apex_control_mgt_top
| Device       : xck26
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  4117 |
|    Minimum number of control sets                        |  4107 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |    10 |
| Unused register locations in slices containing registers |  4616 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  4117 |
| >= 0 to < 4        |   682 |
| >= 4 to < 6        |   559 |
| >= 6 to < 8        |   187 |
| >= 8 to < 10       |   767 |
| >= 10 to < 12      |   237 |
| >= 12 to < 14      |   100 |
| >= 14 to < 16      |    83 |
| >= 16              |  1502 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           21406 |         4009 |
| No           | No                    | Yes                    |             964 |          253 |
| No           | Yes                   | No                     |           14761 |         4170 |
| Yes          | No                    | No                     |           23645 |         4081 |
| Yes          | No                    | Yes                    |            1359 |          240 |
| Yes          | Yes                   | No                     |           29733 |         6531 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                                                                                Clock Signal                                                                                                                                |                                                                                                                                                                Enable Signal                                                                                                                                                               |                                                                                                                                                                    Set/Reset Signal                                                                                                                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axisafety_2/inst/S_AXI_BVALID0                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axisafety_2/inst/S_AXI_ARREADY0                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                              | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axisafety_1/inst/r_awid[5]_i_1_n_0                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axisafety_1/inst/S_AXI_BVALID0                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axisafety_1/inst/S_AXI_ARREADY0                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                                              | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                                             | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                                             | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axisafety_2/inst/r_awid[5]_i_1_n_0                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/bram_loopback/axisafety_2/inst/S_AXI_RVALID0                                                                                                                                                                                                                                                                                | bdw/design_1_i/bram_loopback/axisafety_2/inst/S_AXI_RRESP[1]_i_1_n_0                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/bram_loopback/axisafety_2/inst/r_awid[5]_i_1_n_0                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/bram_loopback/axisafety_2/inst/S_AXI_BVALID0                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/bram_loopback/axisafety_2/inst/S_AXI_BVALID0                                                                                                                                                                                                                                                                                | bdw/design_1_i/bram_loopback/axisafety_2/inst/S_AXI_BRESP[1]_i_1_n_0                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/bram_loopback/axisafety_2/inst/S_AXI_ARREADY0                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                          | bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_5                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_4                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                                                    |                1 |              1 |         1.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_core_cdc_sync_gt_rxreset_0/user_rx_reset_0                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxpmaresetdone_out[0]                                                                          |                1 |              1 |         1.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RESET_FLOP_WORD_ALIGNER/reset_flop_out                                                                                                                                                                      |                1 |              1 |         1.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0                                                                                                                                                           | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup2                                                                                                                                       | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0                                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly[0]                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_gth_7p8125g_vio_0_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                                                               |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[11].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                                                   | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                                                  | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                                                  | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/g_inst/inst/SLOT_1.inst_slot0/AXI4_WIDTH_ID.w_cmd_push_0                                                                                                                                                                                                                                                  | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/g_inst/inst/SLOT_1.inst_slot0/AXI4_WIDTH_ID.r_cmd_push_0                                                                                                                                                                                                                                                  | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/g_inst/inst/SLOT_1.inst_slot0/AXI4_WIDTH_ID.arcnt                                                                                                                                                                                                                                                         | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/g_inst/inst/SLOT_1.inst_slot0/AXI4_WIDTH_ID.awcnt                                                                                                                                                                                                                                                         | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                                                   | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                                                  | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                                                  | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1]                                                      |                                                                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[1]                                                                                                                                  |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                          | bdw/design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                                                               | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                                                               | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                     | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                     | bdw/design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                                                               | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                          | bdw/design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                                                               | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                     | bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly[0]                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/wait_ctr[12]_i_2_n_0                                                          |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/wait_ctr[12]_i_2__0_n_0                                                       |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth_7p8125g_vio_0_inst/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                                                                                       | c2c_mgt/c2c_gth_7p8125g_vio_0_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1]                                                      |                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                                                               | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1]                                                      | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__0_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]                                                      |                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]                                                      |                                                                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[0]                                                                                                                                  |                1 |              1 |         1.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]                                                      | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                                                                      | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                                                                      | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                                                                       | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                                                    |                1 |              1 |         1.00 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                                                               |                1 |              1 |         1.00 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      | bdw/design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
| ~bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/b.b_pipe/m_payload_i[2]_i_1_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[13].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[14].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[15].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[16].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/b.b_pipe/st_mr_bvalid[7]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0] |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gen_gtwizard_gthe4.gtpowergood_int                                                             |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                                           | bdw/design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                                           | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                                                                        | bdw/design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                                                                        | bdw/design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                                                                        | bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                                                                        | bdw/design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                                                                        | bdw/design_1_i/cpu/ps7_0_axi_periph/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0] |                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/core_gtwiz_userclk_tx_reset_in_0                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0] | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0                                                                                   |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                                   | bdw/design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_NARROW_CNT.narrow_addr_int[1]_i_1_n_0                                                                                                                                                                                                   | bdw/design_1_i/cpu/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/ctl_gt_rx_reset_r_i_1_n_0                                                                                                                                                                                      | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                                                               | bdw/design_1_i/cpu/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_1_n_0                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_addr_int[1]_i_1_n_0                                                                                                                                                                                 | bdw/design_1_i/cpu/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_i_1_n_0                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                                                                                 | bdw/design_1_i/cpu/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/s_axi_wvalid_0                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/src_state_inferred__0/i__n_0                                                                                                                                                                                     | bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/src_state_inferred__0/i__n_0                                                                                                                                                                                     | bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/src_state_inferred__0/i__n_0                                                                                                                                                                                      | bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/dest_state_n_0                                                                                                                                                                                                   | bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/dest_state_n_0                                                                                                                                                                                                   | bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/dest_state_n_0                                                                                                                                                                                                   | bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/src_state_inferred__0/i__n_0                                                                                                                                                                                     | bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/src_state_inferred__0/i__n_0                                                                                                                                                                                     | bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/src_state_inferred__0/i__n_0                                                                                                                                                                                      | bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/dest_state_n_0                                                                                                                                                                                                   | bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/src_state_inferred__0/i__n_0                                                                                                                                                                                     | bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                                   | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gte4_drp_arb_i/DEN_O_i_1_n_0                                                                      | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                              |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/registers/pok_alarm_0/inst/pok_alarm_loop[0].pas/p_0_in                                                                                                                                                                                                                                                                     | bdw/design_1_i/registers/pok_alarm_0/inst/pok_alarm_loop[0].pas//i__n_0                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/registers/pok_alarm_0/inst/pok_alarm_loop[2].pas/payload_off_alarm_i_1__1_n_0                                                                                                                                                                                                                                               | bdw/design_1_i/registers/pok_alarm_0/inst/pok_alarm_loop[2].pas//i__n_0                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/registers/pok_alarm_0/inst/pok_alarm_loop[1].pas/payload_off_alarm_i_1__0_n_0                                                                                                                                                                                                                                               | bdw/design_1_i/registers/pok_alarm_0/inst/pok_alarm_loop[1].pas//i__n_0                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/registers/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                                                  | bdw/design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                                   | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/areset_d[0]                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                          | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/areset_d[0]                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/cntrl_strm_rd_0/inst/csum_cntrl_reg0                                                                                                                                                                                                                                                                                 | bdw/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_4/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_advance_pipe_data36_out                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_dre_tvalid_i_reg_6                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                                                 | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                          |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_good_strm_dbeat9_out                                                                                                                                                                                                           | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_pmtick_rx_clk_syncer/i_syncpls_clkout_rstsync/reset_pipe_out                                                                                                                                                            |                2 |              2 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_pmtick_tx_clk_syncer/i_syncpls_clkout_rstsync/reset_pipe_out                                                                                                                                                            |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_4/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                          | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                 |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                                   | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                                           | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                          | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_pmtick_tx_clk_syncer/i_syncpls_clkin_rstsync/reset_pipe_out                                                                                                                                                             |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                                           | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/ch1_dly_fast_cnt0                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[0]_i_1_n_0                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[0]_i_1_n_0                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/axi_gpio_1/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axis_jtag_0/inst/u_jtag_fifo/reset                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/dest_state_n_0                                                                                                                                                                                                   | bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gte4_drp_arb_i/we[2]                                                                              | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                              |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/src_state_inferred__0/i__n_0                                                                                                                                                                                      | bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/dest_state_n_0                                                                                                                                                                                                   | bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/dest_state_n_0                                                                                                                                                                                                   | bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/src_state_inferred__0/i__n_0                                                                                                                                                                                     | bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/src_state_inferred__0/i__n_0                                                                                                                                                                                     | bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/src_state_inferred__0/i__n_0                                                                                                                                                                                      | bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/src_state_inferred__0/i__n_0                                                                                                                                                                                     | bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/dest_state_n_0                                                                                                                                                                                                   | bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                        | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                                                                      | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                     | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                 |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SYNC_PRIM2SEC_RST/sig_cmd_stat_rst_user                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[1].I_S2MM_DMA_REGISTER/ch_dly_fast_cnt0_153                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[2].I_S2MM_DMA_REGISTER/ch_dly_fast_cnt0_156                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[3].I_S2MM_DMA_REGISTER/ch_dly_fast_cnt0_159                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[4].I_S2MM_DMA_REGISTER/ch_dly_fast_cnt0_162                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[5].I_S2MM_DMA_REGISTER/ch_dly_fast_cnt0_165                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[6].I_S2MM_DMA_REGISTER/ch_dly_fast_cnt0_168                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[7].I_S2MM_DMA_REGISTER/ch_dly_fast_cnt0_171                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[8].I_S2MM_DMA_REGISTER/ch_dly_fast_cnt0_174                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[9].I_S2MM_DMA_REGISTER/ch_dly_fast_cnt0_177                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_flush_db10                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[15].I_S2MM_DMA_REGISTER/ch_dly_fast_cnt0_195                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_flush_db2_reg                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SYNC_PRIM2SEC_RST/sig_cmd_stat_rst_user                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/E[0]                                                                                                                                                                                             | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/AS[0]                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/REG_HRD_RST/mm2s_soft_reset_done0                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/soft_reset_clr                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_io_stage.tdm_out_reg_slice_inst/s_ready_i_reg_1[0]                                                                                                                                                                                                | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/AS[0]                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_io_stage.tdm_out_reg_slice_inst/E[0]                                                                                                                                                                                                              | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/AS[0]                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_io_stage.tdm_out_reg_slice_inst/s_ready_i_reg_2[0]                                                                                                                                                                                                | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/AS[0]                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                |                                                                                                                                                                                                                                                                                                                                            | c2c_mgt/local_do_cc                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[15].I_MM2S_DMA_REGISTER/ch_dly_fast_cnt0_147                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/gen_fwft.empty_fwft_i_reg_0                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/updt_error_reg_3                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_d1_i_1_n_0                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[0].I_MM2S_DMA_REGISTER/ch_dly_fast_cnt0                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[10].I_MM2S_DMA_REGISTER/ch_dly_fast_cnt0_132                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[11].I_MM2S_DMA_REGISTER/ch_dly_fast_cnt0_135                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[12].I_MM2S_DMA_REGISTER/ch_dly_fast_cnt0_138                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[13].I_MM2S_DMA_REGISTER/ch_dly_fast_cnt0_141                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[14].I_MM2S_DMA_REGISTER/ch_dly_fast_cnt0_144                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]_repN_1                                                                                            |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[1].I_MM2S_DMA_REGISTER/ch_dly_fast_cnt0_105                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[2].I_MM2S_DMA_REGISTER/ch_dly_fast_cnt0_108                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[3].I_MM2S_DMA_REGISTER/ch_dly_fast_cnt0_111                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[4].I_MM2S_DMA_REGISTER/ch_dly_fast_cnt0_114                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[5].I_MM2S_DMA_REGISTER/ch_dly_fast_cnt0_117                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[6].I_MM2S_DMA_REGISTER/ch_dly_fast_cnt0_120                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[7].I_MM2S_DMA_REGISTER/ch_dly_fast_cnt0_123                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[8].I_MM2S_DMA_REGISTER/ch_dly_fast_cnt0_126                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[9].I_MM2S_DMA_REGISTER/ch_dly_fast_cnt0_129                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/cmnds_queued[1]_i_2__0_n_0                                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/GEN_ASYNC_RESET.scndry_resetn_reg[0]                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_out                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out                                                                                                                                                                        |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/FSM_sequential_ftch_what_cs[1]_i_1_n_0                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_ASYNC_FIFO.CNTRL_SKID_BUF_I/sig_data_reg_out_en                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_ASYNC_FIFO.CNTRL_SKID_BUF_I/sig_strb_reg_out0                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/desc_update_done_reg_0[0]                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1[0]                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg_0[0]                                                                                                                                                                           | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1_n_0                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_0[0]                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1_n_0                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_0[0]                                                                                                                                                                           | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_1_n_0                                                                                                                                                                      |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_1_n_0                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i[1]_i_1_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sts2_rden                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_1_n_0                                                                                                                                                                   |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1_n_0                                                                                                                                                                   |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gte4_drp_arb_i/we[2]                                                                              | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                              |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gte4_drp_arb_i/rd                                                                                 | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                              |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gte4_drp_arb_i/CEB2                                                                               | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                              |                2 |              2 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gte4_drp_arb_i/DEN_O_i_1__0_n_0                                                                   | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                              |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/mm2s_soft_reset_done0                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gte4_drp_arb_i/rd                                                                                 | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                              |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I                                                                                                                                                              | bdw/design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]_repN                                                                                              |                1 |              2 |         2.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INCLUDE_DRE.lsig_pushreg_full                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_13                                                                                                                               |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/ld_btt_cntr_reg10                                                                                                                                                 |                1 |              2 |         2.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/intr_flop                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                              | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_full0                                                                                                                                                     |                1 |              2 |         2.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg_0                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                                       | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gte4_drp_arb_i/CEB2                                                                               | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                              |                1 |              2 |         2.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/intr_flop                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg_0                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i[1]_i_1_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/dest_state_n_0                                                                                                                                                                                                   | bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/dest_state_n_0                                                                                                                                                                                                   | bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/dest_state_n_0                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/p_0_in                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/src_state_inferred__0/i__n_0                                                                                                                                                                                     | bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/src_state_inferred__0/i__n_0                                                                                                                                                                                     | bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I                                                                                                                                                                  | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                                                                               | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/ld_btt_cntr_reg10                                                                                                                                                          |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                       | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg_0                                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                          | bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_1[0]                                                                                                                                                                                    | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr2_queue_empty0                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                                           | bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_config_inst/i2c_master_top_m0/busy_i_1_n_0                                                                                                                                                                                                                          | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/p_1_in0                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I                                                                                                                                                                  | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                                                                                | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                                                                                                  | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[4]_0[0]                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                                               | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[1]_i_1_n_0                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                                               | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/SR[0]                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d_reg[0]_2[0]                                                                                                                                                                                                                                   | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[1]_i_1_n_0                                                                                                                                                                                 | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[1]_i_1__0_n_0                                                                                                                                                                             | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[1]_i_1_n_0                                                                                                                                                                           | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.updt_sts_reg_0[0]                                                                                                                                                                 | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_queue_empty0                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                          | bdw/design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                                           | bdw/design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                                                          | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                   |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/FSM_sequential_mm2s_cs[1]_i_2_n_0                                                                                                                                                                        | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg_1[0]                                                                                                                                                                                    | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_empty0                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                                                                                               | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_mm2s0                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                                                                                              | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_s2mm0                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_0[0]                                                                                                                                                                                     | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_queue_empty0                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/bram_loopback/axisafety_2/inst/S_AXI_RVALID0                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                                                                                               | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_empty_new0                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                                                                                              | bdw/design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/queue_empty2_new0                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axis_jtag_0/inst/u_jtag_fifo/state_n_0                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axis_jtag_0/inst/u_jtag_fifo/RESET_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                          | bdw/design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                                           | bdw/design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                             | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                                                | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                         |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[1]_i_1_n_0                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/src_state_inferred__0/i__n_0                                                                                                                                                                                     | bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/src_state_inferred__0/i__n_0                                                                                                                                                                                     | bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                                             | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[1]_i_1_n_0                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                                             | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot[1]_i_1__0_n_0                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[16].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_rep[0].fifoaddr[1]_i_1__0_n_0                                                                                                                                                                 | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[16].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/st_mr_bvalid[5]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                          | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/p_0_in                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                          | bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                                           | bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                                           | bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                          | bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                          | bdw/design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                                           | bdw/design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/dest_state_n_0                                                                                                                                                                                                   | bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                                   | bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/dest_state_n_0                                                                                                                                                                                                   | bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/dest_state_n_0                                                                                                                                                                                                   | bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/dest_state_n_0                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/p_0_in                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/src_state_inferred__0/i__n_0                                                                                                                                                                                     | bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                          | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/src_state_inferred__0/i__n_0                                                                                                                                                                                     | bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]_i_1_n_0                                                                                                                                                                                                                                                              | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[4]_0[1]                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/dest_state_n_0                                                                                                                                                                                                   | bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                                           | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/dest_state_n_0                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/p_0_in                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/src_state_inferred__0/i__n_0                                                                                                                                                                                     | bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/src_state_inferred__0/i__n_0                                                                                                                                                                                     | bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/dest_state_n_0                                                                                                                                                                                                   | bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/dest_state_n_0                                                                                                                                                                                                   | bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/dest_state_n_0                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                               |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                 |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                     |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                               |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                               |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                     |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                               |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/detect_stop_i_1_n_0                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rst_reg_0                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/detect_stop_i_1_n_0                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/IIC_CONTROL_I/detect_stop_i_1_n_0                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rst_reg_0                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/IIC_CONTROL_I/detect_stop_i_1_n_0                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rst_reg_0                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/IIC_CONTROL_I/detect_stop_i_1_n_0                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__0_n_0                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_FTYPE_PARSER/ena                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_FTP/reset_flop_out                                                                                                                                                                            |                2 |              2 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/soft_reset_clr                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/ch2_dly_fast_cnt0                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_d1_i_1_n_0                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/aresetn_d_reg_n_0_[0]                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.s_ready_i[2]_i_1_n_0                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1_n_0                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rst_reg_0                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d[1]_i_1__1_n_0                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rst_reg_0                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[1]_i_1__0_n_0                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aresetn_d_reg[0]                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1_n_0                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__0_n_0                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                 |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_serialInterface/reg_addr_valid_i_1_n_0                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                                                                                                                                           | bdw/design_1_i/IPMC/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_i_1_n_0                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_NARROW_CNT.narrow_addr_int[1]_i_1_n_0                                                                                                                                                                                                  | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_addr_int[1]_i_1_n_0                                                                                                                                                                                | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                                                                                                                                           | bdw/design_1_i/IPMC/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_i_1_n_0                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_NARROW_CNT.narrow_addr_int[1]_i_1_n_0                                                                                                                                                                                                  | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                          | bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                                                       | bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly[0]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                        | bdw/design_1_i/IPMC/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                                                       | bdw/design_1_i/IPMC/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_addr_int[1]_i_1_n_0                                                                                                                                                                                | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_serialInterface/next_streamSt                                                                                                                                                                                                                                                                        | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_serialInterface/CurrState_SISt0                                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_serialInterface/E[0]                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_serialInterface/reg_addr_valid_i_1_n_0                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_serialInterface/next_streamSt                                                                                                                                                                                                                                                                        | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_serialInterface/CurrState_SISt0                                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_serialInterface/E[0]                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axisafety_1/inst/S_AXI_RVALID0                                                                                                                                                                                                                                                                                          | bdw/design_1_i/C2C/axisafety_1/inst/S_AXI_RRESP[1]_i_1_n_0                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                                           | bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axisafety_1/inst/S_AXI_BVALID0                                                                                                                                                                                                                                                                                          | bdw/design_1_i/C2C/axisafety_1/inst/S_AXI_BRESP[1]_i_1_n_0                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_WIDTH_ID.rgen_thread_loop[1].r_active_cnt[1][1]_i_1_n_0                                                                                                                                                                                                                | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                             |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                                                                                                       | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[4]_0[2]                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/g_inst/inst/SLOT_1.inst_slot0/AXI4_WIDTH_ID.wgen_thread_loop[1].w_active_cnt[1][1]_i_2_n_0                                                                                                                                                                                                                | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/g_inst/inst/SLOT_1.inst_slot0/AXI4_WIDTH_ID.wgen_thread_loop[0].w_active_cnt[0][1]_i_1_n_0                                                                                                                                                                                                                | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/g_inst/inst/SLOT_1.inst_slot0/AXI4_WIDTH_ID.rgen_thread_loop[1].r_active_cnt[1][1]_i_1_n_0                                                                                                                                                                                                                | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/g_inst/inst/SLOT_1.inst_slot0/AXI4_WIDTH_ID.rgen_thread_loop[0].r_active_cnt[0][1]_i_1_n_0                                                                                                                                                                                                                | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_WIDTH_ID.wgen_thread_loop[0].w_active_cnt[0][1]_i_1_n_0                                                                                                                                                                                                                | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_WIDTH_ID.wgen_thread_loop[1].w_active_cnt[1][1]_i_2_n_0                                                                                                                                                                                                                | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_WIDTH_ID.rgen_thread_loop[0].r_active_cnt[0][1]_i_1_n_0                                                                                                                                                                                                                | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]_i_1_n_0                                                                                                                                                                                                                                          | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[4]_0[3]                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axisafety_2/inst/S_AXI_RVALID0                                                                                                                                                                                                                                                                                          | bdw/design_1_i/C2C/axisafety_2/inst/S_AXI_RRESP[1]_i_1_n_0                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axisafety_2/inst/S_AXI_BVALID0                                                                                                                                                                                                                                                                                          | bdw/design_1_i/C2C/axisafety_2/inst/S_AXI_BRESP[1]_i_1_n_0                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/FSM_sequential_arb_sm_cs[1]_i_1_n_0                                                                                                                                                                                               | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                                                                      | bdw/design_1_i/IPMC/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2]                                                                                                                                                                    |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                                                                      | bdw/design_1_i/IPMC/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_1_n_0                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                                                                      | bdw/design_1_i/IPMC/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2]                                                                                                                                                                    |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                                                                      | bdw/design_1_i/IPMC/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_1_n_0                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/FSM_sequential_arb_sm_cs[1]_i_1_n_0                                                                                                                                                                                               | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[13].I_S2MM_DMA_REGISTER/ch_dly_fast_cnt0_189                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[11].I_S2MM_DMA_REGISTER/ch_dly_fast_cnt0_183                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/tstamp_d2_nxt                                                                                                                                                                      | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_DELETE_FCS/reset_flop_out                                                                                                                                                                        |                2 |              2 |         1.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_ETH_FRAME_PARSER/compare                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      | bdw/design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_io_stage.tdm_out_reg_slice_inst/s_ready_i_reg_1[0]                                                                                                                                                                                                | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/AS[0]                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_reg_STAT_TX_STATUS_REG1_clear_syncer/STAT_TX_STATUS_REG1_clear_cond                                                                                                                                          | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/tx_reset_pulse_len_reg_n_0_[0]                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_io_stage.tdm_out_reg_slice_inst/s_ready_i_reg_2[0]                                                                                                                                                                                                | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/AS[0]                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[12].I_S2MM_DMA_REGISTER/ch_dly_fast_cnt0_186                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_io_stage.tdm_out_reg_slice_inst/E[0]                                                                                                                                                                                                              | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/AS[0]                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                              |                1 |              2 |         2.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/align_status[0]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_DELETE_FCS/sop_d2                                                                                                                                                                                |                2 |              2 |         1.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                             |                1 |              2 |         2.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_pmtick_rx_clk_syncer/i_syncpls_clkin_rstsync/reset_pipe_out                                                                                                                                                             |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[14].I_S2MM_DMA_REGISTER/ch_dly_fast_cnt0_192                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_STATS/my_total_good_bytes_nxt                                                                                                                                                              | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_STATS/reset_flop_out                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_regslice/inst/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_regslice/inst/ar.ar_pipe/aresetn_d_reg_n_0_[0]                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                              |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                             |                1 |              2 |         2.00 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[10].I_S2MM_DMA_REGISTER/ch_dly_fast_cnt0_180                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/ena_d2_reg_0[0]                                                                                                                                                   | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/stat_rx_valid_ctrl_code_i_1_n_0                                                                                                                                                                  |                1 |              2 |         2.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/E[0]                                                                                                                                                                                             | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/AS[0]                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dic_r                                                                                                                                                                         | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dic_r[1]_i_1_n_0                                                                                                                                                                         |                1 |              2 |         2.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_ETH_FRAME_PARSER/compare                                                                                                                                                                         | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_ETH_FRAME_PARSER/o_multicast_i_1_n_0                                                                                                                                                                        |                1 |              2 |         2.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/lfi_fault                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/lfi_seq[1]_i_2_n_0                                                                                                                                                                    | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/lfi_seq[1]_i_1_n_0                                                                                                                                                                               |                1 |              2 |         2.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rfi_seq[1]_i_2_n_0                                                                                                                                                                    | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rfi_seq[1]_i_1_n_0                                                                                                                                                                               |                1 |              2 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER/ch_dly_fast_cnt0_150                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly[0]                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_config_inst/i2c_master_top_m0/byte_controller/bit_controller/c_state                                                                                                                                                                                                | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_config_inst/i2c_master_top_m0/byte_controller/core_cmd[3]_i_1_n_0                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/IIC_CONTROL_I/state0                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_RX_RESET_BUFFER/reset_flop_out                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_config_inst/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_serialInterface/next_bitCnt                                                                                                                                                                                                                                                                          | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_serialInterface/CurrState_SISt0                                                                                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/E[0]                                                                                                                                 | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync                                                                                                              |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rvalid                                                                                                                                                                     | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_coelsc_tag_reg1                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_serialInterface/next_bitCnt                                                                                                                                                                                                                                                                          | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_serialInterface/CurrState_SISt0                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                |                1 |              3 |         3.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_TX_RESET_BUFFER/reset_flop_out                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__2_n_0                                                                                                                                                                                                          | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                              | bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly[0]                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in                                                                                                                                                               | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg_n_0                                                                                                                                                   |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/state0                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                                                                                                                                                      | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[2]_i_1_n_0                                                                                                                                                                 | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/E[0]                                                                                                               | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync                                                                                                              |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                                                                                                                                                      | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[2]_i_1_n_0                                                                                                                                                                 | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_core_cdc_sync_gt_rx_serdes_resetdone_0/rx_serdes_reset                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                       | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_eop_sent_reg_reg[0]                                                                                                                                                     |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/E[0]                                                                                                                                                                                                  | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                       | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg[0]                                                                                                                                                    |                1 |              3 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_FOR_ASYNC.REG_TO_SECONDARY/E[0]                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                       | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                        |                2 |              3 |         1.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_0                                                                                                                                           | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[10]_i_1_n_0                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_ETH_FRAME_PARSER/cycles[3]_i_2_n_0                                                                                                                                                               | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/SR[0]                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/E[0]                                                | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync                                               |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axis_jtag_0/inst/u_jtag_fifo_proc/state[2]_i_1_n_0                                                                                                                                                                                                                                                                          | bdw/design_1_i/axis_jtag_0/inst/u_jtag_fifo/reset                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                                                                                  | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                        |                2 |              3 |         1.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/E[0]                                                                                                                                                                                                        | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_SOF_QUEUE_MODE.sof_count[2]_i_1_n_0                                                                                                                                                               | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/E[0]                                                                                                                                                                                                  | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/GEN_ASYNC_RESET.scndry_resetn_reg[0]                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                          |                1 |              3 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]_repN_1                                                                                            |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                                                                            | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1__0_n_0                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth_7p8125g_vio_0_inst/inst/DECODER_INST/E[0]                                                                                                                                                                                                                                                                                  | c2c_mgt/c2c_gth_7p8125g_vio_0_inst/inst/PROBE_IN_WIDTH_INST/addr_count[2]_i_1_n_0                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/m02_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__0_n_0                                                                                                                                                                                                          | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                             | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg14_out                                                                                                                                                                                                                        | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[15]_i_1__0_n_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                            |                1 |              3 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_regslice/inst/r.r_pipe/m_valid_i_reg_0                                                                                                                                                                                                                                              | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2                                                                                                                                                                              |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                            |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                           |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                   |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                           |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                                            |                3 |              3 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_1/inst/u_jtag_proc/state[2]_i_1_n_0                                                                                                                                                                                                                                                                           | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                   |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                  |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FSM_onehot_current_state_reg[15]_3[0]                                                                                                                                                                      | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/state[2]_i_1_n_0                                                                                                                                                                                                                                                          | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync                                               |                2 |              3 |         1.50 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/rx_serdes_reset_out_reg[0]_0[0]                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AS[0]                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_serialInterface/CurrState_SISt0                                                                                                                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_serialInterface/CurrState_SISt0                                                                                                                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/ctl_rx_force_resync                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_1/inst/u_axi4_lite_if/p_2_in                                                                                                                                                                                                                                                                                  | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                           |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                         |                2 |              3 |         1.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                   | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/state0                                                                                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/p_2_in                                                                                                                                                                                                                                                                 | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/axi_arready0                                                                                                                                                                                                                                                           | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/tx_reset_out_reg_0[0]                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                                                                                | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                              | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_eop_sent_reg_reg[0]                                                                                                                                                                                |                1 |              3 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                              | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/SR[0]                                                                                                                                                              |                1 |              3 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/USE_SRL_FIFO.sig_wr_fifo                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/FSM_sequential_mm2s_cs[2]_i_1_n_0                                                                                                                                                               | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                           |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr0_inferred__0/i__n_0                                                                                                                           | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg_n_0                                                                                                                                                  |                1 |              3 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_eop_sent_reg_reg_0[0]                                                                                                                                                                              |                2 |              3 |         1.50 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                            |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/E[0]                                                                | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync                                                     |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/E[0]                                              | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync                                               |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in                                                                                                | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg_n_0                                                                                    |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr0_n_0                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg_n_0                                                                                   |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr0_n_0                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0                                                                                    |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                           |                2 |              3 |         1.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                   |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_1/inst/u_axi4_lite_if/axi_arready0                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                  |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_0/inst/u_jtag_proc/state[2]_i_1_n_0                                                                                                                                                                                                                                                                           | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_0/inst/u_axi4_lite_if/axi_arready0                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_0/inst/u_axi4_lite_if/p_2_in                                                                                                                                                                                                                                                                                  | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr0_inferred__0/i__n_0                                                                                                                            | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0                                                                                                                                                   |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                           |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/registers/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                            |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync                                                                                                              |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                          |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                          |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[4]_0[4]                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                      | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                           |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[2]_2[0]                                                                                                                                                                                                                | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[14].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[13].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[12].reg_slice_mi/b.b_pipe/st_mr_bvalid[12]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[11].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/IIC_CONTROL_I/state0                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/b.b_pipe/st_mr_bvalid[10]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/st_mr_bvalid[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[2]_i_1_n_0                                                                                                                                                                                             | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_STATS/stat_tx_total_bytes[2]_i_1_n_0                                                                                                                                                                  |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                                                                  | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[1]_2[0]                                                                                                                                                                                                                | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[3]_2[0]                                                                                                                                                                                                                | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[4]_0[0]                                                                                                                                                                                                                | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[15].reg_slice_mi/b.b_pipe/st_mr_bvalid[15]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[15]_2[0]                                                                                                                                                                                                               | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[14]_2[0]                                                                                                                                                                                                               | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[13]_2[0]                                                                                                                                                                                                               | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[12]_0[0]                                                                                                                                                                                                               | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[11]_2[0]                                                                                                                                                                                                               | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[10]_2[0]                                                                                                                                                                                                               | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[5]_2[0]                                                                                                                                                                                                                | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__0_n_0                                                                                                                                                                                                 | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[6]_2[0]                                                                                                                                                                                                                | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__2_n_0                                                                                                                                                                                                 | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[7]_2[0]                                                                                                                                                                                                                | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[8]_0[0]                                                                                                                                                                                                                | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/next_state                                                                                                                                                                                                               | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/AS[0]                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                      | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                        |                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                        |                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.INCLUDE_STS_FIFO.I_BUF_STS_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                  |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                       |                2 |              3 |         1.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[15]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/E[0]                                                                                                                                                                                               | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                                              |                1 |              3 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/USE_SRL_FIFO.sig_wr_fifo                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                                                                       | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                                              |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[2]_i_1__2_n_0                                                                                                                                                                           | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                3 |              3 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[2]_i_1__1_n_0                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                                              |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[2]_i_1__15_n_0                                                                                                                                                                     | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b.b_pipe/st_mr_bvalid[8]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/st_mr_bvalid[4]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/st_mr_bvalid[2]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_rr_reg_9[0]                                                                                                                                                             | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/shift_ptr_p4_r[2]_i_1_n_0                                                                                                                                                                |                1 |              3 |         3.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_FIFO_WADDR_GRAY_SYNC/E[0]                                                                                                                                                         | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_core_reset                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_regslice/inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                                                                                                                                                                     | bdw/design_1_i/cpu/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/tstamp_d2_nxt                                                                                                                                                                      | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/reset_flop_out_reg[0]                                                                                                                                                                                |                3 |              3 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_AXI_RESET_RX_SYNC/reset_pipe_out                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_AXI_RESET_TX_SYNC/reset_pipe_out                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_RX_RESET_BUFFER/reset_flop_out                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_TX_RESET_BUFFER/reset_flop_out                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_core_cdc_sync_gt_tx_resetdone_0/tx_reset                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[9]_2[0]                                                                                                                                                                                                                | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                                | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[2]_i_1_n_0                                                                                                                                                                                               | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                    |                3 |              3 |         1.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/next_state                                                                                                                                                                                                               | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/AS[0]                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                                                                                                                                                       | bdw/design_1_i/cpu/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[2]_i_1_n_0                                                                                                                                                                 | bdw/design_1_i/cpu/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                          |                2 |              3 |         1.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_4/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aresetn_d_reg[0]                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/ena_d2_reg_0                                                                                                                                                                          | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_DECODER/reset_flop_out                                                                                                                                                                           |                1 |              3 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                 |                1 |              3 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                 |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/IIC_CONTROL_I/state0                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/E[0]                                                                                                                               | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync                                                                                                                    |                2 |              3 |         1.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_regslice/inst/b.b_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/preambleout[55]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TUSER_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0     |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                                                                               | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                                                                                   | bdw/design_1_i/cpu/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1024_1518_bytes_accumulator/counter_msb[23]_i_1__36_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/tdest_mapper_0/inst/m_axis_s2mm_tdest2                                                                                                                                                                                                                                                                               | bdw/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/ena_d1                                                                                                                                                                                | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/start_block_i_1_n_0                                                                                                                                                          |                3 |              4 |         1.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_core_cdc_sync_gt_tx_resetdone_0/user_tx_reset_0                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                                                           | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                                                                                                                                      | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.debounce_ct[3]_i_2__0_n_0                                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/SS[0]                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/GEN_INERTIAL.debounce_ct[3]_i_2_n_0                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/SR[0]                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                                                             | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/cntrl_strm_rd_0/inst/axi_flag_reg0                                                                                                                                                                                                                                                                                   | bdw/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/GEN_INERTIAL.debounce_ct[3]_i_2_n_0                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/SR[0]                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.debounce_ct[3]_i_2__0_n_0                                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/SS[0]                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                                                             | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_aresetn_d3                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/syncer_reset_from_tx_clk_to_Bus2IP_clk/reset_pipe_out                                                                                                                                                                     |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/ctl_gt_reset_all_r_i_1_n_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                                                           | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                                                                                  | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                              | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                                                             | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.debounce_ct[3]_i_2__0_n_0                                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/SS[0]                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_invalid_cnt                                                                                                                                                                       | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_invalid_cnt[3]_i_1_n_0                                                                                                                                                                       |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/GEN_INERTIAL.debounce_ct[3]_i_2_n_0                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/SR[0]                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip[3]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                                                           | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                                                                                  | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                                                           | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                                                             | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2[3]_i_1_n_0                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/GEN_INERTIAL.debounce_ct[3]_i_2_n_0                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/SR[0]                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/sync_intr_sent_0                                                                                                                                                                                                             | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/AS[0]                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                                                               |                3 |              4 |         1.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                                                                                  | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.debounce_ct[3]_i_2__0_n_0                                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/SS[0]                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                                                                                  | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_data2mstr_cmd_ready                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1_n_0                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                                                           | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/rx_serdes_reset_r[0]_i_1_n_0                                                                                                                                                                                   | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                                                               | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                                                                                                                                      | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/registers/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                                                                                                                                      | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                          | bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                          | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/ctl_tx_fcs_ins_enable_out_reg                                                                                                                                                            |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/registers/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                           | bdw/design_1_i/registers/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                          | bdw/design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out_reg                                        |                                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                                                               | bdw/design_1_i/cpu/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/en_wr_slverr_indication_r_i_1_n_0                                                                                                                                                                              | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/FSM_sequential_state_reg[2]                                                                                                                                                                                                                                                | bdw/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                                                                                                                                      | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d_reg[0]_1[0]                                                                                                                                                                                                                                   | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                            | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/s_axi_awready[0]                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                                | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.splitter_aw_si/s_axi_awready[0]                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[3]_i_1__0_n_0                                                                                                                                                                        | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                                | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                                                                                  | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                                                                                                                                      | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/shift                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                                                                    | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                                                                                                                               | bdw/design_1_i/cpu/ps7_0_axi_periph/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/D[7]                                                                                                                                                                                                                                                                     | bdw/design_1_i/cpu/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                                                                  | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[0].r_issuing_cnt_reg[2][0]                                                                                                                                                                                                           | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[10].r_issuing_cnt_reg[82][0]                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[11].r_issuing_cnt_reg[90][0]                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[12].r_issuing_cnt_reg[98][0]                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[13].r_issuing_cnt_reg[106][0]                                                                                                                                                                                                        | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[14].r_issuing_cnt_reg[114][0]                                                                                                                                                                                                        | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[1].r_issuing_cnt_reg[10][0]                                                                                                                                                                                                          | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_STATS/stat_rx_unicast_i_1_n_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                                                                                                | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int[31]_i_1_n_0                                                                                                                                                                                                 | bdw/design_1_i/IPMC/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                | bdw/design_1_i/IPMC/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                              | bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                | bdw/design_1_i/IPMC/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_serialInterface/FSM_sequential_CurrState_SISt[3]_i_1_n_0                                                                                                                                                                                                                                             | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_serialInterface/CurrState_SISt0                                                                                                                                                                                                                                                                                 |                4 |              4 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_serialInterface/FSM_sequential_CurrState_SISt[3]_i_1_n_0                                                                                                                                                                                                                                             | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_serialInterface/CurrState_SISt0                                                                                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axisafety_1/inst/S_AXI_WREADY0                                                                                                                                                                                                                                                                                          | bdw/design_1_i/C2C/axisafety_1/inst/M_AXI_WSTRB[3]_i_1_n_0                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                                                                      | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                                                                            | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                                                                    | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth_7p8125g_vio_0_inst/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                                                                                        | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[4]_0[4]                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[2].r_issuing_cnt_reg[18][0]                                                                                                                                                                                                          | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/enaout_reg_0[0]                                                                                                                                                                    | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_SCRAMBLER/reset_flop_out                                                                                                                                                                      |                1 |              4 |         4.00 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                   | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                       | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                                                                                             | bdw/design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_config_inst/i2c_master_top_m0/byte_controller/bit_controller/c_state                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[1]_0[0]                                                                                                                                                                                                                       | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[1]_0[1]                                                                                                                                                                                                                       | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                        | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                        | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[11].reg_slice_mi/b.b_pipe/gen_master_slots[11].w_issuing_cnt_reg[88][0]                                                                                                                                                                              | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[12].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[12].reg_slice_mi/b.b_pipe/gen_master_slots[12].w_issuing_cnt_reg[96][0]                                                                                                                                                                              | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[13].reg_slice_mi/b.b_pipe/gen_master_slots[13].w_issuing_cnt_reg[104][0]                                                                                                                                                                             | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[14].reg_slice_mi/b.b_pipe/gen_master_slots[14].w_issuing_cnt_reg[112][0]                                                                                                                                                                             | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[16].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/gen_master_slots[1].w_issuing_cnt_reg[8][0]                                                                                                                                                                                 | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_master_slots[2].w_issuing_cnt_reg[16][0]                                                                                                                                                                                | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/gen_master_slots[3].w_issuing_cnt_reg[24][0]                                                                                                                                                                                | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                          | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/gen_master_slots[4].w_issuing_cnt_reg[32][0]                                                                                                                                                                                | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                          | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_rr_reg_9[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                          | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/b.b_pipe/gen_master_slots[9].w_issuing_cnt_reg[72][0]                                                                                                                                                                                | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                                                                               | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                                                                                           | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                              | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/push                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/E[0]                                                                                                                                                                          | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out                                                                                                                                                                         |                3 |              4 |         1.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                              | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[7]_1[0]                                                                                                                                                                                                                | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[3].r_issuing_cnt_reg[26][0]                                                                                                                                                                                                          | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[4].r_issuing_cnt_reg[34][0]                                                                                                                                                                                                          | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[5].r_issuing_cnt_reg[42][0]                                                                                                                                                                                                          | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[6].r_issuing_cnt_reg[50][0]                                                                                                                                                                                                          | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[7].r_issuing_cnt_reg[58][0]                                                                                                                                                                                                          | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[8].r_issuing_cnt_reg[66][0]                                                                                                                                                                                                          | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[9].r_issuing_cnt_reg[74][0]                                                                                                                                                                                                          | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[7].w_issuing_cnt_reg[56][0]                                                                                                                                                                                                          | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[6].w_issuing_cnt_reg[48][0]                                                                                                                                                                                                          | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[15].w_issuing_cnt_reg[120][0]                                                                                                                                                                                                        | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[10].w_issuing_cnt_reg[80][0]                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[9]_1[0]                                                                                                                                                                                                                | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                                                                                  | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[6]_1[0]                                                                                                                                                                                                                | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[5]_1[0]                                                                                                                                                                                                                | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[10]_1[0]                                                                                                                                                                                                               | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[11]_1[0]                                                                                                                                                                                                               | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[13]_1[0]                                                                                                                                                                                                               | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[14]_1[0]                                                                                                                                                                                                               | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[15]_1[0]                                                                                                                                                                                                               | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[2]_1[0]                                                                                                                                                                                                                | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[3]_1[0]                                                                                                                                                                                                                | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[1]_1[0]                                                                                                                                                                                                                | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[8].w_issuing_cnt_reg[64][0]                                                                                                                                                                                                          | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                                                             | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                 |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/C2C/axisafety_1/inst/o_read_fault_i_1_n_0                                                                                                                                                                                                                                                                                              |                3 |              4 |         1.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_gth_7p8125g_vio_0_inst/inst/DECODER_INST/wr_en[4]_i_5                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.rdy_back_reg                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/C2C/axisafety_2/inst/o_read_fault_i_1_n_0                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.debounce_ct[3]_i_2__0_n_0                                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/SS[0]                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync                                                     |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync                                               |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                 |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync                                                                                                                    |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/registers/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync                                                                                                              |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                                                                                        | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                                                                        | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_data2mstr_cmd_ready                                                                                                                                                                                     | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                                                | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                                                | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/syncer_reset_from_Bus2IP_clk_to_tx_clk/reset_pipe_out                                                                                                                                                                     |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axisafety_2/inst/S_AXI_WREADY0                                                                                                                                                                                                                                                                                          | bdw/design_1_i/C2C/axisafety_2/inst/M_AXI_WSTRB[3]_i_1_n_0                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                                                                                  | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                                                                                                | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int[31]_i_1_n_0                                                                                                                                                                                                 | bdw/design_1_i/IPMC/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_config_inst/i2c_master_top_m0/byte_controller/bit_controller/c_state1__0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/GEN_INERTIAL.debounce_ct[3]_i_2_n_0                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/SR[0]                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/bram_loopback/axisafety_2/inst/o_read_fault_i_1_n_0                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                 |                1 |              4 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/txoutclkmon  |                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                              | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_eop_sent_reg_reg_0[0]                                                                                                                                                                              |                4 |              4 |         1.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1                                                                                                                                      |                2 |              4 |         2.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/txoutclkmon  |                                                                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                                  |                1 |              4 |         4.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                 |                1 |              4 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_ASYNC_FIFO.I_STSSTRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0            |                1 |              4 |         4.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/sync_intr_sent_0                                                                                                                                                                                                             | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/AS[0]                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TUSER/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                             |                1 |              4 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0               |                1 |              4 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/ftch_shftenbl                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/SR[0]                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                1 |              4 |         4.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/registers/axi_gpio_0/U0/gpio_core_1/gpio_io_o[19]                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                         |                1 |              4 |         4.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/txoutclkmon  |                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0               |                1 |              4 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                1 |              4 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.START_STOP_CDC/E[0]                                                                                                                                                                                                                       | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/scndry_out                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TDEST_TID_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                 |                1 |              4 |         4.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                 |                1 |              4 |         4.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                 |                2 |              4 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                4 |              4 |         1.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/gen_fwft.empty_fwft_i_reg_0                                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.EOF_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                                                                                                                    |                2 |              4 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_3                                                                                                          |                1 |              4 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/desc_fetch_req_reg_0[0]                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/SR[0]                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.ip_addr_cap0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth_7p8125g_vio_0_inst/inst/PROBE_IN_INST/Read_int                                                                                                                                                                                                                                                                             | c2c_mgt/c2c_gth_7p8125g_vio_0_inst/inst/DECODER_INST/int_cnt_rst_reg_0[0]                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_NO_LENGTH.desc_fetch_req_reg_0[0]                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/gen_wr_a.gen_word_narrow.mem_reg_0[0]                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/txoutclkmon  |                                                                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                                  |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out_reg                                        |                                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                 |                1 |              4 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_ASYNC_FIFO.I_CNTRL_STRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0     |                1 |              4 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                | bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg_n_0                                                                      |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/push                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TUSER/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                    |                2 |              5 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                |                2 |              5 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                      |                2 |              5 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg_n_0                                                                      |                1 |              5 |         5.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0] | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gen_gtwizard_gthe4.gtpowergood_int                                                             |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_regslice/inst/w.w_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                                                                                        |                3 |              5 |         1.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_FIXED/MORE_CHANNEL.ch_id_to_sg_reg[13]_1[0]                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/flush_bd_reg                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_FIXED/MORE_CHANNEL.ch_id_to_sg_reg[4]_1[0]                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/flush_bd_reg                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                        |                4 |              5 |         1.25 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_io_stage.tdm_out_reg_slice_inst/state[0]_i_2_n_0                                                                                                                                                                                                  | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_io_stage.tdm_out_reg_slice_inst/state[0]_i_1_n_0                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                 |                3 |              5 |         1.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_FIXED/MORE_CHANNEL.ch_id_to_sg_reg[5]_1[0]                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/flush_bd_reg                                                                                                                                                                                                                                          |                3 |              5 |         1.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TDEST_TID_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                2 |              5 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                |                                                                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg_n_0                                                                                                                                                 |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                   |                                                                                                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                       | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                                            | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                2 |              5 |         2.50 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/txoutclkmon  |                                                                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                                      |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                | bdw/design_1_i/IPMC/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                |                                                                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg_n_0                                                                                                                                                 |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                       | bdw/design_1_i/IPMC/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/dataout0[63]_i_1_n_0                                                                                                                                                                          |                2 |              5 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.sg_channel_id_int_reg[9]_0[0]                                                                                                                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/queue_sinit_0                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                              | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                     | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_ASYNC_FIFO.I_STSSTRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                   |                2 |              5 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                       | bdw/design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                                                                    | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_FOR_ASYNC.REG_TO_SECONDARY/FIFO_Full_reg                                                                                                                                                 | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[32]_i_1_n_0                                                                                                                                     |                3 |              5 |         1.67 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_DELETE_FCS/reset_flop_out                                                                                                                                                                        |                5 |              5 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                                               | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                          |                3 |              5 |         1.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                       | bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/s2mm_active_reg_rep__56_1[0]                                                                                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/queue_sinit_0                                                                                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                3 |              5 |         1.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg_n_0                                                                                                                                             |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg_n_0                                                                                                                                     |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axis_jtag_0/inst/u_jtag_fifo_proc/bit_count[4]_i_1_n_0                                                                                                                                                                                                                                                                      | bdw/design_1_i/axis_jtag_0/inst/u_jtag_fifo/reset                                                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any                                                                                                                   |                1 |              5 |         5.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_LBUS_FIFO/reset_flop_out                                                                                                                                                                         |                1 |              5 |         5.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_ASYNC_FIFO.I_CNTRL_STRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                            |                2 |              5 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/rst_in0                                                                                  |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg[0]_i_1_n_0                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/FSM_sequential_state_reg[0][0]                                                                                                                                                                                                                                             | bdw/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                                                                        | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                4 |              5 |         1.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                                               | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                                                                                | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/SR[1]                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                       | bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                                                                        | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/stat_rx_bad_preamble_i_1_n_0                                                                                                                                                                     |                2 |              5 |         2.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                                          | bdw/design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                | bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                                            | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                                                                                                      |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                                                                                        |                3 |              5 |         1.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0                                                                                                                                      |                2 |              5 |         2.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                        |                2 |              5 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                       | bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0                                                                                                          |                2 |              5 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any                                                    |                2 |              5 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/index[4]_i_1_n_0                                                                                                                                                                                                                                                          | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/SR[0]                                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/E[0]                                                                                                                                                                                                       | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FSM_onehot_current_state_reg[15]_1[0]                                                                                                                                                                      | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FSM_onehot_current_state_reg[15]_2[0]                                                                                                                                                                      | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_0                                                        |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any                                                    |                2 |              5 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                       | bdw/design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg_n_0                                                                                  |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axisafety_1/inst/sel                                                                                                                                                                                                                                                                                                    | bdw/design_1_i/C2C/axisafety_1/inst/M_AXI_ARESETN_reg_0                                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                | bdw/design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_core_cdc_sync_axi_gt_resetall_0/gtwiz_reset_all_in[0]                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_io_stage.tdm_out_reg_slice_inst/state[0]_i_2_n_0                                                                                                                                                                                                  | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_io_stage.tdm_out_reg_slice_inst/state[0]_i_1_n_0                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[6]_0[0]                                                                                                                                                                               | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                | bdw/design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_core_cdc_sync_axi_ctl_gt_tx_reset_0/s_out_d4                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                | bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/w.w_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_common_wrapper/design_1_xxv_ethernet_0_0_gt_gthe4_common_wrapper_i/common_inst/gtwiz_reset_qpll0lock_in[0]                                                                                                                                                                             |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_axi_awready[0][0]                                                                                                                                                                                                                                     | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                                        | bdw/design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                | bdw/design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/proc_sys_reset_2/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                                                                      |                4 |              5 |         1.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/next_state                                                                                                                                                                                                               | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg_0                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                                                      |                2 |              5 |         2.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ASYNC_CLOCKS.sg_channel_id_int_reg[1][0]                                                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/queue_sinit_0                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                  |                1 |              5 |         5.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_FIXED/MORE_CHANNEL.ch_id_to_sg_reg[1]_1[0]                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/flush_bd_reg                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ASYNC_CLOCKS.sg_channel_id_int_reg[2][0]                                                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/queue_sinit_0                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ASYNC_CLOCKS.sg_channel_id_int_reg[3][0]                                                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/queue_sinit_0                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TUSER_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                            |                2 |              5 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                                              | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                3 |              5 |         1.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                       | bdw/design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                       | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/ena_d2                                                                                                                                                                                | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_DECODER/chkr_error_block_d3                                                                                                                                                                      |                1 |              5 |         5.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_FIXED/MORE_CHANNEL.ch_id_to_sg_reg[2]_1[0]                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/flush_bd_reg                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                                                                                        |                4 |              5 |         1.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                                              | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ASYNC_CLOCKS.sg_channel_id_int_reg[4][0]                                                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/queue_sinit_0                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_FIXED/MORE_CHANNEL.ch_id_to_sg_reg[3]_1[0]                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/flush_bd_reg                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                      |                3 |              5 |         1.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/gtwiz_reset_all_in[0]                                                                                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                            |                2 |              5 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                                                                        | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                5 |              5 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_0/inst/u_jtag_proc/index[4]_i_1_n_0                                                                                                                                                                                                                                                                           | bdw/design_1_i/JTAG/axi_jtag_0/inst/u_axi4_lite_if/SR[0]                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1]                                                      | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0                                                                                                                                        | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[1]                                                                                                                                  |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axisafety_2/inst/sel                                                                                                                                                                                                                                                                                                    | bdw/design_1_i/C2C/axisafety_2/inst/M_AXI_ARESETN_reg_0                                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/bram_loopback/axisafety_2/inst/sel                                                                                                                                                                                                                                                                                          | bdw/design_1_i/bram_loopback/axisafety_2/inst/M_AXI_ARESETN_reg_0                                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                                                                        | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]                                                      | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                                                                                                           | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[0]                                                                                                                                  |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_1/inst/u_jtag_proc/index[4]_i_1_n_0                                                                                                                                                                                                                                                                           | bdw/design_1_i/JTAG/axi_jtag_1/inst/u_axi4_lite_if/SR[0]                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_FIXED/MORE_CHANNEL.ch_id_to_sg_reg[14]_1[0]                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/flush_bd_reg                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_FIXED/MORE_CHANNEL.ch_id_to_sg_reg[11]_1[0]                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/flush_bd_reg                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                       | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                                            | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_FIXED/MORE_CHANNEL.ch_id_to_sg_reg[15]_1[0]                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/flush_bd_reg                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/next_state                                                                                                                                                                                                               | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg_0                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                                                                        | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                4 |              5 |         1.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg_n_0                                                                                  |                1 |              5 |         5.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/txoutclkmon  |                                                                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                                      |                1 |              5 |         5.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_FIXED/MORE_CHANNEL.ch_id_to_sg_reg[7]_1[0]                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/flush_bd_reg                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_regslice/inst/w.w_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                                                                                      |                4 |              5 |         1.25 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.sg_channel_id_int_reg[12]_0[0]                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/queue_sinit_0                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.sg_channel_id_int_reg[13]_0[0]                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/queue_sinit_0                                                                                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.sg_channel_id_int_reg[0]_0[0]                                                                                                                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/queue_sinit_0                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.sg_channel_id_int_reg[10]_0[0]                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/queue_sinit_0                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.sg_channel_id_int_reg[11]_0[0]                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/queue_sinit_0                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.sg_channel_id_int_reg[14]_0[0]                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/queue_sinit_0                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_FIXED/MORE_CHANNEL.ch_id_to_sg_reg[6]_3[0]                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/flush_bd_reg                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.sg_channel_id_int_reg[15]_0[0]                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/queue_sinit_0                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_FIXED/MORE_CHANNEL.ch_id_to_sg_reg[8]_1[0]                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/flush_bd_reg                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.sg_channel_id_int_reg[5]_0[0]                                                                                                                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/queue_sinit_0                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_FIXED/MORE_CHANNEL.ch_id_to_sg_reg[9]_1[0]                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/flush_bd_reg                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.sg_channel_id_int_reg[6]_0[0]                                                                                                                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/queue_sinit_0                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                           | bdw/design_1_i/cpu/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_FIXED/MORE_CHANNEL.ch_id_to_sg_reg[0]_1[0]                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/flush_bd_reg                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_FIXED/MORE_CHANNEL.ch_id_to_sg_reg[10]_1[0]                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/flush_bd_reg                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_FIXED/MORE_CHANNEL.ch_id_to_sg_reg[12]_1[0]                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/flush_bd_reg                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.sg_channel_id_int_reg[8]_0[0]                                                                                                                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/queue_sinit_0                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_regslice/inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                                                                    |                4 |              5 |         1.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                       | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                               |                                                                                                                                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                        |                2 |              5 |         2.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.INCLUDE_STS_FIFO.I_BUF_STS_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                   |                3 |              5 |         1.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      | bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEIR_O                                                                                                                                                                                                                                      | bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                  | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                  |                1 |              6 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/AR[0]                                                                                    |                2 |              6 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                                                                       | bdw/design_1_i/cpu/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_9                                                                                                                                                  |                5 |              6 |         1.20 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                                                                                                                               | bdw/design_1_i/cpu/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                  | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                  |                1 |              6 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                      | bdw/design_1_i/cpu/proc_sys_reset_1/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                                                                       | bdw/design_1_i/cpu/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_regslice/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                          | bdw/design_1_i/registers/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                                                      | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg[0]_i_1_n_0                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/registers/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                           | bdw/design_1_i/cpu/ps7_0_axi_periph/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                        |                5 |              6 |         1.20 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      | bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg[5]_i_1_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                          | bdw/design_1_i/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_regslice/inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                                                                      |                4 |              6 |         1.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/p_0_in_0[0]                                                                                                                                                                                                  | bdw/design_1_i/IPMC/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2]                                                                                                                                                                    |                4 |              6 |         1.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[5]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_regslice/inst/ar.ar_pipe/m_payload_i[31]_i_1__1_n_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                     |                4 |              6 |         1.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                     |                4 |              6 |         1.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/sig_m_valid_dup_i_1_n_0                                                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                   |                1 |              6 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__0_n_0                                           |                1 |              6 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1                                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_out                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/p_0_in_0[0]                                                                                                                                                                                                  | bdw/design_1_i/IPMC/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2]                                                                                                                                                                    |                3 |              6 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                            |                3 |              6 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1_n_0                                              |                1 |              6 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/proc_sys_reset_2/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                      | bdw/design_1_i/cpu/proc_sys_reset_2/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/syncer_reset_from_Bus2IP_clk_to_rx_clk/reset_pipe_out                                                                                                                                                                     |                3 |              6 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                        | bdw/design_1_i/IPMC/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                            |                3 |              6 |         2.00 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/AR[0]                                                                                    |                2 |              6 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                                                                       | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_coelsc_tag_reg0                                                                                                                                                                      |                2 |              6 |         3.00 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_config_inst/i2c_master_top_m0/byte_controller/bit_controller/fSDA                                                                                                                                                                                                   | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/p_1_in0                                                                                                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                                                              | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                                                      |                1 |              6 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                                                     | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                                                   | bdw/design_1_i/cpu/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_3                                                                                                                                      |                4 |              6 |         1.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                                                   | bdw/design_1_i/cpu/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/wait_ctr[12]_i_2_n_0                                                          | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/wait_ctr[12]_i_1_n_0                                                                     |                2 |              6 |         3.00 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      | bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/user_code_sel                                                                                                                                                                                                                                                   | bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                      | bdw/design_1_i/cpu/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                                                                         | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_4                                                                                                                                      |                3 |              6 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/sts_shftenbl8_out                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_FOR_ASYNC.REG_TO_SECONDARY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0[0]                                                                                             |                1 |              6 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/wait_ctr[12]_i_2__0_n_0                                                       | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/wait_ctr[12]_i_1__0_n_0                                                                  |                2 |              6 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_core_cdc_sync_gt_rxreset_0/rx_reset                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/ena_d2                                                                                                                                                                                | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/stat_rx_valid_ctrl_code_i_1_n_0                                                                                                                                                                  |                6 |              6 |         1.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/GEN_MUXFARM_64.sig_shift_case_reg0                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                                                                       | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                     |                6 |              6 |         1.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/ena_d1                                                                                                                                                                                | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_DECODER/reset_flop_out                                                                                                                                                                           |                3 |              6 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/syncer_reset_from_rx_clk_to_Bus2IP_clk/reset_pipe_out                                                                                                                                                                     |                2 |              6 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                                                               | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt0                                                                                                                                                                              | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RESET_FLOP_WORD_ALIGNER/SR[0]                                                                                                                                                                               |                1 |              6 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                          |                2 |              7 |         3.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[2].I_S2MM_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[7].I_MM2S_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[11].I_S2MM_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                                                              |                1 |              7 |         7.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2[0]                                                                                                                                                                                                  |                1 |              7 |         7.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqdelay_wren_reg_1[0]                                                                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                4 |              7 |         1.75 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[1].I_S2MM_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[15].I_S2MM_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[9].I_MM2S_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]_repN                                                                                              |                4 |              7 |         1.75 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/E[0]                                                                                                                                                                               | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_SCRAMBLER/reset_flop_out                                                                                                                                                                      |                2 |              7 |         3.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                                            |                4 |              7 |         1.75 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                              |                1 |              7 |         7.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[8].I_MM2S_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_HI_BER_MONITOR/framing_error_cnt[6]_i_2_n_0                                                                                                                                                   | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_HI_BER_MONITOR/framing_error_cnt[6]_i_1_n_0                                                                                                                                                              |                2 |              7 |         3.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[10].I_S2MM_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                                                              |                1 |              7 |         7.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_0                                                                                                                                           | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr[6]_i_1_n_0                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1__0_n_0                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                |                                                                                                                                                                                                                                                                                                                                            | bdw/p_10_out                                                                                                                                                                                                                                                                                                                                          |                1 |              7 |         7.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg_n_0_[0]                                                                                                                                                                                     |                5 |              7 |         1.40 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]                                                      | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                                                                                                           | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                                                                                                                              |                1 |              7 |         7.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/SS[0]                                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[7].I_S2MM_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[6].I_S2MM_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                3 |              7 |         2.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[1]_0[1]                                                                                                                                                                                                                     | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[12].I_S2MM_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                                                              |                1 |              7 |         7.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[8].I_S2MM_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[5].I_S2MM_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[4].I_S2MM_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]_repN                                                                                              |                2 |              7 |         3.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[9].I_S2MM_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data[25]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                                     |                5 |              7 |         1.40 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1]                                                      | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0                                                                                                                                        | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                                                                                                                              |                1 |              7 |         7.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[10]_i_1_n_0                                                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_DECODER/lfi                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                5 |              7 |         1.40 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/test_ena                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_DESCR/SR[0]                                                                                                                                                                                      |                1 |              7 |         7.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[3].I_S2MM_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_6                                                                                                                                      |                5 |              7 |         1.40 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_11                                                                                                                                     |                5 |              7 |         1.40 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_10                                                                                                                                     |                6 |              7 |         1.17 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                                                                                              | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1                                                                                                                                      |                1 |              7 |         7.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gte4_drp_arb_i/DADDR_O[7]_i_1_n_0                                                                 | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                              |                2 |              7 |         3.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/daddr[7]_i_1__1_n_0                                                           |                                                                                                                                                                                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_5                                                                                                                                      |                5 |              7 |         1.40 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[13].I_S2MM_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                                                              |                1 |              7 |         7.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_7                                                                                                                                      |                5 |              7 |         1.40 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_8                                                                                                                                      |                4 |              7 |         1.75 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[14].I_S2MM_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                                                              |                1 |              7 |         7.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_9                                                                                                                                      |                3 |              7 |         2.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1                                                                                                                                      |                3 |              7 |         2.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2                                                                                                                                      |                5 |              7 |         1.40 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel_14                                                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data[25]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                                                                                                     |                1 |              7 |         7.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                4 |              7 |         1.75 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/reset_count_start_reg_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                1 |              7 |         7.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gte4_drp_arb_i/DADDR_O[7]_i_1__0_n_0                                                              | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                              |                2 |              7 |         3.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                                                       | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                                                       | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/daddr[7]_i_1_n_0                                                              |                                                                                                                                                                                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[5].I_MM2S_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TUSER/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                              |                2 |              7 |         3.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/s_axi_awready[0]                                                                                                                                                                                                       | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                4 |              7 |         1.75 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0] | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                                                               |                1 |              7 |         7.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/reset_count_start_reg_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                1 |              7 |         7.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[13].I_MM2S_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                                                              |                1 |              7 |         7.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[10].I_MM2S_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                                                              |                1 |              7 |         7.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[11].I_MM2S_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[4].I_MM2S_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                3 |              7 |         2.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[12].I_MM2S_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                                                              |                1 |              7 |         7.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[3].I_MM2S_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                |                                                                                                                                                                                                                                                                                                                                            | bdw/do_cc_r_reg[1]_3                                                                                                                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                                               | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[14].I_MM2S_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[15].I_MM2S_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                                                              |                1 |              7 |         7.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                                     |                4 |              7 |         1.75 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[6].I_MM2S_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[1].I_MM2S_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]_repN_1                                                                                            |                1 |              7 |         7.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[2].I_MM2S_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_8                                                                                                                                      |                2 |              7 |         3.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_3                                                                                                                                      |                6 |              7 |         1.17 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_4                                                                                                                                      |                6 |              7 |         1.17 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_3                                                                                                                                      |                5 |              7 |         1.40 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_4                                                                                                                                      |                3 |              7 |         2.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_5                                                                                                                                      |                5 |              7 |         1.40 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_6                                                                                                                                      |                4 |              7 |         1.75 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_7                                                                                                                                      |                1 |              7 |         7.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                                                       | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_9                                                                                                                                      |                1 |              7 |         7.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                                                       | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                       |                7 |              7 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/registers/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                   | bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                4 |              7 |         1.75 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                                                                           | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                                                                           | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[0].I_MM2S_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                     | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                         |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/genblk2[2].M1/bytePtr_reg_reg_n_0_[2]                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                    | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                        |                1 |              8 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rvalid                                                                                                                                                                     | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_rvalid_0[0]                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                    | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                        |                1 |              8 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                                                                                                   | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                                                                                                   | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/ipmb_watchdog_0/inst/sda1_it_cnt                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/ipmb_watchdog_0/inst/sda0_it_cnt                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                    | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                        |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                    | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/ipmb_watchdog_0/inst/scl0_it_cnt                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                                                                                                                                                   | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                    | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                        |                1 |              8 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_1/inst/u_axi4_lite_if/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                                                                      | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_1/inst/u_axi4_lite_if/p_1_in[31]                                                                                                                                                                                                                                                                              | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_1/inst/u_axi4_lite_if/p_1_in[23]                                                                                                                                                                                                                                                                              | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_1/inst/u_axi4_lite_if/p_1_in[15]                                                                                                                                                                                                                                                                              | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_1/inst/u_axi4_lite_if/p_1_in[7]                                                                                                                                                                                                                                                                               | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_1/inst/u_axi4_lite_if/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_1/inst/u_axi4_lite_if/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                                                                     | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_1/inst/u_axi4_lite_if/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_1/inst/u_axi4_lite_if/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_1/inst/u_axi4_lite_if/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_1/inst/u_axi4_lite_if/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                                                                     | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                                                                 | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_1/inst/u_axi4_lite_if/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                                                                        | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                                                                                                                                                                                   | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                                                                                                                                                                   | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                8 |              8 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_1/inst/u_axi4_lite_if/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_1/inst/u_jtag_proc/tck_en                                                                                                                                                                                                                                                                                     | bdw/design_1_i/JTAG/axi_jtag_1/inst/u_axi4_lite_if/SR[0]                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                                                                                         | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                                                                                         | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                                                                                                                                                                   | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                                                                  | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                                                                 | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                     | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                         |                1 |              8 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                                                                 | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/p_1_in[15]                                                                                                                                                                                                                                                             | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/done_reg_0[0]                                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                                                   | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                7 |              8 |         1.14 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                                                   | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                                                   | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                                                                                                   | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                                                   | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                                                                                                   | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                                                   | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                                                   | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                                                   | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                                                                                                   | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/p_1_in[0]                                                                                                                                                                                                                                                              | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/done_reg_0[0]                                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                                                                                                   | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/p_1_in[23]                                                                                                                                                                                                                                                             | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/done_reg_0[0]                                                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/p_1_in[31]                                                                                                                                                                                                                                                             | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/done_reg_0[0]                                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                                                                                                   | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                7 |              8 |         1.14 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_en                                                                                                                                                                                                                                                                    | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/SR[0]                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                                                                                                   | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                                                                                                   | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                                                                                                   | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                             | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                             |                1 |              8 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                7 |              8 |         1.14 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                                                                                                   | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                                                                               | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                7 |              8 |         1.14 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                                                              | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                                                              | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                                                                              | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                7 |              8 |         1.14 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                             | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                                                     | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/ipmb_watchdog_0/inst/scl1_it_cnt                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                                                                                                   | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                                                                                                   | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                7 |              8 |         1.14 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_ASYNC_FIFO.I_CNTRL_STRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_ASYNC_FIFO.I_CNTRL_STRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                      |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                                                                   | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                                                                                                   | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg0[23]_i_1_n_0                                                                                                                                                                                                                                                   | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                   | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg0[7]_i_1_n_0                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                                                   | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                                                   | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                                                                          | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[423]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_serialInterface/next_rxData_0                                                                                                                                                                                                                                                                        | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_serialInterface/CurrState_SISt0                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_serialInterface/regAddr[7]_i_1_n_0                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[511]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[503]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[495]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[487]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                6 |              8 |         1.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[479]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[471]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[463]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[455]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                6 |              8 |         1.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[447]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[439]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[431]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_serialInterface/next_dataOut                                                                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_serialInterface/CurrState_SISt0                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[415]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[407]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[399]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[391]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[383]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[375]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[367]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[359]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                7 |              8 |         1.14 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[351]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[343]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                6 |              8 |         1.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[335]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                7 |              8 |         1.14 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[327]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                6 |              8 |         1.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[95]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[199]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[191]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[183]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[175]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[167]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[159]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[151]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[143]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[135]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[127]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[119]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[111]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[103]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[319]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[87]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[71]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[79]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[55]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                       |                7 |              8 |         1.14 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[47]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                       |                6 |              8 |         1.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[39]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[31]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[63]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[23]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                       |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[15]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[7]                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[263]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_cntl_accept                                                                                                                                                           | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[87]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                       |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[71]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[79]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[55]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[47]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                       |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[39]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[31]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                       |                7 |              8 |         1.14 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[63]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[23]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                                                              | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                                                             |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[15]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[7]                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[263]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                6 |              8 |         1.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[95]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                             | bdw/design_1_i/cpu/ps7_0_axi_periph/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup2                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly[0]                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                                                                      | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                                                                      | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                  | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                  |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                                                                      | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                                                               | bdw/design_1_i/IPMC/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[0]_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                                                             | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out                                                                                                                                        | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                                                             | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                                                               | bdw/design_1_i/IPMC/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[0]_i_1_n_0                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[199]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                6 |              8 |         1.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[311]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[303]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                6 |              8 |         1.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[295]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                6 |              8 |         1.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[287]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[279]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[271]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                7 |              8 |         1.14 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[255]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[247]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[239]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[231]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                7 |              8 |         1.14 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[223]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[215]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[207]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[207]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[191]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[183]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[175]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[167]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[159]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[151]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[143]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[135]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[127]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[119]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[111]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/p_3_out[103]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                                                                                     | bdw/design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[15][0]                                                                                    | bdw/design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[14][0]                                                                                    | bdw/design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                                                                   | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                  | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[13][0]                                                                                    | bdw/design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[12][0]                                                                                    | bdw/design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[11][0]                                                                                    | bdw/design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                |                                                                                                                                                                                                                                                                                                                                            | c2c_mgt/gt_txdata_r[0][25]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[10][0]                                                                                    | bdw/design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                |                                                                                                                                                                                                                                                                                                                                            | c2c_mgt/gt_txdata_r[1][25]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[9][0]                                                                                     | bdw/design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_0                                                                                                                                           | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                                                                                                                     |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[8][0]                                                                                     | bdw/design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                             | bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                                                                                     | bdw/design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                                                                                     | bdw/design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                             | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/SR[0]                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                                                                                     | bdw/design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                                                              | bdw/design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                                                             | bdw/design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                                                             | bdw/design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                             | bdw/design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                                                             | bdw/design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                                                              | bdw/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/SR[0]                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[6]                                                                                                                                                                                                                                              | bdw/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                                                                                     | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                                                     | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                7 |              8 |         1.14 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                7 |              8 |         1.14 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                                                                     | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                7 |              8 |         1.14 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                                                                     | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                             | bdw/design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                                                                     | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                                                                     | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                                                                                     | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_config_inst/i2c_master_top_m0/byte_controller/E[0]                                                                                                                                                                                                                  | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/p_1_in0                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqthresh_wren_reg_0[0]                                                                                                                                                                                                                            | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[311]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[415]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[407]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[399]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[391]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[383]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[375]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[367]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[359]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[351]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[343]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[335]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[327]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[319]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[423]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[303]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                                              |                1 |              8 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[295]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[287]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[279]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[271]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[255]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[247]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[239]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[231]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[223]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[215]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_serialInterface/next_rxData_0                                                                                                                                                                                                                                                                        | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_serialInterface/CurrState_SISt0                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                                                                                | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/SR[0]                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_tlast_out_reg[0]                                                                                                                                                | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                                                                          |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.MM2S_INCLUDED.MULTI_INTERRUPT.GEN_MM2S_CH_INTR[0].I_AXI_SG_INTRPT_CH1/ch_thresh_count[7]_i_1__15_n_0                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_gth_7p8125g_vio_0_inst/inst/PROBE_IN_INST/addr_count[2]                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                  | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqthresh_wren_reg_0[0]                                                                                                                                                                                                                            | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                  | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                  |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0[0]                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                                                                      | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/E[0]                                                                                                                                                                                                                                             | bdw/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_serialInterface/next_dataOut                                                                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_serialInterface/CurrState_SISt0                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_serialInterface/regAddr[7]_i_1_n_0                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[511]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[503]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[495]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[487]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[479]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[471]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[463]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[455]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[447]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                6 |              8 |         1.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[439]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/p_3_out[431]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.MM2S_INCLUDED.MULTI_INTERRUPT.GEN_MM2S_CH_INTR[0].I_AXI_SG_INTRPT_CH1/GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[0].I_MM2S_DMA_REGISTER/dmacr_i_reg[28]_0[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[2].I_AXI_SG_INTRPT_CH2/ch_thresh_count[7]_i_1__1_n_0                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[2].I_AXI_SG_INTRPT_CH2/GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[2].I_S2MM_DMA_REGISTER/dmacr_i_reg[28]_0[0]                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[1].I_AXI_SG_INTRPT_CH2/ch_thresh_count[7]_i_1__0_n_0                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[1].I_AXI_SG_INTRPT_CH2/GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[1].I_S2MM_DMA_REGISTER/dmacr_i_reg[28]_0[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[15].I_AXI_SG_INTRPT_CH2/ch_thresh_count[7]_i_1__14_n_0                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[15].I_AXI_SG_INTRPT_CH2/GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[15].I_S2MM_DMA_REGISTER/dmacr_i_reg[28]_1[0]                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_1/inst/u_axi4_lite_if/slv_reg4[31]_i_2_n_0                                                                                                                                                                                                                                                                    | bdw/design_1_i/JTAG/axi_jtag_1/inst/u_axi4_lite_if/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[14].I_AXI_SG_INTRPT_CH2/ch_thresh_count[7]_i_1__13_n_0                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                               | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[14].I_AXI_SG_INTRPT_CH2/GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[14].I_S2MM_DMA_REGISTER/dmacr_i_reg[28]_1[0]                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[3].I_AXI_SG_INTRPT_CH2/GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[3].I_S2MM_DMA_REGISTER/dmacr_i_reg[28]_0[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[13].I_AXI_SG_INTRPT_CH2/ch_thresh_count[7]_i_1__12_n_0                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[13].I_AXI_SG_INTRPT_CH2/GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[13].I_S2MM_DMA_REGISTER/dmacr_i_reg[28]_0[0]                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[12].I_AXI_SG_INTRPT_CH2/ch_thresh_count[7]_i_1__11_n_0                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]               | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[12].I_AXI_SG_INTRPT_CH2/GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[12].I_S2MM_DMA_REGISTER/dmacr_i_reg[28]_0[0]                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[11].I_AXI_SG_INTRPT_CH2/ch_thresh_count[7]_i_1__10_n_0                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[11].I_AXI_SG_INTRPT_CH2/GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[11].I_S2MM_DMA_REGISTER/dmacr_i_reg[28]_0[0]                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[10].I_AXI_SG_INTRPT_CH2/ch_thresh_count[7]_i_1__9_n_0                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[6].I_AXI_SG_INTRPT_CH2/GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[6].I_S2MM_DMA_REGISTER/dmacr_i_reg[28]_0[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[9].I_AXI_SG_INTRPT_CH2/GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[9].I_S2MM_DMA_REGISTER/dmacr_i_reg[28]_0[0]                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[8].I_AXI_SG_INTRPT_CH2/ch_thresh_count[7]_i_1__7_n_0                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                7 |              8 |         1.14 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                    | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[8].I_AXI_SG_INTRPT_CH2/GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[8].I_S2MM_DMA_REGISTER/dmacr_i_reg[28]_0[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[7].I_AXI_SG_INTRPT_CH2/ch_thresh_count[7]_i_1__6_n_0                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[7].I_AXI_SG_INTRPT_CH2/GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[7].I_S2MM_DMA_REGISTER/dmacr_i_reg[28]_0[0]                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[6].I_AXI_SG_INTRPT_CH2/ch_thresh_count[7]_i_1__5_n_0                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_rr                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                                                                          | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                                                                        | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[5].I_AXI_SG_INTRPT_CH2/ch_thresh_count[7]_i_1__4_n_0                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                                                                   | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[5].I_AXI_SG_INTRPT_CH2/GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[5].I_S2MM_DMA_REGISTER/dmacr_i_reg[28]_0[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[4].I_AXI_SG_INTRPT_CH2/ch_thresh_count[7]_i_1__3_n_0                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                    | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[4].I_AXI_SG_INTRPT_CH2/GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[4].I_S2MM_DMA_REGISTER/dmacr_i_reg[28]_0[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[3].I_AXI_SG_INTRPT_CH2/ch_thresh_count[7]_i_1__2_n_0                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.MM2S_INCLUDED.MULTI_INTERRUPT.GEN_MM2S_CH_INTR[4].I_AXI_SG_INTRPT_CH1/ch_thresh_count[7]_i_1__19_n_0                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.MM2S_INCLUDED.MULTI_INTERRUPT.GEN_MM2S_CH_INTR[7].I_AXI_SG_INTRPT_CH1/GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[7].I_MM2S_DMA_REGISTER/dmacr_i_reg[28]_0[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TUSER/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TUSER/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                              |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                    | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.MM2S_INCLUDED.MULTI_INTERRUPT.GEN_MM2S_CH_INTR[6].I_AXI_SG_INTRPT_CH1/ch_thresh_count[7]_i_1__21_n_0                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.MM2S_INCLUDED.MULTI_INTERRUPT.GEN_MM2S_CH_INTR[6].I_AXI_SG_INTRPT_CH1/GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[6].I_MM2S_DMA_REGISTER/dmacr_i_reg[28]_0[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.MM2S_INCLUDED.MULTI_INTERRUPT.GEN_MM2S_CH_INTR[5].I_AXI_SG_INTRPT_CH1/ch_thresh_count[7]_i_1__20_n_0                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                          |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.MM2S_INCLUDED.MULTI_INTERRUPT.GEN_MM2S_CH_INTR[5].I_AXI_SG_INTRPT_CH1/GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[5].I_MM2S_DMA_REGISTER/dmacr_i_reg[28]_0[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                                                                       | bdw/design_1_i/cpu/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.MM2S_INCLUDED.MULTI_INTERRUPT.GEN_MM2S_CH_INTR[7].I_AXI_SG_INTRPT_CH1/ch_thresh_count[7]_i_1__22_n_0                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.MM2S_INCLUDED.MULTI_INTERRUPT.GEN_MM2S_CH_INTR[4].I_AXI_SG_INTRPT_CH1/GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[4].I_MM2S_DMA_REGISTER/dmacr_i_reg[28]_0[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.MM2S_INCLUDED.MULTI_INTERRUPT.GEN_MM2S_CH_INTR[3].I_AXI_SG_INTRPT_CH1/ch_thresh_count[7]_i_1__18_n_0                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.MM2S_INCLUDED.MULTI_INTERRUPT.GEN_MM2S_CH_INTR[3].I_AXI_SG_INTRPT_CH1/GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[3].I_MM2S_DMA_REGISTER/dmacr_i_reg[28]_0[0]                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.MM2S_INCLUDED.MULTI_INTERRUPT.GEN_MM2S_CH_INTR[2].I_AXI_SG_INTRPT_CH1/ch_thresh_count[7]_i_1__17_n_0                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_ASYNC_FIFO.I_STSSTRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_ASYNC_FIFO.I_STSSTRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                             |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.MM2S_INCLUDED.MULTI_INTERRUPT.GEN_MM2S_CH_INTR[2].I_AXI_SG_INTRPT_CH1/GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[2].I_MM2S_DMA_REGISTER/dmacr_i_reg[28]_0[0]                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/col_cnt[7]_i_1_n_0                                                                                                                                                                    | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_DECODER/reset_flop_out                                                                                                                                                                           |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                          | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.MM2S_INCLUDED.MULTI_INTERRUPT.GEN_MM2S_CH_INTR[1].I_AXI_SG_INTRPT_CH1/ch_thresh_count[7]_i_1__16_n_0                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                     | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                             |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr[7]_i_1__0_n_0                                                                                                                                                                                                       | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[10].I_AXI_SG_INTRPT_CH2/GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[10].I_S2MM_DMA_REGISTER/dmacr_i_reg[28]_0[0]                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                                                                          | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]               | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[0].I_AXI_SG_INTRPT_CH2/ch_thresh_count[7]_i_1_n_0                                                                                                                                                        | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_good_strm_dbeat9_out                                                                                                                                                                                                           | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GEN_INDET_BTT.lsig_end_of_cmd_reg_reg[0]                                                                                                                                                                 |                1 |              8 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                                                                        | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__1_n_0                                                                                                                                                                                                       | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[9].I_AXI_SG_INTRPT_CH2/ch_thresh_count[7]_i_1__8_n_0                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[0].I_AXI_SG_INTRPT_CH2/GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER/dmacr_i_reg[28]_1[0]                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[10].PKTDRP_THRESH_WREN_CDC/E[0]                                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/scndry_out                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[0].PKTDRP_THRESH_WREN_CDC/E[0]                                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/scndry_out                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                                                                   | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                                                                   | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                    | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.MM2S_INCLUDED.MULTI_INTERRUPT.GEN_MM2S_CH_INTR[9].I_AXI_SG_INTRPT_CH1/ch_thresh_count[7]_i_1__24_n_0                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.MM2S_INCLUDED.MULTI_INTERRUPT.GEN_MM2S_CH_INTR[9].I_AXI_SG_INTRPT_CH1/GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[9].I_MM2S_DMA_REGISTER/dmacr_i_reg[28]_0[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.MM2S_INCLUDED.MULTI_INTERRUPT.GEN_MM2S_CH_INTR[8].I_AXI_SG_INTRPT_CH1/ch_thresh_count[7]_i_1__23_n_0                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.MM2S_INCLUDED.MULTI_INTERRUPT.GEN_MM2S_CH_INTR[8].I_AXI_SG_INTRPT_CH1/GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[8].I_MM2S_DMA_REGISTER/dmacr_i_reg[28]_0[0]                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[581]_0[31]                                                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/SS[0]                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[581]_0[7]                                                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[336]_0[0]                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                             | bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[581]_0[13]                                                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[352][0]                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[581]_0[13]                                                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[352]_0[0]                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_ASYNC_FIFO.I_STSSTRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                             |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[581]_0[19]                                                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[384][0]                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[581]_0[19]                                                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[384]_0[0]                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[581]_0[25]                                                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[560][0]                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[581]_0[25]                                                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[560]_0[0]                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[581]_0[31]                                                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[576][0]                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[581]_0[7]                                                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[336][0]                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[30]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[96][0]                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[24]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[80][0]                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                             | bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[18]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[64][0]                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[12]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[48][0]                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[6]                                                                                                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[32][0]                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[16][0]                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[36]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[112][0]                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TUSER_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                      |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[7].PKTDRP_THRESH_WREN_CDC/E[0]                                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/scndry_out                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[15].PKTDRP_THRESH_WREN_CDC/E[0]                                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/scndry_out                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                    | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                        |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[1].PKTDRP_THRESH_WREN_CDC/E[0]                                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/scndry_out                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[2].PKTDRP_THRESH_WREN_CDC/E[0]                                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/scndry_out                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                  |                4 |              8 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[3].PKTDRP_THRESH_WREN_CDC/E[0]                                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/scndry_out                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[4].PKTDRP_THRESH_WREN_CDC/E[0]                                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/scndry_out                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[14].PKTDRP_THRESH_WREN_CDC/E[0]                                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/scndry_out                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[5].PKTDRP_THRESH_WREN_CDC/E[0]                                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/scndry_out                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[6].PKTDRP_THRESH_WREN_CDC/E[0]                                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/scndry_out                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[42]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[128][0]                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                     | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                         |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[13].PKTDRP_THRESH_WREN_CDC/E[0]                                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/scndry_out                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[8].PKTDRP_THRESH_WREN_CDC/E[0]                                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/scndry_out                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[9].PKTDRP_THRESH_WREN_CDC/E[0]                                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/scndry_out                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                    | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                        |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                 | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                  |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[12].PKTDRP_THRESH_WREN_CDC/E[0]                                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/scndry_out                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                     | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                         |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[11].PKTDRP_THRESH_WREN_CDC/E[0]                                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/scndry_out                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[133]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_3[0]                                                                                                                                 |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[103]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_8[0]                                                                                                                                 |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[109]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_7[0]                                                                                                                                 |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[109]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_7[0]                                                                                                                                 |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[115]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_6[0]                                                                                                                                 |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[115]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_6[0]                                                                                                                                 |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[121]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_5[0]                                                                                                                                 |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[121]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_5[0]                                                                                                                                 |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[127]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_4[0]                                                                                                                                 |                6 |              8 |         1.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[127]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_4[0]                                                                                                                                 |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[133]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_3[0]                                                                                                                                 |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[103]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_8[0]                                                                                                                                 |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[139]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_10[0]                                                                                                                                |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[139]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_10[0]                                                                                                                                |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                        | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[145]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2[0]                                                                                                                                 |                5 |              8 |         1.60 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[145]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2[0]                                                                                                                                 |                6 |              8 |         1.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[151]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1[0]                                                                                                                                 |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[151]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1[0]                                                                                                                                 |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TDEST_TID_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                4 |              8 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[157]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0[0]                                                                                                                                 |                5 |              8 |         1.60 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[157]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0[0]                                                                                                                                 |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[78]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[224][0]                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[48]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[144][0]                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/E[0]                                                                                                                                                                          | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/parity_valid_pipe[0][7]_i_1_n_0                                                                                                                                                          |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[54]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[160][0]                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                  |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[60]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[176][0]                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gte4_drp_arb_i/timeout_cntr[7]_i_1_n_0                                                            |                                                                                                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[66]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[192][0]                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[72]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[208][0]                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2                                                                                                                                      |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                             | bdw/design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_1/inst/u_axi4_lite_if/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                                                                                     | bdw/design_1_i/JTAG/axi_jtag_1/inst/u_axi4_lite_if/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                             | bdw/design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_12                                                                                                                                     |                1 |              8 |         8.00 |
| ~bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[84]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[240][0]                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gte4_drp_arb_i/timeout_cntr[7]_i_1__0_n_0                                                         |                                                                                                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[90]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[256][0]                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                                              |                2 |              8 |         4.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1523_1548_bytes_accumulator/counter_msb[23]_i_1__14_n_0                                                                                                                                            |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[97]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_9[0]                                                                                                                                 |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[97]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_9[0]                                                                                                                                 |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[13][0]                                                                                        | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                                                                   | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1_n_0                                                                                | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1_n_0                                                                                | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.MM2S_INCLUDED.MULTI_INTERRUPT.GEN_MM2S_CH_INTR[11].I_AXI_SG_INTRPT_CH1/ch_thresh_count[7]_i_1__26_n_0                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_2_n_0                                                                                | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TDEST_TID_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TDEST_TID_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.MM2S_INCLUDED.MULTI_INTERRUPT.GEN_MM2S_CH_INTR[14].I_AXI_SG_INTRPT_CH1/GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[14].I_MM2S_DMA_REGISTER/dmacr_i_reg[28]_0[0]                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.MM2S_INCLUDED.MULTI_INTERRUPT.GEN_MM2S_CH_INTR[11].I_AXI_SG_INTRPT_CH1/GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[11].I_MM2S_DMA_REGISTER/dmacr_i_reg[28]_0[0]                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.MM2S_INCLUDED.MULTI_INTERRUPT.GEN_MM2S_CH_INTR[14].I_AXI_SG_INTRPT_CH1/ch_thresh_count[7]_i_1__29_n_0                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.MM2S_INCLUDED.MULTI_INTERRUPT.GEN_MM2S_CH_INTR[15].I_AXI_SG_INTRPT_CH1/GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[15].I_MM2S_DMA_REGISTER/dmacr_i_reg[28]_0[0]                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/genblk2[2].M1/b[7]_i_1_n_0                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[15][0]                                                                                        | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[14][0]                                                                                        | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                                                                          | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1_n_0                                                                                | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[12][0]                                                                                        | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_0/inst/u_axi4_lite_if/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                                                                     | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_0/inst/u_axi4_lite_if/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_0/inst/u_axi4_lite_if/p_1_in[7]                                                                                                                                                                                                                                                                               | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_0/inst/u_axi4_lite_if/p_1_in[15]                                                                                                                                                                                                                                                                              | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                                                          | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                                            |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.MM2S_INCLUDED.MULTI_INTERRUPT.GEN_MM2S_CH_INTR[10].I_AXI_SG_INTRPT_CH1/ch_thresh_count[7]_i_1__25_n_0                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_0/inst/u_axi4_lite_if/p_1_in[23]                                                                                                                                                                                                                                                                              | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_0/inst/u_axi4_lite_if/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_0/inst/u_axi4_lite_if/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_0/inst/u_axi4_lite_if/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_0/inst/u_axi4_lite_if/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                                                                                     | bdw/design_1_i/JTAG/axi_jtag_0/inst/u_axi4_lite_if/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_0/inst/u_axi4_lite_if/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                 | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                  |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_0                                                                                 | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.MM2S_INCLUDED.MULTI_INTERRUPT.GEN_MM2S_CH_INTR[13].I_AXI_SG_INTRPT_CH1/GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[13].I_MM2S_DMA_REGISTER/dmacr_i_reg[28]_0[0]                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_0                                                                                 | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                                                           |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1_n_0                                                                                 | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                           | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1_n_0                                                                                 | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                                                                                 | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                                                                  | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                                                                 | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                                                                          | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_counter                                                                                                                                                                      | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_counter[7]_i_1_n_0                                                                                                                                                                      |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_1/inst/u_axi4_lite_if/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                                                                                    | bdw/design_1_i/JTAG/axi_jtag_1/inst/u_axi4_lite_if/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                                                                        | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.MM2S_INCLUDED.MULTI_INTERRUPT.GEN_MM2S_CH_INTR[12].I_AXI_SG_INTRPT_CH1/ch_thresh_count[7]_i_1__27_n_0                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                                                                 | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TUSER_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TUSER_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                      |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                                                                 | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.MM2S_INCLUDED.MULTI_INTERRUPT.GEN_MM2S_CH_INTR[12].I_AXI_SG_INTRPT_CH1/GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[12].I_MM2S_DMA_REGISTER/dmacr_i_reg[28]_0[0]                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                                                                 | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.MM2S_INCLUDED.MULTI_INTERRUPT.GEN_MM2S_CH_INTR[13].I_AXI_SG_INTRPT_CH1/ch_thresh_count[7]_i_1__28_n_0                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                                                                 | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                                                                 | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                                                           |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                                                          | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                                            |                1 |              8 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                                                                        | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[8][0]                                                                                         | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_1/inst/u_axi4_lite_if/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_0/inst/u_axi4_lite_if/p_1_in[31]                                                                                                                                                                                                                                                                              | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_0/inst/u_axi4_lite_if/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                                                                     | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_0/inst/u_axi4_lite_if/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_0/inst/u_axi4_lite_if/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                                                                                    | bdw/design_1_i/JTAG/axi_jtag_0/inst/u_axi4_lite_if/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[9][0]                                                                                         | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_0/inst/u_axi4_lite_if/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                                                                                    | bdw/design_1_i/JTAG/axi_jtag_0/inst/u_axi4_lite_if/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_1/inst/u_axi4_lite_if/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_0/inst/u_axi4_lite_if/slv_reg4[31]_i_2_n_0                                                                                                                                                                                                                                                                    | bdw/design_1_i/JTAG/axi_jtag_0/inst/u_axi4_lite_if/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                                                                                               |                5 |              8 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                             | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                             | bdw/design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                                                                                         | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_0/inst/u_axi4_lite_if/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.MM2S_INCLUDED.MULTI_INTERRUPT.GEN_MM2S_CH_INTR[10].I_AXI_SG_INTRPT_CH1/GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[10].I_MM2S_DMA_REGISTER/dmacr_i_reg[28]_0[0]                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_0/inst/u_jtag_proc/tck_en                                                                                                                                                                                                                                                                                     | bdw/design_1_i/JTAG/axi_jtag_0/inst/u_axi4_lite_if/SR[0]                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/genblk2[1].M1/b[7]_i_1_n_0                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_0/inst/u_axi4_lite_if/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                                                                     | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                                                                                         | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.MM2S_INCLUDED.MULTI_INTERRUPT.GEN_MM2S_CH_INTR[1].I_AXI_SG_INTRPT_CH1/GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[1].I_MM2S_DMA_REGISTER/dmacr_i_reg[28]_0[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.MM2S_INCLUDED.MULTI_INTERRUPT.GEN_MM2S_CH_INTR[15].I_AXI_SG_INTRPT_CH1/ch_thresh_count[7]_i_1__30_n_0                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_1/inst/u_axi4_lite_if/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                                                                                    | bdw/design_1_i/JTAG/axi_jtag_1/inst/u_axi4_lite_if/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_0/inst/u_axi4_lite_if/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_1/inst/u_axi4_lite_if/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                                                                     | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[11][0]                                                                                        | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[10][0]                                                                                        | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_0/inst/u_axi4_lite_if/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/genblk2[1].M1/bytePtr_reg[2]                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_171_in                                                                                                                                                                    | bdw/design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                            |                3 |              9 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_FIXED/MORE_CHANNEL.ch_id_to_sg_reg[8]_0[0]                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/flush_bd_reg_8[0]                                                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                          | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.sg_channel_id_int_reg[0]_1[0]                                                                                                                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_0[0]                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/s2mm_active_reg_rep_7[0]                                                                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[9].I_CH_FTCH_FIFO/CH_BMG_CTRL/wraddr_int[8]_i_1__20_n_0                                                                                                                                                                 |                2 |              9 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                6 |              9 |         1.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_FIXED/MORE_CHANNEL.ch_id_to_sg_reg[9]_0[0]                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/flush_bd_reg_9[0]                                                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.sg_channel_id_int_reg[13]_1[0]                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[13].I_CH_FTCH_FIFO/CH_BMG_CTRL/rdaddr_int[8]_i_1__2_n_0                                                                                                                                                                 |                3 |              9 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.sg_channel_id_int_reg[10]_1[0]                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_5[0]                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_FIXED/MORE_CHANNEL.ch_id_to_sg_reg[6]_1[0]                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/flush_bd_reg_6[0]                                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_FIXED/MORE_CHANNEL.ch_id_to_sg_reg[10]_0[0]                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/flush_bd_reg_10[0]                                                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                                            |                4 |              9 |         2.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_FIXED/MORE_CHANNEL.ch_id_to_sg_reg[11]_0[0]                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/flush_bd_reg_11[0]                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_FIXED/MORE_CHANNEL.ch_id_to_sg_reg[0]_0[0]                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/flush_bd_reg_16[0]                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                          | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2__0_n_0                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_12[0]                                                                                                                            |                5 |              9 |         1.80 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                                                                                            | bdw/design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                            |                3 |              9 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_FIXED/MORE_CHANNEL.ch_id_to_sg_reg[5]_0[0]                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/flush_bd_reg_5[0]                                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7]0                                                                                                                                                                 | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_dre_tvalid_i_reg[0]                                                                                                                                                                                  |                6 |              9 |         1.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                                                                                 | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                                                                                      |                5 |              9 |         1.80 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2_n_0                                                                                                                                                           | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_dre_tvalid_i_reg_5[0]                                                                                                                                                                                |                5 |              9 |         1.80 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                6 |              9 |         1.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                                                                                                                 | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_dre_tvalid_i_reg_4[0]                                                                                                                                                                                |                6 |              9 |         1.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2__0_n_0                                                                                                                                                        | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_dre_tvalid_i_reg_3[0]                                                                                                                                                                                |                4 |              9 |         2.25 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4]0                                                                                                                                                                 | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_dre_tvalid_i_reg_2[0]                                                                                                                                                                                |                4 |              9 |         2.25 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5]0                                                                                                                                                                 | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_dre_tvalid_i_reg_1[0]                                                                                                                                                                                |                6 |              9 |         1.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6]0                                                                                                                                                                 | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_dre_tvalid_i_reg_0[0]                                                                                                                                                                                |                4 |              9 |         2.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                    |                2 |              9 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                               | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                          |                2 |              9 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                          |                2 |              9 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                   |                2 |              9 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_FIXED/MORE_CHANNEL.ch_id_to_sg_reg[12]_0[0]                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/flush_bd_reg_12[0]                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                   |                2 |              9 |         4.50 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_DECODER/reset_flop_out                                                                                                                                                                           |                7 |              9 |         1.29 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                    |                2 |              9 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                   |                2 |              9 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                   |                2 |              9 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                      | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_FIXED/MORE_CHANNEL.ch_id_to_sg_reg[14]_0[0]                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/flush_bd_reg_14[0]                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_FIXED/MORE_CHANNEL.ch_id_to_sg_reg[13]_0[0]                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/flush_bd_reg_13[0]                                                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                   |                2 |              9 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                6 |              9 |         1.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                 | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                        |                1 |              9 |         9.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/drp_state_reg[6]_0[4]                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                               |                4 |              9 |         2.25 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_3[0]                                                                                                                                 | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_8[0]                                                                                                                             |                4 |              9 |         2.25 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_FIXED/MORE_CHANNEL.ch_id_to_sg_reg[2]_0[0]                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/flush_bd_reg_2[0]                                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                   |                2 |              9 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_FIXED/MORE_CHANNEL.ch_id_to_sg_reg[1]_0[0]                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/flush_bd_reg_1[0]                                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                    |                2 |              9 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                                                                                      | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_2[0]                                                                                                                                 | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_9[0]                                                                                                                             |                5 |              9 |         1.80 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                    |                2 |              9 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_0[0]                                                                                                                                 | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_11[0]                                                                                                                            |                7 |              9 |         1.29 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                5 |              9 |         1.80 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_1[0]                                                                                                                                 | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_10[0]                                                                                                                            |                4 |              9 |         2.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                                                                                                | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                5 |              9 |         1.80 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.sg_channel_id_int_reg[3]_0[0]                                                                                                                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_12[0]                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/pop_mi_data                                                                                                                                                                   | bdw/design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                            |                3 |              9 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_FIXED/MORE_CHANNEL.ch_id_to_sg_reg[7]_0[0]                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/flush_bd_reg_7[0]                                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.sg_channel_id_int_reg[12]_1[0]                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_3[0]                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.sg_channel_id_int_reg[14]_1[0]                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_2[0]                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_FIXED/MORE_CHANNEL.ch_id_to_sg_reg[4]_0[0]                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/flush_bd_reg_4[0]                                                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.sg_channel_id_int_reg[15]_1[0]                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_1[0]                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                5 |              9 |         1.80 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]_repN                                                                                              |                2 |              9 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.sg_channel_id_int_reg[5]_1[0]                                                                                                                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_10[0]                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.sg_channel_id_int_reg[6]_1[0]                                                                                                                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_9[0]                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.sg_channel_id_int_reg[2]_0[0]                                                                                                                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_13[0]                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.sg_channel_id_int_reg[4]_0[0]                                                                                                                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_11[0]                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.sg_channel_id_int_reg[11]_1[0]                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_4[0]                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.sg_channel_id_int_reg[1]_0[0]                                                                                                                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_14[0]                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.sg_channel_id_int_reg[8]_1[0]                                                                                                                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_7[0]                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_ASYNC_FIFO.I_CNTRL_STRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                      |                4 |              9 |         2.25 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.sg_channel_id_int_reg[7]_0[0]                                                                                                                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_8[0]                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.sg_channel_id_int_reg[9]_1[0]                                                                                                                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_6[0]                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                                     | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                            |                1 |              9 |         9.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_4[0]                                                                                                                                 | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_7[0]                                                                                                                             |                4 |              9 |         2.25 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_FIXED/MORE_CHANNEL.ch_id_to_sg_reg[3]_0[0]                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/flush_bd_reg_3[0]                                                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_15_in                                                                                                                                                                           | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |              9 |         2.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                5 |              9 |         1.80 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                 | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                        |                1 |              9 |         9.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_FIXED/MORE_CHANNEL.ch_id_to_sg_reg[15]_0[0]                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/flush_bd_reg_15[0]                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                5 |              9 |         1.80 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_173_in                                                                                                                                                                        | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                6 |              9 |         1.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                       |                4 |              9 |         2.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                          | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                       |                4 |              9 |         2.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                        | bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly[0]                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                 | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ch_active_i_reg[0]_1[0]                                                                                                                                                                                                                           | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/mm2s_active_reg_rep__0_2[0]                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                                                                                          | bdw/design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ch_active_i_reg[6]_0[0]                                                                                                                                                                                                                           | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/mm2s_active_reg_rep__0_1[0]                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                                | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/SR[0]                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/s2mm_active_reg_rep__0_4[0]                                                                                                                                                                                                                       | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[0].I_CH_FTCH_FIFO/CH_BMG_CTRL/wraddr_int[8]_i_1__28_n_0                                                                                                                                                                 |                2 |              9 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/drp_state_reg[6]_0[4]                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                               |                2 |              9 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_01                                                                                                                                                                                                                                                              |                2 |              9 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                5 |              9 |         1.80 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_eop_sent_reg_reg_0[0]                                                                                                                                                                              |                3 |              9 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0                                                                                                                               |                3 |              9 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                5 |              9 |         1.80 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/queue_wren_2                                                                                                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[2].I_CH_FTCH_FIFO/CH_BMG_CTRL/wraddr_int[8]_i_1__26_n_0                                                                                                                                                                 |                3 |              9 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                        |                2 |              9 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/msg_len[7]_i_1_n_0                                                                                                                                                                                                                                                      | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                |                3 |              9 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                                                               |                4 |              9 |         2.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                       |                4 |              9 |         2.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]_repN_2                                                                                                    |                5 |              9 |         1.80 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                                                                                              | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/queue_wren_4                                                                                                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[4].I_CH_FTCH_FIFO/CH_BMG_CTRL/wraddr_int[8]_i_1__24_n_0                                                                                                                                                                 |                2 |              9 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                           | bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                       |                4 |              9 |         2.25 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/queue_wren_1                                                                                                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[1].I_CH_FTCH_FIFO/CH_BMG_CTRL/wraddr_int[8]_i_1__27_n_0                                                                                                                                                                 |                2 |              9 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/queue_wren_3                                                                                                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[3].I_CH_FTCH_FIFO/CH_BMG_CTRL/wraddr_int[8]_i_1__25_n_0                                                                                                                                                                 |                3 |              9 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/mm2s_active_reg_rep_5[0]                                                                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[10].I_CH_FTCH_FIFO/CH_BMG_CTRL/wraddr_int[8]_i_1__1_n_0                                                                                                                                                                 |                3 |              9 |         3.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_reg_STAT_RX_STATUS_REG1_clear_syncer/STAT_RX_STATUS_REG1_clear_cond                                                                                                                                          | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/rx_reset_pulse_len_reg_n_0_[0]                                                                                                                                                                                            |                4 |              9 |         2.25 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/s2mm_active_reg_rep_3[0]                                                                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[13].I_CH_FTCH_FIFO/CH_BMG_CTRL/wraddr_int[8]_i_1__16_n_0                                                                                                                                                                |                2 |              9 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/s2mm_active_reg_rep__0_2[0]                                                                                                                                                                                                                       | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[6].I_CH_FTCH_FIFO/CH_BMG_CTRL/wraddr_int[8]_i_1__22_n_0                                                                                                                                                                 |                2 |              9 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/s2mm_active_reg_rep_2[0]                                                                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[14].I_CH_FTCH_FIFO/CH_BMG_CTRL/wraddr_int[8]_i_1__15_n_0                                                                                                                                                                |                2 |              9 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/s2mm_active_reg_rep__0_1[0]                                                                                                                                                                                                                       | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/s2mm_active_reg_rep__56_2[0]                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/s2mm_active_reg_rep_1[0]                                                                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[15].I_CH_FTCH_FIFO/CH_BMG_CTRL/wraddr_int[8]_i_1__14_n_0                                                                                                                                                                |                3 |              9 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/mm2s_active_reg_rep_9[0]                                                                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[8].I_CH_FTCH_FIFO/CH_BMG_CTRL/wraddr_int[8]_i_1__3_n_0                                                                                                                                                                  |                2 |              9 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/mm2s_active_reg_rep_7[0]                                                                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[9].I_CH_FTCH_FIFO/CH_BMG_CTRL/wraddr_int[8]_i_1__2_n_0                                                                                                                                                                  |                2 |              9 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/s2mm_active_reg_rep_4[0]                                                                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[12].I_CH_FTCH_FIFO/CH_BMG_CTRL/wraddr_int[8]_i_1__17_n_0                                                                                                                                                                |                2 |              9 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ch_active_i_reg[2]_0[0]                                                                                                                                                                                                                           | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/mm2s_active_reg_rep__0_4[0]                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/mm2s_active_reg_rep_3[0]                                                                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[11].I_CH_FTCH_FIFO/CH_BMG_CTRL/wraddr_int[8]_i_1__0_n_0                                                                                                                                                                 |                2 |              9 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/mm2s_active_reg_rep_15[0]                                                                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[12].I_CH_FTCH_FIFO/CH_BMG_CTRL/wraddr_int[8]_i_1__9_n_0                                                                                                                                                                 |                2 |              9 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/mm2s_active_reg_rep_13[0]                                                                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[14].I_CH_FTCH_FIFO/CH_BMG_CTRL/wraddr_int[8]_i_1__8_n_0                                                                                                                                                                 |                3 |              9 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/mm2s_active_reg_rep_1[0]                                                                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[13].I_CH_FTCH_FIFO/CH_BMG_CTRL/wraddr_int[8]_i_1_n_0                                                                                                                                                                    |                2 |              9 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/mm2s_active_reg_rep_11[0]                                                                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[15].I_CH_FTCH_FIFO/CH_BMG_CTRL/wraddr_int[8]_i_1__7_n_0                                                                                                                                                                 |                3 |              9 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ch_active_i_reg[1]_1[0]                                                                                                                                                                                                                           | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/mm2s_active_reg_rep__0_5[0]                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ch_active_i_reg[7]_1[0]                                                                                                                                                                                                                           | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/SR[0]                                                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                   | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                          |                4 |              9 |         2.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                6 |              9 |         1.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                    |                4 |              9 |         2.25 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ch_active_i_reg[5]_0[0]                                                                                                                                                                                                                           | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[5].I_CH_FTCH_FIFO/CH_BMG_CTRL/wraddr_int[8]_i_1__30_n_0                                                                                                                                                                 |                4 |              9 |         2.25 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_5[0]                                                                                                                                 | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_6[0]                                                                                                                             |                5 |              9 |         1.80 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                |                3 |              9 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/s2mm_active_reg_rep__0_3[0]                                                                                                                                                                                                                       | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[5].I_CH_FTCH_FIFO/CH_BMG_CTRL/wraddr_int[8]_i_1__23_n_0                                                                                                                                                                 |                2 |              9 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ch_active_i_reg[4]_0[0]                                                                                                                                                                                                                           | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/mm2s_active_reg_rep__0_3[0]                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/s2mm_active_reg_rep_8[0]                                                                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[8].I_CH_FTCH_FIFO/CH_BMG_CTRL/wraddr_int[8]_i_1__21_n_0                                                                                                                                                                 |                2 |              9 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/s2mm_active_reg_rep_6[0]                                                                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[10].I_CH_FTCH_FIFO/CH_BMG_CTRL/wraddr_int[8]_i_1__19_n_0                                                                                                                                                                |                3 |              9 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ch_active_i_reg[3]_0[0]                                                                                                                                                                                                                           | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[3].I_CH_FTCH_FIFO/CH_BMG_CTRL/wraddr_int[8]_i_1__11_n_0                                                                                                                                                                 |                2 |              9 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                       | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                          |                4 |              9 |         2.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                                                                            | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/s2mm_active_reg_rep_5[0]                                                                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[11].I_CH_FTCH_FIFO/CH_BMG_CTRL/wraddr_int[8]_i_1__18_n_0                                                                                                                                                                |                2 |              9 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0                                                                                                                                 | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg_n_0                                                                                                                                               |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                                                             | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                          |                4 |             10 |         2.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                                                                                               |                2 |             10 |         5.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_7[0]                                                                                                                                 | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4[0]                                                                                                                             |                6 |             10 |         1.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                4 |             10 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                                                  |                1 |             10 |        10.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                         |                3 |             10 |         3.33 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                     | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                        |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sel                                                                                                                                                                  | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_0                                                                                                                                               |                3 |             10 |         3.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                                                                                       |                4 |             10 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                   | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                4 |             10 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                5 |             10 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                            | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                        |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                       | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axisafety_1/inst/m_wpending[8]_i_2_n_0                                                                                                                                                                                                                                                                                  | bdw/design_1_i/C2C/axisafety_1/inst/m_wpending[8]_i_1_n_0                                                                                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                                                                                               |                1 |             10 |        10.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                                                                                               |                1 |             10 |        10.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_3[0]                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]0                                                                                                                               | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1__0_n_0                                                                                                                                 |                4 |             10 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                              | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                    | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                                                  |                1 |             10 |        10.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                4 |             10 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                        |                3 |             10 |         3.33 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                                                                          | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[3]_0[0]                                                                                                                           | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[3][0]                                                                                     |                2 |             10 |         5.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_good_bytes_accumulator/counter_lsb[23]_i_1__6_n_0                                                                                                                                                   |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                                                                                                        | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                       | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                             |                2 |             10 |         5.00 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                             |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                        |                3 |             10 |         3.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                6 |             10 |         1.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[4]_0[0]                                                                                                                           | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[4][0]                                                                                     |                2 |             10 |         5.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[7]_1[0]                                                                                                                           | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[7][0]                                                                                     |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                6 |             10 |         1.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[6]_0[0]                                                                                                                           | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[6][0]                                                                                     |                5 |             10 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                              | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                             |                1 |             10 |        10.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[5]_0[0]                                                                                                                           | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[5][0]                                                                                     |                2 |             10 |         5.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                                                                          | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                5 |             10 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]0                                                                                                                               | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2[0]                                                                                                                             |                5 |             10 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                6 |             10 |         1.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                4 |             10 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                1 |             10 |        10.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                6 |             10 |         1.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                               |                1 |             10 |        10.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.curr_fixed_burst_reg_reg                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                6 |             10 |         1.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                4 |             10 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                4 |             10 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                     | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                1 |             10 |        10.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                            | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                1 |             10 |        10.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axisafety_2/inst/m_wpending[8]_i_2_n_0                                                                                                                                                                                                                                                                                  | bdw/design_1_i/C2C/axisafety_2/inst/m_wpending[8]_i_1_n_0                                                                                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                1 |             10 |        10.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                4 |             10 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/GEN_NARROW_EN.curr_narrow_burst_reg                                                                                                                                                                                             | bdw/design_1_i/cpu/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/s_axi_wvalid_0                                                                                                                                                                                                                             |                5 |             10 |         2.00 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                     | bdw/design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8][0]                                                                                                       | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8][0]                                                                                                                                                         |                4 |             10 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                                                             | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_AXI_RESET_TX_SYNC/SS[0]                                                                                                                                                                                                 |                1 |             10 |        10.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                5 |             10 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                                                                                                        | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                                                                                                        | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                 | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                                                                                                |                3 |             10 |         3.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_6[0]                                                                                                                                 | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5[0]                                                                                                                             |                6 |             10 |         1.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                                                                                                       |                5 |             10 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/SR[0]                                                                                                                                                       |                3 |             10 |         3.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                5 |             10 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                7 |             10 |         1.43 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                5 |             10 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[2]_0[0]                                                                                                                           | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[2][0]                                                                                     |                1 |             10 |        10.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                                                             | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/areset_d[0]                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                5 |             10 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                                                                                                |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                1 |             10 |        10.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_rst                                                                                                                                                                                |                4 |             10 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                                                             | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                                                                                               |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                                                 |                1 |             10 |        10.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                 | bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                                                                                                |                2 |             10 |         5.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[1]_0[0]                                                                                                                           | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[1][0]                                                                                     |                2 |             10 |         5.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_i_1_n_0                                                     |                                                                                                                                                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_rst                                                                                                                                                                                |                4 |             10 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                                                             | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                          | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                                                                                                |                1 |             10 |        10.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_bram_7_18[0]                                                                                                                                 | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_bram_7_2[0]                                                                                                                                             |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                       | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                1 |             10 |        10.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                | bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                                                                                               |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                                                             | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                              | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                1 |             10 |        10.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                                                                                                       |                5 |             10 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_bram_7_15[0]                                                                                                                                 | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_bram_7_5[0]                                                                                                                                             |                7 |             10 |         1.43 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                                                                                                       |                5 |             10 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]0                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1[0]                                                                                                                             |                6 |             10 |         1.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]0                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2[0]                                                                                                                             |                5 |             10 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_bram_7_16[0]                                                                                                                                 | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_bram_7_4[0]                                                                                                                                             |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                                                                                                       |                5 |             10 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_bram_7_17[0]                                                                                                                                 | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_bram_7_3[0]                                                                                                                                             |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                         |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                    | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                                                  |                1 |             10 |        10.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_i_1_n_0                                                     |                                                                                                                                                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_bram_7_19[0]                                                                                                                                 | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_bram_7_1[0]                                                                                                                                             |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg_0[0]                                                                                                                   | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/AR[0]                                                                                                                                                                                                                 |                1 |             10 |        10.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3[0]                                                                                                                             |                6 |             10 |         1.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                        |                1 |             10 |        10.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                                                                                       |                4 |             10 |         2.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_bram_7_20[0]                                                                                                                                 | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_bram_7_0[0]                                                                                                                                             |                4 |             10 |         2.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_bram_7_21[0]                                                                                                                                 | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_bram_7[0]                                                                                                                                               |                5 |             10 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]0                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8][0]                                                                                                                                                         |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                         |                3 |             10 |         3.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]0                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0                                                                                                                                                                        |                4 |             10 |         2.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4[0]                                                                                                                             |                6 |             10 |         1.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0[0]                                                                                                                             |                6 |             10 |         1.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                        |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                                                                                       |                5 |             10 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg_n_0                                                                                                                                     |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                       | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                1 |             10 |        10.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_i_1_n_0                                                    |                                                                                                                                                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_i_1_n_0                                                       |                                                                                                                                                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                            | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                                                  |                1 |             10 |        10.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                                                             | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                     | bdw/design_1_i/registers/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                       |                6 |             10 |         1.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                     | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                                                                                    |                5 |             10 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                          | bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                                                                                                |                1 |             10 |        10.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                                                                                    |                5 |             10 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                     | bdw/design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                6 |             10 |         1.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_1_n_0                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_0                                                                                |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                                                                                    |                5 |             10 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                               |                1 |             10 |        10.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_8[0]                                                                                                                                 | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3[0]                                                                                                                             |                6 |             10 |         1.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/RESET_IN                                                                                                                                                                        |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                           | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                              | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                1 |             10 |        10.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                                                                                                        | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg_0[0]                                                                                                                   | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/AR[0]                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                           | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                                                 |                1 |             10 |        10.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                         |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_i_1_n_0                                                    |                                                                                                                                                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                        |                2 |             10 |         5.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_AXI_RESET_RX_SYNC/SS[0]                                                                                                                                                                                                 |                1 |             10 |        10.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                        |                1 |             10 |        10.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                5 |             10 |         2.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_i_1_n_0                                                    |                                                                                                                                                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                                                             | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                                                             | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                                                                                                        | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                                                             | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                                                                                                |                3 |             10 |         3.33 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_i_1_n_0                                                       |                                                                                                                                                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                            | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                2 |             10 |         5.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[0]_0[0]                                                                                                                           | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[0][0]                                                                                     |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                     | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                3 |             10 |         3.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_9[0]                                                                                                                                 | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1[0]                                                                                                                             |                8 |             10 |         1.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                           | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                4 |             10 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                                                                                                    | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                                                                                                                       |                5 |             10 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                                                                                               |                3 |             10 |         3.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                5 |             10 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                6 |             10 |         1.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                           | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                                                 |                1 |             10 |        10.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_i_1_n_0                                                    |                                                                                                                                                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                4 |             10 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                5 |             10 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |                5 |             10 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                   | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg_n_0                                                                                |                3 |             10 |         3.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                       |                3 |             11 |         3.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                                                                      | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                5 |             11 |         2.20 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                                                                      | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                       |                4 |             11 |         2.75 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axisafety_2/inst/rfifo_last_i_1_n_0                                                                                                                                                                                                                                                                                     | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                                                      | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                     |                5 |             11 |         2.20 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                                                      | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                                                                               |                2 |             11 |         5.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                           | bdw/design_1_i/cpu/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                                   |                3 |             11 |         3.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                                                       |                3 |             11 |         3.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/bram_loopback/axisafety_2/inst/rfifo_last_i_1_n_0                                                                                                                                                                                                                                                                           | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_STATS/my_total_good_bytes_nxt                                                                                                                                                              | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_STATS/my_total_good_bytes[14]_i_1__0_n_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                                            |                5 |             11 |         2.20 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_good_bytes_accumulator/counter_lsb[23]_i_1__27_n_0                                                                                                                                                  |                3 |             11 |         3.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/E[0]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                                                                         |                6 |             11 |         1.83 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                5 |             11 |         2.20 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_STATS/ena                                                                                                                                                                                     | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_STATS/my_total_good_bytes[14]_i_1_n_0                                                                                                                                                                    |                3 |             11 |         3.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                     | bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly[0]                                                                                                                                                                                                             |                6 |             11 |         1.83 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                                            |                5 |             11 |         2.20 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                7 |             11 |         1.57 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_config_inst/i2c_master_top_m0/byte_controller/dcnt                                                                                                                                                                                                                  | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/p_1_in0                                                                                                                                                                                                                                                                            |                2 |             11 |         5.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                5 |             11 |         2.20 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axisafety_1/inst/rfifo_last_i_1_n_0                                                                                                                                                                                                                                                                                     | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                6 |             11 |         1.83 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/ctl_rx_enable_r_i_1_n_0                                                                                                                                                                                        | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                                                                 |                7 |             11 |         1.57 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_STATS/reset_flop_out                                                                                                                                                                       |                8 |             11 |         1.38 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                       |                4 |             11 |         2.75 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_FTP/reset_flop_out                                                                                                                                                                            |                4 |             11 |         2.75 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                       |                5 |             11 |         2.20 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                                                      | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                                                                               |                2 |             11 |         5.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                                                      | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                           | bdw/design_1_i/cpu/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                       |                3 |             11 |         3.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                4 |             11 |         2.75 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                             | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                                                 | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                            |                5 |             12 |         2.40 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                7 |             12 |         1.71 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_ASYNC_FIFO.I_STSSTRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_ASYNC_FIFO.I_STSSTRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                   |                3 |             12 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                  |                4 |             12 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                         |                                                                                                                                                                                                                                                                                                                                                       |                1 |             12 |        12.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                5 |             12 |         2.40 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                             | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                                                             |                1 |             12 |        12.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                |                3 |             12 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                          |                3 |             12 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TUSER/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                              | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TUSER/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                    |                3 |             12 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                3 |             12 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                4 |             12 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                2 |             12 |         6.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_ASYNC_FIFO.I_CNTRL_STRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_ASYNC_FIFO.I_CNTRL_STRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                            |                3 |             12 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                             | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                                                                                   |                1 |             12 |        12.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                                                                                  |                1 |             12 |        12.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                             | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                                                                                   |                2 |             12 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                                                                                  |                2 |             12 |         6.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TDEST_TID_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                                                                                                                                                                                                                       |                1 |             12 |        12.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TDEST_TID_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TDEST_TID_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                3 |             12 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TDEST_TID_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TDEST_TID_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |             12 |         6.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TUSER_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TUSER_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                            |                3 |             12 |         4.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                 |                4 |             12 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                  |                5 |             12 |         2.40 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                       |                7 |             12 |         1.71 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                5 |             12 |         2.40 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                  | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                        |                3 |             12 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                                                 | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                                  |                1 |             12 |        12.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                6 |             12 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                5 |             12 |         2.40 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                              |                3 |             12 |         4.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                 |                3 |             12 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                                                               |                6 |             12 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                               |                3 |             12 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                             |                3 |             12 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                3 |             12 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                                                                | bdw/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                     | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                          |                6 |             12 |         2.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                 |                3 |             12 |         4.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_8192_9215_bytes_accumulator/counter_msb[23]_i_1__55_n_0                                                                                                                                            |                2 |             12 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                              |                5 |             12 |         2.40 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                2 |             12 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                                                             | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_sg_side_band[31]_i_1_n_0                                                                                                                                                                           |                2 |             12 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                             | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                                   |                1 |             12 |        12.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                                  |                1 |             12 |        12.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                                                                                  |                1 |             12 |        12.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                  | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                        |                2 |             12 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                             | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                                   |                2 |             12 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                                                                                  |                2 |             12 |         6.00 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                             | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                                                             |                2 |             12 |         6.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                4 |             12 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                      |                3 |             12 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                                                              |                7 |             12 |         1.71 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                3 |             12 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                      |                4 |             12 |         3.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                 |                3 |             12 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                7 |             12 |         1.71 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                     | bdw/design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                6 |             12 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                             | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                          |                6 |             12 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                2 |             12 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                1 |             12 |        12.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                                                                                 | bdw/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                  |                4 |             13 |         3.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_config_inst/i2c_master_top_m0/byte_controller/bit_controller/slave_wait                                                                                                                                                                                             | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_config_inst/i2c_master_top_m0/byte_controller/bit_controller/cnt1                                                                                                                                                                                                              |                3 |             13 |         4.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                                      | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |             13 |         3.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                                                                                                    | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                                                          |                2 |             13 |         6.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[6]                                                                                                                                                                                                                                              | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                             |                3 |             13 |         4.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                       |                3 |             13 |         4.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                                                              | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                             |                5 |             13 |         2.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                1 |             13 |        13.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                               | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                          |                2 |             13 |         6.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                1 |             13 |        13.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/p_2_in                                                                                                                                                                                                                                  | bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                               |                3 |             13 |         4.33 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/E[0]                                                                                                                                                                                                                                                                                      | bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/SR[0]                                                                                                                                                                                                                                                                                                |                2 |             13 |         6.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                  |                4 |             13 |         3.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/x0e1_store[14]_i_1_n_0                                                        |                                                                                                                                                                                                                                                                                                                                                       |                5 |             13 |         2.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/x0e1_store[14]_i_1__0_n_0                                                     |                                                                                                                                                                                                                                                                                                                                                       |                5 |             13 |         2.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                                                           | bdw/design_1_i/cpu/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |             13 |         4.33 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/s_aresetn_0                                                                                                                                                                                                                     |                3 |             13 |         4.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[4]_0[0]                                                                                                                                                                                                                  |                5 |             13 |         2.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[4]_0[3]                                                                                                                                                                                                                  |                7 |             13 |         1.86 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[4]_0[1]                                                                                                                                                                                                                  |                3 |             13 |         4.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                                                           | bdw/design_1_i/cpu/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                5 |             13 |         2.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_4/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                                                    |                5 |             13 |         2.60 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tvalid_0                                                                                                                                                                                                                                                          | bdw/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                              |                6 |             13 |         2.17 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                  |                4 |             13 |         3.25 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/axis_wr_eop                                                                                                                                                                                                                             | bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[2]                                                                                                                                                                                              |                3 |             13 |         4.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg                                                                                                                                                                                                                                              | bdw/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                              |                5 |             13 |         2.60 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/s_aresetn_0                                                                                                                                                                                                                     |                2 |             13 |         6.50 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                  |                5 |             13 |         2.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                                                                                 | bdw/design_1_i/cpu/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                7 |             14 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[48]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                8 |             14 |         1.75 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[54]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                9 |             14 |         1.56 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[60]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                6 |             14 |         2.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/scndry_out                                                                                                                                                                                                                                 |                5 |             14 |         2.80 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[66]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                7 |             14 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                4 |             14 |         3.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[72]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                8 |             14 |         1.75 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[78]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                7 |             14 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[84]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                7 |             14 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[90]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               10 |             14 |         1.40 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[97]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                8 |             14 |         1.75 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                4 |             14 |         3.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |                4 |             14 |         3.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                            |                                                                                                                                                                                                                                                                                                                                                       |                1 |             14 |        14.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_bytes_accumulator/counter_msb[23]_i_1__2_n_0                                                                                                                                                        |                3 |             14 |         4.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[42]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                7 |             14 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[36]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                6 |             14 |         2.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                6 |             14 |         2.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[6]                                                                                                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                8 |             14 |         1.75 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[12]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               11 |             14 |         1.27 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[18]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                6 |             14 |         2.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[11].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                       |                3 |             14 |         4.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[24]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                7 |             14 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[30]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                7 |             14 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[581]_0[31]                                                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                6 |             14 |         2.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[581]_0[25]                                                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                7 |             14 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                       |                5 |             14 |         2.80 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |                3 |             14 |         4.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                                                               |                5 |             14 |         2.80 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_core_reset                                                                                                                                                                                           |                4 |             14 |         3.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |                3 |             14 |         4.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                3 |             14 |         4.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[157]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                7 |             14 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[151]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                6 |             14 |         2.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[145]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                8 |             14 |         1.75 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                4 |             14 |         3.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                2 |             14 |         7.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[139]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                7 |             14 |         2.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_STATS/stat_rx_total_good_bytes[13]_i_1_n_0                                                                                                                                                               |                1 |             14 |        14.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[133]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               12 |             14 |         1.17 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_large_accumulator/counter_msb[23]_i_1__33_n_0                                                                                                                                                      |                2 |             14 |         7.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |                5 |             14 |         2.80 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[127]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                8 |             14 |         1.75 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[11].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |                3 |             14 |         4.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[121]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                9 |             14 |         1.56 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[12].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                       |                4 |             14 |         3.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[12].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |                4 |             14 |         3.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[115]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                6 |             14 |         2.33 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_STATS/stat_tx_total_good_bytes[13]_i_1_n_0                                                                                                                                                            |                2 |             14 |         7.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |                4 |             14 |         3.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/p_4_in                                                                                                                                                                                                      | bdw/design_1_i/cpu/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                5 |             14 |         2.80 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[109]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               10 |             14 |         1.40 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[103]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               10 |             14 |         1.40 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                3 |             14 |         4.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[581]_0[13]                                                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                7 |             14 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[581]_0[7]                                                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                9 |             14 |         1.56 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |                3 |             14 |         4.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                            |                3 |             14 |         4.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                3 |             14 |         4.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                                               | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |             14 |         3.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[581]_0[19]                                                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                7 |             14 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                                                               | bdw/design_1_i/cpu/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                8 |             15 |         1.88 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/progclk_sel_store                                                             |                                                                                                                                                                                                                                                                                                                                                       |                5 |             15 |         3.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_STATS/my_total_good_bytes_d1[14]_i_1__0_n_0                                                                                                                                                   | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_STATS/reset_flop_out                                                                                                                                                                             |                3 |             15 |         5.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_64_bytes_accumulator/counter_msb[23]_i_1__4_n_0                                                                                                                                                    |                2 |             15 |         7.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |                2 |             15 |         7.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                6 |             15 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/progdiv_cfg_store                                                             |                                                                                                                                                                                                                                                                                                                                                       |                4 |             15 |         3.75 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                                             | bdw/design_1_i/cpu/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                7 |             15 |         2.14 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/ctl_tx_enable_r_i_1_n_0                                                                                                                                                                                        | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                                                                 |                4 |             15 |         3.75 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                          |                7 |             15 |         2.14 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/truncate_flag_reg[0]                                                                                                                                                                      | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/SS[0]                                                                                                                                                                                                |                6 |             15 |         2.50 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_STATS/my_total_good_bytes_d1[14]_i_1_n_0                                                                                                                                                   | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_STATS/reset_flop_out                                                                                                                                                                       |                3 |             15 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[4]_0[2]                                                                                                                                                                                                                  |                8 |             15 |         1.88 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                          |                4 |             15 |         3.75 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                                             | bdw/design_1_i/cpu/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                7 |             15 |         2.14 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_good_strm_dbeat9_out                                                                                                                                                                                                           | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GEN_INDET_BTT.lsig_end_of_cmd_reg_reg[1]                                                                                                                                                                 |                2 |             15 |         7.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                                                |                8 |             15 |         1.88 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/progdiv_cfg_store                                                             |                                                                                                                                                                                                                                                                                                                                                       |                5 |             15 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/progclk_sel_store                                                             |                                                                                                                                                                                                                                                                                                                                                       |                5 |             15 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                            |                6 |             15 |         2.50 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_STATS/ena                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                3 |             15 |         5.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/E[0]                                                                                                                                                                                                                                                                       | bdw/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_18[0]                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/stat_rx_valid_ctrl_code_i_1_n_0                                                                                                                                                                  |                6 |             16 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[0].CH_STAT/decrement                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[0].PKTDRP_RST_CDC/SR[0]                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_STATS/stat_tx_total_good_packets_i_1_n_0                                                                                                                                                              |                5 |             16 |         3.20 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_3[0]                                                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_4[0]                                                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                                                                            | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                  |                7 |             16 |         2.29 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/GEN_CH2_FETCH.S2MM_GEN[0].ch_s2mm_ftch_idle[0]_i_1_n_0                                                                                                                                                                                                       |               13 |             16 |         1.23 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/GEN_CH1_FETCH.MM2S_GEN[0].ch_mm2s_ftch_idle[0]_i_1_n_0                                                                                                                                                                                                       |               12 |             16 |         1.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/FSM_sequential_mm2s_cs_reg[0]_0                                                                                                                                                                 | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                                                        |                1 |             16 |        16.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_5[0]                                                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/registers/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                9 |             16 |         1.78 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[10].CH_STAT/decrement                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[10].PKTDRP_RST_CDC/SR[0]                                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_17[0]                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/active                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/SR[0]                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/dmacr_i_reg[0][0]                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_16[0]                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                9 |             16 |         1.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                       |                9 |             16 |         1.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                       |                9 |             16 |         1.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                7 |             16 |         2.29 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_15[0]                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                       |                9 |             16 |         1.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                       |               11 |             16 |         1.45 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                       |                9 |             16 |         1.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                       |               11 |             16 |         1.45 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                                       |                3 |             16 |         5.33 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_ETH_FRAME_PARSER/compare                                                                                                                                                                         | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_ETH_FRAME_PARSER/o_length[15]_i_1_n_0                                                                                                                                                                       |                6 |             16 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                                                          | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/shift_s2mm                                                                                                                                                                                                                                        | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                1 |             16 |        16.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TUSER_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]     |                                                                                                                                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[2].CH_STAT/decrement                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[2].PKTDRP_RST_CDC/SR[0]                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_7[0]                                                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/shift_mm2s                                                                                                                                                                                                                                        | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               11 |             16 |         1.45 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[1].CH_STAT/decrement                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[1].PKTDRP_RST_CDC/SR[0]                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                1 |             16 |        16.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0[0]                                                                                                                                     | bdw/design_1_i/cpu/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                                                             |                2 |             16 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0                                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                                                |                6 |             16 |         2.67 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[15].CH_STAT/decrement                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[15].PKTDRP_RST_CDC/SR[0]                                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                                       |                3 |             16 |         5.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                1 |             16 |        16.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                                                |                6 |             16 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                                                          | bdw/design_1_i/cpu/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                6 |             16 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TUSER/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                              | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TUSER/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                              |                5 |             16 |         3.20 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[14].CH_STAT/decrement                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[14].PKTDRP_RST_CDC/SR[0]                                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_6[0]                                                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                          |                7 |             16 |         2.29 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[13].CH_STAT/decrement                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[13].PKTDRP_RST_CDC/SR[0]                                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_5[0]                                                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[12].CH_STAT/decrement                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[12].PKTDRP_RST_CDC/SR[0]                                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_all_idle                                                                                                                                                                                            | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TDEST_TID_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  |                                                                                                                                                                                                                                                                                                                                                       |                1 |             16 |        16.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                9 |             16 |         1.78 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_12[0]                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                                                         | bdw/design_1_i/hier_0/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER/p_2_out[15]                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               11 |             16 |         1.45 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/E[0]                                                                                                                                                                                                                                                                            | bdw/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_10[0]                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_11[0]                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                                                                                  | bdw/design_1_i/hier_0/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                              |                8 |             16 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_13[0]                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_14[0]                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_15[0]                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_16[0]                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_17[0]                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_18[0]                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/s2mm_all_idle                                                                                                                                                                                                                             | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                                                                                  | bdw/design_1_i/hier_0/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_6[0]                                                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                              |                                                                                                                                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                       |               10 |             16 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                       |               10 |             16 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth_7p8125g_vio_0_inst/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                                                                                 | c2c_mgt/c2c_gth_7p8125g_vio_0_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_8[0]                                                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_7[0]                                                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_FIXED/MORE_CHANNEL.ch_id_to_sg_reg[6]_0[0]                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                9 |             16 |         1.78 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_FIXED/move_to_next                                                                                                                                                                              | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/SR[0]                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_FIXED/move_to_next                                                                                                                                                                              | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_FIXED/shift_reg[15]_i_1_n_0                                                                                                                                                                                |                3 |             16 |         5.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth_7p8125g_vio_0_inst/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |                8 |             16 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_FOR_ASYNC.REG_TO_SECONDARY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1[0]                                                                                  | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/SR[0]                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gte4_drp_arb_i/drp_state[6]                                                                       | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                              |                3 |             16 |         5.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                                                         | bdw/design_1_i/hier_0/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_4[0]                                                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                       |                9 |             16 |         1.78 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_3[0]                                                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                                                               |                9 |             16 |         1.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[11].CH_STAT/decrement                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[11].PKTDRP_RST_CDC/SR[0]                                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_14[0]                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                                                             |                3 |             16 |         5.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_13[0]                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_12[0]                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                               |                                                                                                                                                                                                                                                                                                                                                       |                1 |             16 |        16.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                8 |             16 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/writing_status_re_ch1                                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/SR[0]                                                                                                                                                                                                                                       |               10 |             16 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |                8 |             16 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0                                                                                                                                                                    | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0                                                                                                                                                                    | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_active_i_reg_2[0]                                                                                                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_active_i_reg_1[0]                                                                                                                                                                                                        |                1 |             16 |        16.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                                                                                                  | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                                                                                                  | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_11[0]                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_10[0]                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_FOR_ASYNC.REG_TO_SECONDARY/E[0]                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                                                                      |                1 |             16 |        16.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_9[0]                                                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0[0]                                                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/di_msk[15]_i_1__0_n_0                                                         |                                                                                                                                                                                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |               10 |             16 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                9 |             16 |         1.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |               10 |             16 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                9 |             16 |         1.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                9 |             16 |         1.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                9 |             16 |         1.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                9 |             16 |         1.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                8 |             16 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                8 |             16 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[3].CH_STAT/decrement                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[3].PKTDRP_RST_CDC/SR[0]                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |               10 |             16 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                       |               11 |             16 |         1.45 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                7 |             16 |         2.29 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                9 |             16 |         1.78 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[581]_0[1]                                                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                8 |             16 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                8 |             16 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_9[0]                                                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                                                                           | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                 |                4 |             16 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.INCLUDE_STS_FIFO.I_BUF_STS_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.INCLUDE_STS_FIFO.I_BUF_STS_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                   |                3 |             16 |         5.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gte4_drp_arb_i/DO_USR_O[47]_i_1__0_n_0                                                            | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                              |                3 |             16 |         5.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gte4_drp_arb_i/DO_USR_O[47]_i_1_n_0                                                               | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                              |                4 |             16 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gte4_drp_arb_i/DI_O[15]_i_1__0_n_0                                                                | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                              |                5 |             16 |         3.20 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                        |                4 |             16 |         4.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                                                                           | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                 |                4 |             16 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                        |                6 |             16 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[581]_0[5]                                                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               11 |             16 |         1.45 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gte4_drp_arb_i/drp_state[6]                                                                       | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                              |                4 |             16 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[581]_0[4]                                                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               10 |             16 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                1 |             16 |        16.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0[0]                                                                                                                                       | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[581]_0[6]                                                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               14 |             16 |         1.14 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                                                                           | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                 |                4 |             16 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/drp_state_reg[6]_0[2]                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                               |                2 |             16 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                       |               10 |             16 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |               11 |             16 |         1.45 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                9 |             16 |         1.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |               11 |             16 |         1.45 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                8 |             16 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                7 |             16 |         2.29 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                7 |             16 |         2.29 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                7 |             16 |         2.29 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                            | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                7 |             16 |         2.29 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                7 |             16 |         2.29 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                7 |             16 |         2.29 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                8 |             16 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0[0]                                                                                                                                     | bdw/design_1_i/cpu/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                                     | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                 |                1 |             16 |        16.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/s2mm_all_idle                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                       |               13 |             16 |         1.23 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |               12 |             16 |         1.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                9 |             16 |         1.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/di_msk[15]_i_1_n_0                                                            |                                                                                                                                                                                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                9 |             16 |         1.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/drp_state_reg[6]_0[2]                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                               |                4 |             16 |         4.00 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                     | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                7 |             16 |         2.29 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                8 |             16 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                1 |             16 |        16.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                9 |             16 |         1.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                7 |             16 |         2.29 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                7 |             16 |         2.29 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                7 |             16 |         2.29 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                7 |             16 |         2.29 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                7 |             16 |         2.29 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                7 |             16 |         2.29 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                8 |             16 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                7 |             16 |         2.29 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0                                                                                                                                                           | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[8].CH_STAT/decrement                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[8].PKTDRP_RST_CDC/SR[0]                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                          | bdw/design_1_i/cpu/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TUSER/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                             |                                                                                                                                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TUSER_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TUSER_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                      |                2 |             16 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[9].CH_STAT/decrement                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[9].PKTDRP_RST_CDC/SR[0]                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[7].CH_STAT/decrement                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[7].PKTDRP_RST_CDC/SR[0]                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_8[0]                                                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                                                                            | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                  |                4 |             16 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[6].CH_STAT/decrement                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[6].PKTDRP_RST_CDC/SR[0]                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                          |                                                                                                                                                                                                                                                                                                                                                       |                1 |             16 |        16.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                                                            | bdw/design_1_i/cpu/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                7 |             16 |         2.29 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                9 |             16 |         1.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gte4_drp_arb_i/DI_O[15]_i_1_n_0                                                                   | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                              |                4 |             16 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                                                                                               | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[4].CH_STAT/decrement                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[4].PKTDRP_RST_CDC/SR[0]                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0                                                                                                                                                                                                  | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0                                                                                                                                                                                                  | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                          | bdw/design_1_i/cpu/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.INCLUDE_STS_FIFO.I_BUF_STS_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.INCLUDE_STS_FIFO.I_BUF_STS_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                   |                4 |             16 |         4.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                                                                           | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                 |                3 |             16 |         5.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[5].CH_STAT/decrement                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS_INTR.CHANNEL_STAT[5].PKTDRP_RST_CDC/SR[0]                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_frame_error_accumulator/counter_msb[23]_i_1_n_0                                                                                                                                                           |                3 |             17 |         5.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/SR[0]                                                                                                                                                                                                                                                                    |                3 |             17 |         5.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                5 |             17 |         3.40 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/pat_count[3]_i_1_n_0                                                                                                                                                                                                     | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg_0                                                                                                                                                                                                            |                4 |             17 |         4.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/bram_loopback/axisafety_2/inst/write_timer[0]_i_2_n_0                                                                                                                                                                                                                                                                       | bdw/design_1_i/bram_loopback/axisafety_2/inst/write_timer[0]_i_1_n_0                                                                                                                                                                                                                                                                                  |                3 |             17 |         5.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.TO_BE_SER_CDC/E[0]                                                                                                                                                                                                                        | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/scndry_reset2                                                                                                                                                                                                                                                            |                4 |             17 |         4.25 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                        |                4 |             17 |         4.25 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/sum17[16]_i_1__2_n_0                                                                                                                                                                                                                                                     |                3 |             17 |         5.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0                                                                                                                                      |               13 |             17 |         1.31 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                3 |             17 |         5.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[16]_i_1_n_0                                                                                                                                                                                                                                                                    |                3 |             17 |         5.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axisafety_1/inst/write_timer[0]_i_2_n_0                                                                                                                                                                                                                                                                                 | bdw/design_1_i/C2C/axisafety_1/inst/write_timer[0]_i_1_n_0                                                                                                                                                                                                                                                                                            |                3 |             17 |         5.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                6 |             17 |         2.83 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_multicast_accumulator/counter_msb[23]_i_1__19_n_0                                                                                                                                                         |                3 |             17 |         5.67 |
| ~bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/genblk2[2].M1/sum17[16]_i_1__0_n_0                                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                        | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                          |                6 |             17 |         2.83 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/GEN_CH2_FETCH.s2mm_ftch_interr_set_i_reg_1[0]                                                                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               12 |             17 |         1.42 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/GEN_CH1_FETCH.mm2s_ftch_decerr_set_i_reg_1[0]                                                                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                8 |             17 |         2.12 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/p_93_in                                                                                                                                                                                                                                           | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/m_axi_sg_rlast_0[0]                                                                                                                                                                                                                                          |                4 |             17 |         4.25 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/pat_count[3]_i_1_n_0                                                                                                                                                                                                     | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg_0                                                                                                                                                                                                            |                4 |             17 |         4.25 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[1].M1/sum17[16]_i_1__1_n_0                                                                                                                                                                                                                                                     |                3 |             17 |         5.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/M3/sum[16]_i_1__0_n_0                                                                                                                                                                                                                                                                  |                3 |             17 |         5.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                                                               | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                          |                3 |             17 |         5.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                                                       | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                          |                3 |             17 |         5.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axisafety_2/inst/write_timer[0]_i_2_n_0                                                                                                                                                                                                                                                                                 | bdw/design_1_i/C2C/axisafety_2/inst/write_timer[0]_i_1_n_0                                                                                                                                                                                                                                                                                            |                3 |             17 |         5.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                5 |             17 |         3.40 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axisafety_2/inst/read_timer[0]_i_2_n_0                                                                                                                                                                                                                                                                                  | bdw/design_1_i/C2C/axisafety_2/inst/read_timer[0]_i_1_n_0                                                                                                                                                                                                                                                                                             |                3 |             17 |         5.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/tx_csum_0/inst/Dread_done                                                                                                                                                                                                                                                                                            | bdw/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                              |               12 |             17 |         1.42 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                7 |             17 |         2.43 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                7 |             17 |         2.43 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                              | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                                           |                7 |             17 |         2.43 |
| ~bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/genblk2[1].M1/sum17[16]_i_1_n_0                                                                                                                                                                                                                                                            |                3 |             17 |         5.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                5 |             17 |         3.40 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                                           |                6 |             17 |         2.83 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/S2MM_ERROR_SIG.s2mm_updt_err_cap_reg[0]                                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               14 |             17 |         1.21 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/MM2S_ERROR_SIG.mm2s_updt_err_cap_reg[0]                                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               12 |             17 |         1.42 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/registers/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                                                                    | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                          |                8 |             17 |         2.12 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                        |                5 |             17 |         3.40 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/M3/sum[16]_i_1_n_0                                                                                                                                                                                                                                                                    |                3 |             17 |         5.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/SR[0]                                                                                                                                                                                                                                                                   |                3 |             17 |         5.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/csumEn_stg3_reg_0[0]                                                                                                                                                                                                                                                    |                3 |             17 |         5.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M2/sum17[16]_i_1__1_n_0                                                                                                                                                                                                                                                                    |                3 |             17 |         5.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |               11 |             17 |         1.55 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/sum17[16]_i_1__0_n_0                                                                                                                                                                                                                                                    |                3 |             17 |         5.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/M3/sum[16]_i_1__1_n_0                                                                                                                                                                                                                                                                 |                3 |             17 |         5.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/accept_sts0                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/scndry_out                                                                                                                                                                                                                                 |                8 |             17 |         2.12 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/bram_loopback/axisafety_2/inst/read_timer[0]_i_2_n_0                                                                                                                                                                                                                                                                        | bdw/design_1_i/bram_loopback/axisafety_2/inst/read_timer[0]_i_1_n_0                                                                                                                                                                                                                                                                                   |                3 |             17 |         5.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/sum17[16]_i_1__4_n_0                                                                                                                                                                                                                                                    |                3 |             17 |         5.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/sum17[16]_i_1__3_n_0                                                                                                                                                                                                                                                    |                3 |             17 |         5.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axisafety_1/inst/read_timer[0]_i_2_n_0                                                                                                                                                                                                                                                                                  | bdw/design_1_i/C2C/axisafety_1/inst/read_timer[0]_i_1_n_0                                                                                                                                                                                                                                                                                             |                3 |             17 |         5.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |                6 |             17 |         2.83 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/sum17[16]_i_1_n_0                                                                                                                                                                                                                                                       |                3 |             17 |         5.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                                                                                                  |                5 |             18 |         3.60 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                                                             |                5 |             18 |         3.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                      | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                          |                5 |             18 |         3.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                                                                         | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |             18 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i[17]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                       |                7 |             18 |         2.57 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axi_wvalid_0[0]                                                                                                                              | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                                                                                 |                3 |             18 |         6.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                                                          |                8 |             18 |         2.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/ram_rd_en_i                                                                                                                    | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                  |                4 |             18 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                    | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                                                                                                  |                4 |             18 |         4.50 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                          | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                          |                2 |             18 |         9.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                    | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                                                                                                  |                4 |             18 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                                                                                                  |                3 |             18 |         6.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/ram_rd_en_i                                                                                                                    | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                  |                4 |             18 |         4.50 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1519_1522_bytes_accumulator/counter_msb[23]_i_1__21_n_0                                                                                                                                            |                4 |             18 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                             | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                                                                                                                               |                3 |             18 |         6.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_STATS/stat_rx_total_good_packets_i_1_n_0                                                                                                                                                                 |                8 |             18 |         2.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_config_inst/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                5 |             18 |         3.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/wait_ctr[12]_i_2__0_n_0                                                       | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_1__0_n_0                                                                  |                3 |             18 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                          |                6 |             18 |         3.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_packets_accumulator/counter_msb[23]_i_1__1_n_0                                                                                                                                                      |                3 |             18 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                            |                7 |             18 |         2.57 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_FCS/reset_flop_out                                                                                                                                                                               |                7 |             18 |         2.57 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                2 |             18 |         9.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axi_wvalid_0[0]                                                                                                                              | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                                                                                 |                5 |             18 |         3.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/wait_ctr[12]_i_2_n_0                                                          | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_1_n_0                                                                     |                5 |             18 |         3.60 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/ram_rd_en_i                                                                                                                    | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                  |                5 |             18 |         3.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                                                             |                3 |             18 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                          | bdw/design_1_i/cpu/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                                                                     |                8 |             18 |         2.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1_n_0                                |                                                                                                                                                                                                                                                                                                                                                       |                2 |             18 |         9.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__0_n_0                             |                                                                                                                                                                                                                                                                                                                                                       |                4 |             18 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                3 |             18 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                   | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                                                                                 |                3 |             18 |         6.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/txoutclkmon  | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__0_n_0                                   | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out                   |                3 |             18 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/ram_rd_en_i                                                                                                                    | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                  |                5 |             18 |         3.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                   | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                                                                                 |                4 |             18 |         4.50 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/txoutclkmon  | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0                                      | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out                   |                3 |             18 |         6.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                                                 | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                                                |                7 |             18 |         2.57 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_test_pattern_mismatch_accumulator/counter_msb[23]_i_1__51_n_0                                                                                                                                             |                3 |             19 |         6.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly[0]                                                                                                                                                                                                             |                6 |             19 |         3.17 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_STATS/reset_flop_out                                                                                                                                                                             |                9 |             19 |         2.11 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/FSM_sequential_state_reg[2]_0[0]                                                                                                                                                                                                                                           | bdw/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                              |                3 |             19 |         6.33 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                        |                7 |             19 |         2.71 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |                2 |             19 |         9.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                                                                     | bdw/design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                            |                4 |             19 |         4.75 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                        |                6 |             19 |         3.17 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                              |                4 |             19 |         4.75 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                6 |             19 |         3.17 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                         |                                                                                                                                                                                                                                                                                                                                                       |                4 |             20 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                         |                                                                                                                                                                                                                                                                                                                                                       |                6 |             20 |         3.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                4 |             20 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                4 |             20 |         5.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_bytes_accumulator/counter_lsb[23]_i_1__2_n_0                                                                                                                                                        |                3 |             20 |         6.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                        |                                                                                                                                                                                                                                                                                                                                                       |                6 |             20 |         3.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                3 |             20 |         6.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                6 |             20 |         3.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                                             | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                8 |             20 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                5 |             20 |         4.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_vlan_accumulator/counter_msb[23]_i_1__12_n_0                                                                                                                                                              |                4 |             20 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                3 |             20 |         6.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/i2cSlave_1/inst/u_serialInterface/sdaOut_reg_0                                                                                                                                                                                                                                                                                    |                3 |             20 |         6.67 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1523_1548_bytes_accumulator/counter_msb[23]_i_1__40_n_0                                                                                                                                            |                2 |             20 |        10.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/i2cSlave_0/inst/u_serialInterface/sdaOut_reg_0                                                                                                                                                                                                                                                                                    |                3 |             20 |         6.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                4 |             20 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                6 |             20 |         3.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TUSER_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                      |                                                                                                                                                                                                                                                                                                                                                       |                2 |             20 |        10.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |                2 |             20 |        10.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |               10 |             20 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                6 |             20 |         3.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                        |                                                                                                                                                                                                                                                                                                                                                       |                4 |             20 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                              | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                            |                6 |             20 |         3.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                            |                4 |             20 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                5 |             20 |         4.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_bad_fcs_accumulator/counter_lsb[23]_i_1__53_n_0                                                                                                                                                           |                3 |             20 |         6.67 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |                2 |             20 |        10.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                5 |             20 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                4 |             20 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                5 |             20 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                6 |             20 |         3.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                5 |             20 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                4 |             20 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                5 |             20 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TUSER/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                              |                                                                                                                                                                                                                                                                                                                                                       |                2 |             20 |        10.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                6 |             20 |         3.33 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_HI_BER_MONITOR/ber_125us_timer[19]_i_1_n_0                                                                                                                                                    | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_HI_BER/reset_flop_out                                                                                                                                                                            |                5 |             20 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |                4 |             20 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                4 |             20 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                                             | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                8 |             20 |         2.50 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_ETH_FRAME_PARSER/efp_valid                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                5 |             21 |         4.20 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_bad_fcs_accumulator/counter_msb[23]_i_1__53_n_0                                                                                                                                                           |                3 |             21 |         7.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |                4 |             21 |         5.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                8 |             21 |         2.62 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |                4 |             21 |         5.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                7 |             21 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                7 |             21 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/ipmb_watchdog_0/inst/sv1_sda_o_cnt                                                                                                                                                                                                                                                                                                |                4 |             21 |         5.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/ipmb_watchdog_0/inst/sv1_sda_ot_cnt                                                                                                                                                                                                                                                                                               |                4 |             21 |         5.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                9 |             21 |         2.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/ipmb_watchdog_0/inst/sv1_sda_t_cnt                                                                                                                                                                                                                                                                                                |                4 |             21 |         5.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                9 |             21 |         2.33 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_jabber_accumulator/counter_lsb[23]_i_1__57_n_0                                                                                                                                                            |                4 |             21 |         5.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                 | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                    |                6 |             21 |         3.50 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_broadcast_accumulator/counter_lsb[23]                                                                                                                                                                     |                4 |             21 |         5.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[1]_0[0]                                                                                                                                                                                                                     | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |                9 |             21 |         2.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/s_ready_i_reg                                                                                                                                                                                                          | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |               11 |             21 |         1.91 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                |                                                                                                                                                                                                                                                                                                                                            | c2c_mgt/do_cc_r128_out                                                                                                                                                                                                                                                                                                                                |                5 |             21 |         4.20 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_512_1023_bytes_accumulator/counter_msb[23]_i_1__11_n_0                                                                                                                                             |                2 |             21 |        10.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup3                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                6 |             21 |         3.50 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1024_1518_bytes_accumulator/counter_lsb[23]                                                                                                                                                        |                4 |             21 |         5.25 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                |                                                                                                                                                                                                                                                                                                                                            | c2c_mgt/do_cc_r130_out                                                                                                                                                                                                                                                                                                                                |                5 |             21 |         4.20 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |               10 |             21 |         2.10 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                7 |             21 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                6 |             21 |         3.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                                  | bdw/design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                            |                5 |             21 |         4.20 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                9 |             21 |         2.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                7 |             21 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                9 |             21 |         2.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                        | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                    |                6 |             21 |         3.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/ipmb_watchdog_0/inst/mst_scl_ot_cnt                                                                                                                                                                                                                                                                                               |                3 |             21 |         7.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/ipmb_watchdog_0/inst/scl0_it_cnt                                                                                                                                                                                                                                                                                                  |                4 |             21 |         5.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/ipmb_watchdog_0/inst/scl0_i_cnt                                                                                                                                                                                                                                                                                                   |                4 |             21 |         5.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/ipmb_watchdog_0/inst/mst_sda_t_cnt                                                                                                                                                                                                                                                                                                |                4 |             21 |         5.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/ipmb_watchdog_0/inst/mst_scl_o_cnt                                                                                                                                                                                                                                                                                                |                5 |             21 |         4.20 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/ipmb_watchdog_0/inst/scl0_t_cnt                                                                                                                                                                                                                                                                                                   |                3 |             21 |         7.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/ipmb_watchdog_0/inst/mst_sda_ot_cnt                                                                                                                                                                                                                                                                                               |                3 |             21 |         7.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/ipmb_watchdog_0/inst/scl1_i_cnt                                                                                                                                                                                                                                                                                                   |                5 |             21 |         4.20 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/ipmb_watchdog_0/inst/mst_sda_o_cnt                                                                                                                                                                                                                                                                                                |                5 |             21 |         4.20 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/ipmb_watchdog_0/inst/scl1_it_cnt                                                                                                                                                                                                                                                                                                  |                5 |             21 |         4.20 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/ipmb_watchdog_0/inst/mst_scl_t_cnt                                                                                                                                                                                                                                                                                                |                5 |             21 |         4.20 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/ipmb_watchdog_0/inst/scl1_t_cnt                                                                                                                                                                                                                                                                                                   |                4 |             21 |         5.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/ipmb_watchdog_0/inst/sda0_i_cnt                                                                                                                                                                                                                                                                                                   |                4 |             21 |         5.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                8 |             21 |         2.62 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/ipmb_watchdog_0/inst/sda0_it_cnt                                                                                                                                                                                                                                                                                                  |                4 |             21 |         5.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/ipmb_watchdog_0/inst/sda0_t_cnt                                                                                                                                                                                                                                                                                                   |                4 |             21 |         5.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/ipmb_watchdog_0/inst/sda1_i_cnt                                                                                                                                                                                                                                                                                                   |                3 |             21 |         7.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/ipmb_watchdog_0/inst/sda1_it_cnt                                                                                                                                                                                                                                                                                                  |                4 |             21 |         5.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/ipmb_watchdog_0/inst/sda1_t_cnt                                                                                                                                                                                                                                                                                                   |                5 |             21 |         4.20 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/ipmb_watchdog_0/inst/sv0_sda_o_cnt                                                                                                                                                                                                                                                                                                |                3 |             21 |         7.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/ipmb_watchdog_0/inst/sv0_sda_t_cnt                                                                                                                                                                                                                                                                                                |                3 |             21 |         7.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/ipmb_watchdog_0/inst/sv0_sda_ot_cnt                                                                                                                                                                                                                                                                                               |                4 |             21 |         5.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i[34]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                8 |             22 |         2.75 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                9 |             22 |         2.44 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[15].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |                6 |             22 |         3.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[15].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                       |                6 |             22 |         3.67 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1549_2047_bytes_accumulator/counter_msb[23]_i_1__31_n_0                                                                                                                                            |                3 |             22 |         7.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |                5 |             22 |         4.40 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                5 |             22 |         4.40 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                7 |             22 |         3.14 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                 |                7 |             22 |         3.14 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                 |                7 |             22 |         3.14 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                8 |             22 |         2.75 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                6 |             22 |         3.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                8 |             22 |         2.75 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                7 |             22 |         3.14 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                6 |             22 |         3.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                8 |             22 |         2.75 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                5 |             22 |         4.40 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                6 |             22 |         3.67 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_128_255_bytes_accumulator/counter_lsb[23]_i_1__0_n_0                                                                                                                                               |                5 |             22 |         4.40 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                6 |             22 |         3.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i[34]_i_1__0_n_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                       |                6 |             22 |         3.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                4 |             22 |         5.50 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_bytes_accumulator/counter_lsb[23]_i_1__41_n_0                                                                                                                                                       |                5 |             22 |         4.40 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_4096_8191_bytes_accumulator/counter_lsb[23]_i_1__47_n_0                                                                                                                                            |                4 |             22 |         5.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                6 |             22 |         3.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                4 |             22 |         5.50 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_65_127_bytes_accumulator/counter_lsb[23]_i_1__3_n_0                                                                                                                                                |                4 |             22 |         5.50 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_stomped_fcs_accumulator/counter_lsb[23]_i_1__56_n_0                                                                                                                                                       |                4 |             22 |         5.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                4 |             22 |         5.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                5 |             22 |         4.40 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                3 |             22 |         7.33 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_undersize_accumulator/counter_msb[23]_i_1__45_n_0                                                                                                                                                         |                2 |             22 |        11.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_undersize_accumulator/counter_lsb__0[23]                                                                                                                                                                  |                4 |             22 |         5.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                3 |             22 |         7.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                4 |             22 |         5.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                5 |             22 |         4.40 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                6 |             22 |         3.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                4 |             22 |         5.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                7 |             22 |         3.14 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                5 |             22 |         4.40 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                5 |             22 |         4.40 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/cal_on_tx_drpen_out                                                           | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                              |                8 |             23 |         2.88 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |               10 |             23 |         2.30 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_fragment_accumulator/counter_lsb[23]_i_1__46_n_0                                                                                                                                                          |                4 |             23 |         5.75 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_64_bytes_accumulator/counter_msb[23]_i_1__22_n_0                                                                                                                                                   |                4 |             23 |         5.75 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_64_bytes_accumulator/counter_lsb[23]_i_1__4_n_0                                                                                                                                                    |                4 |             23 |         5.75 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_packets_accumulator/counter_lsb[23]_i_1__13_n_0                                                                                                                                                     |                5 |             23 |         4.60 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_good_packets_accumulator/counter_lsb[23]                                                                                                                                                            |                5 |             23 |         4.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gte4_drp_arb_i/di                                                                                 | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                              |                5 |             23 |         4.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/cal_on_tx_drpen_out                                                           | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                              |                6 |             23 |         3.83 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                               | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]_repN_2                                                                                                    |                8 |             23 |         2.88 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                        | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]_repN_2                                                                                                    |                8 |             23 |         2.88 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                                                       |               10 |             23 |         2.30 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_packets_accumulator/counter_lsb[23]_i_1__1_n_0                                                                                                                                                      |                4 |             23 |         5.75 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                8 |             23 |         2.88 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_oversize_accumulator/counter_lsb[23]_i_1__49_n_0                                                                                                                                                          |                4 |             23 |         5.75 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                6 |             23 |         3.83 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_good_packets_accumulator/counter_lsb[23]_i_1__7_n_0                                                                                                                                                 |                4 |             23 |         5.75 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                                                                                           | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                                                                                               |                3 |             23 |         7.67 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_4096_8191_bytes_accumulator/counter_msb[23]_i_1__30_n_0                                                                                                                                            |                3 |             23 |         7.67 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_good_bytes_accumulator/counter_msb[23]_i_1__27_n_0                                                                                                                                                  |                4 |             23 |         5.75 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gte4_drp_arb_i/di                                                                                 | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                              |                4 |             23 |         5.75 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_frame_error_accumulator/counter_lsb[23]                                                                                                                                                                   |                4 |             23 |         5.75 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_test_pattern_mismatch_accumulator/counter_lsb[23]_i_1__51_n_0                                                                                                                                             |                4 |             23 |         5.75 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.ASYNC_EOF_FETCH.CMD_CDC/E[0]                                                                                                                                                                                                                                           | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/scndry_out                                                                                                                                                                                                                                 |                6 |             23 |         3.83 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                6 |             23 |         3.83 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[22]_i_1_n_0                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                     |                3 |             23 |         7.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/ctl_rx_min_packet_len_r[7]_i_1_n_0                                                                                                                                                                             | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                                                                 |               14 |             23 |         1.64 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/counter_lsb[23]_i_1__42_n_0                                                                                                                                                                |                4 |             23 |         5.75 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_framing_err_accumulator/counter_lsb[23]_i_1__44_n_0                                                                                                                                                       |                4 |             23 |         5.75 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_bad_code_accumulator/counter_lsb[23]_i_1__43_n_0                                                                                                                                                          |                4 |             23 |         5.75 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_small_accumulator/counter_lsb[23]_i_1__52_n_0                                                                                                                                                      |                4 |             23 |         5.75 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_inrangeerr_accumulator/counter_lsb[23]                                                                                                                                                                    |                5 |             24 |         4.80 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_64_bytes_accumulator/overflow_reg_n_0                                                                                                                                                              |                5 |             24 |         4.80 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1024_1518_bytes_accumulator/overflow                                                                                                                                                               |                7 |             24 |         3.43 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1523_1548_bytes_accumulator/overflow                                                                                                                                                               |                6 |             24 |         4.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1024_1518_bytes_accumulator/pm_tick_d1                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                7 |             24 |         3.43 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/E[0]                                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.s_soft_reset_i_reg_0                                                                                                                                                                                                                                     |                7 |             24 |         3.43 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                        |                7 |             24 |         3.43 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                          |                6 |             24 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                                                         | bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                                     |                7 |             24 |         3.43 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                          |                6 |             24 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                          |                8 |             24 |         3.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_256_511_bytes_accumulator/overflow_reg_n_0                                                                                                                                                         |                8 |             24 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                          |                8 |             24 |         3.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_2048_4095_bytes_accumulator/overflow                                                                                                                                                               |                8 |             24 |         3.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1549_2047_bytes_accumulator/counter_lsb[23]                                                                                                                                                        |                5 |             24 |         4.80 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1549_2047_bytes_accumulator/overflow                                                                                                                                                               |                7 |             24 |         3.43 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1523_1548_bytes_accumulator/counter_lsb[23]                                                                                                                                                        |                5 |             24 |         4.80 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_65_127_bytes_accumulator/pm_tick_d1                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                8 |             24 |         3.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_4096_8191_bytes_accumulator/overflow                                                                                                                                                               |                9 |             24 |         2.67 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1519_1522_bytes_accumulator/counter_lsb[23]                                                                                                                                                        |                5 |             24 |         4.80 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_4096_8191_bytes_accumulator/counter_lsb[23]                                                                                                                                                        |                5 |             24 |         4.80 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1519_1522_bytes_accumulator/overflow                                                                                                                                                               |                7 |             24 |         3.43 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_512_1023_bytes_accumulator/overflow                                                                                                                                                                |                5 |             24 |         4.80 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_512_1023_bytes_accumulator/counter_lsb[23]                                                                                                                                                         |                5 |             24 |         4.80 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1519_1522_bytes_accumulator/counter_msb[23]_i_1__18_n_0                                                                                                                                            |                4 |             24 |         6.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_128_255_bytes_accumulator/overflow_reg_n_0                                                                                                                                                         |               10 |             24 |         2.40 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_multicast_accumulator/overflow                                                                                                                                                                            |                9 |             24 |         2.67 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_multicast_accumulator/counter_lsb[23]                                                                                                                                                                     |                5 |             24 |         4.80 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1024_1518_bytes_accumulator/counter_msb[23]_i_1__24_n_0                                                                                                                                            |                4 |             24 |         6.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                                              |               14 |             24 |         1.71 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_65_127_bytes_accumulator/counter_msb[23]_i_1__29_n_0                                                                                                                                               |                3 |             24 |         8.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_bad_fcs_accumulator/counter_lsb[23]                                                                                                                                                                |                5 |             24 |         4.80 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_bad_fcs_accumulator/overflow                                                                                                                                                                       |                8 |             24 |         3.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_bytes_accumulator/overflow                                                                                                                                                                          |                5 |             24 |         4.80 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_8192_9215_bytes_accumulator/overflow_reg_n_0                                                                                                                                                       |                8 |             24 |         3.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_8192_9215_bytes_accumulator/counter_lsb[23]_i_1__55_n_0                                                                                                                                            |                5 |             24 |         4.80 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_good_bytes_accumulator/overflow                                                                                                                                                                     |                9 |             24 |         2.67 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_65_127_bytes_accumulator/counter_lsb[23]                                                                                                                                                           |                5 |             24 |         4.80 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_65_127_bytes_accumulator/overflow                                                                                                                                                                  |                3 |             24 |         8.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_large_accumulator/counter_msb[23]_i_1__50_n_0                                                                                                                                                      |                4 |             24 |         6.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_64_bytes_accumulator/counter_lsb[23]                                                                                                                                                               |                5 |             24 |         4.80 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                6 |             24 |         4.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_good_packets_accumulator/overflow_reg_n_0                                                                                                                                                           |                8 |             24 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth_7p8125g_vio_0_inst/inst/DECODER_INST/Hold_probe_in_reg_0[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |                7 |             24 |         3.43 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_unicast_accumulator/overflow                                                                                                                                                                              |                7 |             24 |         3.43 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_64_bytes_accumulator/overflow                                                                                                                                                                      |               10 |             24 |         2.40 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_good_bytes_accumulator/overflow_reg_n_0                                                                                                                                                             |                6 |             24 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                                                                                  | bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                                     |                5 |             24 |         4.80 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_packets_accumulator/overflow                                                                                                                                                                        |               10 |             24 |         2.40 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                        |                7 |             24 |         3.43 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_vlan_accumulator/counter_lsb[23]                                                                                                                                                                          |                5 |             24 |         4.80 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_vlan_accumulator/overflow                                                                                                                                                                                 |                9 |             24 |         2.67 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_fragment_accumulator/overflow_reg_n_0                                                                                                                                                                     |                8 |             24 |         3.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_packets_accumulator/overflow_reg_n_0                                                                                                                                                                |                7 |             24 |         3.43 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_unicast_accumulator/counter_lsb[23]                                                                                                                                                                       |                5 |             24 |         4.80 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_unicast_accumulator/overflow                                                                                                                                                                              |               11 |             24 |         2.18 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_undersize_accumulator/overflow__0                                                                                                                                                                         |               11 |             24 |         2.18 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                6 |             24 |         4.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_good_packets_accumulator/overflow                                                                                                                                                                   |               11 |             24 |         2.18 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_toolong_accumulator/overflow_reg_n_0                                                                                                                                                                      |                9 |             24 |         2.67 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_test_pattern_mismatch_accumulator/overflow_reg_n_0                                                                                                                                                        |                5 |             24 |         4.80 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_stomped_fcs_accumulator/overflow_reg_n_0                                                                                                                                                                  |                8 |             24 |         3.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_broadcast_accumulator/overflow                                                                                                                                                                            |                8 |             24 |         3.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_small_accumulator/overflow_reg_n_0                                                                                                                                                                 |                7 |             24 |         3.43 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_large_accumulator/overflow_reg_n_0                                                                                                                                                                 |               10 |             24 |         2.40 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_assertion                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |                4 |             24 |         6.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_2048_4095_bytes_accumulator/overflow_reg_n_0                                                                                                                                                       |                8 |             24 |         3.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_bad_fcs_accumulator/overflow                                                                                                                                                                              |                9 |             24 |         2.67 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_framing_err_accumulator/overflow_reg_n_0                                                                                                                                                                  |                9 |             24 |         2.67 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_large_accumulator/overflow                                                                                                                                                                         |                9 |             24 |         2.67 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_small_accumulator/counter_lsb[23]                                                                                                                                                                  |                5 |             24 |         4.80 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_small_accumulator/overflow                                                                                                                                                                         |                5 |             24 |         4.80 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_2048_4095_bytes_accumulator/counter_lsb[23]_i_1__48_n_0                                                                                                                                            |                4 |             24 |         6.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_oversize_accumulator/overflow_reg_n_0                                                                                                                                                                     |                7 |             24 |         3.43 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_assertion                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |                4 |             24 |         6.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_multicast_accumulator/counter_lsb[23]                                                                                                                                                                     |                5 |             24 |         4.80 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                               | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                       |                4 |             24 |         6.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_multicast_accumulator/overflow                                                                                                                                                                            |                6 |             24 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                               | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                       |                6 |             24 |         4.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_jabber_accumulator/overflow_reg_n_0                                                                                                                                                                       |               10 |             24 |         2.40 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_unicast_accumulator/counter_lsb[23]                                                                                                                                                                       |                5 |             24 |         4.80 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_inrangeerr_accumulator/overflow                                                                                                                                                                           |                8 |             24 |         3.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_large_accumulator/counter_lsb[23]                                                                                                                                                                  |                5 |             24 |         4.80 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_bytes_accumulator/overflow_reg_n_0                                                                                                                                                                  |               11 |             24 |         2.18 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                9 |             24 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                               | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                       |                4 |             24 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                               | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                       |                5 |             24 |         4.80 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_8192_9215_bytes_accumulator/overflow                                                                                                                                                               |                6 |             24 |         4.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_8192_9215_bytes_accumulator/counter_lsb[23]                                                                                                                                                        |                5 |             24 |         4.80 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                7 |             24 |         3.43 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_bad_fcs_accumulator/counter_lsb[23]                                                                                                                                                                       |                5 |             24 |         4.80 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/overflow_reg_n_0                                                                                                                                                                           |                8 |             24 |         3.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_frame_error_accumulator/overflow                                                                                                                                                                          |                8 |             24 |         3.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_512_1023_bytes_accumulator/counter_lsb[23]                                                                                                                                                         |                6 |             24 |         4.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_512_1023_bytes_accumulator/overflow                                                                                                                                                                |                6 |             24 |         4.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_4096_8191_bytes_accumulator/overflow_reg_n_0                                                                                                                                                       |                8 |             24 |         3.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_256_511_bytes_accumulator/counter_lsb[23]                                                                                                                                                          |                5 |             24 |         4.80 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_bad_code_accumulator/overflow_reg_n_0                                                                                                                                                                     |                6 |             24 |         4.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_256_511_bytes_accumulator/overflow                                                                                                                                                                 |                9 |             24 |         2.67 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_vlan_accumulator/overflow                                                                                                                                                                                 |                5 |             24 |         4.80 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1024_1518_bytes_accumulator/overflow                                                                                                                                                               |               10 |             24 |         2.40 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1549_2047_bytes_accumulator/counter_lsb[23]                                                                                                                                                        |                5 |             24 |         4.80 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_bad_fcs_accumulator/overflow_reg_n_0                                                                                                                                                                      |                7 |             24 |         3.43 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1549_2047_bytes_accumulator/overflow                                                                                                                                                               |                8 |             24 |         3.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_128_255_bytes_accumulator/counter_lsb[23]                                                                                                                                                          |                5 |             24 |         4.80 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_128_255_bytes_accumulator/overflow                                                                                                                                                                 |                5 |             24 |         4.80 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_65_127_bytes_accumulator/overflow_reg_n_0                                                                                                                                                          |               12 |             24 |         2.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1519_1522_bytes_accumulator/overflow                                                                                                                                                               |               10 |             24 |         2.40 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1519_1522_bytes_accumulator/counter_lsb[23]                                                                                                                                                        |                5 |             24 |         4.80 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1523_1548_bytes_accumulator/counter_lsb[23]                                                                                                                                                        |                5 |             24 |         4.80 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1024_1518_bytes_accumulator/counter_lsb[23]                                                                                                                                                        |                5 |             24 |         4.80 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_broadcast_accumulator/counter_lsb[23]                                                                                                                                                                     |                5 |             24 |         4.80 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_broadcast_accumulator/overflow                                                                                                                                                                            |               11 |             24 |         2.18 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_128_255_bytes_accumulator/pm_tick_d1                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                7 |             24 |         3.43 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1523_1548_bytes_accumulator/overflow                                                                                                                                                               |                8 |             24 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                9 |             24 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                          |                5 |             24 |         4.80 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_128_255_bytes_accumulator/counter_msb[23]_i_1__0_n_0                                                                                                                                               |                4 |             25 |         6.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                9 |             25 |         2.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |               10 |             25 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                9 |             25 |         2.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                5 |             25 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                               |                                                                                                                                                                                                                                                                                                                                                       |                2 |             25 |        12.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                9 |             25 |         2.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                8 |             25 |         3.12 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_multicast_accumulator/counter_msb[23]_i_1__32_n_0                                                                                                                                                         |                4 |             25 |         6.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                8 |             25 |         3.12 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                9 |             25 |         2.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                9 |             25 |         2.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                9 |             25 |         2.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                8 |             25 |         3.12 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |               11 |             25 |         2.27 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                8 |             25 |         3.12 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                8 |             25 |         3.12 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |               12 |             25 |         2.08 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                9 |             25 |         2.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |               12 |             25 |         2.08 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                9 |             25 |         2.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |               10 |             25 |         2.50 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_broadcast_accumulator/counter_msb[23]_i_1__10_n_0                                                                                                                                                         |                3 |             25 |         8.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                9 |             25 |         2.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |               10 |             25 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                6 |             25 |         4.17 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                6 |             25 |         4.17 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                9 |             25 |         2.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                4 |             25 |         6.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                8 |             25 |         3.12 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |               14 |             25 |         1.79 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |               10 |             25 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                5 |             25 |         5.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_bad_code_accumulator/counter_msb[23]_i_1__43_n_0                                                                                                                                                          |                3 |             25 |         8.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                       |                6 |             25 |         4.17 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |               10 |             25 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |               10 |             25 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                9 |             25 |         2.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |                8 |             25 |         3.12 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                6 |             25 |         4.17 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                5 |             25 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                9 |             25 |         2.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |               11 |             25 |         2.27 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |               10 |             25 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                8 |             25 |         3.12 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                8 |             25 |         3.12 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |               10 |             25 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                9 |             25 |         2.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                9 |             25 |         2.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                9 |             25 |         2.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |               11 |             25 |         2.27 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |               11 |             25 |         2.27 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                9 |             25 |         2.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                6 |             25 |         4.17 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |               10 |             25 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                8 |             25 |         3.12 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |               10 |             25 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |                9 |             25 |         2.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                9 |             25 |         2.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                8 |             25 |         3.12 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                6 |             25 |         4.17 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                8 |             25 |         3.12 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                9 |             25 |         2.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                6 |             25 |         4.17 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_512_1023_bytes_accumulator/counter_msb[23]_i_1__15_n_0                                                                                                                                             |                4 |             25 |         6.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                       |                5 |             25 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |                8 |             25 |         3.12 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                       |                8 |             25 |         3.12 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/registers/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                   | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                          |                9 |             25 |         2.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                6 |             25 |         4.17 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                9 |             25 |         2.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_bytes_accumulator/counter_msb[23]_i_1__41_n_0                                                                                                                                                       |                3 |             25 |         8.33 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_large_accumulator/counter_lsb[23]_i_1__50_n_0                                                                                                                                                      |                4 |             25 |         6.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                9 |             25 |         2.78 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_inrangeerr_accumulator/counter_msb[23]_i_1__20_n_0                                                                                                                                                        |                3 |             25 |         8.33 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_jabber_accumulator/counter_msb[23]_i_1__57_n_0                                                                                                                                                            |                4 |             25 |         6.25 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_unicast_accumulator/counter_msb[23]_i_1__28_n_0                                                                                                                                                           |                4 |             25 |         6.25 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_small_accumulator/counter_msb[23]_i_1__52_n_0                                                                                                                                                      |                5 |             25 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                          |               14 |             25 |         1.79 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_good_packets_accumulator/counter_msb[23]_i_1__9_n_0                                                                                                                                                 |                4 |             25 |         6.25 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_framing_err_accumulator/counter_msb[23]_i_1__44_n_0                                                                                                                                                       |                3 |             25 |         8.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |                5 |             25 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |                5 |             25 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_stomped_fcs_accumulator/counter_msb[23]_i_1__56_n_0                                                                                                                                                       |                3 |             25 |         8.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |                6 |             25 |         4.17 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_toolong_accumulator/counter_lsb[23]_i_1__54_n_0                                                                                                                                                           |                4 |             25 |         6.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                                                                               |                9 |             25 |         2.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                  | bdw/design_1_i/cpu/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                |                4 |             25 |         6.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |               11 |             25 |         2.27 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_vlan_accumulator/counter_msb[23]_i_1__16_n_0                                                                                                                                                              |                3 |             25 |         8.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                5 |             25 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |               10 |             25 |         2.50 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_256_511_bytes_accumulator/counter_lsb[23]_i_1__5_n_0                                                                                                                                               |                5 |             25 |         5.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                                                           | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                                                                                |                5 |             25 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_small_accumulator/counter_msb[23]_i_1__34_n_0                                                                                                                                                      |                5 |             26 |         5.20 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[28]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               17 |             26 |         1.53 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[581]_0[35]                                                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               22 |             26 |         1.18 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                                     |                7 |             26 |         3.71 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[581]_0[29]                                                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               21 |             26 |         1.24 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/cmd_received_s2mm2                                                                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/cmd_btt_s2mm_cumul0                                                                                                                                                                                                        |                4 |             26 |         6.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/tlast_del                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |                2 |             26 |        13.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                                                         | bdw/design_1_i/hier_0/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                                     |                9 |             26 |         2.89 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                                                                                             | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                              |                4 |             26 |         6.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[581]_0[23]                                                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               24 |             26 |         1.08 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/registers/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                    | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                          |                5 |             26 |         5.20 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                                                          |                8 |             26 |         3.25 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                                                         | bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                               |                7 |             26 |         3.71 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[34]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               18 |             26 |         1.44 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_128_255_bytes_accumulator/counter_msb[23]_i_1__26_n_0                                                                                                                                              |                2 |             26 |        13.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[46]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               23 |             26 |         1.13 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[40]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               13 |             26 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[22]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               20 |             26 |         1.30 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               23 |             26 |         1.13 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[10]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               21 |             26 |         1.24 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/dataout0[61]_i_1_n_0                                                                                                                                                                          |                7 |             26 |         3.71 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                       |                2 |             26 |        13.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                                                                                                   | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                             |                8 |             26 |         3.25 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[16]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               23 |             26 |         1.13 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_256_511_bytes_accumulator/counter_msb[23]_i_1__7_n_0                                                                                                                                               |                4 |             26 |         6.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[94]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               21 |             26 |         1.24 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[155]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               21 |             26 |         1.24 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                2 |             26 |        13.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/INCLUDE_S2MM_SOF_EOF_GENERATOR.tlast_del_reg                                                                                                                                                                                                           | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/scndry_out                                                                                                                                                                                                                                 |                5 |             26 |         5.20 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[101]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               22 |             26 |         1.18 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[149]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               23 |             26 |         1.13 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[10]                                                                                                                                                                                                                                             | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                             |               13 |             26 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[581]_0[11]                                                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               25 |             26 |         1.04 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0                                                                                                                                    | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr                                                                                                                                                          |                4 |             26 |         6.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0                                                                     | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr                                                                                           |                4 |             26 |         6.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[107]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               19 |             26 |         1.37 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[113]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               24 |             26 |         1.08 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[143]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               23 |             26 |         1.13 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                                                                                              | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                             |               14 |             26 |         1.86 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/ctl_tx_test_pattern_seed_a_r[57]_i_1_n_0                                                                                                                                                                       | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                                                                 |               12 |             26 |         2.17 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/ctl_tx_test_pattern_seed_b_r[57]_i_1_n_0                                                                                                                                                                       | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                                                                 |               13 |             26 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[119]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               21 |             26 |         1.24 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[137]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               24 |             26 |         1.08 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[125]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               21 |             26 |         1.24 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[52]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               21 |             26 |         1.24 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[88]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               23 |             26 |         1.13 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[581]_0[17]                                                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               19 |             26 |         1.37 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[161]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               24 |             26 |         1.08 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[131]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               22 |             26 |         1.18 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[82]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               22 |             26 |         1.18 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                4 |             26 |         6.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[58]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               20 |             26 |         1.30 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[76]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               23 |             26 |         1.13 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[64]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               24 |             26 |         1.08 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[70]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               18 |             26 |         1.44 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_vlan_accumulator/counter_lsb[23]                                                                                                                                                                          |                6 |             27 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                        |                5 |             27 |         5.40 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1_n_0                                                                                                                                                                                                      | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                             |               14 |             27 |         1.93 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axis_jtag_0/inst/u_jtag_fifo_proc/bit_count                                                                                                                                                                                                                                                                                 | bdw/design_1_i/axis_jtag_0/inst/u_jtag_fifo/SR[0]                                                                                                                                                                                                                                                                                                     |                4 |             27 |         6.75 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1523_1548_bytes_accumulator/pm_tick_d1                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |               12 |             27 |         2.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                             | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                            |                7 |             27 |         3.86 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_2048_4095_bytes_accumulator/counter_lsb[23]                                                                                                                                                        |                5 |             27 |         5.40 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_framing_err_accumulator/pm_tick_d1                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |               11 |             27 |         2.45 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_256_511_bytes_accumulator/counter_msb[23]_i_1__38_n_0                                                                                                                                              |                3 |             27 |         9.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                        |                6 |             27 |         4.50 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_bytes_accumulator/pm_tick_d1                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |               10 |             27 |         2.70 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                        |                7 |             27 |         3.86 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awsize_pipe[2]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                8 |             27 |         3.38 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld54_out                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                       |               14 |             27 |         1.93 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0_n_0                                                                                                                                                                                                   | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                             |               14 |             27 |         1.93 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                        |                6 |             27 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                      | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                          |                4 |             28 |         7.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                             |                                                                                                                                                                                                                                                                                                                                                       |                3 |             28 |         9.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                                                   |                                                                                                                                                                                                                                                                                                                                                       |                8 |             28 |         3.50 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_toolong_accumulator/counter_msb[23]_i_1__54_n_0                                                                                                                                                           |                4 |             28 |         7.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                          |               10 |             28 |         2.80 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                3 |             28 |         9.33 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                          | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                          |                2 |             28 |        14.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                                                |                6 |             28 |         4.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[6]                                                                                                                                                                                                                                                 | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                             |                6 |             28 |         4.67 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_8192_9215_bytes_accumulator/pm_tick_d1                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                9 |             28 |         3.11 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                             |                                                                                                                                                                                                                                                                                                                                                       |                3 |             28 |         9.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                                                   |                                                                                                                                                                                                                                                                                                                                                       |                5 |             28 |         5.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                3 |             28 |         9.33 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_multicast_accumulator/pm_tick_d1                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                       |               10 |             29 |         2.90 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                6 |             29 |         4.83 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_4096_8191_bytes_accumulator/counter_msb[23]_i_1__47_n_0                                                                                                                                            |                5 |             29 |         5.80 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                                                                               |                                                                                                                                                                                                                                                                                                                                                       |                2 |             29 |        14.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                               |                                                                                                                                                                                                                                                                                                                                                       |                3 |             29 |         9.67 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_packets_accumulator/counter_msb[23]_i_1__13_n_0                                                                                                                                                     |                4 |             29 |         7.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                           | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                          |               10 |             29 |         2.90 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                               |                                                                                                                                                                                                                                                                                                                                                       |                3 |             29 |         9.67 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_good_bytes_accumulator/pm_tick_d1                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                       |               14 |             29 |         2.07 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                6 |             29 |         4.83 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_core_cdc_sync_rx_resetdone_dclk_0/master_watchdog_00                                                                                                                                                                                                                                   |                4 |             29 |         7.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                                             | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                                                            |                6 |             30 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                6 |             30 |         5.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1549_2047_bytes_accumulator/pm_tick_d1                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                9 |             30 |         3.33 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_broadcast_accumulator/counter_msb[23]_i_1__37_n_0                                                                                                                                                         |                4 |             30 |         7.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                          |               10 |             30 |         3.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_64_bytes_accumulator/pm_tick_d1                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |               15 |             30 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_FOR_ASYNC.REG_TO_SECONDARY/GEN_UPDT_FOR_QUEUE.sts_received_d1_reg                                                                                                                        | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                                                                      |                4 |             30 |         7.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                                                                            | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                          |                5 |             30 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/GEN_ASYNC_RESET.halt_i_reg                                                                                                                                                                                                   | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                                                                               |                3 |             30 |        10.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_2048_4095_bytes_accumulator/counter_msb[23]_i_1__35_n_0                                                                                                                                            |                5 |             30 |         6.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_good_bytes_accumulator/counter_msb[23]_i_1__6_n_0                                                                                                                                                   |                5 |             30 |         6.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                2 |             30 |        15.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |                3 |             30 |        10.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_oversize_accumulator/pm_tick_d1                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |               17 |             30 |         1.76 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                4 |             30 |         7.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                                      | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                5 |             31 |         6.20 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_io_stage.tdm_out_reg_slice_inst/storage_data1                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                6 |             31 |         5.17 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_io_stage.tdm_out_reg_slice_inst/s_ready_i_reg_0[0]                                                                                                                                                                                                | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/AS[0]                                                                                                                                                                                                                           |               12 |             31 |         2.58 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/cntrl_strm_rd_0/inst/csum_begin_reg0                                                                                                                                                                                                                                                                                 | bdw/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                              |               21 |             31 |         1.48 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_oversize_accumulator/counter_msb[23]_i_1__49_n_0                                                                                                                                                          |                4 |             31 |         7.75 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/counter_msb[23]_i_1__42_n_0                                                                                                                                                                |                4 |             31 |         7.75 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_io_stage.tdm_out_reg_slice_inst/s_ready_i_reg_0[0]                                                                                                                                                                                                | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/AS[0]                                                                                                                                                                                                                           |               13 |             31 |         2.38 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_valid_reg_0[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                8 |             31 |         3.88 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                               |                8 |             31 |         3.88 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      | bdw/design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                                                    |                4 |             31 |         7.75 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_io_stage.tdm_out_reg_slice_inst/storage_data1                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                5 |             31 |         6.20 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_valid_reg_0[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                6 |             31 |         5.17 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_FOR_ASYNC.REG_TO_SECONDARY/FIFO_Full_reg                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |               17 |             31 |         1.82 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_0[0]                                                                                                                                                                                     | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                             |                9 |             31 |         3.44 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                                                                                               | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                             |                9 |             31 |         3.44 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_ASYNC_RESET.halt_i_reg                                                                                                                                                                                                   | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                                                               |                9 |             31 |         3.44 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                                                                         | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                7 |             31 |         4.43 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/bit_count[0]_i_1_n_0                                                                                                                                                                                                                                                      | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |             32 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg_rden                                                                                                                                                                                                                                                           | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |               15 |             32 |         2.13 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc0                                                                                                                                                               | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out                                                                                                                                                                         |               32 |             32 |         1.00 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      | bdw/design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O                                                                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      | bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O                                                                                                                                                                                                                                       | bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O                                                                                                                                                                                                                                                    |                3 |             32 |        10.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                2 |             32 |        16.00 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                5 |             32 |         6.40 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/dataout0[54]_i_1_n_0                                                                                                                                                                          |               10 |             32 |         3.20 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                |                                                                                                                                                                                                                                                                                                                                            | c2c_mgt/rxdata[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                |                                                                                                                                                                                                                                                                                                                                            | c2c_mgt/rxdata[1][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                                                               | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                                           |               11 |             32 |         2.91 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                                                               | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                                           |               11 |             32 |         2.91 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                2 |             32 |        16.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[8].I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i2[31]_i_1__22_n_0                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               20 |             32 |         1.60 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[6].I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i2[31]_i_1__10_n_0                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               21 |             32 |         1.52 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[5].I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i2[31]_i_1__11_n_0                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               22 |             32 |         1.45 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[4].I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i2[31]_i_1__12_n_0                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               23 |             32 |         1.39 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                                                      | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                                                                                                                       |               15 |             32 |         2.13 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[3].I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i2[31]_i_1__1_n_0                                                                                                                                                       | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               19 |             32 |         1.68 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[2].I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i2[31]_i_1__13_n_0                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               18 |             32 |         1.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                                                                                              | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                             |               14 |             32 |         2.29 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[1].I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i2[31]_i_1__0_n_0                                                                                                                                                       | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               21 |             32 |         1.52 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.updt_sts_reg_0[0]                                                                                                                                                                 | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d12                                                                                                                                                                                                                                  | bdw/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                                                                            |               11 |             32 |         2.91 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/msbnxtdesc_tready                                                                                                                                                                                                                                                   | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in                                                                                                                                                                                                                                                              | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[15].I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i2[31]_i_1__3_n_0                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[9].I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i2[31]_i_1__21_n_0                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               20 |             32 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in_0                                                                                                                                                                                                                                                            | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[7].I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i2[31]_i_1__9_n_0                                                                                                                                                       | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               21 |             32 |         1.52 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[7].I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i2[31]_i_1__23_n_0                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               19 |             32 |         1.68 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[6].I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i2[31]_i_1__24_n_0                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               22 |             32 |         1.45 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[4].I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i2[31]_i_1__26_n_0                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               17 |             32 |         1.88 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[3].I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i2[31]_i_1__27_n_0                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               25 |             32 |         1.28 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[2].I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i2[31]_i_1__28_n_0                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               18 |             32 |         1.78 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[1].I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i2[31]_i_1__29_n_0                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               23 |             32 |         1.39 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[15].I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i2[31]_i_1__14_n_0                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               17 |             32 |         1.88 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                                                                            | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1_n_0                                                                                                                                                                                                   |                3 |             32 |        10.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[14].I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i2[31]_i_1__15_n_0                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               20 |             32 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1__0_n_0                                                                                                                                                                                 | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[13].I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i2[31]_i_1__16_n_0                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               18 |             32 |         1.78 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[12].I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i2[31]_i_1__17_n_0                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               19 |             32 |         1.68 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[11].I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i2[31]_i_1__18_n_0                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               18 |             32 |         1.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |               32 |             32 |         1.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                                                             | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                                         |               16 |             32 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0                                                                                                                                                                                    | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                             |               15 |             32 |         2.13 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                6 |             32 |         5.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |               14 |             32 |         2.29 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                5 |             32 |         6.40 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_1/inst/u_jtag_proc/bit_count[0]_i_1_n_0                                                                                                                                                                                                                                                                       | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |             32 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_1/inst/u_axi4_lite_if/slv_reg_rden__0                                                                                                                                                                                                                                                                         | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |               18 |             32 |         1.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_0/inst/u_axi4_lite_if/slv_reg_rden__0                                                                                                                                                                                                                                                                         | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |               17 |             32 |         1.88 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_0/inst/u_jtag_proc/bit_count[0]_i_1_n_0                                                                                                                                                                                                                                                                       | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                4 |             32 |         8.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_4[0]                                                                                                                                                             | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                                         |               18 |             32 |         1.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                                                             | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                                         |               17 |             32 |         1.88 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                                                             | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                                         |               17 |             32 |         1.88 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                                                             | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                                         |               14 |             32 |         2.29 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_4[0]                                                                                                                                                             | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                                         |               19 |             32 |         1.68 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                                                             | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                                         |               19 |             32 |         1.68 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                                                             | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                                         |               19 |             32 |         1.68 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[5].I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i2[31]_i_1__25_n_0                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               20 |             32 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                7 |             32 |         4.57 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |               17 |             32 |         1.88 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                                                              | bdw/design_1_i/cpu/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                                                                | bdw/design_1_i/cpu/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                                                                                                                      |                7 |             32 |         4.57 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/user_reg0_r[31]_i_1_n_0                                                                                                                                                                                        | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                                                                 |               21 |             32 |         1.52 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/user_reg1_r[31]_i_1_n_0                                                                                                                                                                                        | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                                                                 |               19 |             32 |         1.68 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/ctl_tx_test_pattern_seed_a_r[31]_i_1_n_0                                                                                                                                                                       | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                                                                 |               18 |             32 |         1.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/ctl_tx_test_pattern_seed_b_r[31]_i_1_n_0                                                                                                                                                                       | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                                                                 |               18 |             32 |         1.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                       |                7 |             32 |         4.57 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_arready0                                                                                                                                                                                                | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/AXI_Reset0                                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_rvalid0                                                                                                                                                                                                 | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/AXI_Reset0                                                                                                                                                                                                             |               20 |             32 |         1.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_wdata0                                                                                                                                                                                                  | bdw/design_1_i/cpu/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[9].I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i2[31]_i_1__7_n_0                                                                                                                                                       | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               24 |             32 |         1.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[8].I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i2[31]_i_1__8_n_0                                                                                                                                                       | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               20 |             32 |         1.60 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[11].I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i2[31]_i_1__6_n_0                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               27 |             32 |         1.19 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_ASYNC_FIFO.I_STSSTRM_FIFO/I_ASYNC_FIFOGEN_FIFO/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_FOR_ASYNC.REG_TO_SECONDARY/updt_desc_sts_l                                                                                                                                               | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                                                      |               11 |             32 |         2.91 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                       |                7 |             32 |         4.57 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                5 |             32 |         6.40 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_ASYNC_FIFO.CNTRL_SKID_BUF_I/sig_data_reg_out_en                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/m_axi_sg_rvalid_1                                                                                                                                                                                              | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               30 |             32 |         1.07 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/m_axi_sg_rvalid_0                                                                                                                                                                                              | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               30 |             32 |         1.07 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                       |               16 |             32 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                                                   |               14 |             32 |         2.29 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[14].I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i2[31]_i_1__2_n_0                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               17 |             32 |         1.88 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[13].I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i2[31]_i_1__4_n_0                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               23 |             32 |         1.39 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[12].I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i2[31]_i_1__5_n_0                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               20 |             32 |         1.60 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[10].I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i2[31]_i_1__20_n_0                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               16 |             32 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[10].I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i2[31]_i_1__19_n_0                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               21 |             32 |         1.52 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i2[31]_i_1_n_0                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/flush_bd_reg                                                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/queue_sinit_0                                                                                                                                                                                                                                                     |               15 |             32 |         2.13 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/ena_d2                                                                                                                                                                                    | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_FCS/reset_flop_out                                                                                                                                                                               |               14 |             32 |         2.29 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1549_2047_bytes_accumulator/counter_msb[23]_i_1__8_n_0                                                                                                                                             |                3 |             32 |        10.67 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_FTYPE_PARSER/ena                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                5 |             32 |         6.40 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/fcs_crc_hold0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |               13 |             32 |         2.46 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[581]_0[2]                                                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               27 |             32 |         1.19 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/packet_dropped                                                                                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/scndry_out                                                                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d12                                                                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                                                                   |               25 |             32 |         1.28 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid1                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                                                                                                              |               24 |             32 |         1.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[0].I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i2[31]_i_1__30_n_0                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               19 |             32 |         1.68 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[96]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               31 |             32 |         1.03 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[581]_0[3]                                                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               27 |             32 |         1.19 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[1].I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__29_n_0                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               25 |             33 |         1.32 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1_n_0                                                                                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               14 |             33 |         2.36 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[10].I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__19_n_0                                                                                                                                                                        | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               27 |             33 |         1.22 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[11].I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__6_n_0                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               19 |             33 |         1.74 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axisafety_1/inst/S_AXI_WREADY0                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                       |                5 |             33 |         6.60 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[15].I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__14_n_0                                                                                                                                                                        | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               22 |             33 |         1.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |               14 |             33 |         2.36 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[13].I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__4_n_0                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               24 |             33 |         1.38 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[2].I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__28_n_0                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               23 |             33 |         1.43 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                                                |                7 |             33 |         4.71 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[14].I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__2_n_0                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               19 |             33 |         1.74 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axisafety_2/inst/S_AXI_WREADY0                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                       |                8 |             33 |         4.12 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[12].I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__5_n_0                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               21 |             33 |         1.57 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                5 |             33 |         6.60 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                                           |               14 |             33 |         2.36 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[14].I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__15_n_0                                                                                                                                                                        | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               20 |             33 |         1.65 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                6 |             33 |         5.50 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_unicast_accumulator/counter_msb[23]_i_1__39_n_0                                                                                                                                                           |                4 |             33 |         8.25 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[0].I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__30_n_0                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               17 |             33 |         1.94 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_bad_fcs_accumulator/pm_tick_d1                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                       |               13 |             33 |         2.54 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[13].I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__16_n_0                                                                                                                                                                        | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               24 |             33 |         1.38 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[10].I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__20_n_0                                                                                                                                                                        | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               17 |             33 |         1.94 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_fragment_accumulator/counter_msb[23]_i_1__46_n_0                                                                                                                                                          |                5 |             33 |         6.60 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_512_1023_bytes_accumulator/pm_tick_d1                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                       |                9 |             33 |         3.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[12].I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__17_n_0                                                                                                                                                                        | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               23 |             33 |         1.43 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[11].I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__18_n_0                                                                                                                                                                        | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               22 |             33 |         1.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[5].I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__25_n_0                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               20 |             33 |         1.65 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_ASYNC_FIFO.STS_SKID_BUF_I/sig_s_ready_dup                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/scndry_out                                                                                                                                                                                                                                 |               11 |             33 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[8].I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__22_n_0                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               24 |             33 |         1.38 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[7].I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__23_n_0                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               18 |             33 |         1.83 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[9].I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__21_n_0                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               21 |             33 |         1.57 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_ASYNC_FIFO.I_STSSTRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_ASYNC_FIFO.I_STSSTRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                             |                4 |             33 |         8.25 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_ASYNC_FIFO.I_STSSTRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]            |                                                                                                                                                                                                                                                                                                                                                       |                3 |             33 |        11.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[15].I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__3_n_0                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               13 |             33 |         2.54 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_ASYNC_FIFO.I_CNTRL_STRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_ASYNC_FIFO.I_CNTRL_STRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                      |                5 |             33 |         6.60 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_ASYNC_FIFO.I_CNTRL_STRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]     |                                                                                                                                                                                                                                                                                                                                                       |                3 |             33 |        11.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[6].I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__24_n_0                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               22 |             33 |         1.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[9].I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__7_n_0                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               29 |             33 |         1.14 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[1].I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0_n_0                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               23 |             33 |         1.43 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[2].I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__13_n_0                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               23 |             33 |         1.43 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[6].I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__10_n_0                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               21 |             33 |         1.57 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[3].I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__27_n_0                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               24 |             33 |         1.38 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                                                                           | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                            |                7 |             33 |         4.71 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[8].I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__8_n_0                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               20 |             33 |         1.65 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[7].I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__9_n_0                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               18 |             33 |         1.83 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |                7 |             33 |         4.71 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[3].I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__1_n_0                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               19 |             33 |         1.74 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[5].I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__11_n_0                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               21 |             33 |         1.57 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[4].I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__26_n_0                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               25 |             33 |         1.32 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[4].I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__12_n_0                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               25 |             33 |         1.32 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                3 |             34 |        11.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |               18 |             34 |         1.89 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |                5 |             34 |         6.80 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                5 |             34 |         6.80 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/SR[0]                                                                                                                                                       |                3 |             34 |        11.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[3].I_CH_FTCH_FIFO/CH_BMG_CTRL/E[0]                                                                                                                                                                           | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               27 |             34 |         1.26 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |                6 |             34 |         5.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                6 |             34 |         5.67 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O                                                                                                                                                                                                                                                    |                5 |             34 |         6.80 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |               16 |             34 |         2.12 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                       |                9 |             34 |         3.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |               11 |             34 |         3.09 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sts2_rden                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                3 |             34 |        11.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                3 |             34 |        11.33 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_ctl_reg_rx_clk_write_hold_syncer/dataout_reg                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |               23 |             34 |         1.48 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_2048_4095_bytes_accumulator/pm_tick_d1                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |               17 |             34 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |               11 |             34 |         3.09 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                3 |             34 |        11.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |               16 |             34 |         2.12 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                5 |             34 |         6.80 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                3 |             34 |        11.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_ASYNC_FIFO.CNTRL_SKID_BUF_I/sig_s_ready_dup                                                                                                                                              | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/scndry_out                                                                                                                                                                                                                                 |               10 |             34 |         3.40 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                8 |             34 |         4.25 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[3].I_CH_FTCH_FIFO/CH_BMG_CTRL/E[0]                                                                                                                                                                           | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               27 |             34 |         1.26 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                7 |             34 |         4.86 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                9 |             34 |         3.78 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[13].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |                8 |             34 |         4.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |                7 |             34 |         4.86 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                6 |             34 |         5.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |               11 |             34 |         3.09 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |               11 |             34 |         3.09 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |               19 |             34 |         1.79 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |               14 |             34 |         2.43 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |               17 |             34 |         2.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axisafety_2/inst/S_AXI_RVALID0                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                       |                6 |             34 |         5.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |               11 |             34 |         3.09 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axisafety_2/inst/E[0]                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                       |                6 |             34 |         5.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[13].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                       |                8 |             34 |         4.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |                6 |             34 |         5.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |               10 |             34 |         3.40 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axisafety_1/inst/E[0]                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                       |                6 |             34 |         5.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |                5 |             34 |         6.80 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |               10 |             34 |         3.40 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axisafety_1/inst/S_AXI_RVALID0                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                       |                6 |             34 |         5.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |               10 |             34 |         3.40 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |                8 |             34 |         4.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |               11 |             34 |         3.09 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |                8 |             34 |         4.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |                7 |             34 |         4.86 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |               11 |             34 |         3.09 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                              |               10 |             35 |         3.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                6 |             35 |         5.83 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_bad_fcs_accumulator/counter_msb[23]_i_1__25_n_0                                                                                                                                                           |                5 |             35 |         7.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_65_127_bytes_accumulator/counter_msb[23]_i_1__3_n_0                                                                                                                                                |                6 |             35 |         5.83 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                       |                7 |             35 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |                7 |             35 |         5.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |               14 |             35 |         2.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |               12 |             35 |         2.92 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0][0]                                                                      |                                                                                                                                                                                                                                                                                                                                                       |               10 |             35 |         3.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                       |               20 |             35 |         1.75 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                          |               10 |             35 |         3.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                6 |             36 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                        |                                                                                                                                                                                                                                                                                                                                                       |                6 |             36 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                6 |             36 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                        |                                                                                                                                                                                                                                                                                                                                                       |                7 |             36 |         5.14 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                7 |             36 |         5.14 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                       |               13 |             36 |         2.77 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                       |                9 |             36 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                         |                                                                                                                                                                                                                                                                                                                                                       |                7 |             36 |         5.14 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                6 |             36 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[14].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |                8 |             36 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                         |                                                                                                                                                                                                                                                                                                                                                       |                6 |             36 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                5 |             36 |         7.20 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |               11 |             36 |         3.27 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |                6 |             36 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                6 |             36 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |                6 |             36 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                6 |             36 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |                6 |             36 |         6.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                     |               16 |             36 |         2.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                       |                8 |             36 |         4.50 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_frame_error_accumulator/pm_tick_d1                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |               13 |             36 |         2.77 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_4096_8191_bytes_accumulator/pm_tick_d1                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |               12 |             36 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[14].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                       |                8 |             36 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axisafety_1/inst/r_wdata_0                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                       |                6 |             37 |         6.17 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axisafety_2/inst/r_wdata_0                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                       |               10 |             37 |         3.70 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_broadcast_accumulator/pm_tick_d1                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                       |               15 |             37 |         2.47 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_bad_fcs_accumulator/counter_msb[23]_i_1__23_n_0                                                                                                                                                    |                5 |             37 |         7.40 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0][0]                                                                     |                                                                                                                                                                                                                                                                                                                                                       |               12 |             37 |         3.08 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                       |                6 |             37 |         6.17 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                6 |             37 |         6.17 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0][0]                                                                     |                                                                                                                                                                                                                                                                                                                                                       |               11 |             37 |         3.36 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                                                                 |               15 |             38 |         2.53 |
| ~bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                              |                9 |             38 |         4.22 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                               |                8 |             38 |         4.75 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                               |                8 |             38 |         4.75 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_bad_code_accumulator/pm_tick_d1                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |               17 |             38 |         2.24 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_good_packets_accumulator/counter_msb[23]_i_1__5_n_0                                                                                                                                                 |                5 |             38 |         7.60 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_256_511_bytes_accumulator/pm_tick_d1                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |               15 |             38 |         2.53 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                                                              | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                9 |             39 |         4.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                                                          | bdw/design_1_i/cpu/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |                9 |             39 |         4.33 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/hier_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                                                                                                                        | bdw/design_1_i/hier_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                                                |                8 |             39 |         4.88 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                                                            | bdw/design_1_i/cpu/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |               10 |             39 |         3.90 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                                                            | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |               10 |             39 |         3.90 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                                                |                9 |             39 |         4.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_ASYNC_FIFO.I_STSSTRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                             |                                                                                                                                                                                                                                                                                                                                                       |                3 |             40 |        13.33 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_large_accumulator/pm_tick_d1                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |               17 |             40 |         2.35 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                      | bdw/design_1_i/cpu/axi_interconnect_4/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                                                    |               15 |             40 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_ASYNC_FIFO.I_CNTRL_STRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                      |                                                                                                                                                                                                                                                                                                                                                       |                3 |             40 |        13.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/i2cSlave_1/inst/rstSyncToClk                                                                                                                                                                                                                                                                                                      |                4 |             40 |        10.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                            |               17 |             40 |         2.35 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                            |               12 |             41 |         3.42 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                                                               |               10 |             41 |         4.10 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axisafety_2/inst/M_AXI_ARVALID0                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |               13 |             41 |         3.15 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_bad_fcs_accumulator/pm_tick_d1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |               20 |             41 |         2.05 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axisafety_2/inst/M_AXI_AWVALID0                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |               12 |             41 |         3.42 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                            |               14 |             41 |         2.93 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_256_511_bytes_accumulator/pm_tick_d1                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |               16 |             41 |         2.56 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                            |               13 |             41 |         3.15 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                            |               12 |             41 |         3.42 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                            |               12 |             41 |         3.42 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                                               | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                            |                8 |             42 |         5.25 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                                                           | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/m_axi_mm2s_rlast_0                                                                                                                                                                                       |                5 |             42 |         8.40 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                3 |             42 |        14.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axisafety_1/inst/M_AXI_AWVALID0                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |               18 |             42 |         2.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/C2C/axisafety_1/inst/M_AXI_ARVALID0                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |               19 |             42 |         2.21 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_vlan_accumulator/pm_tick_d1                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |               14 |             42 |         3.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1523_1548_bytes_accumulator/pm_tick_d1                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |               15 |             43 |         2.87 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_8192_9215_bytes_accumulator/counter_msb[23]_i_1__17_n_0                                                                                                                                            |                7 |             43 |         6.14 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/pm_tick_d1                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |               14 |             43 |         3.07 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_unicast_accumulator/pm_tick_d1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |               20 |             43 |         2.15 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |               21 |             44 |         2.10 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_512_1023_bytes_accumulator/pm_tick_d1                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                       |               20 |             44 |         2.20 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_out                                                                                                                                                                                                           | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                          |               14 |             44 |         3.14 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |               19 |             44 |         2.32 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |               18 |             44 |         2.44 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |               19 |             44 |         2.32 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                      |               18 |             44 |         2.44 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tvalid_reg_0[0]                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                                              |               21 |             45 |         2.14 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_good_packets_accumulator/pm_tick_d1                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |               17 |             45 |         2.65 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_4096_8191_bytes_accumulator/pm_tick_d1                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |               25 |             45 |         1.80 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_eq_0_reg[0]                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                                                                             |                7 |             46 |         6.57 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/p_1_in0                                                                                                                                                                                                                                                                            |               16 |             46 |         2.88 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_inrangeerr_accumulator/pm_tick_d1                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                       |               16 |             46 |         2.88 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_128_255_bytes_accumulator/pm_tick_d1                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |               18 |             46 |         2.56 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |               15 |             46 |         3.07 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |               16 |             46 |         2.88 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_2048_4095_bytes_accumulator/pm_tick_d1                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |               17 |             47 |         2.76 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/timeout_counter                                                                                                                                                                                                           |               23 |             47 |         2.04 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                4 |             48 |        12.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |                3 |             48 |        16.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tvalid_reg_0[0]                                                                                                                                                                                           | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                                              |               22 |             48 |         2.18 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |                3 |             48 |        16.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_gth_7p8125g_vio_0_inst/inst/PROBE_IN_INST/read_done                                                                                                                                                                                                                                                                                       |               12 |             48 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               28 |             48 |         1.71 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                                                                           | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1[0]                                                                                                                                                                           |               18 |             48 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_0[0]                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               31 |             48 |         1.55 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |                3 |             48 |        16.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/ena_d4_reg_0                                                                                                                                                                                         |               11 |             48 |         4.36 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |                3 |             48 |        16.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |                3 |             48 |        16.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |                3 |             48 |        16.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |                3 |             48 |        16.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |                3 |             48 |        16.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                       |               10 |             49 |         4.90 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                8 |             49 |         6.12 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                       |               11 |             49 |         4.45 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1519_1522_bytes_accumulator/pm_tick_d1                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |               19 |             49 |         2.58 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                                                                  | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                                                |               11 |             49 |         4.45 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/E[0]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                                                |               15 |             49 |         3.27 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_2048_4095_bytes_accumulator/counter_msb[23]_i_1__48_n_0                                                                                                                                            |                7 |             49 |         7.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                7 |             49 |         7.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                7 |             49 |         7.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |               12 |             49 |         4.08 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |               10 |             49 |         4.90 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                9 |             49 |         5.44 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |               13 |             49 |         3.77 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |               10 |             49 |         4.90 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                7 |             49 |         7.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                8 |             49 |         6.12 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                                                                           | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                   |               22 |             50 |         2.27 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[63]_i_1_n_0                                                                                                                                                                                       |               11 |             50 |         4.55 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_toolong_accumulator/pm_tick_d1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |               19 |             50 |         2.63 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/sel                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                       |                4 |             50 |        12.50 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_large_accumulator/pm_tick_d1                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |               22 |             50 |         2.27 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                             | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INFERRED_GEN.cnt_i_reg[4]_0                                                                                                                                                |                8 |             52 |         6.50 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_packets_accumulator/pm_tick_d1                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |               19 |             52 |         2.74 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                                                                                             | bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                     |               17 |             52 |         3.06 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_unicast_accumulator/pm_tick_d1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |               17 |             52 |         3.06 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |               13 |             52 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |               13 |             52 |         4.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |               11 |             52 |         4.73 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |               12 |             52 |         4.33 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1549_2047_bytes_accumulator/pm_tick_d1                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |               22 |             53 |         2.41 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_addr_reg1_out                                                                                                                                                                                | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[63]_i_1__0_n_0                                                                                                                                                                                    |               21 |             53 |         2.52 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |               17 |             53 |         3.12 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[63]_i_1__0_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |               17 |             53 |         3.12 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                     |               14 |             54 |         3.86 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                                                                      |               28 |             54 |         1.93 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                         |               12 |             54 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                |               12 |             54 |         4.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[63]_i_1_n_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |               18 |             55 |         3.06 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |               15 |             55 |         3.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/E[0]                                                                                                                                                                                                        | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                                                                                  |               23 |             56 |         2.43 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_64_bytes_accumulator/pm_tick_d1                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |               23 |             56 |         2.43 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_bytes_accumulator/pm_tick_d1                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |               21 |             56 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                        | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_3[0]                                                                                                                                                                                                  |               23 |             57 |         2.48 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_packets_accumulator/pm_tick_d1                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |               26 |             57 |         2.19 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[61]_i_1__0_n_0                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |               12 |             57 |         4.75 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                       |                5 |             57 |        11.40 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |               21 |             57 |         2.71 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg_1[0]                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                       |                5 |             57 |        11.40 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |               11 |             57 |         5.18 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[61]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                       |               20 |             57 |         2.85 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                          |               22 |             57 |         2.59 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[5]                                                                                                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               35 |             58 |         1.66 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[581]_0[36]                                                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               37 |             58 |         1.57 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[35]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               34 |             58 |         1.71 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[29]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               25 |             58 |         2.32 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[23]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               25 |             58 |         2.32 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[17]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               31 |             58 |         1.87 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[11]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               42 |             58 |         1.38 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[581]_0[12]                                                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               40 |             58 |         1.45 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[41]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               28 |             58 |         2.07 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[47]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               35 |             58 |         1.66 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[53]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               33 |             58 |         1.76 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[59]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               37 |             58 |         1.57 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[65]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               41 |             58 |         1.41 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[581]_0[30]                                                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               35 |             58 |         1.66 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[581]_0[24]                                                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               39 |             58 |         1.49 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[581]_0[18]                                                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               34 |             58 |         1.71 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[89]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               33 |             58 |         1.76 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[5]                                                                                                                                                                                                                                              | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                             |               21 |             58 |         2.76 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[11]                                                                                                                                                                                                                                             | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                             |               23 |             58 |         2.52 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg_1[0]                                                                                                                                                                                    | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                             |               22 |             58 |         2.64 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg0                                                                                                                                                                                                      | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                             |               17 |             58 |         3.41 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_test_pattern_mismatch_accumulator/pm_tick_d1                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                       |               22 |             58 |         2.64 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                                                                                                       | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                             |               27 |             58 |         2.15 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0                                                                                                                                                                                                    | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                             |               22 |             58 |         2.64 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0                                                                                                                                                                                                    | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                             |               19 |             58 |         3.05 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                                                                                                               | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                             |               18 |             58 |         3.22 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[144]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               39 |             58 |         1.49 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/striper2lanes_ena0                                                                                                                                                                 | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_SCRAMBLER/reset_flop_out                                                                                                                                                                      |               21 |             58 |         2.76 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               19 |             58 |         3.05 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                                                                                              | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                                                                               |               20 |             58 |         2.90 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_1[0]                                                                                                                                                                                    | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                             |               19 |             58 |         3.05 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                                                                                              | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                             |               20 |             58 |         2.90 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_2[0]                                                                                                                                                                                                | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                             |               17 |             58 |         3.41 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_FETCH.mm2s_ftch_decerr_set_i_reg[0]                                                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               12 |             58 |         4.83 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                                                                                                      | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               40 |             58 |         1.45 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_valid_reg_0                                                                                                                                                                                                             | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                                                               |               16 |             58 |         3.62 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[162]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               38 |             58 |         1.53 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[156]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               40 |             58 |         1.45 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[150]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               34 |             58 |         1.71 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[71]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               22 |             58 |         2.64 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[138]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               43 |             58 |         1.35 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[132]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               42 |             58 |         1.38 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[126]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               27 |             58 |         2.15 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[120]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               35 |             58 |         1.66 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[114]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               36 |             58 |         1.61 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[108]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               31 |             58 |         1.87 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[102]                                                                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               37 |             58 |         1.57 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[95]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               34 |             58 |         1.71 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[83]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               37 |             58 |         1.57 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[77]                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               35 |             58 |         1.66 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tvalid_reg_0[0]                                                                                                                                                                                                                     | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                                                       |               12 |             59 |         4.92 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_bad_fcs_accumulator/pm_tick_d1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |               21 |             59 |         2.81 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/E[0]                                                                                                                                                                                                                   | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                             |               24 |             59 |         2.46 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_rr_reg_9[0]                                                                                                                                                             | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_rr_b_reg_1                                                                                                                                                                         |               13 |             60 |         4.62 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg0                                                                                                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               19 |             60 |         3.16 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/E[0]                                                                                                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |                9 |             60 |         6.67 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tvalid_reg_0[0]                                                                                                                                                                                                    | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                                                       |               18 |             60 |         3.33 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg_0[0]                                                                                                                                                                           | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               24 |             60 |         2.50 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_0[0]                                                                                                                                                                           | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               21 |             60 |         2.86 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                       |                7 |             60 |         8.57 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                       |                7 |             60 |         8.57 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/E[0]                                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                                                                      |               24 |             61 |         2.54 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/registers/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                                                                                                |               16 |             61 |         3.81 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/E[0]                                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                                                      |               21 |             61 |         2.90 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                                                                                                     |               22 |             62 |         2.82 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                                                                                    | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                                                                                                                     |               13 |             62 |         4.77 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_multicast_accumulator/pm_tick_d1                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                       |               18 |             62 |         3.44 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1024_1518_bytes_accumulator/pm_tick_d1                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |               25 |             62 |         2.48 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                                                      |               25 |             63 |         2.52 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                               | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_next_addr_reg0                                                                                                                                                                                       |                8 |             63 |         7.88 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                                | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |               12 |             63 |         5.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                                                            | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                                                           |               13 |             63 |         4.85 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                                                                                    | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/SR[0]                                                                                                                                                                                                                     |               15 |             63 |         4.20 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_small_accumulator/pm_tick_d1                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |               24 |             63 |         2.62 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_next_addr_reg0                                                                                                                                                                                       |                9 |             63 |         7.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/use_crntdesc_reg_1[0]                                                                                                                                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               29 |             64 |         2.21 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/use_crntdesc_reg_20[0]                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               36 |             64 |         1.78 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/use_crntdesc_reg_2[0]                                                                                                                                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               26 |             64 |         2.46 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output                                                                                                                                                                                                                                                                | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |               19 |             64 |         3.37 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/use_crntdesc_reg_19[0]                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               28 |             64 |         2.29 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/use_crntdesc_reg_18[0]                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               25 |             64 |         2.56 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/use_crntdesc_reg_17[0]                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               38 |             64 |         1.68 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/use_crntdesc_reg_16[0]                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               29 |             64 |         2.21 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/use_crntdesc_reg_15[0]                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               24 |             64 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/use_crntdesc_reg_14[0]                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               32 |             64 |         2.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/use_crntdesc_reg_13[0]                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               18 |             64 |         3.56 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/use_crntdesc_reg_12[0]                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               20 |             64 |         3.20 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/use_crntdesc_reg_11[0]                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               24 |             64 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/use_crntdesc_reg_10[0]                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               19 |             64 |         3.37 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/use_crntdesc_reg_22[0]                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               18 |             64 |         3.56 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/use_crntdesc_reg_0[0]                                                                                                                                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               20 |             64 |         3.20 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/use_crntdesc_reg[0]                                                                                                                                                                                                                               | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               28 |             64 |         2.29 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                                                                                              | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               22 |             64 |         2.91 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |               12 |             64 |         5.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                                  | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                          |               14 |             64 |         4.57 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[63]_i_1_n_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |               19 |             64 |         3.37 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_b                                                                                                                                                               | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/datain0_p0_r                                                                                                                                                                             |               10 |             64 |         6.40 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |               11 |             64 |         5.82 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axis_jtag_0/inst/u_jtag_fifo_proc/tdi_output                                                                                                                                                                                                                                                                                | bdw/design_1_i/axis_jtag_0/inst/u_jtag_fifo/reset                                                                                                                                                                                                                                                                                                     |               19 |             64 |         3.37 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axis_jtag_0/inst/u_jtag_fifo/tms_output[31]_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |               20 |             64 |         3.20 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[63]_i_1_n_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |               16 |             64 |         4.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/ena_d1                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |               15 |             64 |         4.27 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/use_crntdesc_reg_6[0]                                                                                                                                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               14 |             64 |         4.57 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_1/inst/u_jtag_proc/tdi_output_1                                                                                                                                                                                                                                                                               | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |               15 |             64 |         4.27 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/E[0]                                                                                                                                                              | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_DECODER/reset_flop_out                                                                                                                                                                           |               31 |             64 |         2.06 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                       |               13 |             64 |         4.92 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/datain0_r                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |               22 |             64 |         2.91 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg14_out                                                                                                                                                                                                                        | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                            |               22 |             64 |         2.91 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                                  | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                          |               14 |             64 |         4.57 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         | bdw/design_1_i/JTAG/axi_jtag_0/inst/u_jtag_proc/tdi_output_1                                                                                                                                                                                                                                                                               | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |               15 |             64 |         4.27 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/ftch_shftenbl                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                       |                4 |             64 |        16.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/use_crntdesc_reg_9[0]                                                                                                                                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               24 |             64 |         2.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/use_crntdesc_reg_8[0]                                                                                                                                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               21 |             64 |         3.05 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/use_crntdesc_reg_7[0]                                                                                                                                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               21 |             64 |         3.05 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/use_crntdesc_reg_5[0]                                                                                                                                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               26 |             64 |         2.46 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/use_crntdesc_reg_4[0]                                                                                                                                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               28 |             64 |         2.29 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/use_crntdesc_reg_3[0]                                                                                                                                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               35 |             64 |         1.83 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/use_crntdesc_reg_29[0]                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               26 |             64 |         2.46 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/use_crntdesc_reg_28[0]                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               22 |             64 |         2.91 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/use_crntdesc_reg_27[0]                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               20 |             64 |         3.20 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/use_crntdesc_reg_26[0]                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               22 |             64 |         2.91 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/use_crntdesc_reg_25[0]                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               19 |             64 |         3.37 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/use_crntdesc_reg_24[0]                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               22 |             64 |         2.91 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/use_crntdesc_reg_23[0]                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               28 |             64 |         2.29 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/use_crntdesc_reg_21[0]                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |               27 |             64 |         2.37 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                       |                5 |             65 |        13.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |               29 |             65 |         2.24 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[69]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                       |               24 |             65 |         2.71 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_small_accumulator/pm_tick_d1                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |               30 |             65 |         2.17 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |               19 |             65 |         3.42 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |               24 |             65 |         2.71 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                                                    |               15 |             65 |         4.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |               25 |             65 |         2.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg_1[0]                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                       |                5 |             65 |        13.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[69]_i_1__0_n_0                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |               15 |             65 |         4.33 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_addr_reg1_out                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                                                           |               20 |             65 |         3.25 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg16_out                                                                                                                                                                                             | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2[0]                                                                                                                                                                                                           |               10 |             66 |         6.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                                | bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                        |               17 |             66 |         3.88 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_good_packets_accumulator/pm_tick_d1                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |               23 |             66 |         2.87 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/tstamp_d2_nxt                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |               12 |             66 |         5.50 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_undersize_accumulator/pm_tick_d1                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                       |               25 |             67 |         2.68 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/z_ena[1]                                                                                                                                                             | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out                                                                                                                                                                         |               28 |             67 |         2.39 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                                 | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                                                                                           |               17 |             68 |         4.00 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/AS[0]                                                                                                                                                                                                                           |               16 |             68 |         4.25 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                                           |               26 |             68 |         2.62 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_8192_9215_bytes_accumulator/pm_tick_d1                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |               33 |             68 |         2.06 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                         | bdw/design_1_i/cpu/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |               21 |             68 |         3.24 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                       | bdw/design_1_i/cpu/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |               21 |             68 |         3.24 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/AS[0]                                                                                                                                                                                                                           |               19 |             68 |         3.58 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |               19 |             69 |         3.63 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |               22 |             69 |         3.14 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_good_bytes_accumulator/pm_tick_d1                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                       |               27 |             69 |         2.56 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_65_127_bytes_accumulator/pm_tick_d1                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |               23 |             70 |         3.04 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_vlan_accumulator/pm_tick_d1                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |               30 |             70 |         2.33 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_stomped_fcs_accumulator/pm_tick_d1                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |               24 |             72 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |               16 |             72 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |               16 |             72 |         4.50 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |                5 |             72 |        14.40 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                5 |             72 |        14.40 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg_0[0]                                                                                                                               | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_mvalid_stop_reg_reg[0]                                                                                                                                                                               |               22 |             73 |         3.32 |
| ~bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |               17 |             73 |         4.29 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                  | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                                           |               24 |             73 |         3.04 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                              | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_mvalid_stop_reg_reg[0]                                                                                                                                                                               |               24 |             73 |         3.04 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                                                                                                 | bdw/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                                            |               21 |             73 |         3.48 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                       | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                                                                                    |               22 |             73 |         3.32 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |               12 |             73 |         6.08 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                                           |               21 |             73 |         3.48 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/GEN_ASYNC_READ.ip_arvalid_re                                                                                                                                                                                   | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                                                                                                              |               55 |             74 |         1.35 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_fragment_accumulator/pm_tick_d1                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |               27 |             74 |         2.74 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                                                                | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                                           |               22 |             74 |         3.36 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_b                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                       |               22 |             74 |         3.36 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                                                                  | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                                           |               15 |             74 |         4.93 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                5 |             75 |        15.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                                      | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                                                             |                9 |             76 |         8.44 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                5 |             76 |        15.20 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |               15 |             76 |         5.07 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |               17 |             77 |         4.53 |
|  bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |               30 |             78 |         2.60 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                                  | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                          |               13 |             78 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                                                              | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                          |               13 |             78 |         6.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                                                                              | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[63]_i_1__1_n_0                                                                                                                                                                                                                          |                6 |             78 |        13.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                                        | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[63]_i_1__2_n_0                                                                                                                                                                                                                          |                7 |             79 |        11.29 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |                5 |             80 |        16.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                             |               23 |             80 |         3.48 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                5 |             80 |        16.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |               13 |             81 |         6.23 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |               34 |             81 |         2.38 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |               11 |             81 |         7.36 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[76]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |               45 |             81 |         1.80 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |               29 |             81 |         2.79 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_broadcast_accumulator/pm_tick_d1                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                       |               27 |             81 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[76]_i_1__0_n_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                       |               27 |             81 |         3.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_jabber_accumulator/pm_tick_d1                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |               28 |             82 |         2.93 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |               18 |             83 |         4.61 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |               18 |             83 |         4.61 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/IPMC/i2cSlave_0/inst/rstSyncToClk                                                                                                                                                                                                                                                                                                      |               10 |             86 |         8.60 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[98]_i_1_n_0                                                                                                                             | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                                                      |               29 |             87 |         3.00 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                           | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |               26 |             89 |         3.42 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/desc_reg5_reg[31][0]                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                                                      |               25 |             89 |         3.56 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1519_1522_bytes_accumulator/pm_tick_d1                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |               30 |             89 |         2.97 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                9 |             89 |         9.89 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/GEN_CMD_BTT_LESS_23.mm2s_cmnd_data[100]_i_2_n_0                                                                                                                                                 | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/GEN_CMD_BTT_LESS_23.mm2s_cmnd_data[100]_i_1_n_0                                                                                                                                                            |               25 |             89 |         3.56 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                         | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |               27 |             89 |         3.30 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |               48 |             90 |         1.88 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                         | bdw/design_1_i/cpu/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |               23 |             91 |         3.96 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         | bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                       | bdw/design_1_i/cpu/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |               29 |             91 |         3.14 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg[0]                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                                                                      |               18 |             91 |         5.06 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                                                                                                    | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                          |               20 |             91 |         4.55 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                                                                               | bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                                                          |               19 |             92 |         4.84 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                                                                                          | bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                                     |               16 |             92 |         5.75 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |               12 |             96 |         8.00 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/tx_reset_pulse_len_reg_n_0_[0]                                                                                                                                                                                            |               44 |             96 |         2.18 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |               21 |            103 |         4.90 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |               23 |            103 |         4.48 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                       |               24 |            103 |         4.29 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                       |               22 |            103 |         4.68 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/rx_ena                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |                7 |            104 |        14.86 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_rx_2bit_retiming_sync_serdes_data_valid0_0/rx_serdes_datavalid0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |               15 |            124 |         8.27 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                       |               38 |            128 |         3.37 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                       |               38 |            128 |         3.37 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_AXI_RESET_RX_SYNC/reset_pipe_out                                                                                                                                                                                        |               43 |            128 |         2.98 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                                                                     |               20 |            129 |         6.45 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                       |               23 |            131 |         5.70 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_ctl_reg_tx_clk_write_hold_syncer/dataout_reg                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |               88 |            131 |         1.49 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |               23 |            131 |         5.70 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                       |               35 |            131 |         3.74 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/use_wrap_buffer_reg_0[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |               30 |            131 |         4.37 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |               10 |            131 |        13.10 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |               30 |            131 |         4.37 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |               10 |            131 |        13.10 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |               19 |            131 |         6.89 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |               35 |            131 |         3.74 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/m_valid_i_reg[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |               34 |            131 |         3.85 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |               33 |            131 |         3.97 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |               31 |            131 |         4.23 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_1                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |               29 |            133 |         4.59 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                       |               28 |            133 |         4.75 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/ena_d2                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |               48 |            134 |         2.79 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/rx_reset_pulse_len_reg_n_0_[0]                                                                                                                                                                                            |               75 |            143 |         1.91 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |               15 |            145 |         9.67 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                       |               30 |            145 |         4.83 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |               26 |            145 |         5.58 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |               11 |            145 |        13.18 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |               30 |            145 |         4.83 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |               11 |            145 |        13.18 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                                                                                              | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit20_out                                                                                                                                                                                                                                                                 |               54 |            149 |         2.76 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/dmacr_i_reg[0][0]                                                                                                                                                                                     | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit20_out                                                                                                                                                                                                                                                                 |               53 |            149 |         2.81 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/o_ena                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |               15 |            150 |        10.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                                           |               33 |            151 |         4.58 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/E[0]                                                                                                                                                                                                                               | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                                           |               33 |            151 |         4.58 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                                                                                               | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                                            |               56 |            151 |         2.70 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         | bdw/design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/FSM_sequential_mm2s_cs_reg[1][0]                                                                                               | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                                            |               55 |            151 |         2.75 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                       |               10 |            152 |        15.20 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                       |               10 |            152 |        15.20 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |               11 |            168 |        15.27 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |               11 |            168 |        15.27 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                     |               46 |            170 |         3.70 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_b                                                                                                                                                               | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out                                                                                                                                                                         |               45 |            191 |         4.24 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[3].I_CH_FTCH_FIFO/CH_BMG_CTRL/GEN_DESC_UPDT_QUEUE.s2mm_pending_pntr_updt_reg[0]                                                                                                                              | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                                                      |               64 |            192 |         3.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    | bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/ftch_shftenbl                                                                                                                          | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                                                                      |               48 |            192 |         4.00 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/scndry_reset2                                                                                                                                                                                                                                                            |               43 |            212 |         4.93 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                          |              105 |            255 |         2.43 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out                                                                                                                                                                         |              115 |            357 |         3.10 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |              140 |            380 |         2.71 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                              |               64 |            404 |         6.31 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_AXI_RESET_TX_SYNC/reset_pipe_out                                                                                                                                                                                        |              133 |            412 |         3.10 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_rr_b                                                                                                                                                                    | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out                                                                                                                                                                         |               80 |            429 |         5.36 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |               99 |            452 |         4.57 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/scndry_out                                                                                                                                                                                                                                 |              121 |            480 |         3.97 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |              153 |            493 |         3.22 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                                                                    |              555 |           1120 |         2.02 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                  | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_frame_error_accumulator/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                       |              355 |           1152 |         3.25 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |              314 |           1172 |         3.73 |
|  bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |              530 |           1680 |         3.17 |
|  c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                                |                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |              307 |           2204 |         7.18 |
|  bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |              970 |           3573 |         3.68 |
|  bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |             2148 |          13808 |         6.43 |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


