Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Wed May 27 11:08:38 2015
| Host         : KASPER-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MotorCtrl_control_sets_placed.rpt
| Design       : MotorCtrl
| Device       : xc7z010
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     5 |
| Minimum Number of register sites lost to control set restrictions |    13 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            4 |
| Yes          | No                    | No                     |               5 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              37 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------+------------------+----------------+
| Clock Signal |                                                  Enable Signal                                                  |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+--------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------+------------------+----------------+
|  clk         |                                                                                                                 | reset                             |                4 |              4 |
|  clk         |                                                                                                                 |                                   |                3 |              5 |
|  clk         | grp_MotorCtrl_pwmThread_fu_120/grp_MotorCtrl_pwmThread_fu_120_MotorCtrl_pwmCount_V_o_ap_vld                     |                                   |                4 |              5 |
|  clk         | grp_MotorCtrl_pwmThread_fu_120/grp_MotorCtrl_pwmThread_fu_120_MotorCtrl_pwmCount_V_o_ap_vld                     | grp_MotorCtrl_pwmThread_fu_120/O4 |                3 |              5 |
|  clk         | grp_MotorCtrl_clockDividerThread_fu_90/grp_MotorCtrl_clockDividerThread_fu_90_MotorCtrl_dividerCount_V_o_ap_vld | reset                             |                8 |             32 |
+--------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------+------------------+----------------+


