$date
	Thu Jun 24 15:30:09 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! CLR $end
$var wire 6 " COUNTADD [5:0] $end
$var wire 6 # OUT [5:0] $end
$var reg 6 $ ADD [5:0] $end
$var reg 1 % CLK $end
$var reg 1 & RST $end
$var integer 32 ' counter [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
0&
1%
b101 $
b111111 #
b0 "
1!
$end
#20
0%
#40
b1 '
b1 "
1%
#60
0%
#80
b10 "
b10 '
1%
#100
0%
#120
b11 '
b11 "
1%
#140
0%
#160
b100 "
b100 '
1%
#180
0%
#200
b101 '
b101 "
1%
#220
0%
#240
0!
b101 #
b110 "
b111 $
b110 '
1%
#260
0%
#280
1&
b111 '
b111 "
b111111 #
1!
1%
#300
0%
#320
0!
b111 #
b0 "
b1000 '
0&
1%
#340
0%
#360
1&
b1001 '
b1 "
b111111 #
1!
1%
#380
0%
#400
b0 "
b1010 '
0&
1%
#420
0%
#440
b1011 '
b1 "
1%
#460
0%
#480
b10 "
b1100 '
1%
#500
0%
#520
b1101 '
b11 "
1%
#540
0%
#560
b100 "
b1110 '
1%
#580
0%
#600
b1111 '
b101 "
1%
#620
0%
#640
b110 "
b10000 '
1%
#660
0%
#680
b10001 '
b111 "
1%
#700
0%
#720
0!
b111 #
b1000 "
b10010 '
1%
#740
0%
#760
1&
b10011 '
b1001 "
b111111 #
1!
1%
#780
0%
#800
b0 "
b10100 '
0&
1%
#820
0%
#840
b10101 '
b1 "
1%
#860
0%
#880
b10 "
b10110 '
1%
#900
0%
#920
b10111 '
b11 "
1%
#940
0%
#960
b100 "
b11000 '
1%
#980
0%
#1000
b11001 '
b101 "
1%
#1020
0%
#1040
b110 "
b11010 '
1%
