// Seed: 1297045261
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = id_4;
  wire id_6, id_7, id_8, id_9, id_10, id_11, id_12;
endmodule
module module_1 #(
    parameter id_11 = 32'd76,
    parameter id_14 = 32'd66,
    parameter id_9  = 32'd31
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wand id_4;
  inout wire id_3;
  input wire id_2;
  xnor primCall (id_3, id_13, id_4, id_1, id_2, id_5, id_12, id_10);
  inout wire id_1;
  parameter id_6 = ~1;
  logic [7:0] id_7, id_8, _id_9, id_10, _id_11, id_12;
  wire  id_13;
  logic _id_14 = id_3;
  module_0 modCall_1 (
      id_13,
      id_2,
      id_1,
      id_13,
      id_3
  );
  wire id_15;
  assign id_4 = id_6[1&id_9] ? id_8[id_11] : -1;
  wire id_16;
  logic [id_14 : 1] id_17;
  ;
  assign id_7 = id_2;
endmodule
