{"vcs1":{"timestamp_begin":1731984745.712565866, "rt":2.23, "ut":0.99, "st":0.30}}
{"vcselab":{"timestamp_begin":1731984748.031665714, "rt":1.19, "ut":0.29, "st":0.18}}
{"link":{"timestamp_begin":1731984749.304380379, "rt":0.57, "ut":0.17, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731984745.089713787}
{"VCS_COMP_START_TIME": 1731984745.089713787}
{"VCS_COMP_END_TIME": 1731984798.291884844}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 336024}}
{"stitch_vcselab": {"peak_mem": 231576}}
