# ArchRival

![ArchRival Logo](assets/banner.svg)

**ArchRival** is a small and modular SoC + CPU core that implements the [ICMC-Processor](https://github.com/simoesusp/Processador-ICMC/)'s ISA, developed from scratch with maintainability, portability, and educational value in mind.

---

## Key Goals

- Write a clean and readable SystemVerilog implementation.
- Organize the codebase by separating design, verification, and target-specific files.
- Document every aspect of the processor's design, architecture, and the ISA.
- Maintain compatibility with original ICMC-Processor.
- Make the platform suitable for teaching and experimentation, by allowing easy addition of new features.

---

## ğŸ“ Project Structure

```text
ArchRival/
â”œâ”€â”€ docs/               # Documentation and design notes.
â”œâ”€â”€ scripts/            # Build and automation scripts
â”œâ”€â”€ design/             # Synthesizable SystemVerilog code
â”‚   â”œâ”€â”€ rtl/            # Core RTL modules (ALU, datapath, control, etc.)
â”‚   â””â”€â”€ lib/            # Shared packages, interfaces, constants, and macros
â”œâ”€â”€ verif/                  # Verification environment
â”‚   â”œâ”€â”€ vip/                # Reusable Verification IP (Agents, UVM components)
â”‚   â”œâ”€â”€ testbench/          # Unit/module test harnesses & sequences for simulation
â”‚   â”œâ”€â”€ tests/              # Benchmarks & ISA Coverage
â”‚   â”‚   â”œâ”€â”€ isa_coverage/   # Assembly/C programs for ISA coverage
â”‚   â”‚   â””â”€â”€ benchmarks/     # Synthetic load tests (e.g., Dhrystone)
â”‚   â””â”€â”€ formal/             # Formal verification
â”œâ”€â”€ model/              # High-level cycle-accurate models and algorithms
â”œâ”€â”€ ip/                 # Vendor-specific IP (memories, PLLs, etc.)
â”‚   â”œâ”€â”€ intel/
â”‚   â”œâ”€â”€ xilinx/
â”‚   â”œâ”€â”€ sky130/
â”‚   â””â”€â”€ gf180mcu/
â””â”€â”€ targets/            # Target-specific files and synthesis outputs
    â”œâ”€â”€ fpga/
    â”‚   â””â”€â”€ DE2_115/
    â”‚       â”œâ”€â”€ constraints/    # Timing constraints (.sdc), pin assignments
    â”‚       â”œâ”€â”€ synth/          # Post-synthesis netlists
    â”‚       â”œâ”€â”€ impl/           # Post-P&R bitstream (.sof)
    â”‚       â””â”€â”€ reports/        # Timing, utilization, and power reports
    â””â”€â”€ asic/
        â””â”€â”€ sky130/
            â”œâ”€â”€ constraints/    # Timing constraints, floorplan
            â”œâ”€â”€ results/        # Final GDSII, netlists, Liberty files
            â”œâ”€â”€ reports/        # Timing, utilization, and power reports
            â””â”€â”€ workspace/      # Intermediate files generated by tools
```

---

## How to Use

For detailed instructions on how to synthesize and program your FPGA, as well as how to run a demo program, please check out the documentation.
