-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity matmul_hw is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    a_0_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    a_0_EN_A : OUT STD_LOGIC;
    a_0_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    a_0_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    a_0_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    a_0_Clk_A : OUT STD_LOGIC;
    a_0_Rst_A : OUT STD_LOGIC;
    a_1_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    a_1_EN_A : OUT STD_LOGIC;
    a_1_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    a_1_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    a_1_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    a_1_Clk_A : OUT STD_LOGIC;
    a_1_Rst_A : OUT STD_LOGIC;
    a_2_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    a_2_EN_A : OUT STD_LOGIC;
    a_2_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    a_2_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    a_2_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    a_2_Clk_A : OUT STD_LOGIC;
    a_2_Rst_A : OUT STD_LOGIC;
    a_3_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    a_3_EN_A : OUT STD_LOGIC;
    a_3_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    a_3_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    a_3_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    a_3_Clk_A : OUT STD_LOGIC;
    a_3_Rst_A : OUT STD_LOGIC;
    b_0_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    b_0_EN_A : OUT STD_LOGIC;
    b_0_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    b_0_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    b_0_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    b_0_Clk_A : OUT STD_LOGIC;
    b_0_Rst_A : OUT STD_LOGIC;
    b_1_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    b_1_EN_A : OUT STD_LOGIC;
    b_1_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    b_1_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    b_1_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    b_1_Clk_A : OUT STD_LOGIC;
    b_1_Rst_A : OUT STD_LOGIC;
    b_2_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    b_2_EN_A : OUT STD_LOGIC;
    b_2_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    b_2_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    b_2_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    b_2_Clk_A : OUT STD_LOGIC;
    b_2_Rst_A : OUT STD_LOGIC;
    b_3_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    b_3_EN_A : OUT STD_LOGIC;
    b_3_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    b_3_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    b_3_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    b_3_Clk_A : OUT STD_LOGIC;
    b_3_Rst_A : OUT STD_LOGIC;
    c_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    c_EN_A : OUT STD_LOGIC;
    c_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    c_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    c_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    c_Clk_A : OUT STD_LOGIC;
    c_Rst_A : OUT STD_LOGIC );
end;


architecture behav of matmul_hw is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "matmul_hw,hls_ip_2016_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.436600,HLS_SYN_LAT=32903,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=5,HLS_SYN_FF=3418,HLS_SYN_LUT=2528}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000010";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000100";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000001000";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000010000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000100000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000001000000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000010000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000100000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000001000000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000010000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000100000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000001000000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000010000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000100000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000001000000000000000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000010000000000000000";
    constant ap_ST_fsm_pp0_stage16 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000100000000000000000";
    constant ap_ST_fsm_pp0_stage17 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000001000000000000000000";
    constant ap_ST_fsm_pp0_stage18 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000010000000000000000000";
    constant ap_ST_fsm_pp0_stage19 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000100000000000000000000";
    constant ap_ST_fsm_pp0_stage20 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000001000000000000000000000";
    constant ap_ST_fsm_pp0_stage21 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000010000000000000000000000";
    constant ap_ST_fsm_pp0_stage22 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000100000000000000000000000";
    constant ap_ST_fsm_pp0_stage23 : STD_LOGIC_VECTOR (33 downto 0) := "0000000001000000000000000000000000";
    constant ap_ST_fsm_pp0_stage24 : STD_LOGIC_VECTOR (33 downto 0) := "0000000010000000000000000000000000";
    constant ap_ST_fsm_pp0_stage25 : STD_LOGIC_VECTOR (33 downto 0) := "0000000100000000000000000000000000";
    constant ap_ST_fsm_pp0_stage26 : STD_LOGIC_VECTOR (33 downto 0) := "0000001000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage27 : STD_LOGIC_VECTOR (33 downto 0) := "0000010000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage28 : STD_LOGIC_VECTOR (33 downto 0) := "0000100000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage29 : STD_LOGIC_VECTOR (33 downto 0) := "0001000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage30 : STD_LOGIC_VECTOR (33 downto 0) := "0010000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage31 : STD_LOGIC_VECTOR (33 downto 0) := "0100000000000000000000000000000000";
    constant ap_ST_fsm_state168 : STD_LOGIC_VECTOR (33 downto 0) := "1000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv7_20 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_const_lv8_60 : STD_LOGIC_VECTOR (7 downto 0) := "01100000";
    constant ap_const_lv8_A0 : STD_LOGIC_VECTOR (7 downto 0) := "10100000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv9_E0 : STD_LOGIC_VECTOR (8 downto 0) := "011100000";
    constant ap_const_lv11_400 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv55_0 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv9_2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_const_lv58_1 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv9_3 : STD_LOGIC_VECTOR (8 downto 0) := "000000011";
    constant ap_const_lv9_4 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_const_lv58_2 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv9_5 : STD_LOGIC_VECTOR (8 downto 0) := "000000101";
    constant ap_const_lv9_6 : STD_LOGIC_VECTOR (8 downto 0) := "000000110";
    constant ap_const_lv58_3 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv9_7 : STD_LOGIC_VECTOR (8 downto 0) := "000000111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal indvar_flatten_reg_682 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_reg_694 : STD_LOGIC_VECTOR (5 downto 0);
    signal j_reg_705 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_716_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal reg_727 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal exitcond_flatten_reg_1306 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal indvar_flatten_next_reg_732 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal j_1_reg_751 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal tmp_27_reg_758 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_pipeline_reg_pp0_iter1_tmp_27_reg_758 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_27_reg_758 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_27_reg_758 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_27_reg_758 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal grp_fu_867_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1005 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal grp_fu_762_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1011 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_CS_fsm_pp0_stage19 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage19 : signal is "none";
    signal ap_CS_fsm_pp0_stage24 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage24 : signal is "none";
    signal ap_CS_fsm_pp0_stage29 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage29 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1306 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_1016 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_CS_fsm_pp0_stage17 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage17 : signal is "none";
    signal ap_CS_fsm_pp0_stage22 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage22 : signal is "none";
    signal ap_CS_fsm_pp0_stage27 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage27 : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal reg_1021 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1306 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal ap_CS_fsm_pp0_stage20 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage20 : signal is "none";
    signal ap_CS_fsm_pp0_stage25 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage25 : signal is "none";
    signal ap_CS_fsm_pp0_stage30 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage30 : signal is "none";
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1306 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_1027 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1306 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_CS_fsm_pp0_stage18 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage18 : signal is "none";
    signal ap_CS_fsm_pp0_stage23 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage23 : signal is "none";
    signal ap_CS_fsm_pp0_stage28 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage28 : signal is "none";
    signal reg_1032 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1306 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_CS_fsm_pp0_stage16 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage16 : signal is "none";
    signal ap_CS_fsm_pp0_stage21 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage21 : signal is "none";
    signal ap_CS_fsm_pp0_stage26 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage26 : signal is "none";
    signal exitcond_flatten_fu_1037_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_mid2_fu_1049_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal j_mid2_reg_1310 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_mid2_v_fu_1057_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_mid2_v_reg_1322 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_1065_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_reg_1328 : STD_LOGIC_VECTOR (8 downto 0);
    signal a_1_load_reg_1419 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_1_load_reg_1424 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_2_load_reg_1429 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_2_load_reg_1434 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_3_load_reg_1439 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_3_load_reg_1444 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_cast3_fu_1135_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_cast3_reg_1469 : STD_LOGIC_VECTOR (7 downto 0);
    signal a_1_load_1_reg_1494 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_1_load_1_reg_1499 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_2_load_1_reg_1504 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_2_load_1_reg_1509 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_3_load_1_reg_1514 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_3_load_1_reg_1519 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_1_load_2_reg_1564 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_1_load_2_reg_1569 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_2_load_2_reg_1574 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_2_load_2_reg_1579 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_3_load_2_reg_1584 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_3_load_2_reg_1589 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_1_load_3_reg_1634 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_1_load_3_reg_1639 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_2_load_3_reg_1644 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_2_load_3_reg_1649 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_3_load_3_reg_1654 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_3_load_3_reg_1659 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_1_reg_1704 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_1_load_4_reg_1709 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_1_load_4_reg_1714 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_2_load_4_reg_1719 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_2_load_4_reg_1724 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_3_load_4_reg_1729 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_3_load_4_reg_1734 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_2_reg_1779 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_1_load_5_reg_1784 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_1_load_5_reg_1789 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_2_load_5_reg_1794 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_2_load_5_reg_1799 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_3_load_5_reg_1804 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_3_load_5_reg_1809 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_3_reg_1854 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_1_load_6_reg_1859 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_1_load_6_reg_1864 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_2_load_6_reg_1869 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_2_load_6_reg_1874 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_3_load_6_reg_1879 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_3_load_6_reg_1884 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_4_reg_1889 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_1_load_7_reg_1894 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_1_load_7_reg_1899 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_2_load_7_reg_1904 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_2_load_7_reg_1909 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_3_load_7_reg_1914 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_3_load_7_reg_1919 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_6_reg_1924 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_7_reg_1929 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_8_reg_1934 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_6_8_reg_1934 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_9_reg_1939 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_6_9_reg_1939 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_s_reg_1944 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_6_s_reg_1944 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_10_reg_1949 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_6_10_reg_1949 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_11_reg_1954 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_6_11_reg_1954 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_12_reg_1959 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_6_12_reg_1959 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_13_reg_1964 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_6_13_reg_1964 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_14_reg_1969 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_6_14_reg_1969 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_15_reg_1974 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_6_15_reg_1974 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_6_15_reg_1974 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_16_reg_1979 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_6_16_reg_1979 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_6_16_reg_1979 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_17_reg_1984 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_6_17_reg_1984 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_6_17_reg_1984 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_18_reg_1989 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_6_18_reg_1989 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_6_18_reg_1989 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_19_reg_1994 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_6_19_reg_1994 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_6_19_reg_1994 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_20_reg_1999 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_6_20_reg_1999 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_6_20_reg_1999 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_21_reg_2004 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_6_21_reg_2004 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_6_21_reg_2004 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_22_reg_2009 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_6_22_reg_2009 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_6_22_reg_2009 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_23_reg_2014 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_6_23_reg_2014 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_6_23_reg_2014 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_6_23_reg_2014 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_24_reg_2019 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_6_24_reg_2019 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_6_24_reg_2019 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_6_24_reg_2019 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_25_reg_2024 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_6_25_reg_2024 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_6_25_reg_2024 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_6_25_reg_2024 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_26_reg_2029 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage31 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage31 : signal is "none";
    signal ap_pipeline_reg_pp0_iter1_tmp_6_26_reg_2029 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_6_26_reg_2029 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_6_26_reg_2029 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_27_reg_2034 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_6_27_reg_2034 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_6_27_reg_2034 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_6_27_reg_2034 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_28_reg_2039 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_6_28_reg_2039 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_6_28_reg_2039 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_6_28_reg_2039 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_29_reg_2044 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_6_29_reg_2044 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_6_29_reg_2044 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_6_29_reg_2044 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_30_reg_2049 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_6_30_reg_2049 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_6_30_reg_2049 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_6_30_reg_2049 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_29_reg_2054 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvar_flatten_phi_fu_686_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_phi_fu_698_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal j_phi_fu_709_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_3_fu_1073_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_2_fu_1081_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_5_fu_1094_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_21_cast_fu_1110_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_8_fu_1123_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_21_fu_1139_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_10_fu_1155_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_23_cast_fu_1167_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_12_fu_1180_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_23_fu_1192_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_14_fu_1208_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_25_cast_fu_1220_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_16_fu_1233_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_25_fu_1249_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_18_fu_1265_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_27_cast_fu_1293_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_28_cast_fu_1301_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal a_0_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal b_0_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal a_1_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal b_1_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal a_2_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal b_2_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal a_3_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal b_3_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal c_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_716_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_2_cast_fu_1106_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_2_cast4_fu_1245_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_2_cast5_fu_1289_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_716_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_20_cast_fu_1284_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_762_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_762_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_867_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_867_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond_fu_1043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_mid2_v_fu_1057_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_4_fu_1089_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_21_cast_fu_1110_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_7_fu_1118_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_9_fu_1150_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_23_cast_fu_1167_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_11_fu_1175_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_13_fu_1203_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_25_cast_fu_1220_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_fu_1228_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_17_fu_1260_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_19_fu_1277_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state168 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state168 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (33 downto 0);

    component matmul_hw_fadd_32fYi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component matmul_hw_fmul_32g8j IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    matmul_hw_fadd_32fYi_U1 : component matmul_hw_fadd_32fYi
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_762_p0,
        din1 => grp_fu_762_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_762_p2);

    matmul_hw_fmul_32g8j_U2 : component matmul_hw_fmul_32g8j
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_867_p0,
        din1 => grp_fu_867_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_867_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and not((exitcond_flatten_reg_1306 = ap_const_lv1_0)))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage31))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                elsif ((((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage31) and not((exitcond_flatten_reg_1306 = ap_const_lv1_0))))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage31)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage31)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage31)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage31)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_reg_694_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0))) then 
                i_reg_694 <= tmp_mid2_v_reg_1322;
            elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                i_reg_694 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_682_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0))) then 
                indvar_flatten_reg_682 <= indvar_flatten_next_reg_732;
            elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                indvar_flatten_reg_682 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    j_reg_705_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0))) then 
                j_reg_705 <= j_1_reg_751;
            elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                j_reg_705 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_1306 = ap_const_lv1_0))) then
                a_1_load_1_reg_1494 <= a_1_Dout_A;
                a_2_load_1_reg_1504 <= a_2_Dout_A;
                a_3_load_1_reg_1514 <= a_3_Dout_A;
                b_1_load_1_reg_1499 <= b_1_Dout_A;
                b_2_load_1_reg_1509 <= b_2_Dout_A;
                b_3_load_1_reg_1519 <= b_3_Dout_A;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then
                a_1_load_2_reg_1564 <= a_1_Dout_A;
                a_2_load_2_reg_1574 <= a_2_Dout_A;
                a_3_load_2_reg_1584 <= a_3_Dout_A;
                b_1_load_2_reg_1569 <= b_1_Dout_A;
                b_2_load_2_reg_1579 <= b_2_Dout_A;
                b_3_load_2_reg_1589 <= b_3_Dout_A;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4))) then
                a_1_load_3_reg_1634 <= a_1_Dout_A;
                a_2_load_3_reg_1644 <= a_2_Dout_A;
                a_3_load_3_reg_1654 <= a_3_Dout_A;
                b_1_load_3_reg_1639 <= b_1_Dout_A;
                b_2_load_3_reg_1649 <= b_2_Dout_A;
                b_3_load_3_reg_1659 <= b_3_Dout_A;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5))) then
                a_1_load_4_reg_1709 <= a_1_Dout_A;
                a_2_load_4_reg_1719 <= a_2_Dout_A;
                a_3_load_4_reg_1729 <= a_3_Dout_A;
                b_1_load_4_reg_1714 <= b_1_Dout_A;
                b_2_load_4_reg_1724 <= b_2_Dout_A;
                b_3_load_4_reg_1734 <= b_3_Dout_A;
                j_1_reg_751 <= grp_fu_716_p2(6 - 1 downto 0);
                tmp_6_1_reg_1704 <= grp_fu_867_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage6))) then
                a_1_load_5_reg_1784 <= a_1_Dout_A;
                a_2_load_5_reg_1794 <= a_2_Dout_A;
                a_3_load_5_reg_1804 <= a_3_Dout_A;
                b_1_load_5_reg_1789 <= b_1_Dout_A;
                b_2_load_5_reg_1799 <= b_2_Dout_A;
                b_3_load_5_reg_1809 <= b_3_Dout_A;
                tmp_6_2_reg_1779 <= grp_fu_867_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage7))) then
                a_1_load_6_reg_1859 <= a_1_Dout_A;
                a_2_load_6_reg_1869 <= a_2_Dout_A;
                a_3_load_6_reg_1879 <= a_3_Dout_A;
                b_1_load_6_reg_1864 <= b_1_Dout_A;
                b_2_load_6_reg_1874 <= b_2_Dout_A;
                b_3_load_6_reg_1884 <= b_3_Dout_A;
                tmp_27_reg_758 <= grp_fu_716_p2;
                tmp_6_3_reg_1854 <= grp_fu_867_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage8))) then
                a_1_load_7_reg_1894 <= a_1_Dout_A;
                a_2_load_7_reg_1904 <= a_2_Dout_A;
                a_3_load_7_reg_1914 <= a_3_Dout_A;
                b_1_load_7_reg_1899 <= b_1_Dout_A;
                b_2_load_7_reg_1909 <= b_2_Dout_A;
                b_3_load_7_reg_1919 <= b_3_Dout_A;
                tmp_6_4_reg_1889 <= grp_fu_867_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then
                a_1_load_reg_1419 <= a_1_Dout_A;
                a_2_load_reg_1429 <= a_2_Dout_A;
                a_3_load_reg_1439 <= a_3_Dout_A;
                b_1_load_reg_1424 <= b_1_Dout_A;
                b_2_load_reg_1434 <= b_2_Dout_A;
                b_3_load_reg_1444 <= b_3_Dout_A;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0))) then
                ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1306 <= exitcond_flatten_reg_1306;
                ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1306 <= ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1306;
                ap_pipeline_reg_pp0_iter2_tmp_6_27_reg_2034 <= tmp_6_27_reg_2034;
                ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1306 <= ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1306;
                ap_pipeline_reg_pp0_iter3_tmp_6_27_reg_2034 <= ap_pipeline_reg_pp0_iter2_tmp_6_27_reg_2034;
                ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1306 <= ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1306;
                ap_pipeline_reg_pp0_iter4_tmp_6_27_reg_2034 <= ap_pipeline_reg_pp0_iter3_tmp_6_27_reg_2034;
                ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1306 <= ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1306;
                exitcond_flatten_reg_1306 <= exitcond_flatten_fu_1037_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage7))) then
                ap_pipeline_reg_pp0_iter1_tmp_27_reg_758 <= tmp_27_reg_758;
                ap_pipeline_reg_pp0_iter2_tmp_27_reg_758 <= ap_pipeline_reg_pp0_iter1_tmp_27_reg_758;
                ap_pipeline_reg_pp0_iter3_tmp_27_reg_758 <= ap_pipeline_reg_pp0_iter2_tmp_27_reg_758;
                ap_pipeline_reg_pp0_iter4_tmp_27_reg_758 <= ap_pipeline_reg_pp0_iter3_tmp_27_reg_758;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage15))) then
                ap_pipeline_reg_pp0_iter1_tmp_6_10_reg_1949 <= tmp_6_10_reg_1949;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage16))) then
                ap_pipeline_reg_pp0_iter1_tmp_6_11_reg_1954 <= tmp_6_11_reg_1954;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage17))) then
                ap_pipeline_reg_pp0_iter1_tmp_6_12_reg_1959 <= tmp_6_12_reg_1959;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage18))) then
                ap_pipeline_reg_pp0_iter1_tmp_6_13_reg_1964 <= tmp_6_13_reg_1964;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage19))) then
                ap_pipeline_reg_pp0_iter1_tmp_6_14_reg_1969 <= tmp_6_14_reg_1969;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage20))) then
                ap_pipeline_reg_pp0_iter1_tmp_6_15_reg_1974 <= tmp_6_15_reg_1974;
                ap_pipeline_reg_pp0_iter2_tmp_6_15_reg_1974 <= ap_pipeline_reg_pp0_iter1_tmp_6_15_reg_1974;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage21))) then
                ap_pipeline_reg_pp0_iter1_tmp_6_16_reg_1979 <= tmp_6_16_reg_1979;
                ap_pipeline_reg_pp0_iter2_tmp_6_16_reg_1979 <= ap_pipeline_reg_pp0_iter1_tmp_6_16_reg_1979;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage22))) then
                ap_pipeline_reg_pp0_iter1_tmp_6_17_reg_1984 <= tmp_6_17_reg_1984;
                ap_pipeline_reg_pp0_iter2_tmp_6_17_reg_1984 <= ap_pipeline_reg_pp0_iter1_tmp_6_17_reg_1984;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage23))) then
                ap_pipeline_reg_pp0_iter1_tmp_6_18_reg_1989 <= tmp_6_18_reg_1989;
                ap_pipeline_reg_pp0_iter2_tmp_6_18_reg_1989 <= ap_pipeline_reg_pp0_iter1_tmp_6_18_reg_1989;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage24))) then
                ap_pipeline_reg_pp0_iter1_tmp_6_19_reg_1994 <= tmp_6_19_reg_1994;
                ap_pipeline_reg_pp0_iter2_tmp_6_19_reg_1994 <= ap_pipeline_reg_pp0_iter1_tmp_6_19_reg_1994;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage25))) then
                ap_pipeline_reg_pp0_iter1_tmp_6_20_reg_1999 <= tmp_6_20_reg_1999;
                ap_pipeline_reg_pp0_iter2_tmp_6_20_reg_1999 <= ap_pipeline_reg_pp0_iter1_tmp_6_20_reg_1999;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage26))) then
                ap_pipeline_reg_pp0_iter1_tmp_6_21_reg_2004 <= tmp_6_21_reg_2004;
                ap_pipeline_reg_pp0_iter2_tmp_6_21_reg_2004 <= ap_pipeline_reg_pp0_iter1_tmp_6_21_reg_2004;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage27))) then
                ap_pipeline_reg_pp0_iter1_tmp_6_22_reg_2009 <= tmp_6_22_reg_2009;
                ap_pipeline_reg_pp0_iter2_tmp_6_22_reg_2009 <= ap_pipeline_reg_pp0_iter1_tmp_6_22_reg_2009;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage28))) then
                ap_pipeline_reg_pp0_iter1_tmp_6_23_reg_2014 <= tmp_6_23_reg_2014;
                ap_pipeline_reg_pp0_iter2_tmp_6_23_reg_2014 <= ap_pipeline_reg_pp0_iter1_tmp_6_23_reg_2014;
                ap_pipeline_reg_pp0_iter3_tmp_6_23_reg_2014 <= ap_pipeline_reg_pp0_iter2_tmp_6_23_reg_2014;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage29))) then
                ap_pipeline_reg_pp0_iter1_tmp_6_24_reg_2019 <= tmp_6_24_reg_2019;
                ap_pipeline_reg_pp0_iter2_tmp_6_24_reg_2019 <= ap_pipeline_reg_pp0_iter1_tmp_6_24_reg_2019;
                ap_pipeline_reg_pp0_iter3_tmp_6_24_reg_2019 <= ap_pipeline_reg_pp0_iter2_tmp_6_24_reg_2019;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage30))) then
                ap_pipeline_reg_pp0_iter1_tmp_6_25_reg_2024 <= tmp_6_25_reg_2024;
                ap_pipeline_reg_pp0_iter2_tmp_6_25_reg_2024 <= ap_pipeline_reg_pp0_iter1_tmp_6_25_reg_2024;
                ap_pipeline_reg_pp0_iter3_tmp_6_25_reg_2024 <= ap_pipeline_reg_pp0_iter2_tmp_6_25_reg_2024;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage31))) then
                ap_pipeline_reg_pp0_iter1_tmp_6_26_reg_2029 <= tmp_6_26_reg_2029;
                ap_pipeline_reg_pp0_iter2_tmp_6_26_reg_2029 <= ap_pipeline_reg_pp0_iter1_tmp_6_26_reg_2029;
                ap_pipeline_reg_pp0_iter3_tmp_6_26_reg_2029 <= ap_pipeline_reg_pp0_iter2_tmp_6_26_reg_2029;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage12))) then
                ap_pipeline_reg_pp0_iter1_tmp_6_8_reg_1934 <= tmp_6_8_reg_1934;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage13))) then
                ap_pipeline_reg_pp0_iter1_tmp_6_9_reg_1939 <= tmp_6_9_reg_1939;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage14))) then
                ap_pipeline_reg_pp0_iter1_tmp_6_s_reg_1944 <= tmp_6_s_reg_1944;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then
                ap_pipeline_reg_pp0_iter2_tmp_6_28_reg_2039 <= tmp_6_28_reg_2039;
                ap_pipeline_reg_pp0_iter3_tmp_6_28_reg_2039 <= ap_pipeline_reg_pp0_iter2_tmp_6_28_reg_2039;
                ap_pipeline_reg_pp0_iter4_tmp_6_28_reg_2039 <= ap_pipeline_reg_pp0_iter3_tmp_6_28_reg_2039;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2))) then
                ap_pipeline_reg_pp0_iter2_tmp_6_29_reg_2044 <= tmp_6_29_reg_2044;
                ap_pipeline_reg_pp0_iter3_tmp_6_29_reg_2044 <= ap_pipeline_reg_pp0_iter2_tmp_6_29_reg_2044;
                ap_pipeline_reg_pp0_iter4_tmp_6_29_reg_2044 <= ap_pipeline_reg_pp0_iter3_tmp_6_29_reg_2044;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then
                ap_pipeline_reg_pp0_iter2_tmp_6_30_reg_2049 <= tmp_6_30_reg_2049;
                ap_pipeline_reg_pp0_iter3_tmp_6_30_reg_2049 <= ap_pipeline_reg_pp0_iter2_tmp_6_30_reg_2049;
                ap_pipeline_reg_pp0_iter4_tmp_6_30_reg_2049 <= ap_pipeline_reg_pp0_iter3_tmp_6_30_reg_2049;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4))) then
                indvar_flatten_next_reg_732 <= grp_fu_716_p2(11 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = exitcond_flatten_fu_1037_p2))) then
                j_mid2_reg_1310 <= j_mid2_fu_1049_p3;
                    tmp_reg_1328(8 downto 3) <= tmp_fu_1065_p3(8 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage9)))) then
                reg_1005 <= grp_fu_867_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage24)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage29)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1306)))) then
                reg_1011 <= grp_fu_762_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage7) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1306)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1306) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1306) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1306) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1306) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage27)) or ((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1306) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)))) then
                reg_1016 <= grp_fu_762_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1306)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1306) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1306) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1306) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1306) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1306) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage30)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_enable_reg_pp0_iter5) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1306)))) then
                reg_1021 <= grp_fu_762_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1306)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1306)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1306) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1306) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1306) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage23)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1306) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage28)))) then
                reg_1027 <= grp_fu_762_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1306)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage6) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1306)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1306) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1306) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1306) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1306) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage26)))) then
                reg_1032 <= grp_fu_762_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_1306 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage6)))) then
                reg_727 <= grp_fu_716_p2(9 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1306) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage31))) then
                tmp_1_29_reg_2054 <= grp_fu_762_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (exitcond_flatten_reg_1306 = ap_const_lv1_0))) then
                    tmp_2_cast3_reg_1469(5 downto 0) <= tmp_2_cast3_fu_1135_p1(5 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage15))) then
                tmp_6_10_reg_1949 <= grp_fu_867_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage16))) then
                tmp_6_11_reg_1954 <= grp_fu_867_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage17))) then
                tmp_6_12_reg_1959 <= grp_fu_867_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage18))) then
                tmp_6_13_reg_1964 <= grp_fu_867_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage19))) then
                tmp_6_14_reg_1969 <= grp_fu_867_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage20))) then
                tmp_6_15_reg_1974 <= grp_fu_867_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage21))) then
                tmp_6_16_reg_1979 <= grp_fu_867_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage22))) then
                tmp_6_17_reg_1984 <= grp_fu_867_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage23))) then
                tmp_6_18_reg_1989 <= grp_fu_867_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage24))) then
                tmp_6_19_reg_1994 <= grp_fu_867_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage25))) then
                tmp_6_20_reg_1999 <= grp_fu_867_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage26))) then
                tmp_6_21_reg_2004 <= grp_fu_867_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage27))) then
                tmp_6_22_reg_2009 <= grp_fu_867_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage28))) then
                tmp_6_23_reg_2014 <= grp_fu_867_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage29))) then
                tmp_6_24_reg_2019 <= grp_fu_867_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage30))) then
                tmp_6_25_reg_2024 <= grp_fu_867_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage31))) then
                tmp_6_26_reg_2029 <= grp_fu_867_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_6_27_reg_2034 <= grp_fu_867_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1306))) then
                tmp_6_28_reg_2039 <= grp_fu_867_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1306))) then
                tmp_6_29_reg_2044 <= grp_fu_867_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1306))) then
                tmp_6_30_reg_2049 <= grp_fu_867_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage10))) then
                tmp_6_6_reg_1924 <= grp_fu_867_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage11))) then
                tmp_6_7_reg_1929 <= grp_fu_867_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12))) then
                tmp_6_8_reg_1934 <= grp_fu_867_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage13))) then
                tmp_6_9_reg_1939 <= grp_fu_867_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14))) then
                tmp_6_s_reg_1944 <= grp_fu_867_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = exitcond_flatten_fu_1037_p2))) then
                tmp_mid2_v_reg_1322 <= tmp_mid2_v_fu_1057_p3;
            end if;
        end if;
    end process;
    tmp_reg_1328(2 downto 0) <= "000";
    tmp_2_cast3_reg_1469(7 downto 6) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1306, ap_CS_fsm_pp0_stage5, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
            when ap_ST_fsm_pp0_stage1 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
            when ap_ST_fsm_pp0_stage2 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
            when ap_ST_fsm_pp0_stage3 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
            when ap_ST_fsm_pp0_stage4 => 
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((exitcond_flatten_reg_1306 = ap_const_lv1_0)) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state168;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if (not(((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter4))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state168;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
            when ap_ST_fsm_pp0_stage7 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
            when ap_ST_fsm_pp0_stage8 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
            when ap_ST_fsm_pp0_stage9 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
            when ap_ST_fsm_pp0_stage10 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
            when ap_ST_fsm_pp0_stage11 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
            when ap_ST_fsm_pp0_stage12 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
            when ap_ST_fsm_pp0_stage13 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
            when ap_ST_fsm_pp0_stage14 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
            when ap_ST_fsm_pp0_stage15 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
            when ap_ST_fsm_pp0_stage16 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
            when ap_ST_fsm_pp0_stage17 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
            when ap_ST_fsm_pp0_stage18 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage19;
            when ap_ST_fsm_pp0_stage19 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage20;
            when ap_ST_fsm_pp0_stage20 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage21;
            when ap_ST_fsm_pp0_stage21 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage22;
            when ap_ST_fsm_pp0_stage22 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage23;
            when ap_ST_fsm_pp0_stage23 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage24;
            when ap_ST_fsm_pp0_stage24 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage25;
            when ap_ST_fsm_pp0_stage25 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage26;
            when ap_ST_fsm_pp0_stage26 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage27;
            when ap_ST_fsm_pp0_stage27 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage28;
            when ap_ST_fsm_pp0_stage28 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage29;
            when ap_ST_fsm_pp0_stage29 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage30;
            when ap_ST_fsm_pp0_stage30 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage31;
            when ap_ST_fsm_pp0_stage31 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_state168 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    a_0_Addr_A <= std_logic_vector(shift_left(unsigned(a_0_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));

    a_0_Addr_A_orig_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage0, tmp_3_fu_1073_p1, tmp_5_fu_1094_p3, tmp_8_fu_1123_p3, tmp_10_fu_1155_p3, tmp_12_fu_1180_p3, tmp_14_fu_1208_p3, tmp_16_fu_1233_p3, tmp_18_fu_1265_p3)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage7)) then 
                a_0_Addr_A_orig <= tmp_18_fu_1265_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage6)) then 
                a_0_Addr_A_orig <= tmp_16_fu_1233_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) then 
                a_0_Addr_A_orig <= tmp_14_fu_1208_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage4)) then 
                a_0_Addr_A_orig <= tmp_12_fu_1180_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) then 
                a_0_Addr_A_orig <= tmp_10_fu_1155_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) then 
                a_0_Addr_A_orig <= tmp_8_fu_1123_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                a_0_Addr_A_orig <= tmp_5_fu_1094_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0)) then 
                a_0_Addr_A_orig <= tmp_3_fu_1073_p1(32 - 1 downto 0);
            else 
                a_0_Addr_A_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            a_0_Addr_A_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    a_0_Clk_A <= ap_clk;
    a_0_Din_A <= ap_const_lv32_0;

    a_0_EN_A_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage0)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0)))) then 
            a_0_EN_A <= ap_const_logic_1;
        else 
            a_0_EN_A <= ap_const_logic_0;
        end if; 
    end process;

    a_0_Rst_A <= ap_rst;
    a_0_WEN_A <= ap_const_lv4_0;
    a_1_Addr_A <= std_logic_vector(shift_left(unsigned(a_1_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));

    a_1_Addr_A_orig_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage0, tmp_3_fu_1073_p1, tmp_5_fu_1094_p3, tmp_8_fu_1123_p3, tmp_10_fu_1155_p3, tmp_12_fu_1180_p3, tmp_14_fu_1208_p3, tmp_16_fu_1233_p3, tmp_18_fu_1265_p3)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage7)) then 
                a_1_Addr_A_orig <= tmp_18_fu_1265_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage6)) then 
                a_1_Addr_A_orig <= tmp_16_fu_1233_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) then 
                a_1_Addr_A_orig <= tmp_14_fu_1208_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage4)) then 
                a_1_Addr_A_orig <= tmp_12_fu_1180_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) then 
                a_1_Addr_A_orig <= tmp_10_fu_1155_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) then 
                a_1_Addr_A_orig <= tmp_8_fu_1123_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                a_1_Addr_A_orig <= tmp_5_fu_1094_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0)) then 
                a_1_Addr_A_orig <= tmp_3_fu_1073_p1(32 - 1 downto 0);
            else 
                a_1_Addr_A_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            a_1_Addr_A_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    a_1_Clk_A <= ap_clk;
    a_1_Din_A <= ap_const_lv32_0;

    a_1_EN_A_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage0)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0)))) then 
            a_1_EN_A <= ap_const_logic_1;
        else 
            a_1_EN_A <= ap_const_logic_0;
        end if; 
    end process;

    a_1_Rst_A <= ap_rst;
    a_1_WEN_A <= ap_const_lv4_0;
    a_2_Addr_A <= std_logic_vector(shift_left(unsigned(a_2_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));

    a_2_Addr_A_orig_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage0, tmp_3_fu_1073_p1, tmp_5_fu_1094_p3, tmp_8_fu_1123_p3, tmp_10_fu_1155_p3, tmp_12_fu_1180_p3, tmp_14_fu_1208_p3, tmp_16_fu_1233_p3, tmp_18_fu_1265_p3)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage7)) then 
                a_2_Addr_A_orig <= tmp_18_fu_1265_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage6)) then 
                a_2_Addr_A_orig <= tmp_16_fu_1233_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) then 
                a_2_Addr_A_orig <= tmp_14_fu_1208_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage4)) then 
                a_2_Addr_A_orig <= tmp_12_fu_1180_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) then 
                a_2_Addr_A_orig <= tmp_10_fu_1155_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) then 
                a_2_Addr_A_orig <= tmp_8_fu_1123_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                a_2_Addr_A_orig <= tmp_5_fu_1094_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0)) then 
                a_2_Addr_A_orig <= tmp_3_fu_1073_p1(32 - 1 downto 0);
            else 
                a_2_Addr_A_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            a_2_Addr_A_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    a_2_Clk_A <= ap_clk;
    a_2_Din_A <= ap_const_lv32_0;

    a_2_EN_A_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage0)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0)))) then 
            a_2_EN_A <= ap_const_logic_1;
        else 
            a_2_EN_A <= ap_const_logic_0;
        end if; 
    end process;

    a_2_Rst_A <= ap_rst;
    a_2_WEN_A <= ap_const_lv4_0;
    a_3_Addr_A <= std_logic_vector(shift_left(unsigned(a_3_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));

    a_3_Addr_A_orig_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage0, tmp_3_fu_1073_p1, tmp_5_fu_1094_p3, tmp_8_fu_1123_p3, tmp_10_fu_1155_p3, tmp_12_fu_1180_p3, tmp_14_fu_1208_p3, tmp_16_fu_1233_p3, tmp_18_fu_1265_p3)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage7)) then 
                a_3_Addr_A_orig <= tmp_18_fu_1265_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage6)) then 
                a_3_Addr_A_orig <= tmp_16_fu_1233_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) then 
                a_3_Addr_A_orig <= tmp_14_fu_1208_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage4)) then 
                a_3_Addr_A_orig <= tmp_12_fu_1180_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) then 
                a_3_Addr_A_orig <= tmp_10_fu_1155_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) then 
                a_3_Addr_A_orig <= tmp_8_fu_1123_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                a_3_Addr_A_orig <= tmp_5_fu_1094_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0)) then 
                a_3_Addr_A_orig <= tmp_3_fu_1073_p1(32 - 1 downto 0);
            else 
                a_3_Addr_A_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            a_3_Addr_A_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    a_3_Clk_A <= ap_clk;
    a_3_Din_A <= ap_const_lv32_0;

    a_3_EN_A_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage0)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0)))) then 
            a_3_EN_A <= ap_const_logic_1;
        else 
            a_3_EN_A <= ap_const_logic_0;
        end if; 
    end process;

    a_3_Rst_A <= ap_rst;
    a_3_WEN_A <= ap_const_lv4_0;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1 downto 1);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(2 downto 2);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(11 downto 11);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(12 downto 12);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(13 downto 13);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(14 downto 14);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(15 downto 15);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(16 downto 16);
    ap_CS_fsm_pp0_stage16 <= ap_CS_fsm(17 downto 17);
    ap_CS_fsm_pp0_stage17 <= ap_CS_fsm(18 downto 18);
    ap_CS_fsm_pp0_stage18 <= ap_CS_fsm(19 downto 19);
    ap_CS_fsm_pp0_stage19 <= ap_CS_fsm(20 downto 20);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(3 downto 3);
    ap_CS_fsm_pp0_stage20 <= ap_CS_fsm(21 downto 21);
    ap_CS_fsm_pp0_stage21 <= ap_CS_fsm(22 downto 22);
    ap_CS_fsm_pp0_stage22 <= ap_CS_fsm(23 downto 23);
    ap_CS_fsm_pp0_stage23 <= ap_CS_fsm(24 downto 24);
    ap_CS_fsm_pp0_stage24 <= ap_CS_fsm(25 downto 25);
    ap_CS_fsm_pp0_stage25 <= ap_CS_fsm(26 downto 26);
    ap_CS_fsm_pp0_stage26 <= ap_CS_fsm(27 downto 27);
    ap_CS_fsm_pp0_stage27 <= ap_CS_fsm(28 downto 28);
    ap_CS_fsm_pp0_stage28 <= ap_CS_fsm(29 downto 29);
    ap_CS_fsm_pp0_stage29 <= ap_CS_fsm(30 downto 30);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(4 downto 4);
    ap_CS_fsm_pp0_stage30 <= ap_CS_fsm(31 downto 31);
    ap_CS_fsm_pp0_stage31 <= ap_CS_fsm(32 downto 32);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(5 downto 5);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(6 downto 6);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(7 downto 7);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(8 downto 8);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(9 downto 9);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(10 downto 10);
    ap_CS_fsm_state1 <= ap_CS_fsm(0 downto 0);
    ap_CS_fsm_state168 <= ap_CS_fsm(33 downto 33);

    ap_done_assign_proc : process(ap_CS_fsm_state168)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state168))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_CS_fsm_state1 = ap_const_lv1_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state168)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state168))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    b_0_Addr_A <= std_logic_vector(shift_left(unsigned(b_0_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));

    b_0_Addr_A_orig_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage0, tmp_2_fu_1081_p1, tmp_21_cast_fu_1110_p1, tmp_21_fu_1139_p3, tmp_23_cast_fu_1167_p1, tmp_23_fu_1192_p3, tmp_25_cast_fu_1220_p1, tmp_25_fu_1249_p3, tmp_27_cast_fu_1293_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage7)) then 
                b_0_Addr_A_orig <= tmp_27_cast_fu_1293_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage6)) then 
                b_0_Addr_A_orig <= tmp_25_fu_1249_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) then 
                b_0_Addr_A_orig <= tmp_25_cast_fu_1220_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage4)) then 
                b_0_Addr_A_orig <= tmp_23_fu_1192_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) then 
                b_0_Addr_A_orig <= tmp_23_cast_fu_1167_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) then 
                b_0_Addr_A_orig <= tmp_21_fu_1139_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                b_0_Addr_A_orig <= tmp_21_cast_fu_1110_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0)) then 
                b_0_Addr_A_orig <= tmp_2_fu_1081_p1(32 - 1 downto 0);
            else 
                b_0_Addr_A_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            b_0_Addr_A_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    b_0_Clk_A <= ap_clk;
    b_0_Din_A <= ap_const_lv32_0;

    b_0_EN_A_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage0)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0)))) then 
            b_0_EN_A <= ap_const_logic_1;
        else 
            b_0_EN_A <= ap_const_logic_0;
        end if; 
    end process;

    b_0_Rst_A <= ap_rst;
    b_0_WEN_A <= ap_const_lv4_0;
    b_1_Addr_A <= std_logic_vector(shift_left(unsigned(b_1_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));

    b_1_Addr_A_orig_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage0, tmp_2_fu_1081_p1, tmp_21_cast_fu_1110_p1, tmp_21_fu_1139_p3, tmp_23_cast_fu_1167_p1, tmp_23_fu_1192_p3, tmp_25_cast_fu_1220_p1, tmp_25_fu_1249_p3, tmp_27_cast_fu_1293_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage7)) then 
                b_1_Addr_A_orig <= tmp_27_cast_fu_1293_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage6)) then 
                b_1_Addr_A_orig <= tmp_25_fu_1249_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) then 
                b_1_Addr_A_orig <= tmp_25_cast_fu_1220_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage4)) then 
                b_1_Addr_A_orig <= tmp_23_fu_1192_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) then 
                b_1_Addr_A_orig <= tmp_23_cast_fu_1167_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) then 
                b_1_Addr_A_orig <= tmp_21_fu_1139_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                b_1_Addr_A_orig <= tmp_21_cast_fu_1110_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0)) then 
                b_1_Addr_A_orig <= tmp_2_fu_1081_p1(32 - 1 downto 0);
            else 
                b_1_Addr_A_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            b_1_Addr_A_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    b_1_Clk_A <= ap_clk;
    b_1_Din_A <= ap_const_lv32_0;

    b_1_EN_A_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage0)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0)))) then 
            b_1_EN_A <= ap_const_logic_1;
        else 
            b_1_EN_A <= ap_const_logic_0;
        end if; 
    end process;

    b_1_Rst_A <= ap_rst;
    b_1_WEN_A <= ap_const_lv4_0;
    b_2_Addr_A <= std_logic_vector(shift_left(unsigned(b_2_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));

    b_2_Addr_A_orig_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage0, tmp_2_fu_1081_p1, tmp_21_cast_fu_1110_p1, tmp_21_fu_1139_p3, tmp_23_cast_fu_1167_p1, tmp_23_fu_1192_p3, tmp_25_cast_fu_1220_p1, tmp_25_fu_1249_p3, tmp_27_cast_fu_1293_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage7)) then 
                b_2_Addr_A_orig <= tmp_27_cast_fu_1293_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage6)) then 
                b_2_Addr_A_orig <= tmp_25_fu_1249_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) then 
                b_2_Addr_A_orig <= tmp_25_cast_fu_1220_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage4)) then 
                b_2_Addr_A_orig <= tmp_23_fu_1192_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) then 
                b_2_Addr_A_orig <= tmp_23_cast_fu_1167_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) then 
                b_2_Addr_A_orig <= tmp_21_fu_1139_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                b_2_Addr_A_orig <= tmp_21_cast_fu_1110_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0)) then 
                b_2_Addr_A_orig <= tmp_2_fu_1081_p1(32 - 1 downto 0);
            else 
                b_2_Addr_A_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            b_2_Addr_A_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    b_2_Clk_A <= ap_clk;
    b_2_Din_A <= ap_const_lv32_0;

    b_2_EN_A_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage0)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0)))) then 
            b_2_EN_A <= ap_const_logic_1;
        else 
            b_2_EN_A <= ap_const_logic_0;
        end if; 
    end process;

    b_2_Rst_A <= ap_rst;
    b_2_WEN_A <= ap_const_lv4_0;
    b_3_Addr_A <= std_logic_vector(shift_left(unsigned(b_3_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));

    b_3_Addr_A_orig_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage0, tmp_2_fu_1081_p1, tmp_21_cast_fu_1110_p1, tmp_21_fu_1139_p3, tmp_23_cast_fu_1167_p1, tmp_23_fu_1192_p3, tmp_25_cast_fu_1220_p1, tmp_25_fu_1249_p3, tmp_27_cast_fu_1293_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage7)) then 
                b_3_Addr_A_orig <= tmp_27_cast_fu_1293_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage6)) then 
                b_3_Addr_A_orig <= tmp_25_fu_1249_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) then 
                b_3_Addr_A_orig <= tmp_25_cast_fu_1220_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage4)) then 
                b_3_Addr_A_orig <= tmp_23_fu_1192_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) then 
                b_3_Addr_A_orig <= tmp_23_cast_fu_1167_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) then 
                b_3_Addr_A_orig <= tmp_21_fu_1139_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                b_3_Addr_A_orig <= tmp_21_cast_fu_1110_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0)) then 
                b_3_Addr_A_orig <= tmp_2_fu_1081_p1(32 - 1 downto 0);
            else 
                b_3_Addr_A_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            b_3_Addr_A_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    b_3_Clk_A <= ap_clk;
    b_3_Din_A <= ap_const_lv32_0;

    b_3_EN_A_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage0)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0)))) then 
            b_3_EN_A <= ap_const_logic_1;
        else 
            b_3_EN_A <= ap_const_logic_0;
        end if; 
    end process;

    b_3_Rst_A <= ap_rst;
    b_3_WEN_A <= ap_const_lv4_0;
    c_Addr_A <= std_logic_vector(shift_left(unsigned(c_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    c_Addr_A_orig <= tmp_28_cast_fu_1301_p1(32 - 1 downto 0);
    c_Clk_A <= ap_clk;
    c_Din_A <= reg_1021;

    c_EN_A_assign_proc : process(ap_CS_fsm_pp0_stage5, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter5))) then 
            c_EN_A <= ap_const_logic_1;
        else 
            c_EN_A <= ap_const_logic_0;
        end if; 
    end process;

    c_Rst_A <= ap_rst;

    c_WEN_A_assign_proc : process(ap_CS_fsm_pp0_stage5, ap_enable_reg_pp0_iter5, ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1306)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter5) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1306)))) then 
            c_WEN_A <= ap_const_lv4_F;
        else 
            c_WEN_A <= ap_const_lv4_0;
        end if; 
    end process;

    exitcond_flatten_fu_1037_p2 <= "1" when (indvar_flatten_phi_fu_686_p4 = ap_const_lv11_400) else "0";
    exitcond_fu_1043_p2 <= "1" when (j_phi_fu_709_p4 = ap_const_lv6_20) else "0";

    grp_fu_716_p0_assign_proc : process(indvar_flatten_reg_682, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage0, j_mid2_reg_1310, tmp_2_cast3_fu_1135_p1, tmp_2_cast3_reg_1469, i_phi_fu_698_p4, tmp_2_cast_fu_1106_p1, tmp_2_cast4_fu_1245_p1, tmp_2_cast5_fu_1289_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage7)) then 
                grp_fu_716_p0 <= tmp_2_cast5_fu_1289_p1;
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage6)) then 
                grp_fu_716_p0 <= std_logic_vector(resize(unsigned(tmp_2_cast4_fu_1245_p1),12));
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) then 
                grp_fu_716_p0 <= std_logic_vector(resize(unsigned(j_mid2_reg_1310),12));
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage4)) then 
                grp_fu_716_p0 <= std_logic_vector(resize(unsigned(indvar_flatten_reg_682),12));
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) then 
                grp_fu_716_p0 <= std_logic_vector(resize(unsigned(tmp_2_cast3_reg_1469),12));
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) then 
                grp_fu_716_p0 <= std_logic_vector(resize(unsigned(tmp_2_cast3_fu_1135_p1),12));
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                grp_fu_716_p0 <= std_logic_vector(resize(unsigned(tmp_2_cast_fu_1106_p1),12));
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0)) then 
                grp_fu_716_p0 <= std_logic_vector(resize(unsigned(i_phi_fu_698_p4),12));
            else 
                grp_fu_716_p0 <= "XXXXXXXXXXXX";
            end if;
        else 
            grp_fu_716_p0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_716_p1_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage0, tmp_20_cast_fu_1284_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_716_p1 <= tmp_20_cast_fu_1284_p1;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_716_p1 <= std_logic_vector(resize(unsigned(ap_const_lv9_E0),12));
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_716_p1 <= std_logic_vector(resize(unsigned(ap_const_lv11_1),12));
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_716_p1 <= std_logic_vector(resize(unsigned(ap_const_lv8_A0),12));
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then 
            grp_fu_716_p1 <= std_logic_vector(resize(unsigned(ap_const_lv8_60),12));
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_716_p1 <= std_logic_vector(resize(unsigned(ap_const_lv7_20),12));
        elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_716_p1 <= std_logic_vector(resize(unsigned(ap_const_lv6_1),12));
        else 
            grp_fu_716_p1 <= "XXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_716_p2 <= std_logic_vector(unsigned(grp_fu_716_p0) + unsigned(grp_fu_716_p1));

    grp_fu_762_p0_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage8, reg_1005, ap_CS_fsm_pp0_stage9, reg_1011, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage24, ap_CS_fsm_pp0_stage29, ap_enable_reg_pp0_iter1, reg_1016, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, reg_1021, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage30, ap_enable_reg_pp0_iter5, reg_1027, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage28, reg_1032, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage31, tmp_1_29_reg_2054)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter5))) then 
            grp_fu_762_p0 <= tmp_1_29_reg_2054;
        elsif ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage7) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage17) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage22) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage27) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            grp_fu_762_p0 <= reg_1032;
        elsif ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage9) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage14) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage19) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage24) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage29) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3)))) then 
            grp_fu_762_p0 <= reg_1027;
        elsif ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage6) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage26)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage31)))) then 
            grp_fu_762_p0 <= reg_1021;
        elsif ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage23)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage28)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)))) then 
            grp_fu_762_p0 <= reg_1016;
        elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage30)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            grp_fu_762_p0 <= reg_1011;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_762_p0 <= reg_1005;
        else 
            grp_fu_762_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_762_p1_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage8, reg_1005, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage24, ap_CS_fsm_pp0_stage29, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage30, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage28, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage26, tmp_6_1_reg_1704, tmp_6_2_reg_1779, tmp_6_3_reg_1854, tmp_6_4_reg_1889, tmp_6_6_reg_1924, tmp_6_7_reg_1929, ap_pipeline_reg_pp0_iter1_tmp_6_8_reg_1934, ap_pipeline_reg_pp0_iter1_tmp_6_9_reg_1939, ap_pipeline_reg_pp0_iter1_tmp_6_s_reg_1944, ap_pipeline_reg_pp0_iter1_tmp_6_10_reg_1949, ap_pipeline_reg_pp0_iter1_tmp_6_11_reg_1954, ap_pipeline_reg_pp0_iter1_tmp_6_12_reg_1959, ap_pipeline_reg_pp0_iter1_tmp_6_13_reg_1964, ap_pipeline_reg_pp0_iter1_tmp_6_14_reg_1969, ap_pipeline_reg_pp0_iter2_tmp_6_15_reg_1974, ap_pipeline_reg_pp0_iter2_tmp_6_16_reg_1979, ap_pipeline_reg_pp0_iter2_tmp_6_17_reg_1984, ap_pipeline_reg_pp0_iter2_tmp_6_18_reg_1989, ap_pipeline_reg_pp0_iter2_tmp_6_19_reg_1994, ap_pipeline_reg_pp0_iter2_tmp_6_20_reg_1999, ap_pipeline_reg_pp0_iter2_tmp_6_21_reg_2004, ap_pipeline_reg_pp0_iter2_tmp_6_22_reg_2009, ap_pipeline_reg_pp0_iter3_tmp_6_23_reg_2014, ap_pipeline_reg_pp0_iter3_tmp_6_24_reg_2019, ap_pipeline_reg_pp0_iter3_tmp_6_25_reg_2024, ap_CS_fsm_pp0_stage31, ap_pipeline_reg_pp0_iter3_tmp_6_26_reg_2029, ap_pipeline_reg_pp0_iter4_tmp_6_27_reg_2034, ap_pipeline_reg_pp0_iter4_tmp_6_28_reg_2039, ap_pipeline_reg_pp0_iter4_tmp_6_29_reg_2044, ap_pipeline_reg_pp0_iter4_tmp_6_30_reg_2049)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter5))) then 
            grp_fu_762_p1 <= ap_pipeline_reg_pp0_iter4_tmp_6_30_reg_2049;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage27) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            grp_fu_762_p1 <= ap_pipeline_reg_pp0_iter4_tmp_6_29_reg_2044;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage22) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            grp_fu_762_p1 <= ap_pipeline_reg_pp0_iter4_tmp_6_28_reg_2039;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage17) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            grp_fu_762_p1 <= ap_pipeline_reg_pp0_iter4_tmp_6_27_reg_2034;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage12) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            grp_fu_762_p1 <= ap_pipeline_reg_pp0_iter3_tmp_6_26_reg_2029;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage7) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            grp_fu_762_p1 <= ap_pipeline_reg_pp0_iter3_tmp_6_25_reg_2024;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            grp_fu_762_p1 <= ap_pipeline_reg_pp0_iter3_tmp_6_24_reg_2019;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage29) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
            grp_fu_762_p1 <= ap_pipeline_reg_pp0_iter3_tmp_6_23_reg_2014;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage24) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
            grp_fu_762_p1 <= ap_pipeline_reg_pp0_iter2_tmp_6_22_reg_2009;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage19) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
            grp_fu_762_p1 <= ap_pipeline_reg_pp0_iter2_tmp_6_21_reg_2004;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage14) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
            grp_fu_762_p1 <= ap_pipeline_reg_pp0_iter2_tmp_6_20_reg_1999;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage9) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
            grp_fu_762_p1 <= ap_pipeline_reg_pp0_iter2_tmp_6_19_reg_1994;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
            grp_fu_762_p1 <= ap_pipeline_reg_pp0_iter2_tmp_6_18_reg_1989;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage31))) then 
            grp_fu_762_p1 <= ap_pipeline_reg_pp0_iter2_tmp_6_17_reg_1984;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage26))) then 
            grp_fu_762_p1 <= ap_pipeline_reg_pp0_iter2_tmp_6_16_reg_1979;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage21))) then 
            grp_fu_762_p1 <= ap_pipeline_reg_pp0_iter2_tmp_6_15_reg_1974;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage16))) then 
            grp_fu_762_p1 <= ap_pipeline_reg_pp0_iter1_tmp_6_14_reg_1969;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage11))) then 
            grp_fu_762_p1 <= ap_pipeline_reg_pp0_iter1_tmp_6_13_reg_1964;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage6) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_fu_762_p1 <= ap_pipeline_reg_pp0_iter1_tmp_6_12_reg_1959;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_fu_762_p1 <= ap_pipeline_reg_pp0_iter1_tmp_6_11_reg_1954;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage28))) then 
            grp_fu_762_p1 <= ap_pipeline_reg_pp0_iter1_tmp_6_10_reg_1949;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage23))) then 
            grp_fu_762_p1 <= ap_pipeline_reg_pp0_iter1_tmp_6_s_reg_1944;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage18))) then 
            grp_fu_762_p1 <= ap_pipeline_reg_pp0_iter1_tmp_6_9_reg_1939;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage13))) then 
            grp_fu_762_p1 <= ap_pipeline_reg_pp0_iter1_tmp_6_8_reg_1934;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_fu_762_p1 <= tmp_6_7_reg_1929;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_fu_762_p1 <= tmp_6_6_reg_1924;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage30))) then 
            grp_fu_762_p1 <= reg_1005;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage25))) then 
            grp_fu_762_p1 <= tmp_6_4_reg_1889;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage20))) then 
            grp_fu_762_p1 <= tmp_6_3_reg_1854;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage15))) then 
            grp_fu_762_p1 <= tmp_6_2_reg_1779;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage10))) then 
            grp_fu_762_p1 <= tmp_6_1_reg_1704;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_762_p1 <= ap_const_lv32_0;
        else 
            grp_fu_762_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_867_p0_assign_proc : process(a_0_Dout_A, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage24, ap_CS_fsm_pp0_stage29, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage30, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage28, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage26, a_1_load_reg_1419, a_2_load_reg_1429, a_3_load_reg_1439, a_1_load_1_reg_1494, a_2_load_1_reg_1504, a_3_load_1_reg_1514, a_1_load_2_reg_1564, a_2_load_2_reg_1574, a_3_load_2_reg_1584, a_1_load_3_reg_1634, a_2_load_3_reg_1644, a_3_load_3_reg_1654, a_1_load_4_reg_1709, a_2_load_4_reg_1719, a_3_load_4_reg_1729, a_1_load_5_reg_1784, a_2_load_5_reg_1794, a_3_load_5_reg_1804, a_1_load_6_reg_1859, a_2_load_6_reg_1869, a_3_load_6_reg_1879, a_1_load_7_reg_1894, a_2_load_7_reg_1904, a_3_load_7_reg_1914, ap_CS_fsm_pp0_stage31)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_867_p0 <= a_3_load_7_reg_1914;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage31))) then 
            grp_fu_867_p0 <= a_3_load_6_reg_1879;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage30))) then 
            grp_fu_867_p0 <= a_3_load_5_reg_1804;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage29))) then 
            grp_fu_867_p0 <= a_3_load_4_reg_1729;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage28))) then 
            grp_fu_867_p0 <= a_3_load_3_reg_1654;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage27))) then 
            grp_fu_867_p0 <= a_3_load_2_reg_1584;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage26))) then 
            grp_fu_867_p0 <= a_3_load_1_reg_1514;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage25))) then 
            grp_fu_867_p0 <= a_3_load_reg_1439;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage24))) then 
            grp_fu_867_p0 <= a_2_load_7_reg_1904;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage23))) then 
            grp_fu_867_p0 <= a_2_load_6_reg_1869;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage22))) then 
            grp_fu_867_p0 <= a_2_load_5_reg_1794;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage21))) then 
            grp_fu_867_p0 <= a_2_load_4_reg_1719;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage20))) then 
            grp_fu_867_p0 <= a_2_load_3_reg_1644;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage19))) then 
            grp_fu_867_p0 <= a_2_load_2_reg_1574;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage18))) then 
            grp_fu_867_p0 <= a_2_load_1_reg_1504;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage17))) then 
            grp_fu_867_p0 <= a_2_load_reg_1429;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage16))) then 
            grp_fu_867_p0 <= a_1_load_7_reg_1894;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage15))) then 
            grp_fu_867_p0 <= a_1_load_6_reg_1859;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14))) then 
            grp_fu_867_p0 <= a_1_load_5_reg_1784;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage13))) then 
            grp_fu_867_p0 <= a_1_load_4_reg_1709;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12))) then 
            grp_fu_867_p0 <= a_1_load_3_reg_1634;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage11))) then 
            grp_fu_867_p0 <= a_1_load_2_reg_1564;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage10))) then 
            grp_fu_867_p0 <= a_1_load_1_reg_1494;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage9))) then 
            grp_fu_867_p0 <= a_1_load_reg_1419;
        elsif ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage8)))) then 
            grp_fu_867_p0 <= a_0_Dout_A;
        else 
            grp_fu_867_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_867_p1_assign_proc : process(b_0_Dout_A, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage24, ap_CS_fsm_pp0_stage29, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage30, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage28, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage26, b_1_load_reg_1424, b_2_load_reg_1434, b_3_load_reg_1444, b_1_load_1_reg_1499, b_2_load_1_reg_1509, b_3_load_1_reg_1519, b_1_load_2_reg_1569, b_2_load_2_reg_1579, b_3_load_2_reg_1589, b_1_load_3_reg_1639, b_2_load_3_reg_1649, b_3_load_3_reg_1659, b_1_load_4_reg_1714, b_2_load_4_reg_1724, b_3_load_4_reg_1734, b_1_load_5_reg_1789, b_2_load_5_reg_1799, b_3_load_5_reg_1809, b_1_load_6_reg_1864, b_2_load_6_reg_1874, b_3_load_6_reg_1884, b_1_load_7_reg_1899, b_2_load_7_reg_1909, b_3_load_7_reg_1919, ap_CS_fsm_pp0_stage31)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_867_p1 <= b_3_load_7_reg_1919;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage31))) then 
            grp_fu_867_p1 <= b_3_load_6_reg_1884;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage30))) then 
            grp_fu_867_p1 <= b_3_load_5_reg_1809;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage29))) then 
            grp_fu_867_p1 <= b_3_load_4_reg_1734;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage28))) then 
            grp_fu_867_p1 <= b_3_load_3_reg_1659;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage27))) then 
            grp_fu_867_p1 <= b_3_load_2_reg_1589;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage26))) then 
            grp_fu_867_p1 <= b_3_load_1_reg_1519;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage25))) then 
            grp_fu_867_p1 <= b_3_load_reg_1444;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage24))) then 
            grp_fu_867_p1 <= b_2_load_7_reg_1909;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage23))) then 
            grp_fu_867_p1 <= b_2_load_6_reg_1874;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage22))) then 
            grp_fu_867_p1 <= b_2_load_5_reg_1799;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage21))) then 
            grp_fu_867_p1 <= b_2_load_4_reg_1724;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage20))) then 
            grp_fu_867_p1 <= b_2_load_3_reg_1649;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage19))) then 
            grp_fu_867_p1 <= b_2_load_2_reg_1579;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage18))) then 
            grp_fu_867_p1 <= b_2_load_1_reg_1509;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage17))) then 
            grp_fu_867_p1 <= b_2_load_reg_1434;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage16))) then 
            grp_fu_867_p1 <= b_1_load_7_reg_1899;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage15))) then 
            grp_fu_867_p1 <= b_1_load_6_reg_1864;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14))) then 
            grp_fu_867_p1 <= b_1_load_5_reg_1789;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage13))) then 
            grp_fu_867_p1 <= b_1_load_4_reg_1714;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12))) then 
            grp_fu_867_p1 <= b_1_load_3_reg_1639;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage11))) then 
            grp_fu_867_p1 <= b_1_load_2_reg_1569;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage10))) then 
            grp_fu_867_p1 <= b_1_load_1_reg_1499;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage9))) then 
            grp_fu_867_p1 <= b_1_load_reg_1424;
        elsif ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage8)))) then 
            grp_fu_867_p1 <= b_0_Dout_A;
        else 
            grp_fu_867_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    i_phi_fu_698_p4_assign_proc : process(i_reg_694, exitcond_flatten_reg_1306, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, tmp_mid2_v_reg_1322)
    begin
        if (((exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0))) then 
            i_phi_fu_698_p4 <= tmp_mid2_v_reg_1322;
        else 
            i_phi_fu_698_p4 <= i_reg_694;
        end if; 
    end process;


    indvar_flatten_phi_fu_686_p4_assign_proc : process(indvar_flatten_reg_682, exitcond_flatten_reg_1306, indvar_flatten_next_reg_732, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0)
    begin
        if (((exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0))) then 
            indvar_flatten_phi_fu_686_p4 <= indvar_flatten_next_reg_732;
        else 
            indvar_flatten_phi_fu_686_p4 <= indvar_flatten_reg_682;
        end if; 
    end process;

    j_mid2_fu_1049_p3 <= 
        ap_const_lv6_0 when (exitcond_fu_1043_p2(0) = '1') else 
        j_phi_fu_709_p4;

    j_phi_fu_709_p4_assign_proc : process(j_reg_705, exitcond_flatten_reg_1306, j_1_reg_751, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0)
    begin
        if (((exitcond_flatten_reg_1306 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0))) then 
            j_phi_fu_709_p4 <= j_1_reg_751;
        else 
            j_phi_fu_709_p4 <= j_reg_705;
        end if; 
    end process;

    tmp_10_fu_1155_p3 <= (ap_const_lv55_0 & tmp_9_fu_1150_p2);
    tmp_11_fu_1175_p2 <= (tmp_reg_1328 or ap_const_lv9_4);
    tmp_12_fu_1180_p3 <= (ap_const_lv55_0 & tmp_11_fu_1175_p2);
    tmp_13_fu_1203_p2 <= (tmp_reg_1328 or ap_const_lv9_5);
    tmp_14_fu_1208_p3 <= (ap_const_lv55_0 & tmp_13_fu_1203_p2);
    tmp_15_fu_1228_p2 <= (tmp_reg_1328 or ap_const_lv9_6);
    tmp_16_fu_1233_p3 <= (ap_const_lv55_0 & tmp_15_fu_1228_p2);
    tmp_17_fu_1260_p2 <= (tmp_reg_1328 or ap_const_lv9_7);
    tmp_18_fu_1265_p3 <= (ap_const_lv55_0 & tmp_17_fu_1260_p2);
    tmp_19_fu_1277_p3 <= (tmp_mid2_v_reg_1322 & ap_const_lv5_0);
    tmp_20_cast_fu_1284_p1 <= std_logic_vector(resize(unsigned(tmp_19_fu_1277_p3),12));
    tmp_21_cast_fu_1110_p0 <= grp_fu_716_p2(7 - 1 downto 0);
    tmp_21_cast_fu_1110_p1 <= std_logic_vector(resize(unsigned(tmp_21_cast_fu_1110_p0),64));
    tmp_21_fu_1139_p3 <= (ap_const_lv58_1 & j_mid2_reg_1310);
    tmp_23_cast_fu_1167_p0 <= reg_727(8 - 1 downto 0);
    tmp_23_cast_fu_1167_p1 <= std_logic_vector(resize(unsigned(tmp_23_cast_fu_1167_p0),64));
    tmp_23_fu_1192_p3 <= (ap_const_lv58_2 & j_mid2_reg_1310);
    tmp_25_cast_fu_1220_p0 <= reg_727(8 - 1 downto 0);
    tmp_25_cast_fu_1220_p1 <= std_logic_vector(resize(unsigned(tmp_25_cast_fu_1220_p0),64));
    tmp_25_fu_1249_p3 <= (ap_const_lv58_3 & j_mid2_reg_1310);
    tmp_27_cast_fu_1293_p1 <= std_logic_vector(resize(unsigned(reg_727),64));
    tmp_28_cast_fu_1301_p1 <= std_logic_vector(resize(unsigned(ap_pipeline_reg_pp0_iter4_tmp_27_reg_758),64));
    tmp_2_cast3_fu_1135_p1 <= std_logic_vector(resize(unsigned(j_mid2_reg_1310),8));
    tmp_2_cast4_fu_1245_p1 <= std_logic_vector(resize(unsigned(j_mid2_reg_1310),9));
    tmp_2_cast5_fu_1289_p1 <= std_logic_vector(resize(unsigned(j_mid2_reg_1310),12));
    tmp_2_cast_fu_1106_p1 <= std_logic_vector(resize(unsigned(j_mid2_reg_1310),7));
    tmp_2_fu_1081_p1 <= std_logic_vector(resize(unsigned(j_mid2_fu_1049_p3),64));
    tmp_3_fu_1073_p1 <= std_logic_vector(resize(unsigned(tmp_fu_1065_p3),64));
    tmp_4_fu_1089_p2 <= (tmp_reg_1328 or ap_const_lv9_1);
    tmp_5_fu_1094_p3 <= (ap_const_lv55_0 & tmp_4_fu_1089_p2);
    tmp_7_fu_1118_p2 <= (tmp_reg_1328 or ap_const_lv9_2);
    tmp_8_fu_1123_p3 <= (ap_const_lv55_0 & tmp_7_fu_1118_p2);
    tmp_9_fu_1150_p2 <= (tmp_reg_1328 or ap_const_lv9_3);
    tmp_fu_1065_p3 <= (tmp_mid2_v_fu_1057_p3 & ap_const_lv3_0);
    tmp_mid2_v_fu_1057_p1 <= grp_fu_716_p2(6 - 1 downto 0);
    tmp_mid2_v_fu_1057_p3 <= 
        tmp_mid2_v_fu_1057_p1 when (exitcond_fu_1043_p2(0) = '1') else 
        i_phi_fu_698_p4;
end behav;
