
`timescale 1ns / 1ns

module test;


wire  c_out, s;

reg  a, b, c;



fullAdder_backup top(c_out, s, a, b, c); 
 

`ifdef verilog

 //please enter any additional verilog stimulus in the /home/grossfe2/ece425.work/fullAdder_backup_run1/testfixture.verilog file
`include "/home/grossfe2/ece425.work/fullAdder_backup_run1/testfixture.verilog"

`endif

endmodule 
