-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (lin64) Build 2700185 Thu Oct 24 18:45:48 MDT 2019
-- Date        : Wed Sep 15 10:24:40 2021
-- Host        : ugt-synth running 64-bit Ubuntu 16.04.7 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ rom_lut_muon_inv_dr_sq_1_sim_netlist.vhdl
-- Design      : rom_lut_muon_inv_dr_sq_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx690tffg1927-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 25 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[9]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[18]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[18]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[19]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[19]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[27]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[27]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \douta[10]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \douta[11]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \douta[12]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \douta[13]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \douta[14]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \douta[15]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \douta[16]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \douta[17]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \douta[18]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \douta[19]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \douta[20]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \douta[21]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \douta[22]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \douta[23]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \douta[24]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \douta[25]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \douta[26]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \douta[27]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \douta[2]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \douta[3]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \douta[4]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \douta[5]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \douta[6]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \douta[7]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \douta[8]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \douta[9]_INST_0\ : label is "soft_lutpair3";
begin
\douta[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOPADOP(0),
      I1 => sel_pipe,
      I2 => \douta[10]\(0),
      O => douta(8)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[18]\(0),
      I1 => sel_pipe,
      I2 => \douta[18]_0\(0),
      O => douta(9)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[18]\(1),
      I1 => sel_pipe,
      I2 => \douta[18]_0\(1),
      O => douta(10)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[18]\(2),
      I1 => sel_pipe,
      I2 => \douta[18]_0\(2),
      O => douta(11)
    );
\douta[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[18]\(3),
      I1 => sel_pipe,
      I2 => \douta[18]_0\(3),
      O => douta(12)
    );
\douta[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[18]\(4),
      I1 => sel_pipe,
      I2 => \douta[18]_0\(4),
      O => douta(13)
    );
\douta[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[18]\(5),
      I1 => sel_pipe,
      I2 => \douta[18]_0\(5),
      O => douta(14)
    );
\douta[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[18]\(6),
      I1 => sel_pipe,
      I2 => \douta[18]_0\(6),
      O => douta(15)
    );
\douta[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[18]\(7),
      I1 => sel_pipe,
      I2 => \douta[18]_0\(7),
      O => douta(16)
    );
\douta[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[19]\(0),
      I1 => sel_pipe,
      I2 => \douta[19]_0\(0),
      O => douta(17)
    );
\douta[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[27]\(0),
      I1 => sel_pipe,
      I2 => \douta[27]_0\(0),
      O => douta(18)
    );
\douta[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[27]\(1),
      I1 => sel_pipe,
      I2 => \douta[27]_0\(1),
      O => douta(19)
    );
\douta[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[27]\(2),
      I1 => sel_pipe,
      I2 => \douta[27]_0\(2),
      O => douta(20)
    );
\douta[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[27]\(3),
      I1 => sel_pipe,
      I2 => \douta[27]_0\(3),
      O => douta(21)
    );
\douta[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[27]\(4),
      I1 => sel_pipe,
      I2 => \douta[27]_0\(4),
      O => douta(22)
    );
\douta[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[27]\(5),
      I1 => sel_pipe,
      I2 => \douta[27]_0\(5),
      O => douta(23)
    );
\douta[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[27]\(6),
      I1 => sel_pipe,
      I2 => \douta[27]_0\(6),
      O => douta(24)
    );
\douta[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \douta[27]\(7),
      I1 => sel_pipe,
      I2 => \douta[27]_0\(7),
      O => douta(25)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(0),
      I1 => sel_pipe,
      I2 => \douta[9]\(0),
      O => douta(0)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(1),
      I1 => sel_pipe,
      I2 => \douta[9]\(1),
      O => douta(1)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(2),
      I1 => sel_pipe,
      I2 => \douta[9]\(2),
      O => douta(2)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(3),
      I1 => sel_pipe,
      I2 => \douta[9]\(3),
      O => douta(3)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(4),
      I1 => sel_pipe,
      I2 => \douta[9]\(4),
      O => douta(4)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(5),
      I1 => sel_pipe,
      I2 => \douta[9]\(5),
      O => douta(5)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(6),
      I1 => sel_pipe,
      I2 => \douta[9]\(6),
      O => douta(6)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(7),
      I1 => sel_pipe,
      I2 => \douta[9]\(7),
      O => douta(7)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A1DB27A60B1FAAF429A8D7C440854BC3DD38BC05F74466B784AC2142150AC168",
      INIT_01 => X"2061AB00D7BE77C7B17214693D6299DE8DEFD560184B36CE58DC50BFE26973C4",
      INIT_02 => X"951D6C147FA0183700F895C3DF9858AE3C9EC994E208DD12F5B85E9204C00F7D",
      INIT_03 => X"5ACCB125D049F7084BCC831B0B2AB82087A89923CD0082B0A8F78FE57D0E2DE4",
      INIT_04 => X"FC0BBDEA8A267960D0037EA09AB788A338400E3F56B33D08694D76BBE1B73B66",
      INIT_05 => X"AE4AD3FD37A0C05BB8DA4A2A96D9DDD9B97A4DEE0F301BE7850380C8D9FCC2F6",
      INIT_06 => X"839E6F119B9DD653C064E2EE96756F2472784618D06B600FE7A1E1F18728A888",
      INIT_07 => X"08697045CD4AF1B3F9D3F3631C909279C9523218D1B4B29AA570EC86B8D77A95",
      INIT_08 => X"C5E7E2FDC2A7AA7A5CE2304A35899EACB4488DD0D1286245DFBA3EAE1BB8EBC1",
      INIT_09 => X"E80E81064393D0E6D3A20CC130EA16C0C97D1F6786AC415D4702AFB372ED60DA",
      INIT_0A => X"E78C01C6D183EB9857BB17D21F2A6AC32562E8DA2A6E4E97733130E514F23677",
      INIT_0B => X"C41C8F966DCE633C2D0061AB03B59BF85E2A4C6EF4838285E06D599FD9B9863D",
      INIT_0C => X"D90F982CD4956381B11A7CBF444E61EA8A0AB358CB55F0753DB8A3722754E88A",
      INIT_0D => X"C7BA7B41C0AF9D28F486C57A70C8DE7F1EE728A1670E996C2B61E71A4519AF21",
      INIT_0E => X"A859BCE17D40E4E96539A9412741F9160C5616234E0EEA621AD218A865D02FBC",
      INIT_0F => X"F84BD24932729EB5D71EEB7D698E67A7F24B19A75351F1ACBEE328BAD4B99978",
      INIT_10 => X"424E2D0FAB5AFE3D50AFCDD774B7492532955CDE060F5DDDB00F3CE1F7E12762",
      INIT_11 => X"5F2C8C492CB533667DD3D99EF7D8A81239B02EE22D65B4B1026038FA28DEB34E",
      INIT_12 => X"4598B15743F8740D20F61FA01D4E342B62AE31FD8D6B4DA6F3E803FEB8A8EF48",
      INIT_13 => X"9E71F972F72B6584C600756DD5137C506E265FA07E59CEEA7E11585BD67A95C7",
      INIT_14 => X"6DA5E2FF7410969A7DC5DD2CC1E47BB06882CA230E597947178CE9C2981E56AE",
      INIT_15 => X"A1A29C7C821459CDA6D012FBCBE25F6203D4811C4168DE62AE49AA775F9E4BEB",
      INIT_16 => X"2D0B88E8CCF55468953ADE7A6F4C3669C5A4F4522794E8EC13D9C9DB662A7020",
      INIT_17 => X"BC377A9261EAFACA0E26938DCC24660E486282F9DCA87E6F1C46BC0F466EBAA4",
      INIT_18 => X"E419829A0CADBC7AB237875C0C5294F6078DA3721DA7B66FF095C58F3C2A8851",
      INIT_19 => X"34C38B053681D9BDCCD78291449D08A4E1AF23CAA22F5B8B47F7AB6ADC480687",
      INIT_1A => X"1E63D1ED5702C8271757B79D9F00092EF33EE1173E5BD6F44DCAE0D96C0632CC",
      INIT_1B => X"DA486FE7F09547EF9BD97B61CB7C2305E4EAF74F9D4791E772E6FDFD99FAF711",
      INIT_1C => X"05E05F07AC52B17E6C0224284D4E9EAFBB202E11605A637A8091F08F72031F57",
      INIT_1D => X"AC96DE50DA048AE2A09F6567B8879F4633B9D62AF38C916177A880FD3C22D3B2",
      INIT_1E => X"8B5A4C4BB586989F31E675602DA3E10AF6DDDCBF675B3AD9E10D33BE6FBFA21F",
      INIT_1F => X"7F6830425AFBC928E642B5E2B0F2A1E80DFECD98796447283D1714164A1AEAE4",
      INIT_20 => X"9E33CF239D496158E13EE91E26DA07950D282BADE4B8C6F457F09343A1FACAE1",
      INIT_21 => X"4201E40E28418B806862E86B92ECD202981F10C15D41389E4CAA185FE65549F4",
      INIT_22 => X"FC7777CD597936B951620F7165545E3CEB795652F6022CCA515C479FABE04188",
      INIT_23 => X"9DDBF735E2AC0CCE4CDE46FF3A5D38C66D86C3BEED6CBD96C32A9AD2FADDC351",
      INIT_24 => X"EC0B35CF41DDA11D21256E1FC69A0420A5214BBD601BF619DCC90BDFF8596395",
      INIT_25 => X"9C23A5096236E0971A662767B90F8514C2170A098EA5C28E92E8E4A190E69AE3",
      INIT_26 => X"285AF3101DB0C263A70F3FFDAF2ADDDD85CC2BB41CB52DBAA4A58E735EB62C0E",
      INIT_27 => X"CC11041D0E767D64FE6D7F2C56E94C9767D7D1EB276FBD1D0DFBAD22E1C9B96D",
      INIT_28 => X"6BA47F27A7B3653249D459623702E0FBCCCF31FF1AE73326B15BA3186E6843D1",
      INIT_29 => X"47CA8A6B157111190008333B7939C57128C98AB62C514425B1A733CEAFE45736",
      INIT_2A => X"D0818FAFF9C305967E5DA67B5743016AC47A8EAABA29FA323E9D5A04C8E4E32B",
      INIT_2B => X"8967FC6C54BEF046406A4A7D7CADF1D032064F0153685AEB4FE9C2307CEB27E9",
      INIT_2C => X"896DE4392CEFBBA31E50DD4BB8CCAD63963F189CBFB35F58F2DCA9A6BCF42479",
      INIT_2D => X"8F1892486E285E32B3955485145A09F331E9AC6AA2F783D095871A4517D4D609",
      INIT_2E => X"5724E4E714BEAF07CEB2221A4A84BBD96255AC594BE0C12596D34DD92F669433",
      INIT_2F => X"8EAF05548519F61F3C95B72D64C5D5C3406D886CF6E117D107AB21C692A6E0D4",
      INIT_30 => X"223924B6919C287D658F1D24D21A8C53DE4FE9371352EEF3D19061E2DA92FDFD",
      INIT_31 => X"1C8876FF70D9C8CCCA80796C72DB1538B777886F9BDF6BD6607AC90003E48692",
      INIT_32 => X"2C872F3DC4BEF6511F3CEC901C88DE22B61D86A9C5D450CCC991D588E540F927",
      INIT_33 => X"2222DBF8BE6890D26A59B9B96DE96B218772DAA4BE174FBBBA326D5B4FF18722",
      INIT_34 => X"E4E787CE6F7F52832DBCF2B419063AB28DE22C536914A16828CAEB41EAC8FF18",
      INIT_35 => X"5ABE922B8BDFC45FA50AED0975741E5B03E922C0DA70BD99E343CF3C963ADFB2",
      INIT_36 => X"3777157B02CDA1284499411FE63CECEC61B0538AE2A145CC27D11F28AD04F25B",
      INIT_37 => X"6BFF92C0DB9A735128728275ED602A3DF949DB3DC0B357E3610CA0426326EB46",
      INIT_38 => X"E5E72FE754BDCD9F78283D7BB598CAEB88B154DFF7FBF1299F5CA0997BAEBA28",
      INIT_39 => X"7771A92C0851A145CC298473D7BB497CB054E2C385752E67EF5FA5CAF2D10A92",
      INIT_3A => X"CB16521A4BE15BD9CD7305F5F4AED826AA4E1C3DC3B37ECC30A11167BA5F33D2",
      INIT_3B => X"1B00E2C09A9C313F6835FB8D682817B8949DB0370214BEF830BBD72EE9942816",
      INIT_3C => X"1BFE4855DB9C354514501445A1CBA6664D21BF9C5314A9B8352845F65266BBCC",
      INIT_3D => X"C5A93714DB9D483670BD9A679449F61C9376C0DD5314BE1708EE0C2999F50BB6",
      INIT_3E => X"DB00E715315DA7080B95CD890D2DAF51934B15370E191915FDA129F5283F0A0C",
      INIT_3F => X"7716922FE2F9BE135708EF68451299F6FA376FE71485302CD5C2F67E0BBD99CB",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(13 downto 1) => addra(12 downto 0),
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"E1961750E690F65DE39633730D350C94E3B3326CFFD6DC36E3B3302CFCE78FFE",
      INITP_01 => X"806B14498CD38E3C80C9E381C18B742CC0D4C875534AD54BC1D4148F2834B3DC",
      INITP_02 => X"71CA73E3EE67275E3F990A34CB6907623F34F43F5C6791460E2A0BA8060F097B",
      INITP_03 => X"1FE576D89A518F2F8FCA82F6D48D7EB3C01378EAB51D54FDE06585ED9BF4E6D3",
      INITP_04 => X"9C0D90DEB1C9CDDDCFF2A0A2DC86AB6F618D40BA3DA53622301A9C8473FBC206",
      INITP_05 => X"98FCD40E485EAD4E4E0364142E8866A267FCAC685825E69630E35850B491C8E0",
      INITP_06 => X"931F9A9FA9CD20FD49C0CA80A053144D663E2AFE8967612AB3839672FA098E66",
      INITP_07 => X"B4CE0E559E19817452700652032A90BB699FE2EC0D4996C3A4E032A3911C0DE5",
      INITP_08 => X"AB4CF0712AAD6CEC55B38076AA6CA9CC52CC1865598734E3A931FC6A9C03C50B",
      INITP_09 => X"AAAD99F07C3E1CA7AA5263FFC631FE50556DCFFE336CC098DA933FFCDA549F93",
      INITP_0A => X"955569B18F19954FAB4AD331E0F8CAB14AA52670FFF0769055524CF0003F8CB1",
      INITP_0B => X"D29554ADA4B554CFB52AAD6936DA56CF69555A493336969F5AAAB49998CC95B0",
      INITP_0C => X"DB4B55AAAAAAD98FB6D6AAAAAB56A66025AD5556A9555B3F4B5AAA95AD6AAD8F",
      INITP_0D => X"D9369694A52498F09269294A95A599C026D2D6AD54AD331F4DA5A95556A96C70",
      INITP_0E => X"999B26DB64998E1F33364924B64DCE1F666DB6D25B6CCE3F4C9B69296924CC7F",
      INITP_0F => X"98CCCD999998E1FE339933264CCE70FF666664D93267383FCCCC9B26D9B39C1F",
      INIT_00 => X"80F9F7B472834735DBEA40F05A42F377E4D00ED4AAC107DD4051047644D96500",
      INIT_01 => X"B16023FEF1FD266DD35C0AE1E212740DE1F652FAF7500E3CE516DF507D7C685D",
      INIT_02 => X"48B8AD5F1011C298200C34AACA52845EE188F510D99053D7023236780E2F6C23",
      INIT_03 => X"AE5C20FAECF92167CE5604D9DA096B03D7EB45ECE83FFB27CEFDC3315A553C2C",
      INIT_04 => X"9FF8D162EBBD34C4F67618E4299450350E00278CB94D855E0483F84B635B3B89",
      INIT_05 => X"A45214EEDFEB1257BC44F0C4C3F050E6B7C81FC3BA0DC4EA8BB270D4F2E1B897",
      INIT_06 => X"88BA66C0098CA6C2683900B89C3EA268061F067FF04A1EBCDB0553127DA1C120",
      INIT_07 => X"944002DACAD4FA3DA025CFA09DC723B5818EE07D6EB968851B36E63A4620DFA1",
      INIT_08 => X"06037080708922A3896E0E535FA1EC97B241A421B23E57D34A1936562B0ECD22",
      INIT_09 => X"7D27E7BEACB4D71878FBA16F678DE471373D881D0546E9F97F8A26655814B24D",
      INIT_0A => X"1FD9F7AA2BC0BA7A74376FF0C027BE8E33096F26C768674C5DF50EF4BF66E65D",
      INIT_0B => X"5F08C69A868BABE946C466302343941AD9D617A27EB24746BAAF335629C0349E",
      INIT_0C => X"D64102484741815F48BC55D21947BC2FC636ED41AE15EE44145FAD68CDB06048",
      INIT_0D => X"3BE29D6E575976B008821FE3D0E933B0665A8F0EDC00836ECBA70E0FBC286A9A",
      INIT_0E => X"34459C65D21E8C702829FB43CB82905DA27976BB0AC8E8860757E11FD32E2DF1",
      INIT_0F => X"11B56D3B201F376DC034CC896F80C135E0C8F1611E309E72B573B99416505745",
      INIT_10 => X"3FECCF10DC69F4C839AC9A8F3555E0F4E8520F46660DD2D501CA7E43BAB39C88",
      INIT_11 => X"E1813601E2DCF0206EDC6C2200083FA848223C9B46439B547B1737E8393B02A6",
      INIT_12 => X"FF41A7557537D286A0756DFFB73945B9970753E535AA63D64A12AD094EEF4D91",
      INIT_13 => X"AA47F8BF9C919FC9117801AF8382AE0B9D6972BF563C7A171D958C0E29EE70C3",
      INIT_14 => X"7D4D2E42AE9C3DC982B2AEDAA79A45537E9777FDF60365BDAC707319EE79C757",
      INIT_15 => X"6E07B4764E3D466AAB0B8B30FAEE0E5EE29D94CD4E1B3EBC9FF0BA09EB6FA6A3",
      INIT_16 => X"C11971E697AC4EAE038C8F5E54D5544C42C04E686C81717F2C0572BD4726FF11",
      INIT_17 => X"2CC16926F9E3E5023B930BA5654D60A216BFA4C730E3E845022AC5DF84C3AB4E",
      INIT_18 => X"D3B17C4D427B1D50432B41C5FE3BCF115B055B97D2EB769AF173656CC1989F92",
      INIT_19 => X"E57519D09D807C92C3128010C5A0A5D83AD2A2AFFE957AB44B46B092F8EF85CB",
      INIT_1A => X"BC1E5A87BE1BBEC961B3EC3EE00CFDF01DB7E2AD06AA197EA4E9404462174681",
      INIT_1B => X"9824C2733A170B194287EB7019E7DE0051D58F84B933F70D7A487E264BF83B21",
      INIT_1C => X"8468159E199D462F7742B3F2267A1621BD01F896B0F8EAC78EF4714BB90BDB3C",
      INIT_1D => X"46CD6511D1A79499B9F44EC763230A1C5ACA6E4A63BE6151943234A082E4D157",
      INIT_1E => X"3299B89F6011C6969CF2B500F3A93EC757F2911B5AFC875695443B39FD5C667C",
      INIT_1F => X"F07103A9623015122859A815A3552C2C57B23E01FE3AB9829A08D404A2B74F73",
      INIT_20 => X"CEBA4C94A1834D11E4D9078361B48CF5F3808BF27EDFA9512A6E3DACD5E73A62",
      INIT_21 => X"940F9C3BEDB4908490B7F95ADA7D4432498E03AB8BA602A490CD6255AF78B97D",
      INIT_22 => X"5FD1DA88E501EAAE5E08BE8D83AC0FB08C95B6C896D82E2635C01C9D9A7ED34E",
      INIT_23 => X"34AA30C8723105EFF10D4497099C522E3160BC490B063EB77783E197AD291579",
      INIT_24 => X"EAE66A813795A779178DE52A6498CAF51312DA441F2B1682FF133EFCD1532B24",
      INIT_25 => X"D040BF50F3A974554D5D87CD31B4592110286BDD815B6EC0532E55CEA0D1686E",
      INIT_26 => X"75FE02899D468E7C1B7288650B7EBABA73D1BD11A033854721B2976DD88940D7",
      INIT_27 => X"68D14AD46F1DDEB5A2A7C5FD52C5580DE7E81268EEA796BE25CFC0FD8B72B760",
      INIT_28 => X"061FA8A5201DA6BF70BDAD417A59D8EF91AB24DCA95CBC86753B8D1EA9F1CA15",
      INIT_29 => X"FD5FD153E68B4410F2EBFC276CCF50F2B7A0B1EC54EBB5B6F16A242673110554",
      INIT_2A => X"A04F61DBC420F5471C7556BFB0261A825276D758D62517760993D89EAFDF0A1A",
      INIT_2B => X"8DE954CE59F6A4673E2B2F4B81D443D180534B6AB32AD0A8B700864D5AB1564F",
      INIT_2C => X"479032308F53801A229B85E0A9DC715F980BA141CB1C0C6F16D272C9AFFFA184",
      INIT_2D => X"1B70D346C95C01B985665C6B92D330AB4500DFE30E64E6977B95E7754355AE53",
      INIT_2E => X"00E71DA684BA4B3985303AA05F72D172494450553ADF24E3F73A85B5AA497E3C",
      INIT_2F => X"A5F450BB35BF5A08C89D86869ECF1A8106AA6F58659BF9843E29499F31FF0F64",
      INIT_30 => X"CC562741A55656A6453472FACBDD2AA647FCB55CDC19F85B223065A6D8E8C464",
      INIT_31 => X"2D75C92C9E1FB05308D0AD9EA7C70054C351FDCABBD00C7101BFAECF25B37D84",
      INIT_32 => X"ADE05203F62BA46162A529EBE5126BE67813A723727F317125338400932EC34B",
      INIT_33 => X"B2F3409B047C039B4501D0B4ADBCE3247EF5893C0F051F5FC75918042273F9B6",
      INIT_34 => X"A7879EED7638356BDA815D6AA506871FC469007AC6D085D19ED86B455791EC60",
      INIT_35 => X"366FB40767D654E1802FF1C7B0AFC5F2389814AC643B334F90F888432A3F84FC",
      INIT_36 => X"B94B0E02277F08C2ACC5087301AC6E3E13E19E3AA6D5B3313CC5BA0EB39EC82C",
      INIT_37 => X"B6E92771C92EA225B85B10D7B2A1A5BFF03B9F1EB9724A435E9D008B3E1A2257",
      INIT_38 => X"E72FA24009FE1D65D66C25FEF1FA12325063613DEA5C8453BBAE1F024DF6F84F",
      INIT_39 => X"366197DA2985EF67EF862EE7B391848BA9DE2A9011AD653C324982DE5F05D3C8",
      INIT_3A => X"2F325BA91DB572525373AF046DE566E967D62E636C3CC701DE5355DAD94B2B76",
      INIT_3B => X"B3D7064187DA3AA824AF4AF6B28163586281B7056BEB853B0DFE0E3E8E019751",
      INIT_3C => X"9355383C60A4078622D6A17F6B615C554525EC910A4E530E757F225716591D5F",
      INIT_3D => X"2F4C74A6E42E84E759D86604B27142251C27477CC92DAA40F0BCA5AACD0F70F2",
      INIT_3E => X"13993BF9D4C9D8003E91F567E466E968DB3C84ABA874045254025545CEEA96CF",
      INIT_3F => X"AAC0E00B4081CD268C008212B26222F4D8CED9F72B74D54CDC8547241C2F5FAB",
      INIT_40 => X"B0FC62E07623E5BCA69FA6B8CFEA0314180AE39B2C8FBCAB56B5C379D4CE6698",
      INIT_41 => X"25334C6E9BD31665C0289D21B25303C496796E7692C20660D158F6AD7B63637D",
      INIT_42 => X"6980ADEF45AF2BB854FDAF6926E49D4DF07FF64E80875DFA5A7648CD00DD6390",
      INIT_43 => X"9EA6B7D1F6255EA3F450B930B446E696562607F9FE153F7DCF36B244ECA97D68",
      INIT_44 => X"3E231B25416DA9F247A50B76E14BAF09558DADB08F47D0274526C61F30F56B93",
      INIT_45 => X"171721345076A7E22879D640B63ACC6B1AD7A482706F80A3D8207CEB6D03AE6C",
      INIT_46 => X"2EE4AB82675B5B657995B5D8FA19303D3B26FAB148BA011AFFAD205548F76184",
      INIT_47 => X"8F898B96ABC8EF215CA3F452BB31B343E18C4610E8D0C9D2EC1653A00071F488",
      INIT_48 => X"39C45E04B7763F11EAC8A98A6A4518E0993FCF459BCFDCBF72F440542ECB2949",
      INIT_49 => X"07FAF6F9051A386092CD1465C1299D1EAB46EDA367391A0A0A193766A4F250BD",
      INIT_4A => X"60C231AB2FBD54F1943AE1882CCA60EA65CE215C7A7851048DE7120ACD59AECA",
      INIT_4B => X"7F6C605C606D82A1C8F9357ACA258BFC7A049A3CECA9744D33272A3B5A87C10A",
      INIT_4C => X"A0DC2374CE2F970475E85BCD3AA1FF5195C8E6ECD8A552DB3D7683621190DCF5",
      INIT_4D => X"F7DDCABFBCC0CDE200275791D5237CDF4DC64BDC7922D79967432A1F202E486E",
      INIT_4E => X"F913355F91C906478ACE12538FC4F011232513EBAA4DD2357690834DEB5DA2B9",
      INIT_4F => X"6F4F35231814192539567CABE32470C5248E03820DA243EFA76A3913F8E9E4EA",
      INIT_50 => X"6C64646A77899EB7D0EA0217262F2E2107DDA04FE663C4072A2A06BC4BB2F005",
      INIT_51 => X"E8C1A188756A66697488A3C7F42968AF015CC02FA82BB850F29E5516E1B6947B",
      INIT_52 => X"F6CFAF957F6E5F5245382815FCDBB17D3AE9860F82DE20464E36FEA32582BBCE",
      INIT_53 => X"61340DEDD3C0B4AFB1BBCDE60731639EE22E84E34BBC37BB48DF7F28DA955823",
      INIT_54 => X"975416DDA8764516E6B581490BC5771DB742BC2478B6DBE7D8AC61F76DC2F506",
      INIT_55 => X"DBA87B53321804F7F0F1F9081F3D6392C8074E9DF555BE30A92CB649E48630E0",
      INIT_56 => X"4FF19842EF9F5001B15F0AB050E979FE77E33E88BFE2EFE3BF8025AE1A6796A5",
      INIT_57 => X"551CE9BB937156403129272D394C678AB3E51E5EA7F74FAF1685FB79FD891AB2",
      INIT_58 => X"1DA633C254E87C10A233BF47C843B41B77C50534525C5232FBAB43C0226893A1",
      INIT_59 => X"D0925824F5CCA98C7463595557607086A4C8F42660A1E9388DEA4DB7269C1798",
      INIT_5A => X"FF71E65DD64FC942B92E9E0A70CE2470B1E50B22291EFFCD8526B1237DBDE4F1",
      INIT_5B => X"4D08C88E5929FED9BAA18D8078777C8899B2D0F621538CCB105BAC035FC02691",
      INIT_5C => X"F652B01172D43595F34EA5F84489C5F8213E4D4E4021F0AD56EA69D2245F838F",
      INIT_5D => X"CA803AFABE87562902E1C5AE9D928D8E94A1B3CCEA0E38689DD7175CA6F4469C",
      INIT_5E => X"004891DC2873BE074E92D20C416F94B1C3CBC5B3926120CE69F166C612486873",
      INIT_5F => X"48F8AD6725E7AF7B4D23FFE0C6B2A39995969DA9BAD1ED0E345F8FC3FB3877BA",
      INIT_60 => X"1C5188BFF62D6397C8F72146657E8E969588704C1AD98929B836A1FA3F718F99",
      INIT_61 => X"C87322D58D4A0AD09A693D15F3D5BDA99B918C8D929CABBED6F213375F8AB8E9",
      INIT_62 => X"4B6E93B7DCFF2242607B91A2AEB3B0A692744A16D48528BB3FB31668A7D5F1FA",
      INIT_63 => X"48EE9846F8AE6827EAB27E4E23FDDBBEA6928278716F71788290A2B8D0EB0929",
      INIT_64 => X"8B9EB1C4D7E9FA08141C201F190CF8DCB789500DBD61F780FA65C00B46718A92",
      INIT_65 => X"CA6B10B86414C8803DFDC28A5729FED8B6987F69584A403A38393D444E5B6979",
      INIT_66 => X"DBDFE2E6E8EAEAE7E2DACDBBA487633703C67F2ED169F473E4479BE1173E565E",
      INIT_67 => X"4EE9892CD27D2BDC924C09CA905926F7CCA48161452D1806F7ECE3DDD9D7D7D9",
      INIT_68 => X"3C31251A0D00F0DEC9B195744D21EEB47227D3760E9B1C91FA55A4E4163B5058",
      INIT_69 => X"D26904A143E78F3BEA9D540ECC8D521AE7B689603A17F7DAC0A9948170615448",
      INIT_6A => X"AC937A60462A0CEBC8A1774713D9985102AB4BE270F36BD8398ED6124162767D",
      INIT_6B => X"59EB8019B554F79C45F2A2550BC5824307CE98653609DFB792704F3114F8DEC4",
      INIT_6C => X"2A04DFB890673C0EDDA97135F3AC5F0CB14FE471F46EDE439DEC306793B2C5CB",
      INIT_6D => X"E06EFF9329C36000A349F39F4F02B7702CEBAC713802CE9C6D4015EBC29B754F",
      INIT_6E => X"B6855320ECB77F4508C7833AED9A42E37D119C1F9A0B73D2266FAEE10A27383E",
      INIT_6F => X"69F37F0EA035CC6704A447ED9642F1A2560DC7834102C58A511AE4AF7C4A18E7",
      INIT_70 => X"5014D7995918D58F46FAAB57FEA13DD465EE71EB5EC82980CF134D7DA3BECED3",
      INIT_71 => X"F479018B19A83BD068029F3FE2872FD98635E79B5109C37F3DFCBD7E4104C88C",
      INIT_72 => X"F7B06820D68A3CEB9841E78926BE51DF66E760D33EA1FB4D96D60C395C758489",
      INIT_73 => X"8102850B931EAC3CCE63FA9431D07114BA620CB96717C97C31E79F5710C9833D",
      INIT_74 => X"AA5908B5610BB359FB9B37CF62F17B007FF769D53995EA367AB6E912334A595D",
      INIT_75 => X"0F8B0B8C10961FAA37C759ED841CB754F39438DC832CD5812DDB8A39E9994AFA",
      INIT_76 => X"690FB559FB9C3AD670069928B339BB37AE1F8AEF4CA3F23979B1E007263C494D",
      INIT_77 => X"9E1792108F11951BA32EBA49DA6D029931CC6806A647E98D31D77D24CB731BC2",
      INIT_78 => X"33D16E09A33BD064F5820D9316940E83F35DC11F77C8125591C5F21633475357",
      INIT_79 => X"2FA41C95108E0D8F12981FA934C150E174089E35CE68039F3DDA7918B757F695",
      INIT_7A => X"099E33C657E77500890E91108B0275E34CAF0D66B8044A88C0F11B3D586B767A",
      INIT_7B => X"C234A71C940D88058405870C921AA32EBB49D96AFC9024B94FE67D15AC44DB72",
      INIT_7C => X"E976038F19A127AA2CAA259D1181ED54B7156DC00E5596D105335A7A93A5B0B4",
      INIT_7D => X"57C534A6198E057EF875F272F376FA80078F19A430BD4BDA69F98919AA3ACA5A",
      INIT_7E => X"D259DF63E667E662DC53C839A61076D7348CE02E76B9F72E5F8AAFCDE4F5FF03",
      INIT_7F => X"ED57C331A11285FA70E761DC58D655D557DA5EE369F0780089139C26B039C24B",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"39CE63319CE383FF7398CCC66338F07FE733199998C61E00CC666666667387C0",
      INITP_01 => X"71C639C638F0F800E39C6318E30E0FF0C639CE631CF1E07F9C6319CC631C3E00",
      INITP_02 => X"C38F1C71E3C1F800871C71C70E1E07FF1C38C71C70E0F80038E38C71C70F07FF",
      INITP_03 => X"0F1E1C3C3C1F800F3C3878F1E0F03FFF78F1E3C78787F000F1E38F1C3C3C0FFF",
      INITP_04 => X"787C3C1E0FC0FFFFF0F0F0F87C0FE000C3E1C3C1E0FC03FF8787870F07C1FF00",
      INITP_05 => X"83E0F83E07F001FF07C3E0F83F00FFFF1F0783E1F81FE0003E1E0F07C1FC00FF",
      INITP_06 => X"3E07C0FC07FC0000FC1F83F03F801FFFF07E0F81F807FFE0E0F83E07C07FC000",
      INITP_07 => X"80FC07F01FF8000003F01F80FF000FFF07E07E07F007FFFF1F81F81F807FF000",
      INITP_08 => X"7F01FE01FF80003FFC07F00FF800FFFFF81FC07F801FFFFFE03F01FC01FFE000",
      INITP_09 => X"00FF00FFC000FFFF03FC03FE003FFFFF0FF00FF003FFF8003FC07F803FFC0000",
      INITP_0A => X"FC00FF8007FFFFE0F007FE007FFF0000E01FF003FFC00000807FC01FFC00007F",
      INITP_0B => X"0FFC003FFE0000003FF001FFE000007FFFC00FFF0001FFFFFF003FF0003FFFFF",
      INITP_0C => X"800FFF8000FFFFFF003FFC000FFFFFFF00FFE000FFFFF00003FF8007FFF80000",
      INITP_0D => X"FF8003FFFE000000FC001FFFE0000000F0007FFE000001FFC003FFF00003FFFF",
      INITP_0E => X"1FFFC0000FFFFFFF7FFE0000FFFFFFFFFFF8000FFFFFF800FFE0007FFFF80000",
      INITP_0F => X"000FFFFE00000000003FFFE00000000700FFFF000000FFFF07FFF800007FFFFF",
      INIT_00 => X"C646C542BE38B1279A0B79E34BAF0F6AC21564ADF1306A9ECCF5173349596366",
      INIT_01 => X"85EC54BF2B980778EA5DD248C039B32FAB29A828A829AB2EB034B73ABD40C345",
      INIT_02 => X"C23CB52CA21587F764CF379CFE5CB60D60AEF83D7DB9EF204C7292ACC1D0D9DC",
      INIT_03 => X"1E82E74EB7208CF866D646B82CA0168C047DF671EC68E461DE5BD956D350CC48",
      INIT_04 => X"C83CAE208FFD69D33BA00262BE176CBE0C569CDD1A5285B3DC001E374A586164",
      INIT_05 => X"B91A7CE045AB127BE651BE2C9A0B7CEE61D549BF35AC239A12890179F067DD53",
      INIT_06 => X"D644B11D87EF56BA1C7CD9348BDF307DC70D4F8CC5FA2A567C9EBBD2E5F2FAFC",
      INIT_07 => X"56B41373D5389C0167CF38A20D79E553C231A11283F567D94BBE30A21486F767",
      INIT_08 => X"EC55BD2388EB4CAC0964BC1164B400498FD10F497FB1DF082C4C677D8E9BA2A5",
      INIT_09 => X"F44FAB0867C62789EC50B51B82EA53BC2691FD69D643B01D8BF865D33FAC1782",
      INIT_0A => X"0A6ED13292F04DA70056A9FA4994DD2264A2DD144776A1C8EA0821364752595C",
      INIT_0B => X"94EC45A0FB57B51373D33597FA5FC3298FF65DC52D95FE67D038A10971D83FA5",
      INIT_0C => X"2F8FED49A5FE56AC0052A1EE3880C506447FB7EB1B487095B5D2EAFD0D181F21",
      INIT_0D => X"368BE13991EB45A0FC5AB81676D63799FB5EC12589ED51B61A7EE246A90C6ECF",
      INIT_0E => X"5CB71069BF1568BA0A58A3EC3276B7F531689DCEFC264C6F8EA8BFD2E0EBF1F3",
      INIT_0F => X"D92C7FD42980D72F88E23D98F551AF0D6BCA2A89E949A90A6ACA2989E746A300",
      INIT_10 => X"8FE63B90E23483D11D67AEF33677B4EF275C8EBDE8103455728BA1B2C0CAD0D2",
      INIT_11 => X"7ECE1F71C4176CC1176EC51D76CF2984DF3A96F24EAA0662BE1A76D12C86DF38",
      INIT_12 => X"CA1C6EBE0D5AA6F0387EC2044481BBF3285B8AB6DF052746627A8E9FACB5BBBD",
      INIT_13 => X"2472C01060B10254A8FB50A5FA51A7FE56AE065EB60F67C01870C81F76CC2176",
      INIT_14 => X"0A59A7F33E88D0175B9EDF1E5A94CC01336390BAE00425425C738696A2ABB1B2",
      INIT_15 => X"CC1864B0FE4C9BEA3B8CDD2F82D5287CD02579CE2378CD2276CB1F72C51869BA",
      INIT_16 => X"519CE62F77BD024587C6043F79B0E51747749FC7EC0E2C4861778998A4ACB1B3",
      INIT_17 => X"76BF08539EE93682D01E6DBC0C5CACFD4E9FF14294E53788D92A7BCB1A69B704",
      INIT_18 => X"9DE52C72B6F93B7BB9F63069A0D40736648FB7DD00203E58708495A4AFB7BBBD",
      INIT_19 => X"2168AFF73F89D21D68B3FF4B98E53381CF1D6BBA0856A5F3418EDB2874BF0A54",
      INIT_1A => X"EF3478BAFC3C7AB7F32C649ACE00305E89B2D8FC1E3C5871879BABB9C3CBCFD1",
      INIT_1B => X"CE12579DE32A71B9014A94DD2872BD08539EE93580CB1762ACF7418AD31B63A9",
      INIT_1C => X"4789C9094784C0FA336A9FD30534628DB6DD022443617B93A8BACAD7E1E8ECEE",
      INIT_1D => X"7CBE014488CD12579DE42B72B9014991DA226BB3FC448CD41C63AAF1377CC004",
      INIT_1E => X"A3E2205D99D30C447AAEE112426F9AC4EB103353718DA6BDD1E3F1FE070E1213",
      INIT_1F => X"2B6CACEE3072B5F83C80C4094E93D81E64AAEF357BC0064B90D4185C9FE12364",
      INIT_20 => X"05417DB7F0285E93C7F92A5886B1DA02274A6B8AA7C1D9EF0213212C353C4041",
      INIT_21 => X"DC1B5999D819599ADC1D60A2E4276AADF13477BAFD4083C508498BCB0C4B8AC8",
      INIT_22 => X"6CA6DE164C82B6E91A4A78A5D0F921466A8BABC8E4FD14283A4A58636B717576",
      INIT_23 => X"8FCB084583C1003F7EBDFD3D7EBEFF3F80C1024283C3044383C2013F7DB9F631",
      INIT_24 => X"D70E457AAEE1134373A0CDF720486D91B3D3F10D273F55697A8996A0A9AEB2B3",
      INIT_25 => X"437DB8F42F6CA8E522609DDB195796D413518FCE0C4A88C5023F7BB7F22C669F",
      INIT_26 => X"477CB0E3154675A4D1FC274F779CC0E203213E5972889DB0C0CFDBE5EDF2F6F7",
      INIT_27 => X"F8316AA3DD18528DC8043F7BB7F32F6BA8E4205C98D30F4A85BFF9326BA3DA11",
      INIT_28 => X"BBED1F5080AFDC09345E86ADD3F7193A587691ABC2D8ECFE0D1B2730383D4041",
      INIT_29 => X"AEE61D558DC5FE3770AAE31D5791CB053F79B3ED276099D20A427AB1E81D5387",
      INIT_2A => X"336393C2F01D48739CC4EB1034567796B4D0EA02192E4151616E7982898E9192",
      INIT_2B => X"669CD2083E75ACE31A5289C1F93169A1D9114981B8F0275D94CAFF34689CCF01",
      INIT_2C => X"AFDE0B38648FB9E2093055789BBBDBF9152F486075899BABBAC6D1D9E0E5E8E9",
      INIT_2D => X"205388BCF1265B90C6FC31679ED40A4076ACE2174D82B7EC205487BAEC1E4F7F",
      INIT_2E => X"2F5C88B3DD062E557BA0C3E5062543607B94ACC3D7EAFB0B18242F373D424546",
      INIT_2F => X"DA0D3F72A5D80C3F73A7DB104478ACE115497DB1E4174A7DAFE1134474A4D301",
      INIT_30 => X"B2DD08315981A7CDF11436577694B1CCE6FE152B3E5061707D88929AA0A4A7A8",
      INIT_31 => X"96C7F8295B8CBEF0235587BAEC1F5184B6E81A4C7EAFE1114272A1D0FF2D5A87",
      INIT_32 => X"3A638BB3DA0025496B8DADCDEB08233D566D8398AABCCBDAE6F1FA02080C0F0F",
      INIT_33 => X"5383B2E2124272A3D304356697C7F8295A8ABAEB1A4A79A8D70533608DB9E50F",
      INIT_34 => X"C4EC13395E83A6C8EA0A294764809AB3CBE1F6091B2C3B49545F686F75797B7C",
      INIT_35 => X"123F6E9CCAF9285786B5E4144372A1D0FF2E5D8BB9E715426F9CC8F31E49739C",
      INIT_36 => X"52789EC2E6092B4C6C8BA9C6E1FC152D44596D8091A1AFBCC8D2DAE1E6EAEDED",
      INIT_37 => X"D1FE2A5785B2DF0D3A6896C3F11F4C7AA7D4012E5B87B3DF0A355F89B3DB042B",
      INIT_38 => X"E3082C4F7193B4D3F2102C48627C94ABC1D5E8FA0B1A28343F4951585D606363",
      INIT_39 => X"92BDE914406C98C4F01C4875A1CDF925517DA8D3FE29547EA7D1FA224A7198BE",
      INIT_3A => X"779BBDDF0020405E7C98B4CEE800172D425668798998A5B1BBC4CCD2D7DBDDDE",
      INIT_3B => X"547EA8D2FD27527DA7D2FD28527DA8D2FD27517BA4CDF61F476F96BDE40A2F53",
      INIT_3C => X"0F31527292B1CFEC09243F5870889EB3C7DAECFC0B1926313B444C52565A5C5D",
      INIT_3D => X"17406992BBE40D37608AB3DD062F5882AAD3FC244C749CC3EA10365B80A5C9EC",
      INIT_3E => X"A9C9E9092745627E99B3CDE5FD13283D50627383919FABB6BFC8CFD5D9DDDFDF",
      INIT_3F => X"DB032A527AA2CAF21B436B93BBE30B335A82A9D0F71D43698EB3D8FC20436587",
      INIT_40 => X"456584A2BFDCF8132D465F768CA2B7CADCEEFE0D1B28343E474F565C60636566",
      INIT_41 => X"A0C7ED143B6288AFD6FD244B7298BFE50C32587DA3C8ED1135597C9FC1E30525",
      INIT_42 => X"E503213E5A7690AAC4DCF30A2034485B6C7D8D9BA9B5C0CAD3DBE1E7EBEEF0F0",
      INIT_43 => X"678CB2D7FD22486E94B9DF052A4F759ABFE4092D517598BCDF0123456686A6C6",
      INIT_44 => X"87A4C1DDF8122C455D758BA1B6CADDEF00101F2C3945505A626A7075797C7E7E",
      INIT_45 => X"2E52779BC0E4092D52779BC0E4082C507498BBDE012446688AABCCEC0C2C4B69",
      INIT_46 => X"2B48637E98B2CBE3FA10263B4F62748696A5B4C1CDD9E3ECF5FC02070B0D0F10",
      INIT_47 => X"F71A3D6184A8CBEF1235597C9FC2E5082B4D7092B3D5F61737587797B5D4F10F",
      INIT_48 => X"D2EE08223B546C8399AFC4D8EBFE0F202F3E4C5965707A838A91979CA0A2A4A4",
      INIT_49 => X"C0E205274A6C8EB1D3F6183A5C7EA0C2E30526476788A8C8E7062543607E9AB7",
      INIT_4A => X"7C96AFC8E1F80F263B5064788A9CADBDCCDAE7F4FF0A131C232A2F34383A3C3C",
      INIT_4B => X"8BACCDEF1032537496B7D8F91B3B5C7D9DBEDEFE1D3C5B7A98B6D4F10E2A4661",
      INIT_4C => X"27405971899FB6CBE0F4071A2C3D4D5C6B7985919CA6B0B8BFC6CBCFD3D5D7D7",
      INIT_4D => X"567797B7D8F81939597A9ABADAFA1A3A597897B6D5F3112E4C6985A1BDD8F30D",
      INIT_4E => X"D5ED051C33495E73879AADBFD0E0F0FF0D1A26323C464F575E64696D71737575",
      INIT_4F => X"23426281A1C0E0FF1E3E5D7C9BBAD9F8163452708EABC8E5011D39546E89A3BC",
      INIT_50 => X"859CB3CADFF5091D30435566778796A4B1BECAD5DFE9F1F9FF050A0E12141516",
      INIT_51 => X"F00F2D4C6A89A8C6E50321405E7C9AB7D5F20F2C4965819DB8D3EE08223B546D",
      INIT_52 => X"374D63798EA2B6CADCEE0010202F3E4C5965707B858E969DA4A9AEB2B5B7B9B9",
      INIT_53 => X"BEDCFA183553718EACCAE704213F5B7895B1CDE905203B56718BA5BED7F0081F",
      INIT_54 => X"EA00162A3F5366788A9CACBCCCDAE8F6020E19232D353D444A5054585B5D5F5F",
      INIT_55 => X"8EABC8E4011E3B587591AECAE6031F3B56728DA8C3DDF8122B445D768EA6BDD4",
      INIT_56 => X"A0B5CADEF20517293A4B5B6B7A8895A2AEB9C4CED7DFE7EEF4F9FD0104060707",
      INIT_57 => X"5E7A96B2CEEA06223E5A7691ADC8E3FE19344E68829CB5CEE7001830475E748A",
      INIT_58 => X"586C8093A6B9CBDCEDFD0C1B2A3744515C67717B848C939A9FA4A9ACAFB1B2B2",
      INIT_59 => X"2F4A66819CB7D3EE09243F59748FA9C3DDF7112A435C758DA5BDD4EB01182D43",
      INIT_5A => X"1125384B5D6F8091A1B1C0CEDCE9F5010C17212A333A41484D52565A5C5E5F60",
      INIT_5B => X"011B36506B85A0BAD5EF09233D567089A3BCD5ED051E354D647B92A8BED3E8FD",
      INIT_5C => X"CCDFF2041627374857667583909DA9B4BFC9D3DBE4EBF2F8FD0206090C0E0F0F",
      INIT_5D => X"D3ED07213B556E88A1BBD4ED071F385169829AB2C9E0F80E253B51667B90A5B8",
      INIT_5E => X"899BADBFD0E0F1000F1E2C3946525E69737D868F979EA5ABB0B4B8BBBEBFC0C1",
      INIT_5F => X"A7C0D9F20B243D566F88A1B9D1EA021A314960778EA5BBD1E7FC12263B4F6376",
      INIT_60 => X"47596A7B8C9CABBBC9D7E5F2FE0A15202A333C444C53595F64686C6F72737475",
      INIT_61 => X"7B94ACC5DDF50E263E566E869DB5CCE3FA11283E546A8095AABFD4E8FC0F2235",
      INIT_62 => X"0718293A4A59687785929FACB8C3CED8E2EBF4FC030A10161A1F222527292A2A",
      INIT_63 => X"50688098AFC7DFF60E253C536A8198AEC5DBF1071C31465B6F8497ABBED1E3F5",
      INIT_64 => X"C8D9E9F909182634424F5C68737F89939CA5AEB5BCC3C9CED3D7DADDDFE1E2E2",
      INIT_65 => X"263D556C839AB1C8DEF50C22384F657A90A6BBD0E5F90E2236495C6F8294A6B7",
      INIT_66 => X"8B9CABBBCAD8E6F4010E1A26313B464F58616970777D83888D919497999A9B9C",
      INIT_67 => X"FD132A40576D849AB0C6DCF2081D32485D72869BAFC3D7EAFD10233547596A7B",
      INIT_68 => X"505F6F7E8C9AA8B5C2CEDAE5F0FA040D161E262D343A3F44494C505254565757",
      INIT_69 => X"D4EA00162C42576D8398ADC3D8EC01162A3F53667A8DA1B3C6D8EAFC0D1F2F40",
      INIT_6A => X"15253342505D6B7784909BA6B0BAC4CDD5DDE5ECF2F8FD02060A0D1012131414",
      INIT_6B => X"ACC2D7EC02172C41566B8094A9BDD1E5F90D203346596C7E90A2B3C4D5E6F606",
      INIT_6C => X"DDEBFA0815222F3B47535E68737C858E969EA5ACB2B8BDC2C6C9CCCFD1D2D3D3",
      INIT_6D => X"859AAFC4D8ED01162A3E53677B8EA2B5C9DCEF011426384A5B6C7D8E9EAEBECE",
      INIT_6E => X"A5B3C1CFDCE8F5010C17222C364048515960676E74797E83878A8D8F91929394",
      INIT_6F => X"5F73879BB0C4D8ECFF13273A4D61748799ACBED0E2F405172838495969788796",
      INIT_70 => X"6F7C8A97A4B0BCC8D3DEE8F2FB040D151D242B31373C4145494C4F5153555556",
      INIT_71 => X"394D6074889BAFC2D5E8FB0E213446596B7D8FA0B2C3D4E5F505152534435261",
      INIT_72 => X"3A4754616D7985909BA5AFB9C2CBD3DBE2E9F0F6FB0105090D10131517181919",
      INIT_73 => X"14273A4D60738699ACBFD1E4F6081A2C3D4F60718293A3B4C4D3E3F201101E2C",
      INIT_74 => X"06131F2C37434E59646E77818A929AA2A9B0B6BCC1C6CBCFD3D6D8DADCDDDEDE",
      INIT_75 => X"EF0215273A4C5F718396A8BACBDDEE00112233435464748493A2B1C0CFDDEBF8",
      INIT_76 => X"D3DFECF8030E19242E38414A535B636A71787E84898E9296999C9FA1A3A4A4A5",
      INIT_77 => X"CBDEF0021426384A5C6D7F90A2B3C4D5E5F6061626364555647381909EABB9C6",
      INIT_78 => X"A1ADB9C5D0DBE6F0FA030C151D252D343B41474D52565A5E626567696B6C6C6D",
      INIT_79 => X"A8BACCDDEF0112233546576879899AAABBCBDAEAFA091827364452606E7B8895",
      INIT_7A => X"717D88939EA9B3BDC6D0D8E1E9F1F8FF060C11171C2024282B2E303234353636",
      INIT_7B => X"8597A8B9CBDCEDFE0E1F30405161718191A0B0BFCEDDEBFA081624313F4C5865",
      INIT_7C => X"414D58636D78828B949DA6AEB6BDC4CBD2D8DDE2E7EBEFF3F6F9FBFDFE000000",
      INIT_7D => X"63748596A7B7C8D8E9F909192939495868778695A3B2C0CEDCE9F704111D2936",
      INIT_7E => X"131E29333E48515B636C747C848B92999FA5AAAFB4B8BCBFC2C5C7C9CACBCCCC",
      INIT_7F => X"425263738494A4B4C4D4E4F3031221303F4E5D6B798795A3B0BDCAD7E4F0FC07",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => addra(12),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000000000FCD2000000000000F8DA000000000000F8C3100000000001F8850",
      INITP_01 => X"000000000007E32400000000000FE25100000000000FC69E00000000000FC563",
      INITP_02 => X"000000000001FE0F000000000003F83E000000000003F8E0000000000007F19C",
      INITP_03 => X"0000000000003FFF0000000000007FF8000000000000FFC0000000000001FF00",
      INITP_04 => X"000000000000007F00000000000001FF00000000000007FF0000000000001FFF",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000003",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"6A7179828C97A4B2C1D3E8001C3C6290C70B5FC84F01F2422D21070B862EBB00",
      INIT_01 => X"191A1B1C1D1E1F202123242527292A2C2E303234373A3D4043474A4F53585E64",
      INIT_02 => X"6A7179828C97A3B1C1D3E8FF1B3B618FC5085BC348F7E32A04D56A94193EFA31",
      INIT_03 => X"191A1B1C1D1E1F202123242527292A2C2E303234373A3C4043464A4F53585E64",
      INIT_04 => X"6A7179828B96A3B0C0D2E6FD19385E8AC00151B534DAB7E59006D40FE23E8ACC",
      INIT_05 => X"191A1B1C1D1E1F202123242527282A2C2E303234373A3C3F43464A4E53585D63",
      INIT_06 => X"697078818B95A1AFBED0E4FA15345883B6F4409E15AD747EEAEACE1054F44BCC",
      INIT_07 => X"191A1B1C1D1E1F202123242527282A2C2E30323437393C3F43464A4E53585D63",
      INIT_08 => X"697077808994A0ADBCCDE0F6102D5079A9E42A81ED7522032CB8CC8F1722B533",
      INIT_09 => X"191A1B1C1D1E1F202122242527282A2C2E30323437393C3F42464A4E52575C62",
      INIT_0A => X"686E767E88929DAAB9C9DCF10926466D9AD0115FBF35C9826D950ACFD6E48020",
      INIT_0B => X"191A1B1C1D1E1F202122242527282A2C2D2F323436393C3F4245494D52565C61",
      INIT_0C => X"666D757D86909BA7B5C5D7EB021D3B5F89BAF43A8EF36E04BA9597BDF212E533",
      INIT_0D => X"191A1B1C1D1E1F202122242526282A2B2D2F313436393B3E4145494D51565B60",
      INIT_0E => X"656C737B838D98A4B1C0D1E4FA132F5076A3D7145CB1168E1ABB6F31F19A103A",
      INIT_0F => X"191A1B1C1D1E1F20212223252628292B2D2F313336383B3E4144484C50555A5F",
      INIT_10 => X"646A7179818A94A0ADBBCBDDF1082240638BB9EE2B73C5238F05850884ED334C",
      INIT_11 => X"191A1B1C1C1D1E20212223252628292B2D2F313335383A3D4044474B4F54595E",
      INIT_12 => X"62686F767E87919CA8B5C4D5E8FD15304F739BC8FD387BC51870CC277ABDEAFA",
      INIT_13 => X"191A1A1B1C1D1E1F212223242627292B2C2E303235373A3D4043464A4E52575C",
      INIT_14 => X"60666D747B848D97A3AFBDCDDEF208203C5B7EA5D1023873B3F53879B2E0FD08",
      INIT_15 => X"191A1A1B1C1D1E1F202223242527292A2C2E30323437393C3F4245494D51565B",
      INIT_16 => X"5E646A71788089939EA9B6C5D5E6FA1029446284A9D1FD2C5E90C2F019394D55",
      INIT_17 => X"19191A1B1C1D1E1F202123242527282A2C2D2F313436383B3E4144484C505459",
      INIT_18 => X"5C62686E757D858E98A3AFBCCBDBED01162E486584A5C9EF153C6284A2B9C7CC",
      INIT_19 => X"18191A1B1C1D1E1F20212224252628292B2D2F313335383A3D4043474A4E5357",
      INIT_1A => X"5A60656B72798189939DA8B4C1D0E0F105193048637E9CBAD8F6132D43545F62",
      INIT_1B => X"18191A1B1C1D1E1F20212223252627292B2C2E303235373A3C3F4246494D5156",
      INIT_1C => X"585D63686F757D858D97A1ACB8C5D4E3F406192E445B738CA4BCD2E6F7040B0E",
      INIT_1D => X"18191A1B1B1C1D1E1F202223242627292A2C2E30323436393B3E4144484B4F54",
      INIT_1E => X"565B60656B72788088909AA4AFBBC8D5E4F40517293C5064788B9CACB8C2C8CA",
      INIT_1F => X"18191A1A1B1C1D1E1F202123242527282A2B2D2F313335383A3D4043464A4E52",
      INIT_20 => X"54585D62686E747B828A939CA6B1BCC8D5E3F2011121314252616F7B858C9193",
      INIT_21 => X"1819191A1B1C1D1E1F20212223252628292B2D2E30323537393C3F4245484C50",
      INIT_22 => X"52565A5F646A70767D858C959EA7B2BCC8D4E0EDFB081624313D48525A606365",
      INIT_23 => X"1818191A1B1C1D1D1E20212223242627292A2C2E30323436383B3D4043474A4E",
      INIT_24 => X"4F53585C61666C72787F868E969EA7B1BBC6D0DCE7F3FE09141E272F353A3D3E",
      INIT_25 => X"1718191A1A1B1C1D1E1F202123242527282A2B2D2F313335373A3C3F4245484C",
      INIT_26 => X"4D5155595E63686D737980878E969EA6AFB8C2CCD5DFE9F2FB030B11161A1D1D",
      INIT_27 => X"171819191A1B1C1D1E1F20212223252627292B2C2E30323436383B3D4043464A",
      INIT_28 => X"4B4F52565B5F64696E747A80878E959CA4ACB5BDC5CED6DEE5ECF2F8FCFF0102",
      INIT_29 => X"171818191A1B1C1D1D1E1F212223242527282A2B2D2F313335373A3C3F424548",
      INIT_2A => X"494C5053575C60656A6F747A80868D939AA1A8B0B7BEC5CCD2D8DDE1E5E7E9EA",
      INIT_2B => X"171718191A1A1B1C1D1E1F20212224252628292B2C2E30323436383B3D404346",
      INIT_2C => X"474A4D5154585C61656A6F74797F858B91979DA4AAB0B6BCC1C6CACED1D3D4D5",
      INIT_2D => X"17171819191A1B1C1D1E1F20212223242627282A2C2D2F31333537393C3E4144",
      INIT_2E => X"45474B4E5155595D61656A6E73787D83888E93999EA3A9ADB2B6BABDBFC1C2C3",
      INIT_2F => X"16171818191A1B1C1C1D1E1F20212324252628292B2C2E30323436383A3C3F42",
      INIT_30 => X"4245484B4E5255595D6165696D72777B80858A8F93989CA1A5A8ABAEB0B1B2B3",
      INIT_31 => X"16171718191A1A1B1C1D1E1F20212223242627282A2B2D2F31323436393B3D40",
      INIT_32 => X"404346494B4F5255595C6064686C7074797D81868A8E9295999C9EA1A2A4A4A5",
      INIT_33 => X"1616171819191A1B1C1D1D1E1F20212324252628292B2C2E2F31333537393B3E",
      INIT_34 => X"3E414346494C4F5255585C5F63676A6E72767A7D8184888B8E90939596979898",
      INIT_35 => X"1616171818191A1A1B1C1D1E1F20212223242627282A2B2D2E30323436383A3C",
      INIT_36 => X"3C3F414446494C4E5154585B5E6165686C6F7276797C7F828486888A8B8C8D8D",
      INIT_37 => X"151617171819191A1B1C1D1D1E1F20212224252627292A2C2D2F31323436383A",
      INIT_38 => X"3A3D3F414446494B4E515456595C606366696C6F717477797B7D7F8182828383",
      INIT_39 => X"151616171818191A1A1B1C1D1E1F2021222324252728292B2C2E2F3133353638",
      INIT_3A => X"393B3D3F414346484B4D505355585B5D606366686B6D6F7273757778797A7A7A",
      INIT_3B => X"15151617171819191A1B1C1C1D1E1F20212223252627282A2B2C2E3031333537",
      INIT_3C => X"37393B3D3F414345484A4C4F515456595B5E60626567696B6C6E6F7071727272",
      INIT_3D => X"15151616171818191A1A1B1C1D1E1F2021222324252627292A2B2D2E30323335",
      INIT_3E => X"3537393A3C3E40434547494B4D50525456595B5D5F616364666768696A6A6B6B",
      INIT_3F => X"1415151617171819191A1B1C1C1D1E1F2021222324252628292A2C2D2F303233",
      INIT_40 => X"333537383A3C3E40424446484A4C4E50525456585A5B5D5E6061626363646464",
      INIT_41 => X"1415151616171818191A1A1B1C1D1E1E1F2021222324262728292A2C2D2F3032",
      INIT_42 => X"32333536383A3C3D3F41434547484A4C4E505153555658595A5B5C5D5E5E5E5E",
      INIT_43 => X"141415151617171818191A1B1B1C1D1E1F202121222425262728292B2C2D2F30",
      INIT_44 => X"303233353638393B3D3E4042434547494A4C4D4F505253545556575858585959",
      INIT_45 => X"14141515161617171819191A1B1C1C1D1E1F202122232425262728292B2C2D2F",
      INIT_46 => X"2F303133343637393A3C3D3F404244454748494B4C4D4F505051525353535454",
      INIT_47 => X"13141415151616171818191A1A1B1C1D1D1E1F2021222324252627282A2B2C2D",
      INIT_48 => X"2D2E30313234353738393B3C3E3F41424345464748494A4B4C4D4E4E4F4F4F4F",
      INIT_49 => X"1313141415161617171819191A1B1B1C1D1E1E1F202122232425262728292B2C",
      INIT_4A => X"2C2D2E2F313233343637383A3B3C3E3F404143444546474848494A4A4A4B4B4B",
      INIT_4B => X"131314141515161617171819191A1B1B1C1D1E1F1F202122232425262728292B",
      INIT_4C => X"2A2B2D2E2F30313334353637393A3B3C3D3E3F40414243444545464647474747",
      INIT_4D => X"121313141415151617171818191A1A1B1C1C1D1E1F2020212223242526272829",
      INIT_4E => X"292A2B2C2D2E3031323334353637383A3B3C3D3D3E3F40414142424343434343",
      INIT_4F => X"12131314141515161617171818191A1A1B1C1D1D1E1F20202122232425262728",
      INIT_50 => X"28292A2B2C2D2E2F303132333435363738393A3B3B3C3D3E3E3F3F3F40404040",
      INIT_51 => X"1212131314141515161617171819191A1B1B1C1D1D1E1F202021222324252627",
      INIT_52 => X"262728292A2B2C2D2E2F3031323334353636373839393A3B3B3C3C3C3D3D3D3D",
      INIT_53 => X"121213131314141515161617181819191A1B1B1C1D1D1E1F2020212223242526",
      INIT_54 => X"25262728292A2B2C2C2D2E2F303132333334353636373738383939393A3A3A3A",
      INIT_55 => X"11121213131414141515161717181819191A1B1B1C1D1D1E1F20202122232424",
      INIT_56 => X"242526272728292A2B2C2D2D2E2F303031323333343435353636373737373737",
      INIT_57 => X"1112121213131414151516161717181819191A1B1B1C1D1D1E1F1F2021222323",
      INIT_58 => X"2324252526272829292A2B2C2C2D2E2F2F303131323233333334343435353535",
      INIT_59 => X"111112121213131414151516161717181819191A1B1B1C1D1D1E1F1F20212222",
      INIT_5A => X"22232324252626272829292A2B2B2C2D2D2E2F2F303030313132323232323232",
      INIT_5B => X"11111112121313131414151516161717181819191A1B1B1C1D1D1E1F1F202121",
      INIT_5C => X"212222232424252626272828292A2A2B2C2C2D2D2E2E2E2F2F2F303030303030",
      INIT_5D => X"1011111112121313141414151516161717181819191A1B1B1C1C1D1E1E1F2020",
      INIT_5E => X"202121222323242525262627282829292A2A2B2B2C2C2D2D2D2D2E2E2E2E2E2E",
      INIT_5F => X"101011111212121313141414151516161717181819191A1B1B1C1C1D1D1E1F1F",
      INIT_60 => X"1F2020212122232324242526262727282829292A2A2A2B2B2B2C2C2C2C2C2C2C",
      INIT_61 => X"10101111111212121313141414151516161717181819191A1A1B1C1C1D1D1E1E",
      INIT_62 => X"1E1F1F2020212222232324242525262627272828282929292A2A2A2A2A2A2A2A",
      INIT_63 => X"1010101111111212121313141414151516161717181819191A1A1B1B1C1C1D1E",
      INIT_64 => X"1D1E1E1F1F202021222223232424242525262627272727282828282929292929",
      INIT_65 => X"0F1010101111111212121313141414151516161717181819191A1A1B1B1C1C1D",
      INIT_66 => X"1C1D1D1E1E1F1F20202121222223232424242525252626262627272727272727",
      INIT_67 => X"0F0F101010111111121213131314141415151616171718181819191A1A1B1B1C",
      INIT_68 => X"1C1C1D1D1E1E1E1F1F2020212122222223232324242425252525252526262626",
      INIT_69 => X"0F0F10101010111111121213131314141415151616171717181819191A1A1B1B",
      INIT_6A => X"1B1B1C1C1D1D1E1E1E1F1F202020212122222222232323232424242424242424",
      INIT_6B => X"0F0F0F1010101011111112121313131414141515161616171718181919191A1A",
      INIT_6C => X"1A1B1B1B1C1C1D1D1D1E1E1F1F1F202020212121212222222222232323232323",
      INIT_6D => X"0E0F0F0F1010101111111112121313131414141515161616171718181819191A",
      INIT_6E => X"191A1A1B1B1B1C1C1D1D1D1E1E1E1F1F1F202020202121212121212122222222",
      INIT_6F => X"0E0E0F0F0F101010111111111212121313141414151515161617171718181919",
      INIT_70 => X"1919191A1A1B1B1B1C1C1C1D1D1D1E1E1E1E1F1F1F1F20202020202020202020",
      INIT_71 => X"0E0E0F0F0F0F1010101111111112121213131314141515151616161717181818",
      INIT_72 => X"18181919191A1A1A1B1B1B1C1C1C1D1D1D1D1E1E1E1E1E1F1F1F1F1F1F1F1F1F",
      INIT_73 => X"0E0E0E0F0F0F0F10101010111111121212131313141414151515161617171718",
      INIT_74 => X"171818181919191A1A1A1B1B1B1B1C1C1C1C1D1D1D1D1D1E1E1E1E1E1E1E1E1E",
      INIT_75 => X"0E0E0E0E0F0F0F0F101010101111111212121313131414141515151616161717",
      INIT_76 => X"1717171818181919191A1A1A1A1B1B1B1B1C1C1C1C1C1C1D1D1D1D1D1D1D1D1D",
      INIT_77 => X"0D0E0E0E0E0F0F0F0F1010101011111112121213131313141414151515161616",
      INIT_78 => X"1616171717181818181919191A1A1A1A1A1B1B1B1B1B1C1C1C1C1C1C1C1C1C1C",
      INIT_79 => X"0D0D0E0E0E0E0F0F0F0F10101010111111121212121313131414141515151516",
      INIT_7A => X"161616161717171818181819191919191A1A1A1A1A1B1B1B1B1B1B1B1B1B1B1B",
      INIT_7B => X"0D0D0D0E0E0E0E0F0F0F0F101010101111111112121213131313141414151515",
      INIT_7C => X"15151616161617171717181818181819191919191A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_7D => X"0D0D0D0D0E0E0E0E0E0F0F0F0F10101011111111121212121313131414141415",
      INIT_7E => X"141515151516161616171717171818181818181919191919191919191919191A",
      INIT_7F => X"0C0D0D0D0D0E0E0E0E0E0F0F0F0F101010101111111112121213131313141414",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1414141515151516161616161717171717181818181818181818191919191919",
      INIT_01 => X"0C0C0D0D0D0D0E0E0E0E0E0F0F0F0F1010101011111111121212121313131314",
      INIT_02 => X"1314141414151515151516161616161717171717171717181818181818181818",
      INIT_03 => X"0C0C0C0D0D0D0D0D0E0E0E0E0F0F0F0F10101010101111111112121212131313",
      INIT_04 => X"1313131414141414151515151516161616161616171717171717171717171717",
      INIT_05 => X"0C0C0C0C0D0D0D0D0D0E0E0E0E0F0F0F0F0F1010101011111111121212121213",
      INIT_06 => X"1213131313131414141414151515151515161616161616161616161616161616",
      INIT_07 => X"0C0C0C0C0C0D0D0D0D0D0E0E0E0E0E0F0F0F0F10101010101111111112121212",
      INIT_08 => X"1212121313131313141414141414151515151515151515161616161616161616",
      INIT_09 => X"0B0C0C0C0C0C0D0D0D0D0D0E0E0E0E0E0F0F0F0F0F1010101010111111111212",
      INIT_0A => X"1212121212121313131313131414141414141415151515151515151515151515",
      INIT_0B => X"0B0B0C0C0C0C0C0D0D0D0D0D0D0E0E0E0E0E0F0F0F0F0F101010101111111111",
      INIT_0C => X"1111111212121212131313131313131414141414141414141414141415151515",
      INIT_0D => X"0B0B0B0C0C0C0C0C0C0D0D0D0D0D0E0E0E0E0E0F0F0F0F0F1010101010111111",
      INIT_0E => X"1111111111121212121212121313131313131313131414141414141414141414",
      INIT_0F => X"0B0B0B0B0C0C0C0C0C0C0D0D0D0D0D0E0E0E0E0E0E0F0F0F0F0F101010101011",
      INIT_10 => X"1010111111111111121212121212121213131313131313131313131313131313",
      INIT_11 => X"0B0B0B0B0B0C0C0C0C0C0C0D0D0D0D0D0D0E0E0E0E0E0F0F0F0F0F0F10101010",
      INIT_12 => X"1010101011111111111111121212121212121212121313131313131313131313",
      INIT_13 => X"0B0B0B0B0B0B0C0C0C0C0C0C0C0D0D0D0D0D0E0E0E0E0E0E0F0F0F0F0F0F1010",
      INIT_14 => X"1010101010101011111111111111111212121212121212121212121212121212",
      INIT_15 => X"0A0B0B0B0B0B0B0B0C0C0C0C0C0C0D0D0D0D0D0D0E0E0E0E0E0E0F0F0F0F0F0F",
      INIT_16 => X"0F0F0F1010101010101011111111111111111111111212121212121212121212",
      INIT_17 => X"0A0A0B0B0B0B0B0B0B0C0C0C0C0C0C0C0D0D0D0D0D0D0E0E0E0E0E0E0F0F0F0F",
      INIT_18 => X"0F0F0F0F0F0F1010101010101010111111111111111111111111111111111111",
      INIT_19 => X"0A0A0A0A0B0B0B0B0B0B0B0C0C0C0C0C0C0D0D0D0D0D0D0D0E0E0E0E0E0E0F0F",
      INIT_1A => X"0E0F0F0F0F0F0F0F0F1010101010101010101010111111111111111111111111",
      INIT_1B => X"0A0A0A0A0A0B0B0B0B0B0B0B0C0C0C0C0C0C0C0D0D0D0D0D0D0D0E0E0E0E0E0E",
      INIT_1C => X"0E0E0E0F0F0F0F0F0F0F0F0F1010101010101010101010101010101010101010",
      INIT_1D => X"0A0A0A0A0A0A0B0B0B0B0B0B0B0C0C0C0C0C0C0C0C0D0D0D0D0D0D0D0E0E0E0E",
      INIT_1E => X"0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F101010101010101010101010101010",
      INIT_1F => X"0A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0C0C0C0C0C0C0C0D0D0D0D0D0D0D0D0E0E",
      INIT_20 => X"0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F1010101010101010",
      INIT_21 => X"090A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0B0C0C0C0C0C0C0C0D0D0D0D0D0D0D0D",
      INIT_22 => X"0D0D0D0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F",
      INIT_23 => X"09090A0A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0C0C0C0C0C0C0C0C0D0D0D0D0D0D",
      INIT_24 => X"0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F",
      INIT_25 => X"090909090A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0B0C0C0C0C0C0C0C0C0C0D0D0D",
      INIT_26 => X"0D0D0D0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_27 => X"09090909090A0A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0B0C0C0C0C0C0C0C0C0C0D",
      INIT_28 => X"0C0C0D0D0D0D0D0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_29 => X"090909090909090A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0B0B0C0C0C0C0C0C0C0C",
      INIT_2A => X"0C0C0C0C0C0D0D0D0D0D0D0D0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_2B => X"09090909090909090A0A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0B0B0B0C0C0C0C0C",
      INIT_2C => X"0C0C0C0C0C0C0C0C0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_2D => X"090909090909090909090A0A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0B0B0B0C0C0C",
      INIT_2E => X"0C0C0C0C0C0C0C0C0C0C0C0C0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_2F => X"08090909090909090909090A0A0A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0B0B0B0C",
      INIT_30 => X"0B0B0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_31 => X"080808090909090909090909090A0A0A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0B0B",
      INIT_32 => X"0B0B0B0B0B0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0D0D0D0D0D",
      INIT_33 => X"0808080809090909090909090909090A0A0A0A0A0A0A0A0A0A0B0B0B0B0B0B0B",
      INIT_34 => X"0B0B0B0B0B0B0B0B0B0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_35 => X"08080808080809090909090909090909090A0A0A0A0A0A0A0A0A0A0A0B0B0B0B",
      INIT_36 => X"0B0B0B0B0B0B0B0B0B0B0B0B0B0B0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_37 => X"0808080808080809090909090909090909090A0A0A0A0A0A0A0A0A0A0A0A0B0B",
      INIT_38 => X"0A0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_39 => X"0808080808080808080909090909090909090909090A0A0A0A0A0A0A0A0A0A0A",
      INIT_3A => X"0A0A0A0A0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B",
      INIT_3B => X"08080808080808080808080909090909090909090909090A0A0A0A0A0A0A0A0A",
      INIT_3C => X"0A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B",
      INIT_3D => X"080808080808080808080808090909090909090909090909090A0A0A0A0A0A0A",
      INIT_3E => X"0A0A0A0A0A0A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B",
      INIT_3F => X"070808080808080808080808080809090909090909090909090909090A0A0A0A",
      INIT_40 => X"0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0B0B0B0B0B0B",
      INIT_41 => X"0707070808080808080808080808080809090909090909090909090909090A0A",
      INIT_42 => X"090A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A",
      INIT_43 => X"0707070707080808080808080808080808080909090909090909090909090909",
      INIT_44 => X"09090909090A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A",
      INIT_45 => X"0707070707070808080808080808080808080808090909090909090909090909",
      INIT_46 => X"0909090909090909090A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A",
      INIT_47 => X"0707070707070707080808080808080808080808080808090909090909090909",
      INIT_48 => X"09090909090909090909090909090A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A",
      INIT_49 => X"0707070707070707070708080808080808080808080808080809090909090909",
      INIT_4A => X"0909090909090909090909090909090909090909090A0A0A0A0A0A0A0A0A0A0A",
      INIT_4B => X"0707070707070707070707070808080808080808080808080808080809090909",
      INIT_4C => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_4D => X"0707070707070707070707070707080808080808080808080808080808080809",
      INIT_4E => X"0808090909090909090909090909090909090909090909090909090909090909",
      INIT_4F => X"0707070707070707070707070707070708080808080808080808080808080808",
      INIT_50 => X"0808080808080909090909090909090909090909090909090909090909090909",
      INIT_51 => X"0607070707070707070707070707070707070808080808080808080808080808",
      INIT_52 => X"0808080808080808080809090909090909090909090909090909090909090909",
      INIT_53 => X"0606060707070707070707070707070707070707080808080808080808080808",
      INIT_54 => X"0808080808080808080808080808080809090909090909090909090909090909",
      INIT_55 => X"0606060607070707070707070707070707070707070707080808080808080808",
      INIT_56 => X"0808080808080808080808080808080808080808080808080808080909090909",
      INIT_57 => X"0606060606060707070707070707070707070707070707070708080808080808",
      INIT_58 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_59 => X"0606060606060606070707070707070707070707070707070707070708080808",
      INIT_5A => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_5B => X"0606060606060606060607070707070707070707070707070707070707070707",
      INIT_5C => X"0707070808080808080808080808080808080808080808080808080808080808",
      INIT_5D => X"0606060606060606060606060707070707070707070707070707070707070707",
      INIT_5E => X"0707070707070708080808080808080808080808080808080808080808080808",
      INIT_5F => X"0606060606060606060606060606070707070707070707070707070707070707",
      INIT_60 => X"0707070707070707070707070708080808080808080808080808080808080808",
      INIT_61 => X"0606060606060606060606060606060606070707070707070707070707070707",
      INIT_62 => X"0707070707070707070707070707070707070707080808080808080808080808",
      INIT_63 => X"0606060606060606060606060606060606060607070707070707070707070707",
      INIT_64 => X"0707070707070707070707070707070707070707070707070707070707070707",
      INIT_65 => X"0606060606060606060606060606060606060606060607070707070707070707",
      INIT_66 => X"0707070707070707070707070707070707070707070707070707070707070707",
      INIT_67 => X"0506060606060606060606060606060606060606060606060607070707070707",
      INIT_68 => X"0707070707070707070707070707070707070707070707070707070707070707",
      INIT_69 => X"0505060606060606060606060606060606060606060606060606060607070707",
      INIT_6A => X"0707070707070707070707070707070707070707070707070707070707070707",
      INIT_6B => X"0505050506060606060606060606060606060606060606060606060606060607",
      INIT_6C => X"0606060707070707070707070707070707070707070707070707070707070707",
      INIT_6D => X"0505050505050606060606060606060606060606060606060606060606060606",
      INIT_6E => X"0606060606060607070707070707070707070707070707070707070707070707",
      INIT_6F => X"0505050505050505050606060606060606060606060606060606060606060606",
      INIT_70 => X"0606060606060606060606060607070707070707070707070707070707070707",
      INIT_71 => X"0505050505050505050505060606060606060606060606060606060606060606",
      INIT_72 => X"0606060606060606060606060606060606060606060707070707070707070707",
      INIT_73 => X"0505050505050505050505050506060606060606060606060606060606060606",
      INIT_74 => X"0606060606060606060606060606060606060606060606060606060606060606",
      INIT_75 => X"0505050505050505050505050505050606060606060606060606060606060606",
      INIT_76 => X"0606060606060606060606060606060606060606060606060606060606060606",
      INIT_77 => X"0505050505050505050505050505050505050606060606060606060606060606",
      INIT_78 => X"0606060606060606060606060606060606060606060606060606060606060606",
      INIT_79 => X"0505050505050505050505050505050505050505050606060606060606060606",
      INIT_7A => X"0606060606060606060606060606060606060606060606060606060606060606",
      INIT_7B => X"0505050505050505050505050505050505050505050505050606060606060606",
      INIT_7C => X"0606060606060606060606060606060606060606060606060606060606060606",
      INIT_7D => X"0505050505050505050505050505050505050505050505050505050606060606",
      INIT_7E => X"0606060606060606060606060606060606060606060606060606060606060606",
      INIT_7F => X"0505050505050505050505050505050505050505050505050505050505050506",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => addra(12),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \^ena_array\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  ena_array(0) <= \^ena_array\(0);
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000010101010202030405080C1632C800",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000010101010102030405070B142864C9",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000010101010102020305060A0F192832",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"000000000000000000000000000000000000010101010202030405080B0F1416",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"00000000000000000000000000000000000001010101020203030406080A0B0C",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000101010101020203040405060708",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000001010101020202030304050505",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000001010101010202020303030404",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000010101010102020202020303",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000101010101010202020202",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000101010101010101010102",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000010101010101010101",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000101010101010101",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000010101010101",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000010101",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^ena_array\(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(12),
      O => \^ena_array\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => addra(12),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(1 downto 0) => douta(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOPADOP(0) => DOPADOP(0),
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 27 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_7\ : STD_LOGIC;
begin
\has_mux_a.A\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      DOPADOP(0) => \ramloop[2].ram.r_n_8\,
      addra(0) => addra(12),
      clka => clka,
      douta(25 downto 0) => douta(27 downto 2),
      \douta[10]\(0) => \ramloop[1].ram.r_n_8\,
      \douta[18]\(7) => \ramloop[4].ram.r_n_0\,
      \douta[18]\(6) => \ramloop[4].ram.r_n_1\,
      \douta[18]\(5) => \ramloop[4].ram.r_n_2\,
      \douta[18]\(4) => \ramloop[4].ram.r_n_3\,
      \douta[18]\(3) => \ramloop[4].ram.r_n_4\,
      \douta[18]\(2) => \ramloop[4].ram.r_n_5\,
      \douta[18]\(1) => \ramloop[4].ram.r_n_6\,
      \douta[18]\(0) => \ramloop[4].ram.r_n_7\,
      \douta[18]_0\(7) => \ramloop[3].ram.r_n_0\,
      \douta[18]_0\(6) => \ramloop[3].ram.r_n_1\,
      \douta[18]_0\(5) => \ramloop[3].ram.r_n_2\,
      \douta[18]_0\(4) => \ramloop[3].ram.r_n_3\,
      \douta[18]_0\(3) => \ramloop[3].ram.r_n_4\,
      \douta[18]_0\(2) => \ramloop[3].ram.r_n_5\,
      \douta[18]_0\(1) => \ramloop[3].ram.r_n_6\,
      \douta[18]_0\(0) => \ramloop[3].ram.r_n_7\,
      \douta[19]\(0) => \ramloop[4].ram.r_n_8\,
      \douta[19]_0\(0) => \ramloop[3].ram.r_n_8\,
      \douta[27]\(7) => \ramloop[6].ram.r_n_0\,
      \douta[27]\(6) => \ramloop[6].ram.r_n_1\,
      \douta[27]\(5) => \ramloop[6].ram.r_n_2\,
      \douta[27]\(4) => \ramloop[6].ram.r_n_3\,
      \douta[27]\(3) => \ramloop[6].ram.r_n_4\,
      \douta[27]\(2) => \ramloop[6].ram.r_n_5\,
      \douta[27]\(1) => \ramloop[6].ram.r_n_6\,
      \douta[27]\(0) => \ramloop[6].ram.r_n_7\,
      \douta[27]_0\(7) => \ramloop[5].ram.r_n_0\,
      \douta[27]_0\(6) => \ramloop[5].ram.r_n_1\,
      \douta[27]_0\(5) => \ramloop[5].ram.r_n_2\,
      \douta[27]_0\(4) => \ramloop[5].ram.r_n_3\,
      \douta[27]_0\(3) => \ramloop[5].ram.r_n_4\,
      \douta[27]_0\(2) => \ramloop[5].ram.r_n_5\,
      \douta[27]_0\(1) => \ramloop[5].ram.r_n_6\,
      \douta[27]_0\(0) => \ramloop[5].ram.r_n_7\,
      \douta[9]\(7) => \ramloop[1].ram.r_n_0\,
      \douta[9]\(6) => \ramloop[1].ram.r_n_1\,
      \douta[9]\(5) => \ramloop[1].ram.r_n_2\,
      \douta[9]\(4) => \ramloop[1].ram.r_n_3\,
      \douta[9]\(3) => \ramloop[1].ram.r_n_4\,
      \douta[9]\(2) => \ramloop[1].ram.r_n_5\,
      \douta[9]\(1) => \ramloop[1].ram.r_n_6\,
      \douta[9]\(0) => \ramloop[1].ram.r_n_7\
    );
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(1 downto 0) => douta(1 downto 0)
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[1].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      DOPADOP(0) => \ramloop[2].ram.r_n_8\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka
    );
\ramloop[3].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[3].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[3].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[3].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[3].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[3].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[3].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[3].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[3].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
\ramloop[4].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[4].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[4].ram.r_n_8\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka
    );
\ramloop[5].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[5].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[5].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[5].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[5].ram.r_n_7\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
\ramloop[6].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[6].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[6].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[6].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[6].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[6].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[6].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[6].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[6].ram.r_n_7\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 27 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(27 downto 0) => douta(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 27 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(27 downto 0) => douta(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 27 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 27 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 27 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 27 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 27 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 27 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "6";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     8.209599 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "rom_lut_muon_inv_dr_sq_1.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "rom_lut_muon_inv_dr_sq_1.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 8192;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 28;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 28;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 28;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 28;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(27) <= \<const0>\;
  doutb(26) <= \<const0>\;
  doutb(25) <= \<const0>\;
  doutb(24) <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(27 downto 0) => douta(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "rom_lut_muon_inv_dr_sq_1,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "6";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     8.209599 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "rom_lut_muon_inv_dr_sq_1.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "rom_lut_muon_inv_dr_sq_1.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 8192;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 28;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 28;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 28;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 28;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "virtex7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => B"0000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(27 downto 0) => B"0000000000000000000000000000",
      dinb(27 downto 0) => B"0000000000000000000000000000",
      douta(27 downto 0) => douta(27 downto 0),
      doutb(27 downto 0) => NLW_U0_doutb_UNCONNECTED(27 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(12 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(12 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(12 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(12 downto 0),
      s_axi_rdata(27 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(27 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(27 downto 0) => B"0000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
