{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1691674135226 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1691674135226 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "InterfaceTCC 5CGXFC9E7F35C8 " "Selected device 5CGXFC9E7F35C8 for design \"InterfaceTCC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1691674135231 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1691674135267 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1691674135267 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1691674135773 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1691674135789 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1691674135855 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "206 206 " "No exact pin location assignment(s) for 206 pins of 206 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1691674136135 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1691674144692 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691674145536 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1691674145539 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1691674145539 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1691674145541 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1691674145541 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1691674145542 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1691674145542 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1691674145542 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1691674145542 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1691674145542 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691674145622 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "InterfaceTCC.sdc " "Synopsys Design Constraints File file not found: 'InterfaceTCC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1691674152878 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1691674152878 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1691674152879 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1691674152879 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1691674152880 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1691674152880 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1691674152880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1691674152883 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1691674152986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691674156367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1691674158948 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1691674159757 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691674159757 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1691674161274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X11_Y33 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X11_Y33" {  } { { "loc" "" { Generic "E:/repos/InterfaceTCC/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X11_Y33"} { { 12 { 0 ""} 0 23 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1691674167870 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1691674167870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1691674168196 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1691674168196 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1691674168196 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691674168200 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.15 " "Total time spent on timing analysis during the Fitter is 0.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1691674170554 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1691674170592 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1691674171190 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1691674171190 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1691674172272 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691674176626 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "134 " "Following 134 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AWVALID a permanently disabled " "Pin AWVALID has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { AWVALID } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AWREADY a permanently enabled " "Pin AWREADY has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { AWREADY } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AW_ID\[0\] a permanently disabled " "Pin AW_ID\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { AW_ID[0] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AW_ID\[1\] a permanently disabled " "Pin AW_ID\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { AW_ID[1] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AW_ID\[2\] a permanently disabled " "Pin AW_ID\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { AW_ID[2] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AW_ID\[3\] a permanently disabled " "Pin AW_ID\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { AW_ID[3] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AW_ID\[4\] a permanently disabled " "Pin AW_ID\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { AW_ID[4] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AWADDR\[0\] a permanently disabled " "Pin AWADDR\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { AWADDR[0] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AWADDR\[1\] a permanently disabled " "Pin AWADDR\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { AWADDR[1] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AWADDR\[2\] a permanently disabled " "Pin AWADDR\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { AWADDR[2] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AWADDR\[3\] a permanently disabled " "Pin AWADDR\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { AWADDR[3] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AWADDR\[4\] a permanently disabled " "Pin AWADDR\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { AWADDR[4] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AWADDR\[5\] a permanently disabled " "Pin AWADDR\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { AWADDR[5] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AWADDR\[6\] a permanently disabled " "Pin AWADDR\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { AWADDR[6] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AWADDR\[7\] a permanently disabled " "Pin AWADDR\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { AWADDR[7] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AWLEN\[0\] a permanently disabled " "Pin AWLEN\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { AWLEN[0] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AWLEN\[1\] a permanently disabled " "Pin AWLEN\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { AWLEN[1] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AWLEN\[2\] a permanently disabled " "Pin AWLEN\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { AWLEN[2] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AWLEN\[3\] a permanently disabled " "Pin AWLEN\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { AWLEN[3] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AWLEN\[4\] a permanently disabled " "Pin AWLEN\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { AWLEN[4] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AWLEN\[5\] a permanently disabled " "Pin AWLEN\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { AWLEN[5] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AWLEN\[6\] a permanently disabled " "Pin AWLEN\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { AWLEN[6] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AWLEN\[7\] a permanently disabled " "Pin AWLEN\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { AWLEN[7] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AWSIZE\[0\] a permanently disabled " "Pin AWSIZE\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { AWSIZE[0] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AWSIZE\[1\] a permanently disabled " "Pin AWSIZE\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { AWSIZE[1] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AWSIZE\[2\] a permanently disabled " "Pin AWSIZE\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { AWSIZE[2] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AWBURST\[0\] a permanently disabled " "Pin AWBURST\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { AWBURST[0] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AWBURST\[1\] a permanently disabled " "Pin AWBURST\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { AWBURST[1] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "WVALID a permanently disabled " "Pin WVALID has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { WVALID } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "WREADY a permanently enabled " "Pin WREADY has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { WREADY } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "WDATA\[0\] a permanently disabled " "Pin WDATA\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { WDATA[0] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "WDATA\[1\] a permanently disabled " "Pin WDATA\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { WDATA[1] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "WDATA\[2\] a permanently disabled " "Pin WDATA\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { WDATA[2] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "WDATA\[3\] a permanently disabled " "Pin WDATA\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { WDATA[3] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "WDATA\[4\] a permanently disabled " "Pin WDATA\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { WDATA[4] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "WDATA\[5\] a permanently disabled " "Pin WDATA\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { WDATA[5] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "WDATA\[6\] a permanently disabled " "Pin WDATA\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { WDATA[6] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "WDATA\[7\] a permanently disabled " "Pin WDATA\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { WDATA[7] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "WDATA\[8\] a permanently disabled " "Pin WDATA\[8\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { WDATA[8] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "WDATA\[9\] a permanently disabled " "Pin WDATA\[9\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { WDATA[9] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "WDATA\[10\] a permanently disabled " "Pin WDATA\[10\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { WDATA[10] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "WDATA\[11\] a permanently disabled " "Pin WDATA\[11\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { WDATA[11] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "WDATA\[12\] a permanently disabled " "Pin WDATA\[12\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { WDATA[12] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "WDATA\[13\] a permanently disabled " "Pin WDATA\[13\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { WDATA[13] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "WDATA\[14\] a permanently disabled " "Pin WDATA\[14\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { WDATA[14] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "WDATA\[15\] a permanently disabled " "Pin WDATA\[15\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { WDATA[15] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "WDATA\[16\] a permanently disabled " "Pin WDATA\[16\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { WDATA[16] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "WDATA\[17\] a permanently disabled " "Pin WDATA\[17\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { WDATA[17] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "WDATA\[18\] a permanently disabled " "Pin WDATA\[18\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { WDATA[18] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "WDATA\[19\] a permanently disabled " "Pin WDATA\[19\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { WDATA[19] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "WDATA\[20\] a permanently disabled " "Pin WDATA\[20\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { WDATA[20] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "WDATA\[21\] a permanently disabled " "Pin WDATA\[21\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { WDATA[21] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "WDATA\[22\] a permanently disabled " "Pin WDATA\[22\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { WDATA[22] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "WDATA\[23\] a permanently disabled " "Pin WDATA\[23\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { WDATA[23] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "WDATA\[24\] a permanently disabled " "Pin WDATA\[24\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { WDATA[24] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "WDATA\[25\] a permanently disabled " "Pin WDATA\[25\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { WDATA[25] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "WDATA\[26\] a permanently disabled " "Pin WDATA\[26\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { WDATA[26] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "WDATA\[27\] a permanently disabled " "Pin WDATA\[27\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { WDATA[27] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "WDATA\[28\] a permanently disabled " "Pin WDATA\[28\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { WDATA[28] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "WDATA\[29\] a permanently disabled " "Pin WDATA\[29\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { WDATA[29] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "WDATA\[30\] a permanently disabled " "Pin WDATA\[30\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { WDATA[30] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "WDATA\[31\] a permanently disabled " "Pin WDATA\[31\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { WDATA[31] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "WLAST a permanently disabled " "Pin WLAST has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { WLAST } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 40 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BVALID a permanently disabled " "Pin BVALID has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { BVALID } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BREADY a permanently enabled " "Pin BREADY has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { BREADY } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BRESP\[0\] a permanently disabled " "Pin BRESP\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { BRESP[0] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BRESP\[1\] a permanently disabled " "Pin BRESP\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { BRESP[1] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BRESP\[2\] a permanently disabled " "Pin BRESP\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { BRESP[2] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARVALID a permanently disabled " "Pin ARVALID has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARVALID } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARREADY a permanently enabled " "Pin ARREADY has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARREADY } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AR_ID\[0\] a permanently disabled " "Pin AR_ID\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { AR_ID[0] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AR_ID\[1\] a permanently disabled " "Pin AR_ID\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { AR_ID[1] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AR_ID\[2\] a permanently disabled " "Pin AR_ID\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { AR_ID[2] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AR_ID\[3\] a permanently disabled " "Pin AR_ID\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { AR_ID[3] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AR_ID\[4\] a permanently disabled " "Pin AR_ID\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { AR_ID[4] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARADDR\[0\] a permanently disabled " "Pin ARADDR\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARADDR[0] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARADDR\[1\] a permanently disabled " "Pin ARADDR\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARADDR[1] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARADDR\[2\] a permanently disabled " "Pin ARADDR\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARADDR[2] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARADDR\[3\] a permanently disabled " "Pin ARADDR\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARADDR[3] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARADDR\[4\] a permanently disabled " "Pin ARADDR\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARADDR[4] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARADDR\[5\] a permanently disabled " "Pin ARADDR\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARADDR[5] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARADDR\[6\] a permanently disabled " "Pin ARADDR\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARADDR[6] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARADDR\[7\] a permanently disabled " "Pin ARADDR\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARADDR[7] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARLEN\[0\] a permanently disabled " "Pin ARLEN\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARLEN[0] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 52 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARLEN\[1\] a permanently disabled " "Pin ARLEN\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARLEN[1] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 52 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARLEN\[2\] a permanently disabled " "Pin ARLEN\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARLEN[2] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 52 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARLEN\[3\] a permanently disabled " "Pin ARLEN\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARLEN[3] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 52 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARLEN\[4\] a permanently disabled " "Pin ARLEN\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARLEN[4] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 52 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARLEN\[5\] a permanently disabled " "Pin ARLEN\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARLEN[5] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 52 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARLEN\[6\] a permanently disabled " "Pin ARLEN\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARLEN[6] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 52 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARLEN\[7\] a permanently disabled " "Pin ARLEN\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARLEN[7] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 52 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARSIZE\[0\] a permanently disabled " "Pin ARSIZE\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARSIZE[0] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARSIZE\[1\] a permanently disabled " "Pin ARSIZE\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARSIZE[1] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARSIZE\[2\] a permanently disabled " "Pin ARSIZE\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARSIZE[2] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARBURST\[0\] a permanently disabled " "Pin ARBURST\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARBURST[0] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARBURST\[1\] a permanently disabled " "Pin ARBURST\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARBURST[1] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RVALID a permanently disabled " "Pin RVALID has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RVALID } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RREADY a permanently enabled " "Pin RREADY has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RREADY } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RDATA\[0\] a permanently disabled " "Pin RDATA\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RDATA[0] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RDATA\[1\] a permanently disabled " "Pin RDATA\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RDATA[1] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RDATA\[2\] a permanently disabled " "Pin RDATA\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RDATA[2] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RDATA\[3\] a permanently disabled " "Pin RDATA\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RDATA[3] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RDATA\[4\] a permanently disabled " "Pin RDATA\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RDATA[4] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RDATA\[5\] a permanently disabled " "Pin RDATA\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RDATA[5] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RDATA\[6\] a permanently disabled " "Pin RDATA\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RDATA[6] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RDATA\[7\] a permanently disabled " "Pin RDATA\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RDATA[7] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RDATA\[8\] a permanently disabled " "Pin RDATA\[8\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RDATA[8] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RDATA\[9\] a permanently disabled " "Pin RDATA\[9\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RDATA[9] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RDATA\[10\] a permanently disabled " "Pin RDATA\[10\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RDATA[10] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RDATA\[11\] a permanently disabled " "Pin RDATA\[11\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RDATA[11] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RDATA\[12\] a permanently disabled " "Pin RDATA\[12\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RDATA[12] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RDATA\[13\] a permanently disabled " "Pin RDATA\[13\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RDATA[13] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RDATA\[14\] a permanently disabled " "Pin RDATA\[14\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RDATA[14] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RDATA\[15\] a permanently disabled " "Pin RDATA\[15\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RDATA[15] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RDATA\[16\] a permanently disabled " "Pin RDATA\[16\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RDATA[16] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RDATA\[17\] a permanently disabled " "Pin RDATA\[17\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RDATA[17] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RDATA\[18\] a permanently disabled " "Pin RDATA\[18\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RDATA[18] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RDATA\[19\] a permanently disabled " "Pin RDATA\[19\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RDATA[19] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RDATA\[20\] a permanently disabled " "Pin RDATA\[20\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RDATA[20] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RDATA\[21\] a permanently disabled " "Pin RDATA\[21\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RDATA[21] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RDATA\[22\] a permanently disabled " "Pin RDATA\[22\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RDATA[22] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RDATA\[23\] a permanently disabled " "Pin RDATA\[23\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RDATA[23] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RDATA\[24\] a permanently disabled " "Pin RDATA\[24\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RDATA[24] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RDATA\[25\] a permanently disabled " "Pin RDATA\[25\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RDATA[25] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RDATA\[26\] a permanently disabled " "Pin RDATA\[26\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RDATA[26] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RDATA\[27\] a permanently disabled " "Pin RDATA\[27\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RDATA[27] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RDATA\[28\] a permanently disabled " "Pin RDATA\[28\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RDATA[28] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RDATA\[29\] a permanently disabled " "Pin RDATA\[29\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RDATA[29] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RDATA\[30\] a permanently disabled " "Pin RDATA\[30\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RDATA[30] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RDATA\[31\] a permanently disabled " "Pin RDATA\[31\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RDATA[31] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RLAST a permanently disabled " "Pin RLAST has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RLAST } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RRESP\[0\] a permanently enabled " "Pin RRESP\[0\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RRESP[0] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RRESP\[1\] a permanently enabled " "Pin RRESP\[1\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RRESP[1] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RRESP\[2\] a permanently enabled " "Pin RRESP\[2\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RRESP[2] } } } { "hdl/interface_tcc_top.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top.vhd" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/repos/InterfaceTCC/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691674177031 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1691674177031 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/repos/InterfaceTCC/output_files/InterfaceTCC.fit.smsg " "Generated suppressed messages file E:/repos/InterfaceTCC/output_files/InterfaceTCC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1691674177098 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7233 " "Peak virtual memory: 7233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691674177690 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 10 10:29:37 2023 " "Processing ended: Thu Aug 10 10:29:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691674177690 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691674177690 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:46 " "Total CPU time (on all processors): 00:01:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691674177690 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1691674177690 ""}
