--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Lab05_no2.twx Lab05_no2.ncd -o Lab05_no2.twr Lab05_no2.pcf
-ucf Lab05.ucf

Design file:              Lab05_no2.ncd
Physical constraint file: Lab05_no2.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock Clock_P46 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
a_P41       |         8.552(R)|      SLOW  |         4.711(R)|      FAST  |XLXN_1060         |   0.000|
b_P40       |         8.368(R)|      SLOW  |         4.652(R)|      FAST  |XLXN_1060         |   0.000|
c_P35       |         8.523(R)|      SLOW  |         4.640(R)|      FAST  |XLXN_1060         |   0.000|
d_P34       |         8.170(R)|      SLOW  |         4.547(R)|      FAST  |XLXN_1060         |   0.000|
e_P32       |         8.044(R)|      SLOW  |         4.399(R)|      FAST  |XLXN_1060         |   0.000|
f_P29       |         8.699(R)|      SLOW  |         4.780(R)|      FAST  |XLXN_1060         |   0.000|
g_P27       |         8.772(R)|      SLOW  |         4.978(R)|      FAST  |XLXN_1060         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock Clock_P47 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
a_P41       |         8.893(R)|      SLOW  |         4.956(R)|      FAST  |XLXN_1060         |   0.000|
b_P40       |         8.709(R)|      SLOW  |         4.897(R)|      FAST  |XLXN_1060         |   0.000|
c_P35       |         8.864(R)|      SLOW  |         4.885(R)|      FAST  |XLXN_1060         |   0.000|
d_P34       |         8.511(R)|      SLOW  |         4.792(R)|      FAST  |XLXN_1060         |   0.000|
e_P32       |         8.385(R)|      SLOW  |         4.644(R)|      FAST  |XLXN_1060         |   0.000|
f_P29       |         9.040(R)|      SLOW  |         5.025(R)|      FAST  |XLXN_1060         |   0.000|
g_P27       |         9.113(R)|      SLOW  |         5.223(R)|      FAST  |XLXN_1060         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clock_P46
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock_P46      |    2.717|         |         |         |
Clock_P47      |    2.717|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Clock_P47
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock_P46      |    2.717|         |         |         |
Clock_P47      |    2.849|   -0.037|         |         |
Pin123         |    2.849|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Pin123
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock_P47      |    2.849|    2.685|         |         |
Pin123         |    2.849|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Dec 11 19:19:20 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



