Startpoint: _20588_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _21686_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout       Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------------
                    0.0000    0.0000    0.0000   clock clk (rise edge)
                              0.0000    0.0000   clock network delay (ideal)
                    0.0000    0.0000    0.0000 ^ _20588_/CLK (sky130_fd_sc_hd__dfxtp_1)
                    0.0302    0.2213    0.2213 ^ _20588_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.0017                                 cntlr.core.CPU_Xreg_value_a5[17][0] (net)
                    0.0302    0.0000    0.2213 ^ _21686_/D (sky130_fd_sc_hd__dfxtp_1)
                                        0.2213   data arrival time

                    0.0000    0.0000    0.0000   clock clk (rise edge)
                              0.0000    0.0000   clock network delay (ideal)
                              0.0000    0.0000   clock reconvergence pessimism
                                        0.0000 ^ _21686_/CLK (sky130_fd_sc_hd__dfxtp_1)
                             -0.0277   -0.0277   library hold time
                                       -0.0277   data required time
-------------------------------------------------------------------------------------
                                       -0.0277   data required time
                                       -0.2213   data arrival time
-------------------------------------------------------------------------------------
                                        0.2491   slack (MET)


Startpoint: _21814_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _21110_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout       Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------------
                    0.0000    0.0000    0.0000   clock clk (rise edge)
                              0.0000    0.0000   clock network delay (ideal)
                    0.0000    0.0000    0.0000 ^ _21814_/CLK (sky130_fd_sc_hd__dfxtp_1)
                    2.1889    1.7038    1.7038 ^ _21814_/Q (sky130_fd_sc_hd__dfxtp_1)
   113    0.2801                                 cntlr.core.CPU_reset_a3 (net)
                    2.1889    0.0000    1.7038 ^ _16633_/A (sky130_fd_sc_hd__clkinv_1)
                    8.6177    9.8470   11.5508 v _16633_/Y (sky130_fd_sc_hd__clkinv_1)
   913    1.5473                                 _2052_ (net)
                    8.6177    0.0000   11.5508 v _18710_/B (sky130_fd_sc_hd__nand3_1)
                    0.9467    1.1534   12.7042 ^ _18710_/Y (sky130_fd_sc_hd__nand3_1)
     1    0.0017                                 _1000_ (net)
                    0.9467    0.0000   12.7042 ^ _21110_/D (sky130_fd_sc_hd__dfxtp_1)
                                       12.7042   data arrival time

                    0.0000   14.5000   14.5000   clock clk (rise edge)
                              0.0000   14.5000   clock network delay (ideal)
                              0.0000   14.5000   clock reconvergence pessimism
                                       14.5000 ^ _21110_/CLK (sky130_fd_sc_hd__dfxtp_1)
                             -0.1457   14.3543   library setup time
                                       14.3543   data required time
-------------------------------------------------------------------------------------
                                       14.3543   data required time
                                      -12.7042   data arrival time
-------------------------------------------------------------------------------------
                                        1.6501   slack (MET)


