Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> Reading design: CMDE_moteurs.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CMDE_moteurs.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CMDE_moteurs"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : CMDE_moteurs
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/CMDE_moteurs is now defined in a different file.  It was defined in "C:/ise/ise_last/CMDE_moteurs.vhd", and is now defined in "D:/test_en_bas/CMDE_moteurs.vhd".
WARNING:HDLParsers:3607 - Unit work/CMDE_moteurs/Behavioral is now defined in a different file.  It was defined in "C:/ise/ise_last/CMDE_moteurs.vhd", and is now defined in "D:/test_en_bas/CMDE_moteurs.vhd".
WARNING:HDLParsers:3607 - Unit work/mux_freq is now defined in a different file.  It was defined in "C:/ise/ise_last/mux_freq.vhd", and is now defined in "D:/test_en_bas/mux_freq.vhd".
WARNING:HDLParsers:3607 - Unit work/mux_freq/Behavioral is now defined in a different file.  It was defined in "C:/ise/ise_last/mux_freq.vhd", and is now defined in "D:/test_en_bas/mux_freq.vhd".
WARNING:HDLParsers:3607 - Unit work/mux_sdhall is now defined in a different file.  It was defined in "C:/ise/ise_last/mux_sdhall.vhd", and is now defined in "D:/test_en_bas/mux_sdhall.vhd".
WARNING:HDLParsers:3607 - Unit work/mux_sdhall/Behavioral is now defined in a different file.  It was defined in "C:/ise/ise_last/mux_sdhall.vhd", and is now defined in "D:/test_en_bas/mux_sdhall.vhd".
WARNING:HDLParsers:3607 - Unit work/pwm_generator is now defined in a different file.  It was defined in "C:/ise/ise_last/pwm_generator.vhd", and is now defined in "D:/test_en_bas/pwm_generator.vhd".
WARNING:HDLParsers:3607 - Unit work/pwm_generator/Behavioral is now defined in a different file.  It was defined in "C:/ise/ise_last/pwm_generator.vhd", and is now defined in "D:/test_en_bas/pwm_generator.vhd".
WARNING:HDLParsers:3607 - Unit work/rising_edg is now defined in a different file.  It was defined in "C:/ise/ise_last/rising_edg.vhd", and is now defined in "D:/test_en_bas/rising_edg.vhd".
WARNING:HDLParsers:3607 - Unit work/rising_edg/Behavioral is now defined in a different file.  It was defined in "C:/ise/ise_last/rising_edg.vhd", and is now defined in "D:/test_en_bas/rising_edg.vhd".
WARNING:HDLParsers:3607 - Unit work/spi_slave is now defined in a different file.  It was defined in "C:/ise/ise_last/spi.vhd", and is now defined in "D:/test_en_bas/spi.vhd".
WARNING:HDLParsers:3607 - Unit work/spi_slave/behavorial is now defined in a different file.  It was defined in "C:/ise/ise_last/spi.vhd", and is now defined in "D:/test_en_bas/spi.vhd".
WARNING:HDLParsers:3607 - Unit work/stabilisation is now defined in a different file.  It was defined in "C:/ise/ise_last/stabilisation.vhd", and is now defined in "D:/test_en_bas/stabilisation.vhd".
WARNING:HDLParsers:3607 - Unit work/stabilisation/Behavioral is now defined in a different file.  It was defined in "C:/ise/ise_last/stabilisation.vhd", and is now defined in "D:/test_en_bas/stabilisation.vhd".
WARNING:HDLParsers:3607 - Unit work/trait_spi is now defined in a different file.  It was defined in "C:/ise/ise_last/trait_spi.vhd", and is now defined in "D:/test_en_bas/trait_spi.vhd".
WARNING:HDLParsers:3607 - Unit work/trait_spi/Behavioral is now defined in a different file.  It was defined in "C:/ise/ise_last/trait_spi.vhd", and is now defined in "D:/test_en_bas/trait_spi.vhd".
WARNING:HDLParsers:3607 - Unit work/flipflop is now defined in a different file.  It was defined in "C:/ise/ise_last/flipflop.vhd", and is now defined in "D:/test_en_bas/flipflop.vhd".
WARNING:HDLParsers:3607 - Unit work/flipflop/Behavioral is now defined in a different file.  It was defined in "C:/ise/ise_last/flipflop.vhd", and is now defined in "D:/test_en_bas/flipflop.vhd".
WARNING:HDLParsers:3607 - Unit work/rising is now defined in a different file.  It was defined in "C:/ise/ise_last/rising.vhd", and is now defined in "D:/test_en_bas/rising.vhd".
WARNING:HDLParsers:3607 - Unit work/rising/Behavioral is now defined in a different file.  It was defined in "C:/ise/ise_last/rising.vhd", and is now defined in "D:/test_en_bas/rising.vhd".
Compiling vhdl file "D:/test_en_bas/flipflop.vhd" in Library work.
Architecture behavioral of Entity flipflop is up to date.
Compiling vhdl file "D:/test_en_bas/rising.vhd" in Library work.
Architecture behavioral of Entity rising is up to date.
Compiling vhdl file "D:/test_en_bas/stabilisation.vhd" in Library work.
Architecture behavioral of Entity stabilisation is up to date.
Compiling vhdl file "D:/test_en_bas/rising_edg.vhd" in Library work.
Architecture behavioral of Entity rising_edg is up to date.
Compiling vhdl file "D:/test_en_bas/spi.vhd" in Library work.
Architecture behavorial of Entity spi_slave is up to date.
Compiling vhdl file "D:/test_en_bas/trait_spi.vhd" in Library work.
Architecture behavioral of Entity trait_spi is up to date.
Compiling vhdl file "D:/test_en_bas/mux_sdhall.vhd" in Library work.
Architecture behavioral of Entity mux_sdhall is up to date.
Compiling vhdl file "D:/test_en_bas/mux_freq.vhd" in Library work.
Architecture behavioral of Entity mux_freq is up to date.
Compiling vhdl file "D:/test_en_bas/pwm_generator.vhd" in Library work.
Architecture behavioral of Entity pwm_generator is up to date.
Compiling vhdl file "D:/test_en_bas/CMDE_moteurs.vhd" in Library work.
Architecture behavioral of Entity cmde_moteurs is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <CMDE_moteurs> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <stabilisation> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <rising_edg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <spi_slave> in library <work> (architecture <behavorial>).

Analyzing hierarchy for entity <trait_spi> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux_sdhall> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux_freq> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <pwm_generator> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <flipflop> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <rising> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <CMDE_moteurs> in library <work> (Architecture <behavioral>).
Entity <CMDE_moteurs> analyzed. Unit <CMDE_moteurs> generated.

Analyzing Entity <stabilisation> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "D:/test_en_bas/stabilisation.vhd" line 25: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <simo2>, <sclk2>, <ssel2>
Entity <stabilisation> analyzed. Unit <stabilisation> generated.

Analyzing Entity <rising_edg> in library <work> (Architecture <behavioral>).
Entity <rising_edg> analyzed. Unit <rising_edg> generated.

Analyzing Entity <flipflop> in library <work> (Architecture <behavioral>).
Entity <flipflop> analyzed. Unit <flipflop> generated.

Analyzing Entity <rising> in library <work> (Architecture <behavioral>).
Entity <rising> analyzed. Unit <rising> generated.

Analyzing Entity <spi_slave> in library <work> (Architecture <behavorial>).
Entity <spi_slave> analyzed. Unit <spi_slave> generated.

Analyzing Entity <trait_spi> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "D:/test_en_bas/trait_spi.vhd" line 70: Mux is complete : default of case is discarded
INFO:Xst:1561 - "D:/test_en_bas/trait_spi.vhd" line 117: Mux is complete : default of case is discarded
Entity <trait_spi> analyzed. Unit <trait_spi> generated.

Analyzing Entity <mux_sdhall> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "D:/test_en_bas/mux_sdhall.vhd" line 29: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <result>
Entity <mux_sdhall> analyzed. Unit <mux_sdhall> generated.

Analyzing Entity <mux_freq> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "D:/test_en_bas/mux_freq.vhd" line 29: Mux is complete : default of case is discarded
Entity <mux_freq> analyzed. Unit <mux_freq> generated.

Analyzing Entity <pwm_generator> in library <work> (Architecture <behavioral>).
Entity <pwm_generator> analyzed. Unit <pwm_generator> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <stabilisation>.
    Related source file is "D:/test_en_bas/stabilisation.vhd".
    Found 1-bit register for signal <sclk1>.
    Found 1-bit register for signal <sclk2>.
    Found 1-bit register for signal <simo1>.
    Found 1-bit register for signal <simo2>.
    Found 1-bit register for signal <ssel1>.
    Found 1-bit register for signal <ssel2>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <stabilisation> synthesized.


Synthesizing Unit <spi_slave>.
    Related source file is "D:/test_en_bas/spi.vhd".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <init2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <etape> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <compteur> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit register for signal <test_data>.
    Found 16-bit register for signal <Data>.
    Found 16-bit register for signal <data_inter>.
    Found 32-bit comparator greater for signal <data_inter$cmp_gt0000> created at line 50.
    Found 32-bit down counter for signal <i>.
    Summary:
	inferred   1 Counter(s).
	inferred  48 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <spi_slave> synthesized.


Synthesizing Unit <trait_spi>.
    Related source file is "D:/test_en_bas/trait_spi.vhd".
WARNING:Xst:646 - Signal <result> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <error> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <sigdir_L>.
    Found 1-bit register for signal <sigdir_R>.
    Found 2-bit register for signal <sigfreq_recue>.
    Found 1-bit 16-to-1 multiplexer for signal <sigfreq_recue_0$mux0000> created at line 83.
    Found 1-bit 16-to-1 multiplexer for signal <sigfreq_recue_1$mux0000> created at line 83.
    Found 7-bit register for signal <sigpwm_dc_L>.
    Found 7-bit register for signal <sigpwm_dc_R>.
    Found 1-bit register for signal <sigstart_L>.
    Found 1-bit register for signal <sigstart_R>.
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <trait_spi> synthesized.


Synthesizing Unit <mux_sdhall>.
    Related source file is "D:/test_en_bas/mux_sdhall.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <result_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 16x6-bit ROM for signal <Switchs$mux0001>.
    Summary:
	inferred   1 ROM(s).
Unit <mux_sdhall> synthesized.


Synthesizing Unit <mux_freq>.
    Related source file is "D:/test_en_bas/mux_freq.vhd".
    Found 4x6-bit ROM for signal <end_freq$mux0002> created at line 25.
    Found 6-bit register for signal <end_freq>.
    Summary:
	inferred   1 ROM(s).
	inferred   6 D-type flip-flop(s).
Unit <mux_freq> synthesized.


Synthesizing Unit <pwm_generator>.
    Related source file is "D:/test_en_bas/pwm_generator.vhd".
    Found 6-bit up counter for signal <clock>.
    Found 6-bit subtractor for signal <clock$sub0000> created at line 35.
    Found 7-bit up counter for signal <counter>.
    Found 7-bit comparator greatequal for signal <counter$cmp_ge0000> created at line 44.
    Found 6-bit comparator less for signal <counter$cmp_lt0000> created at line 35.
    Found 1-bit register for signal <out_pwm>.
    Found 6-bit comparator greatequal for signal <out_pwm$cmp_ge0000> created at line 35.
    Found 7-bit comparator less for signal <out_pwm$cmp_lt0000> created at line 38.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <pwm_generator> synthesized.


Synthesizing Unit <flipflop>.
    Related source file is "D:/test_en_bas/flipflop.vhd".
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <flipflop> synthesized.


Synthesizing Unit <rising>.
    Related source file is "D:/test_en_bas/rising.vhd".
    Found 1-bit register for signal <output>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <rising> synthesized.


Synthesizing Unit <rising_edg>.
    Related source file is "D:/test_en_bas/rising_edg.vhd".
WARNING:Xst:1780 - Signal <sclk2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <rising_edg> synthesized.


Synthesizing Unit <CMDE_moteurs>.
    Related source file is "D:/test_en_bas/CMDE_moteurs.vhd".
WARNING:Xst:1780 - Signal <thigh_R> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <thigh_L> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <test_result2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Q1LQ2LQ3L_R> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Q1LQ2LQ3L_L> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Q1HQ2HQ3H_R> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Q1HQ2HQ3H_L> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Datas2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <CMDE_moteurs> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x6-bit ROM                                          : 2
 4x6-bit ROM                                           : 1
# Adders/Subtractors                                   : 2
 6-bit subtractor                                      : 2
# Counters                                             : 5
 32-bit down counter                                   : 1
 6-bit up counter                                      : 2
 7-bit up counter                                      : 2
# Registers                                            : 49
 1-bit register                                        : 46
 16-bit register                                       : 2
 6-bit register                                        : 1
# Latches                                              : 12
 1-bit latch                                           : 12
# Comparators                                          : 9
 32-bit comparator greater                             : 1
 6-bit comparator greatequal                           : 2
 6-bit comparator less                                 : 2
 7-bit comparator greatequal                           : 2
 7-bit comparator less                                 : 2
# Multiplexers                                         : 2
 1-bit 16-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <mux_freq>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_end_freq_mux0002> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <mux_freq> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x6-bit ROM                                          : 2
 4x6-bit ROM                                           : 1
# Adders/Subtractors                                   : 2
 6-bit subtractor                                      : 2
# Counters                                             : 5
 32-bit down counter                                   : 1
 6-bit up counter                                      : 2
 7-bit up counter                                      : 2
# Registers                                            : 84
 Flip-Flops                                            : 84
# Latches                                              : 12
 1-bit latch                                           : 12
# Comparators                                          : 9
 32-bit comparator greater                             : 1
 6-bit comparator greatequal                           : 2
 6-bit comparator less                                 : 2
 7-bit comparator greatequal                           : 2
 7-bit comparator less                                 : 2
# Multiplexers                                         : 2
 1-bit 16-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <mux_freq_0/end_freq_5> (without init value) has a constant value of 0 in block <CMDE_moteurs>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <mux_freq_0/end_freq_4> in Unit <CMDE_moteurs> is equivalent to the following FF/Latch, which will be removed : <mux_freq_0/end_freq_3> 

Optimizing unit <CMDE_moteurs> ...

Optimizing unit <spi_slave> ...

Optimizing unit <trait_spi> ...

Optimizing unit <mux_sdhall> ...

Optimizing unit <pwm_generator> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CMDE_moteurs, actual ratio is 6.

Final Macro Processing ...

Processing Unit <CMDE_moteurs> :
	Found 2-bit shift register for signal <stab/simo2>.
	Found 2-bit shift register for signal <stab/sclk2>.
	Found 2-bit shift register for signal <stab/ssel2>.
Unit <CMDE_moteurs> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 134
 Flip-Flops                                            : 134
# Shift Registers                                      : 3
 2-bit shift register                                  : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : CMDE_moteurs.ngr
Top Level Output File Name         : CMDE_moteurs
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 42

Cell Usage :
# BELS                             : 278
#      GND                         : 1
#      INV                         : 11
#      LUT2                        : 53
#      LUT3                        : 42
#      LUT3_D                      : 1
#      LUT3_L                      : 2
#      LUT4                        : 59
#      LUT4_D                      : 2
#      MUXCY                       : 74
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 149
#      FD                          : 22
#      FDE                         : 50
#      FDR                         : 4
#      FDRE                        : 59
#      FDRS                        : 1
#      FDSE                        : 1
#      LD_1                        : 12
# Shift Registers                  : 3
#      SRL16                       : 3
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 41
#      IBUF                        : 10
#      OBUF                        : 31
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                      114  out of   1920     5%  
 Number of Slice Flip Flops:            137  out of   3840     3%  
 Number of 4 input LUTs:                173  out of   3840     4%  
    Number used as logic:               170
    Number used as Shift registers:       3
 Number of IOs:                          42
 Number of bonded IOBs:                  42  out of    173    24%  
    IOB Flip Flops:                      12
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 140   |
reset                              | IBUF+BUFG              | 12    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.906ns (Maximum Frequency: 100.953MHz)
   Minimum input arrival time before clock: 6.097ns
   Maximum output required time after clock: 7.447ns
   Maximum combinational path delay: 7.342ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.906ns (frequency: 100.953MHz)
  Total number of paths / destination ports: 21835 / 294
-------------------------------------------------------------------------
Delay:               9.906ns (Levels of Logic = 43)
  Source:            blocspi_slave/i_2 (FF)
  Destination:       blocspi_slave/i_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: blocspi_slave/i_2 to blocspi_slave/i_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            18   0.720   1.485  blocspi_slave/i_2 (blocspi_slave/i_2)
     LUT4:I2->O            1   0.551   0.000  blocspi_slave/Mcompar_data_inter_cmp_gt0000_lut<0> (blocspi_slave/Mcompar_data_inter_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  blocspi_slave/Mcompar_data_inter_cmp_gt0000_cy<0> (blocspi_slave/Mcompar_data_inter_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  blocspi_slave/Mcompar_data_inter_cmp_gt0000_cy<1> (blocspi_slave/Mcompar_data_inter_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  blocspi_slave/Mcompar_data_inter_cmp_gt0000_cy<2> (blocspi_slave/Mcompar_data_inter_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  blocspi_slave/Mcompar_data_inter_cmp_gt0000_cy<3> (blocspi_slave/Mcompar_data_inter_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  blocspi_slave/Mcompar_data_inter_cmp_gt0000_cy<4> (blocspi_slave/Mcompar_data_inter_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  blocspi_slave/Mcompar_data_inter_cmp_gt0000_cy<5> (blocspi_slave/Mcompar_data_inter_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  blocspi_slave/Mcompar_data_inter_cmp_gt0000_cy<6> (blocspi_slave/Mcompar_data_inter_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  blocspi_slave/Mcompar_data_inter_cmp_gt0000_cy<7> (blocspi_slave/Mcompar_data_inter_cmp_gt0000_cy<7>)
     MUXCY:CI->O          34   0.064   2.060  blocspi_slave/Mcompar_data_inter_cmp_gt0000_cy<8> (blocspi_slave/Mcompar_data_inter_cmp_gt0000_cy<8>)
     LUT2:I1->O            1   0.551   0.000  blocspi_slave/Mcount_i_lut<0> (blocspi_slave/Mcount_i_lut<0>)
     MUXCY:S->O            1   0.500   0.000  blocspi_slave/Mcount_i_cy<0> (blocspi_slave/Mcount_i_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  blocspi_slave/Mcount_i_cy<1> (blocspi_slave/Mcount_i_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  blocspi_slave/Mcount_i_cy<2> (blocspi_slave/Mcount_i_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  blocspi_slave/Mcount_i_cy<3> (blocspi_slave/Mcount_i_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  blocspi_slave/Mcount_i_cy<4> (blocspi_slave/Mcount_i_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  blocspi_slave/Mcount_i_cy<5> (blocspi_slave/Mcount_i_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  blocspi_slave/Mcount_i_cy<6> (blocspi_slave/Mcount_i_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  blocspi_slave/Mcount_i_cy<7> (blocspi_slave/Mcount_i_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  blocspi_slave/Mcount_i_cy<8> (blocspi_slave/Mcount_i_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  blocspi_slave/Mcount_i_cy<9> (blocspi_slave/Mcount_i_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  blocspi_slave/Mcount_i_cy<10> (blocspi_slave/Mcount_i_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  blocspi_slave/Mcount_i_cy<11> (blocspi_slave/Mcount_i_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  blocspi_slave/Mcount_i_cy<12> (blocspi_slave/Mcount_i_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  blocspi_slave/Mcount_i_cy<13> (blocspi_slave/Mcount_i_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  blocspi_slave/Mcount_i_cy<14> (blocspi_slave/Mcount_i_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  blocspi_slave/Mcount_i_cy<15> (blocspi_slave/Mcount_i_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  blocspi_slave/Mcount_i_cy<16> (blocspi_slave/Mcount_i_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  blocspi_slave/Mcount_i_cy<17> (blocspi_slave/Mcount_i_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  blocspi_slave/Mcount_i_cy<18> (blocspi_slave/Mcount_i_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  blocspi_slave/Mcount_i_cy<19> (blocspi_slave/Mcount_i_cy<19>)
     MUXCY:CI->O           1   0.064   0.000  blocspi_slave/Mcount_i_cy<20> (blocspi_slave/Mcount_i_cy<20>)
     MUXCY:CI->O           1   0.064   0.000  blocspi_slave/Mcount_i_cy<21> (blocspi_slave/Mcount_i_cy<21>)
     MUXCY:CI->O           1   0.064   0.000  blocspi_slave/Mcount_i_cy<22> (blocspi_slave/Mcount_i_cy<22>)
     MUXCY:CI->O           1   0.064   0.000  blocspi_slave/Mcount_i_cy<23> (blocspi_slave/Mcount_i_cy<23>)
     MUXCY:CI->O           1   0.064   0.000  blocspi_slave/Mcount_i_cy<24> (blocspi_slave/Mcount_i_cy<24>)
     MUXCY:CI->O           1   0.064   0.000  blocspi_slave/Mcount_i_cy<25> (blocspi_slave/Mcount_i_cy<25>)
     MUXCY:CI->O           1   0.064   0.000  blocspi_slave/Mcount_i_cy<26> (blocspi_slave/Mcount_i_cy<26>)
     MUXCY:CI->O           1   0.064   0.000  blocspi_slave/Mcount_i_cy<27> (blocspi_slave/Mcount_i_cy<27>)
     MUXCY:CI->O           1   0.064   0.000  blocspi_slave/Mcount_i_cy<28> (blocspi_slave/Mcount_i_cy<28>)
     MUXCY:CI->O           1   0.064   0.000  blocspi_slave/Mcount_i_cy<29> (blocspi_slave/Mcount_i_cy<29>)
     MUXCY:CI->O           0   0.064   0.000  blocspi_slave/Mcount_i_cy<30> (blocspi_slave/Mcount_i_cy<30>)
     XORCY:CI->O           1   0.904   0.000  blocspi_slave/Mcount_i_xor<31> (blocspi_slave/Mcount_i31)
     FDRE:D                    0.203          blocspi_slave/i_31
    ----------------------------------------
    Total                      9.906ns (6.361ns logic, 3.545ns route)
                                       (64.2% logic, 35.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 61 / 61
-------------------------------------------------------------------------
Offset:              6.097ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       pwm_gene_R/counter_6 (FF)
  Destination Clock: clk rising

  Data Path: reset to pwm_gene_R/counter_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   0.821   1.213  reset_IBUF (reset_IBUF1)
     LUT4:I3->O            1   0.551   0.869  pwm_gene_R/counter_and000024_SW0 (N6)
     LUT4:I2->O            7   0.551   1.066  pwm_gene_R/counter_and000024 (pwm_gene_R/counter_and0000)
     FDRE:R                    1.026          pwm_gene_R/counter_0
    ----------------------------------------
    Total                      6.097ns (2.949ns logic, 3.148ns route)
                                       (48.4% logic, 51.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reset'
  Total number of paths / destination ports: 30 / 12
-------------------------------------------------------------------------
Offset:              4.585ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       mux_sdhall_R/result_0 (LATCH)
  Destination Clock: reset rising

  Data Path: reset to mux_sdhall_R/result_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   0.821   1.526  reset_IBUF (reset_IBUF1)
     LUT2:I0->O            3   0.551   0.933  mux_sdhall_R/Switchs<0>21 (mux_sdhall_R/N10)
     LUT4:I3->O            1   0.551   0.000  mux_sdhall_R/Switchs<4>1 (mux_sdhall_R/Switchs<4>)
     LD_1:D                    0.203          mux_sdhall_R/result_4
    ----------------------------------------
    Total                      4.585ns (2.126ns logic, 2.459ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              7.078ns (Levels of Logic = 1)
  Source:            mux_sdhall_R/result_2 (LATCH)
  Destination:       th2_R (PAD)
  Source Clock:      reset rising

  Data Path: mux_sdhall_R/result_2 to th2_R
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.633   0.801  mux_sdhall_R/result_2 (mux_sdhall_R/result_2)
     OBUF:I->O                 5.644          th2_R_OBUF (th2_R)
    ----------------------------------------
    Total                      7.078ns (6.277ns logic, 0.801ns route)
                                       (88.7% logic, 11.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              7.447ns (Levels of Logic = 1)
  Source:            blocspi_slave/test_data_10 (FF)
  Destination:       test_data<10> (PAD)
  Source Clock:      clk rising

  Data Path: blocspi_slave/test_data_10 to test_data<10>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.720   1.083  blocspi_slave/test_data_10 (blocspi_slave/test_data_10)
     OBUF:I->O                 5.644          test_data_10_OBUF (test_data<10>)
    ----------------------------------------
    Total                      7.447ns (6.364ns logic, 1.083ns route)
                                       (85.5% logic, 14.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               7.342ns (Levels of Logic = 2)
  Source:            simo (PAD)
  Destination:       simo_out (PAD)

  Data Path: simo to simo_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.821   0.877  simo_IBUF (simo_out_OBUF)
     OBUF:I->O                 5.644          simo_out_OBUF (simo_out)
    ----------------------------------------
    Total                      7.342ns (6.465ns logic, 0.877ns route)
                                       (88.1% logic, 11.9% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.14 secs
 
--> 

Total memory usage is 270392 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   44 (   0 filtered)
Number of infos    :    5 (   0 filtered)

