TimeQuest Timing Analyzer report for DE2_115_CAMERA
Thu Jan 17 03:53:36 2019
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 14. Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Setup: 'CLOCK2_50'
 17. Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 20. Slow 1200mV 85C Model Hold: 'CLOCK2_50'
 21. Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 22. Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 24. Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 26. Slow 1200mV 85C Model Recovery: 'CLOCK2_50'
 27. Slow 1200mV 85C Model Removal: 'CLOCK2_50'
 28. Slow 1200mV 85C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 29. Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 30. Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Propagation Delay
 43. Minimum Propagation Delay
 44. Output Enable Times
 45. Minimum Output Enable Times
 46. Output Disable Times
 47. Minimum Output Disable Times
 48. Slow 1200mV 85C Model Metastability Summary
 49. Slow 1200mV 0C Model Fmax Summary
 50. Slow 1200mV 0C Model Setup Summary
 51. Slow 1200mV 0C Model Hold Summary
 52. Slow 1200mV 0C Model Recovery Summary
 53. Slow 1200mV 0C Model Removal Summary
 54. Slow 1200mV 0C Model Minimum Pulse Width Summary
 55. Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 56. Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 57. Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 58. Slow 1200mV 0C Model Setup: 'CLOCK2_50'
 59. Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 60. Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 61. Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 62. Slow 1200mV 0C Model Hold: 'CLOCK2_50'
 63. Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 64. Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 65. Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 66. Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 67. Slow 1200mV 0C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 68. Slow 1200mV 0C Model Recovery: 'CLOCK2_50'
 69. Slow 1200mV 0C Model Removal: 'CLOCK2_50'
 70. Slow 1200mV 0C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 71. Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 72. Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 73. Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 74. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 75. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 76. Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 77. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 78. Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 79. Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 80. Setup Times
 81. Hold Times
 82. Clock to Output Times
 83. Minimum Clock to Output Times
 84. Propagation Delay
 85. Minimum Propagation Delay
 86. Output Enable Times
 87. Minimum Output Enable Times
 88. Output Disable Times
 89. Minimum Output Disable Times
 90. Slow 1200mV 0C Model Metastability Summary
 91. Fast 1200mV 0C Model Setup Summary
 92. Fast 1200mV 0C Model Hold Summary
 93. Fast 1200mV 0C Model Recovery Summary
 94. Fast 1200mV 0C Model Removal Summary
 95. Fast 1200mV 0C Model Minimum Pulse Width Summary
 96. Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 97. Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 98. Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 99. Fast 1200mV 0C Model Setup: 'CLOCK2_50'
100. Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
101. Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
102. Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
103. Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'
104. Fast 1200mV 0C Model Hold: 'CLOCK2_50'
105. Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
106. Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'
107. Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
108. Fast 1200mV 0C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
109. Fast 1200mV 0C Model Recovery: 'CLOCK2_50'
110. Fast 1200mV 0C Model Removal: 'CLOCK2_50'
111. Fast 1200mV 0C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
112. Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'
113. Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
114. Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'
115. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
116. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
117. Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'
118. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
119. Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
120. Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
121. Setup Times
122. Hold Times
123. Clock to Output Times
124. Minimum Clock to Output Times
125. Propagation Delay
126. Minimum Propagation Delay
127. Output Enable Times
128. Minimum Output Enable Times
129. Output Disable Times
130. Minimum Output Disable Times
131. Fast 1200mV 0C Model Metastability Summary
132. Multicorner Timing Analysis Summary
133. Setup Times
134. Hold Times
135. Clock to Output Times
136. Minimum Clock to Output Times
137. Propagation Delay
138. Minimum Propagation Delay
139. Board Trace Model Assignments
140. Input Transition Times
141. Signal Integrity Metrics (Slow 1200mv 0c Model)
142. Signal Integrity Metrics (Slow 1200mv 85c Model)
143. Signal Integrity Metrics (Fast 1200mv 0c Model)
144. Setup Transfers
145. Hold Transfers
146. Recovery Transfers
147. Removal Transfers
148. Report TCCS
149. Report RSKM
150. Unconstrained Paths
151. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name      ; DE2_115_CAMERA                                      ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE115F29C7                                       ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.17        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  16.7%      ;
;     Processors 3-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------+
; SDC File List                                           ;
+---------------------+--------+--------------------------+
; SDC File Path       ; Status ; Read at                  ;
+---------------------+--------+--------------------------+
; DE2_115_D5M_VGA.SDC ; OK     ; Thu Jan 17 03:53:31 2019 ;
+---------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------+-----------+-----------+-----------+--------+-----------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period    ; Frequency ; Rise   ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+-----------+-----------+--------+-----------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+----------------------------------------------------+------------------------------------------------------+
; CLOCK2_50                                        ; Base      ; 20.000    ; 50.0 MHz  ; 0.000  ; 10.000    ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                    ; { CLOCK2_50 }                                        ;
; CLOCK3_50                                        ; Base      ; 20.000    ; 50.0 MHz  ; 0.000  ; 10.000    ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                    ; { CLOCK3_50 }                                        ;
; CLOCK_50                                         ; Base      ; 20.000    ; 50.0 MHz  ; 0.000  ; 10.000    ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                    ; { CLOCK_50 }                                         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 166.666   ; 6.0 MHz   ; 0.000  ; 83.333    ; 50.00      ; 25        ; 3           ;        ;        ;           ;            ; false    ; CLOCK_50  ; pll0|altpll_component|auto_generated|pll1|inclk[0] ; { pll0|altpll_component|auto_generated|pll1|clk[0] } ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 20000.000 ; 0.05 MHz  ; 0.000  ; 10000.000 ; 50.00      ; 1000      ; 1           ;        ;        ;           ;            ; false    ; CLOCK_50  ; pll0|altpll_component|auto_generated|pll1|inclk[0] ; { pll0|altpll_component|auto_generated|pll1|clk[1] } ;
; u6|altpll_component|auto_generated|pll1|clk[0]   ; Generated ; 10.000    ; 100.0 MHz ; 0.000  ; 5.000     ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0]   ; { u6|altpll_component|auto_generated|pll1|clk[0] }   ;
; u6|altpll_component|auto_generated|pll1|clk[1]   ; Generated ; 10.000    ; 100.0 MHz ; -2.916 ; 2.084     ; 50.00      ; 1         ; 2           ; -105.0 ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0]   ; { u6|altpll_component|auto_generated|pll1|clk[1] }   ;
; u6|altpll_component|auto_generated|pll1|clk[2]   ; Generated ; 40.000    ; 25.0 MHz  ; 0.000  ; 20.000    ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0]   ; { u6|altpll_component|auto_generated|pll1|clk[2] }   ;
; u6|altpll_component|auto_generated|pll1|clk[4]   ; Generated ; 25.000    ; 40.0 MHz  ; 0.000  ; 12.500    ; 50.00      ; 5         ; 4           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0]   ; { u6|altpll_component|auto_generated|pll1|clk[4] }   ;
+--------------------------------------------------+-----------+-----------+-----------+--------+-----------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 22.81 MHz  ; 22.81 MHz       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;      ;
; 129.25 MHz ; 129.25 MHz      ; u6|altpll_component|auto_generated|pll1|clk[0]   ;      ;
; 134.55 MHz ; 134.55 MHz      ; pll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 180.64 MHz ; 180.64 MHz      ; CLOCK2_50                                        ;      ;
; 195.85 MHz ; 195.85 MHz      ; pll0|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+--------------------------------------------------+-----------+---------------+
; Clock                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------+-----------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4]   ; -18.832   ; -17625.495    ;
; u6|altpll_component|auto_generated|pll1|clk[0]   ; -2.647    ; -36.370       ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.160    ; -2.400        ;
; CLOCK2_50                                        ; 14.464    ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 19994.894 ; 0.000         ;
+--------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0]   ; 0.294 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4]   ; 0.387 ; 0.000         ;
; CLOCK2_50                                        ; 0.402 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.403 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.404 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4]   ; -4.293 ; -4432.782     ;
; u6|altpll_component|auto_generated|pll1|clk[0]   ; 2.987  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 3.794  ; 0.000         ;
; CLOCK2_50                                        ; 11.806 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                    ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; CLOCK2_50                                        ; 1.853 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 4.440 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4]   ; 5.156 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0]   ; 5.188 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                           ;
+--------------------------------------------------+----------+---------------+
; Clock                                            ; Slack    ; End Point TNS ;
+--------------------------------------------------+----------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0]   ; 4.689    ; 0.000         ;
; CLOCK2_50                                        ; 9.662    ; 0.000         ;
; CLOCK_50                                         ; 9.819    ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4]   ; 12.189   ; 0.000         ;
; CLOCK3_50                                        ; 16.000   ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 83.038   ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 9999.707 ; 0.000         ;
+--------------------------------------------------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                        ;
+---------+-------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                     ; To Node                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -18.832 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.104     ; 43.726     ;
; -18.745 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.104     ; 43.639     ;
; -18.744 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.543     ; 43.199     ;
; -18.701 ; Object_Detector:u11|V_Cont[3] ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.104     ; 43.595     ;
; -18.690 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[40] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.119     ; 43.569     ;
; -18.688 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[36] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.119     ; 43.567     ;
; -18.687 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[44] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.119     ; 43.566     ;
; -18.684 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[38] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.119     ; 43.563     ;
; -18.683 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[41] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.119     ; 43.562     ;
; -18.681 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[33] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.119     ; 43.560     ;
; -18.657 ; Object_Detector:u11|V_Cont[8] ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.543     ; 43.112     ;
; -18.649 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[30] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.119     ; 43.528     ;
; -18.649 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[22] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.119     ; 43.528     ;
; -18.649 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.119     ; 43.528     ;
; -18.649 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[16] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.119     ; 43.528     ;
; -18.649 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[24] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.119     ; 43.528     ;
; -18.614 ; Object_Detector:u11|V_Cont[2] ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.104     ; 43.508     ;
; -18.606 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[31] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.112     ; 43.492     ;
; -18.606 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[39] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.111     ; 43.493     ;
; -18.606 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[37] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.112     ; 43.492     ;
; -18.606 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[57] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.111     ; 43.493     ;
; -18.605 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[60] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.111     ; 43.492     ;
; -18.605 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[28] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.112     ; 43.491     ;
; -18.604 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[47] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.112     ; 43.490     ;
; -18.603 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[7]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.111     ; 43.490     ;
; -18.603 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[54] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.112     ; 43.489     ;
; -18.603 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[50] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.112     ; 43.489     ;
; -18.603 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[40] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.119     ; 43.482     ;
; -18.602 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[40] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.558     ; 43.042     ;
; -18.601 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[26] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.112     ; 43.487     ;
; -18.601 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[36] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.119     ; 43.480     ;
; -18.600 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[52] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.112     ; 43.486     ;
; -18.600 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[36] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.558     ; 43.040     ;
; -18.600 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[44] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.119     ; 43.479     ;
; -18.599 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[63] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.118     ; 43.479     ;
; -18.599 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[45] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.112     ; 43.485     ;
; -18.599 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[62] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.118     ; 43.479     ;
; -18.599 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[34] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.118     ; 43.479     ;
; -18.599 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[58] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.118     ; 43.479     ;
; -18.599 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[44] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.558     ; 43.039     ;
; -18.598 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[53] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.112     ; 43.484     ;
; -18.598 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[46] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.118     ; 43.478     ;
; -18.598 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[59] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.118     ; 43.478     ;
; -18.598 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[19] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.112     ; 43.484     ;
; -18.597 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[56] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.118     ; 43.477     ;
; -18.597 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[38] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.119     ; 43.476     ;
; -18.596 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[38] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.558     ; 43.036     ;
; -18.596 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[41] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.119     ; 43.475     ;
; -18.595 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[41] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.558     ; 43.035     ;
; -18.594 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[33] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.119     ; 43.473     ;
; -18.593 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[33] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.558     ; 43.033     ;
; -18.585 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[55] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.112     ; 43.471     ;
; -18.583 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[51] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.112     ; 43.469     ;
; -18.575 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.117     ; 43.456     ;
; -18.573 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.117     ; 43.454     ;
; -18.573 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[20] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.117     ; 43.454     ;
; -18.572 ; Object_Detector:u11|V_Cont[5] ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.104     ; 43.466     ;
; -18.571 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.117     ; 43.452     ;
; -18.571 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.117     ; 43.452     ;
; -18.564 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[10] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.115     ; 43.447     ;
; -18.563 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[12] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.115     ; 43.446     ;
; -18.562 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.115     ; 43.445     ;
; -18.562 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[30] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.119     ; 43.441     ;
; -18.562 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[22] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.119     ; 43.441     ;
; -18.562 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.119     ; 43.441     ;
; -18.562 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[16] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.119     ; 43.441     ;
; -18.562 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[24] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.119     ; 43.441     ;
; -18.561 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[30] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.558     ; 43.001     ;
; -18.561 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[22] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.558     ; 43.001     ;
; -18.561 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.558     ; 43.001     ;
; -18.561 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[16] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.558     ; 43.001     ;
; -18.561 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[24] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.558     ; 43.001     ;
; -18.560 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[11] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.115     ; 43.443     ;
; -18.559 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[21] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.115     ; 43.442     ;
; -18.559 ; Object_Detector:u11|V_Cont[3] ; Object_Detector:u11|mNote_r[40] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.119     ; 43.438     ;
; -18.557 ; Object_Detector:u11|V_Cont[3] ; Object_Detector:u11|mNote_r[36] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.119     ; 43.436     ;
; -18.556 ; Object_Detector:u11|V_Cont[3] ; Object_Detector:u11|mNote_r[44] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.119     ; 43.435     ;
; -18.553 ; Object_Detector:u11|V_Cont[3] ; Object_Detector:u11|mNote_r[38] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.119     ; 43.432     ;
; -18.552 ; Object_Detector:u11|V_Cont[3] ; Object_Detector:u11|mNote_r[41] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.119     ; 43.431     ;
; -18.550 ; Object_Detector:u11|V_Cont[3] ; Object_Detector:u11|mNote_r[33] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.119     ; 43.429     ;
; -18.519 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[31] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.112     ; 43.405     ;
; -18.519 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[39] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.111     ; 43.406     ;
; -18.519 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[37] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.112     ; 43.405     ;
; -18.519 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[57] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.111     ; 43.406     ;
; -18.518 ; Object_Detector:u11|V_Cont[3] ; Object_Detector:u11|mNote_r[30] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.119     ; 43.397     ;
; -18.518 ; Object_Detector:u11|V_Cont[3] ; Object_Detector:u11|mNote_r[22] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.119     ; 43.397     ;
; -18.518 ; Object_Detector:u11|V_Cont[3] ; Object_Detector:u11|mNote_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.119     ; 43.397     ;
; -18.518 ; Object_Detector:u11|V_Cont[3] ; Object_Detector:u11|mNote_r[16] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.119     ; 43.397     ;
; -18.518 ; Object_Detector:u11|V_Cont[3] ; Object_Detector:u11|mNote_r[24] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.119     ; 43.397     ;
; -18.518 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[31] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.551     ; 42.965     ;
; -18.518 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[39] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.550     ; 42.966     ;
; -18.518 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[37] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.551     ; 42.965     ;
; -18.518 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[57] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.550     ; 42.966     ;
; -18.518 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[60] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.111     ; 43.405     ;
; -18.518 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[28] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.112     ; 43.404     ;
; -18.517 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[60] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.550     ; 42.965     ;
; -18.517 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[28] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.551     ; 42.964     ;
; -18.517 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[47] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.112     ; 43.403     ;
; -18.516 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[47] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.551     ; 42.963     ;
; -18.516 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[7]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.111     ; 43.403     ;
+---------+-------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+--------+---------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -2.647 ; Object_Detector:u11|mNote_r[21] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.284      ; 5.429      ;
; -2.596 ; Object_Detector:u11|mNote_r[21] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.284      ; 5.378      ;
; -2.567 ; Object_Detector:u11|mNote_r[13] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.283      ; 5.348      ;
; -2.563 ; Object_Detector:u11|mNote_r[21] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.290      ; 5.351      ;
; -2.559 ; Object_Detector:u11|mNote_r[13] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.283      ; 5.340      ;
; -2.483 ; Object_Detector:u11|mNote_r[13] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.289      ; 5.270      ;
; -2.483 ; Object_Detector:u11|mNote_r[27] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.282      ; 5.263      ;
; -2.473 ; Object_Detector:u11|mNote_r[14] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.283      ; 5.254      ;
; -2.453 ; Object_Detector:u11|mNote_r[27] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.282      ; 5.233      ;
; -2.432 ; Object_Detector:u11|mNote_r[14] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.283      ; 5.213      ;
; -2.423 ; Object_Detector:u11|mNote_r[1]  ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.286      ; 5.207      ;
; -2.422 ; Object_Detector:u11|mNote_r[1]  ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.286      ; 5.206      ;
; -2.403 ; Object_Detector:u11|mNote_r[29] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.282      ; 5.183      ;
; -2.390 ; Object_Detector:u11|mNote_r[1]  ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.292      ; 5.180      ;
; -2.389 ; Object_Detector:u11|mNote_r[14] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.289      ; 5.176      ;
; -2.389 ; Object_Detector:u11|mNote_r[27] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.288      ; 5.175      ;
; -2.383 ; Object_Detector:u11|mNote_r[0]  ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.283      ; 5.164      ;
; -2.382 ; Object_Detector:u11|mNote_r[0]  ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.283      ; 5.163      ;
; -2.381 ; Object_Detector:u11|mNote_r[32] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.098     ; 4.781      ;
; -2.381 ; Object_Detector:u11|mNote_r[43] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.283      ; 5.162      ;
; -2.376 ; Object_Detector:u11|mNote_r[43] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.283      ; 5.157      ;
; -2.373 ; Object_Detector:u11|mNote_r[37] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.281      ; 5.152      ;
; -2.369 ; Object_Detector:u11|mNote_r[32] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.098     ; 4.769      ;
; -2.352 ; Object_Detector:u11|mNote_r[29] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.282      ; 5.132      ;
; -2.350 ; Object_Detector:u11|mNote_r[0]  ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.289      ; 5.137      ;
; -2.344 ; Object_Detector:u11|mNote_r[43] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.289      ; 5.131      ;
; -2.337 ; Object_Detector:u11|mNote_r[32] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.092     ; 4.743      ;
; -2.336 ; Object_Detector:u11|mNote_r[18] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.283      ; 5.117      ;
; -2.335 ; Object_Detector:u11|mNote_r[6]  ; Music_Controller:u9|music_enb_r[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.166     ; 4.667      ;
; -2.335 ; Object_Detector:u11|mNote_r[18] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.283      ; 5.116      ;
; -2.334 ; Object_Detector:u11|mNote_r[35] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.273      ; 5.105      ;
; -2.331 ; Object_Detector:u11|mNote_r[37] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.281      ; 5.110      ;
; -2.323 ; Object_Detector:u11|mNote_r[19] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.281      ; 5.102      ;
; -2.321 ; Object_Detector:u11|mNote_r[2]  ; Music_Controller:u9|music_enb_r[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.163     ; 4.656      ;
; -2.319 ; Object_Detector:u11|mNote_r[29] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.288      ; 5.105      ;
; -2.316 ; Object_Detector:u11|mNote_r[56] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.288      ; 5.102      ;
; -2.315 ; Object_Detector:u11|mNote_r[56] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.288      ; 5.101      ;
; -2.304 ; Object_Detector:u11|mNote_r[35] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.273      ; 5.075      ;
; -2.303 ; Object_Detector:u11|mNote_r[18] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.289      ; 5.090      ;
; -2.299 ; Object_Detector:u11|mNote_r[3]  ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.283      ; 5.080      ;
; -2.297 ; Object_Detector:u11|mNote_r[19] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.281      ; 5.076      ;
; -2.296 ; Object_Detector:u11|mNote_r[27] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.218      ; 5.012      ;
; -2.289 ; Object_Detector:u11|mNote_r[37] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.287      ; 5.074      ;
; -2.289 ; Object_Detector:u11|mNote_r[6]  ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.283      ; 5.070      ;
; -2.283 ; Object_Detector:u11|mNote_r[56] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.294      ; 5.075      ;
; -2.273 ; Object_Detector:u11|mNote_r[34] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.288      ; 5.059      ;
; -2.269 ; Object_Detector:u11|mNote_r[3]  ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.283      ; 5.050      ;
; -2.265 ; Object_Detector:u11|mNote_r[19] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.287      ; 5.050      ;
; -2.261 ; Object_Detector:u11|mNote_r[17] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.282      ; 5.041      ;
; -2.256 ; Object_Detector:u11|mNote_r[60] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.280      ; 5.034      ;
; -2.255 ; Object_Detector:u11|mNote_r[21] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.220      ; 4.973      ;
; -2.255 ; Object_Detector:u11|mNote_r[6]  ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.283      ; 5.036      ;
; -2.254 ; Object_Detector:u11|mNote_r[34] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.288      ; 5.040      ;
; -2.253 ; Object_Detector:u11|mNote_r[24] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.288      ; 5.039      ;
; -2.247 ; Object_Detector:u11|mNote_r[49] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.098     ; 4.647      ;
; -2.244 ; Object_Detector:u11|mNote_r[40] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.289      ; 5.031      ;
; -2.243 ; Object_Detector:u11|mNote_r[40] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.289      ; 5.030      ;
; -2.241 ; Object_Detector:u11|mNote_r[24] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.288      ; 5.027      ;
; -2.240 ; Object_Detector:u11|mNote_r[35] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.279      ; 5.017      ;
; -2.236 ; Object_Detector:u11|mNote_r[17] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.282      ; 5.016      ;
; -2.234 ; Object_Detector:u11|mNote_r[1]  ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.222      ; 4.954      ;
; -2.223 ; Object_Detector:u11|mNote_r[42] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.283      ; 5.004      ;
; -2.222 ; Object_Detector:u11|mNote_r[34] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.294      ; 5.014      ;
; -2.222 ; Object_Detector:u11|mNote_r[48] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.098     ; 4.622      ;
; -2.221 ; Object_Detector:u11|mNote_r[51] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.282      ; 5.001      ;
; -2.219 ; Object_Detector:u11|mNote_r[3]  ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.289      ; 5.006      ;
; -2.219 ; Object_Detector:u11|mNote_r[42] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.283      ; 5.000      ;
; -2.217 ; Object_Detector:u11|mNote_r[49] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.098     ; 4.617      ;
; -2.211 ; Object_Detector:u11|mNote_r[40] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.295      ; 5.004      ;
; -2.211 ; Object_Detector:u11|mNote_r[57] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.280      ; 4.989      ;
; -2.209 ; Object_Detector:u11|mNote_r[24] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.294      ; 5.001      ;
; -2.208 ; Object_Detector:u11|mNote_r[9]  ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.284      ; 4.990      ;
; -2.205 ; Object_Detector:u11|mNote_r[6]  ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.289      ; 4.992      ;
; -2.204 ; Object_Detector:u11|mNote_r[17] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.288      ; 4.990      ;
; -2.204 ; Object_Detector:u11|mNote_r[2]  ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.286      ; 4.988      ;
; -2.203 ; Object_Detector:u11|mNote_r[21] ; Music_Controller:u9|music_enb_r[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.165     ; 4.536      ;
; -2.198 ; Object_Detector:u11|mNote_r[2]  ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.286      ; 4.982      ;
; -2.197 ; Object_Detector:u11|mNote_r[57] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.280      ; 4.975      ;
; -2.195 ; Object_Detector:u11|mNote_r[23] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.282      ; 4.975      ;
; -2.194 ; Object_Detector:u11|mNote_r[32] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.162     ; 4.530      ;
; -2.194 ; Object_Detector:u11|mNote_r[43] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.219      ; 4.911      ;
; -2.192 ; Object_Detector:u11|mNote_r[48] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.098     ; 4.592      ;
; -2.192 ; Object_Detector:u11|mNote_r[31] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.281      ; 4.971      ;
; -2.191 ; Object_Detector:u11|mNote_r[51] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.282      ; 4.971      ;
; -2.188 ; Object_Detector:u11|mNote_r[13] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.219      ; 4.905      ;
; -2.187 ; Object_Detector:u11|mNote_r[9]  ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.284      ; 4.969      ;
; -2.187 ; Object_Detector:u11|mNote_r[30] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.288      ; 4.973      ;
; -2.187 ; Object_Detector:u11|mNote_r[42] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.289      ; 4.974      ;
; -2.183 ; Object_Detector:u11|mNote_r[49] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.092     ; 4.589      ;
; -2.180 ; Object_Detector:u11|mNote_r[4]  ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.286      ; 4.964      ;
; -2.179 ; Object_Detector:u11|mNote_r[4]  ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.286      ; 4.963      ;
; -2.179 ; Object_Detector:u11|mNote_r[0]  ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.219      ; 4.896      ;
; -2.171 ; Object_Detector:u11|mNote_r[50] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.281      ; 4.950      ;
; -2.166 ; Object_Detector:u11|mNote_r[53] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.281      ; 4.945      ;
; -2.166 ; Object_Detector:u11|mNote_r[2]  ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.292      ; 4.956      ;
; -2.165 ; Object_Detector:u11|mNote_r[57] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.286      ; 4.949      ;
; -2.165 ; Object_Detector:u11|mNote_r[26] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.281      ; 4.944      ;
; -2.160 ; Object_Detector:u11|mNote_r[23] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.282      ; 4.940      ;
; -2.156 ; Object_Detector:u11|mNote_r[25] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.282      ; 4.936      ;
; -2.155 ; Object_Detector:u11|mNote_r[9]  ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.290      ; 4.943      ;
+--------+---------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                  ;
+--------+------------------------------------+---------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                               ; Launch Clock                                   ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+---------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -0.160 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[5]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.494     ; 2.866      ;
; -0.160 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[0]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.494     ; 2.866      ;
; -0.160 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[1]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.494     ; 2.866      ;
; -0.160 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[8]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.494     ; 2.866      ;
; -0.160 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[9]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.494     ; 2.866      ;
; -0.160 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[10]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.494     ; 2.866      ;
; -0.160 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[11]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.494     ; 2.866      ;
; -0.160 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[12]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.494     ; 2.866      ;
; -0.160 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[13]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.494     ; 2.866      ;
; -0.160 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[14]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.494     ; 2.866      ;
; -0.160 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[15]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.494     ; 2.866      ;
; -0.160 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[16]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.494     ; 2.866      ;
; -0.160 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[17]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.494     ; 2.866      ;
; -0.160 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[18]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.494     ; 2.866      ;
; -0.160 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[19]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.494     ; 2.866      ;
; 0.112  ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|state_r[1]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.495     ; 2.593      ;
; 0.113  ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|state_r[0]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.495     ; 2.592      ;
; 0.126  ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|finish_r            ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.495     ; 2.579      ;
; 0.155  ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[3]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.495     ; 2.550      ;
; 0.155  ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[4]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.495     ; 2.550      ;
; 0.155  ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[2]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.495     ; 2.550      ;
; 0.226  ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|addr_r[6]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.502     ; 2.472      ;
; 0.245  ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|addr_r[7]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.502     ; 2.453      ;
; 0.260  ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|state_r[2]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.495     ; 2.445      ;
; 0.264  ; Music_Controller:u9|note_r[56]     ; SramWriter:recorder|record_data_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.480     ; 2.456      ;
; 0.267  ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|addr_r[6]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.502     ; 2.431      ;
; 0.286  ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|addr_r[7]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.502     ; 2.412      ;
; 0.303  ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|state_r[1]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.495     ; 2.402      ;
; 0.304  ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|state_r[0]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.495     ; 2.401      ;
; 0.317  ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|finish_r            ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.495     ; 2.388      ;
; 0.345  ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[6]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.502     ; 2.353      ;
; 0.359  ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|addr_r[4]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.502     ; 2.339      ;
; 0.364  ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[7]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.502     ; 2.334      ;
; 0.398  ; Music_Controller:u9|note_r[49]     ; SramWriter:recorder|record_data_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.480     ; 2.322      ;
; 0.439  ; Music_Controller:u9|note_r[57]     ; SramWriter:recorder|record_data_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.480     ; 2.281      ;
; 0.440  ; Music_Controller:u9|note_r[50]     ; SramWriter:recorder|record_data_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.478     ; 2.282      ;
; 0.442  ; Music_Controller:u9|note_r[58]     ; SramWriter:recorder|record_data_r[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.480     ; 2.278      ;
; 0.442  ; Music_Controller:u9|note_r[54]     ; SramWriter:recorder|record_data_r[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.480     ; 2.278      ;
; 0.442  ; Music_Controller:u9|note_r[52]     ; SramWriter:recorder|record_data_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.480     ; 2.278      ;
; 0.442  ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|state_r[2]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.495     ; 2.263      ;
; 0.443  ; Music_Controller:u9|note_r[48]     ; SramWriter:recorder|record_data_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.479     ; 2.278      ;
; 0.444  ; Music_Controller:u9|note_r[51]     ; SramWriter:recorder|record_data_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.478     ; 2.278      ;
; 0.445  ; Music_Controller:u9|note_r[53]     ; SramWriter:recorder|record_data_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.480     ; 2.275      ;
; 0.447  ; Music_Controller:u9|note_r[60]     ; SramWriter:recorder|record_data_r[12] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.480     ; 2.273      ;
; 0.466  ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[7]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.495     ; 2.239      ;
; 0.467  ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[6]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.495     ; 2.238      ;
; 0.523  ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[4]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.502     ; 2.175      ;
; 0.524  ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|addr_r[3]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.502     ; 2.174      ;
; 0.529  ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|addr_r[5]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.501     ; 2.170      ;
; 0.530  ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[2]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.502     ; 2.168      ;
; 0.536  ; Music_Controller:u9|note_r[61]     ; SramWriter:recorder|record_data_r[13] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.480     ; 2.184      ;
; 0.548  ; Music_Controller:u9|note_r[62]     ; SramWriter:recorder|record_data_r[14] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.479     ; 2.173      ;
; 0.549  ; Music_Controller:u9|signal_r       ; SramReader:player|state_r[1]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.488     ; 2.163      ;
; 0.563  ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|addr_r[5]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.501     ; 2.136      ;
; 0.570  ; Music_Controller:u9|note_r[55]     ; SramWriter:recorder|record_data_r[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.480     ; 2.150      ;
; 0.583  ; Music_Controller:u9|bar_count_r[3] ; SramReader:player|addr_r[6]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.502     ; 2.115      ;
; 0.602  ; Music_Controller:u9|bar_count_r[3] ; SramReader:player|addr_r[7]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.502     ; 2.096      ;
; 0.622  ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|state_r[1]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.495     ; 2.083      ;
; 0.623  ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|state_r[0]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.495     ; 2.082      ;
; 0.630  ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|finish_r            ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.495     ; 2.075      ;
; 0.694  ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[5]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.501     ; 2.005      ;
; 0.700  ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|addr_r[4]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.502     ; 1.998      ;
; 0.714  ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[3]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.502     ; 1.984      ;
; 0.752  ; Music_Controller:u9|note_r[59]     ; SramWriter:recorder|record_data_r[11] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.478     ; 1.970      ;
; 0.758  ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|state_r[2]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.495     ; 1.947      ;
; 0.765  ; Music_Controller:u9|signal_r       ; SramReader:player|state_r[2]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.488     ; 1.947      ;
; 0.797  ; Music_Controller:u9|note_r[43]     ; SramWriter:recorder|record_data_r[11] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.478     ; 1.925      ;
; 0.858  ; Music_Controller:u9|note_r[63]     ; SramWriter:recorder|record_data_r[15] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.480     ; 1.862      ;
; 0.894  ; Music_Controller:u9|bar_count_r[3] ; SramReader:player|addr_r[5]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.501     ; 1.805      ;
; 0.895  ; Music_Controller:u9|note_r[40]     ; SramWriter:recorder|record_data_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.480     ; 1.825      ;
; 0.904  ; Music_Controller:u9|note_r[33]     ; SramWriter:recorder|record_data_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.480     ; 1.816      ;
; 0.937  ; Music_Controller:u9|note_r[36]     ; SramWriter:recorder|record_data_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.480     ; 1.783      ;
; 0.939  ; Music_Controller:u9|note_r[38]     ; SramWriter:recorder|record_data_r[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.480     ; 1.781      ;
; 0.940  ; Music_Controller:u9|note_r[34]     ; SramWriter:recorder|record_data_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.478     ; 1.782      ;
; 0.940  ; Music_Controller:u9|note_r[37]     ; SramWriter:recorder|record_data_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.480     ; 1.780      ;
; 0.941  ; Music_Controller:u9|note_r[41]     ; SramWriter:recorder|record_data_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.480     ; 1.779      ;
; 0.942  ; Music_Controller:u9|note_r[42]     ; SramWriter:recorder|record_data_r[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.480     ; 1.778      ;
; 0.944  ; Music_Controller:u9|note_r[32]     ; SramWriter:recorder|record_data_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.479     ; 1.777      ;
; 0.945  ; Music_Controller:u9|note_r[35]     ; SramWriter:recorder|record_data_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.478     ; 1.777      ;
; 0.948  ; Music_Controller:u9|note_r[44]     ; SramWriter:recorder|record_data_r[12] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.480     ; 1.772      ;
; 0.958  ; Music_Controller:u9|note_r[47]     ; SramWriter:recorder|record_data_r[15] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.480     ; 1.762      ;
; 1.020  ; Music_Controller:u9|note_r[45]     ; SramWriter:recorder|record_data_r[13] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.480     ; 1.700      ;
; 1.034  ; Music_Controller:u9|note_r[46]     ; SramWriter:recorder|record_data_r[14] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.479     ; 1.687      ;
; 1.053  ; Music_Controller:u9|note_r[39]     ; SramWriter:recorder|record_data_r[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.480     ; 1.667      ;
; 1.094  ; Music_Controller:u9|note_r[24]     ; SramWriter:recorder|record_data_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.480     ; 1.626      ;
; 1.100  ; Music_Controller:u9|note_r[9]      ; SramWriter:recorder|record_data_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.480     ; 1.620      ;
; 1.102  ; Music_Controller:u9|note_r[17]     ; SramWriter:recorder|record_data_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.480     ; 1.618      ;
; 1.108  ; Music_Controller:u9|note_r[27]     ; SramWriter:recorder|record_data_r[11] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.478     ; 1.614      ;
; 1.117  ; Music_Controller:u9|note_r[14]     ; SramWriter:recorder|record_data_r[14] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.479     ; 1.604      ;
; 1.138  ; Music_Controller:u9|note_r[22]     ; SramWriter:recorder|record_data_r[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.480     ; 1.582      ;
; 1.139  ; Music_Controller:u9|note_r[20]     ; SramWriter:recorder|record_data_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.480     ; 1.581      ;
; 1.140  ; Music_Controller:u9|note_r[21]     ; SramWriter:recorder|record_data_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.480     ; 1.580      ;
; 1.141  ; Music_Controller:u9|note_r[25]     ; SramWriter:recorder|record_data_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.480     ; 1.579      ;
; 1.142  ; Music_Controller:u9|note_r[8]      ; SramWriter:recorder|record_data_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.480     ; 1.578      ;
; 1.142  ; Music_Controller:u9|note_r[26]     ; SramWriter:recorder|record_data_r[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.480     ; 1.578      ;
; 1.143  ; Music_Controller:u9|note_r[18]     ; SramWriter:recorder|record_data_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.478     ; 1.579      ;
; 1.143  ; Music_Controller:u9|note_r[16]     ; SramWriter:recorder|record_data_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.479     ; 1.578      ;
; 1.146  ; Music_Controller:u9|note_r[3]      ; SramWriter:recorder|record_data_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.478     ; 1.576      ;
; 1.147  ; Music_Controller:u9|note_r[19]     ; SramWriter:recorder|record_data_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.478     ; 1.575      ;
; 1.147  ; Music_Controller:u9|note_r[28]     ; SramWriter:recorder|record_data_r[12] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.480     ; 1.573      ;
+--------+------------------------------------+---------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK2_50'                                                                                        ;
+--------+------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 14.464 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.452      ;
; 14.464 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[30] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.452      ;
; 14.464 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[21] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.452      ;
; 14.464 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[16] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.452      ;
; 14.464 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[17] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.452      ;
; 14.464 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[18] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.452      ;
; 14.464 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[19] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.452      ;
; 14.464 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[20] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.452      ;
; 14.464 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[22] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.452      ;
; 14.464 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[24] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.452      ;
; 14.464 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[23] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.452      ;
; 14.464 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.452      ;
; 14.464 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[26] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.452      ;
; 14.464 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[27] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.452      ;
; 14.464 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[28] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.452      ;
; 14.464 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.452      ;
; 14.707 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.210      ;
; 14.738 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.178      ;
; 14.738 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[30] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.178      ;
; 14.738 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[21] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.178      ;
; 14.738 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[16] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.178      ;
; 14.738 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[17] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.178      ;
; 14.738 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[18] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.178      ;
; 14.738 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[19] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.178      ;
; 14.738 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[20] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.178      ;
; 14.738 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[22] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.178      ;
; 14.738 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[24] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.178      ;
; 14.738 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[23] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.178      ;
; 14.738 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.178      ;
; 14.738 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[26] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.178      ;
; 14.738 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[27] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.178      ;
; 14.738 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[28] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.178      ;
; 14.738 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.178      ;
; 14.777 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.139      ;
; 14.777 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[30] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.139      ;
; 14.777 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[21] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.139      ;
; 14.777 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[16] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.139      ;
; 14.777 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[17] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.139      ;
; 14.777 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[18] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.139      ;
; 14.777 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[19] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.139      ;
; 14.777 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[20] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.139      ;
; 14.777 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[22] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.139      ;
; 14.777 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[24] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.139      ;
; 14.777 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[23] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.139      ;
; 14.777 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.139      ;
; 14.777 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[26] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.139      ;
; 14.777 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[27] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.139      ;
; 14.777 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[28] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.139      ;
; 14.777 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.139      ;
; 14.836 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.081      ;
; 14.836 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.081      ;
; 14.836 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.081      ;
; 14.836 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.081      ;
; 14.836 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.081      ;
; 14.836 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.081      ;
; 14.836 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.081      ;
; 14.836 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.081      ;
; 14.836 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.081      ;
; 14.836 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.081      ;
; 14.836 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.081      ;
; 14.836 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.081      ;
; 14.836 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.081      ;
; 14.836 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.081      ;
; 14.836 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.081      ;
; 14.847 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.069      ;
; 14.847 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[30] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.069      ;
; 14.847 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[21] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.069      ;
; 14.847 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[16] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.069      ;
; 14.847 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[17] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.069      ;
; 14.847 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[18] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.069      ;
; 14.847 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[19] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.069      ;
; 14.847 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[20] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.069      ;
; 14.847 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[22] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.069      ;
; 14.847 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[24] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.069      ;
; 14.847 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[23] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.069      ;
; 14.847 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.069      ;
; 14.847 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[26] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.069      ;
; 14.847 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[27] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.069      ;
; 14.847 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[28] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.069      ;
; 14.847 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.069      ;
; 14.981 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.936      ;
; 15.020 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.897      ;
; 15.090 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.827      ;
; 15.110 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.807      ;
; 15.110 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.807      ;
; 15.110 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.807      ;
; 15.110 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.807      ;
; 15.110 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.807      ;
; 15.110 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.807      ;
; 15.110 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.807      ;
; 15.110 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.807      ;
; 15.110 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.807      ;
; 15.110 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.807      ;
; 15.110 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.807      ;
; 15.110 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.807      ;
; 15.110 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.807      ;
; 15.110 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.807      ;
; 15.110 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.807      ;
; 15.149 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.768      ;
; 15.149 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.768      ;
+--------+------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                ;
+-----------+----------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                                                  ; To Node                                                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-----------+----------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 19994.894 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.076     ; 5.028      ;
; 19994.894 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.076     ; 5.028      ;
; 19994.894 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.076     ; 5.028      ;
; 19994.894 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.076     ; 5.028      ;
; 19994.894 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.076     ; 5.028      ;
; 19994.894 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.076     ; 5.028      ;
; 19994.894 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.076     ; 5.028      ;
; 19994.894 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.076     ; 5.028      ;
; 19994.894 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.076     ; 5.028      ;
; 19994.894 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.076     ; 5.028      ;
; 19994.894 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.076     ; 5.028      ;
; 19994.894 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.076     ; 5.028      ;
; 19994.894 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.076     ; 5.028      ;
; 19994.894 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.076     ; 5.028      ;
; 19995.070 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.846      ;
; 19995.070 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.846      ;
; 19995.070 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.846      ;
; 19995.070 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.846      ;
; 19995.070 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.846      ;
; 19995.070 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.846      ;
; 19995.070 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.846      ;
; 19995.070 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.846      ;
; 19995.070 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.846      ;
; 19995.070 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.846      ;
; 19995.070 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.846      ;
; 19995.070 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.846      ;
; 19995.070 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.846      ;
; 19995.070 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.846      ;
; 19995.355 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.079     ; 4.564      ;
; 19995.355 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.079     ; 4.564      ;
; 19995.355 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.079     ; 4.564      ;
; 19995.355 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.079     ; 4.564      ;
; 19995.355 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.079     ; 4.564      ;
; 19995.355 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.079     ; 4.564      ;
; 19995.355 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.079     ; 4.564      ;
; 19995.355 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.079     ; 4.564      ;
; 19995.355 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.079     ; 4.564      ;
; 19995.459 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.461      ;
; 19995.459 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.461      ;
; 19995.459 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.461      ;
; 19995.459 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.461      ;
; 19995.459 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.461      ;
; 19995.459 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.461      ;
; 19995.459 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.461      ;
; 19995.459 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.461      ;
; 19995.459 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.461      ;
; 19995.459 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.461      ;
; 19995.459 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.461      ;
; 19995.459 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.461      ;
; 19995.459 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.461      ;
; 19995.459 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.461      ;
; 19995.468 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.452      ;
; 19995.468 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.452      ;
; 19995.468 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.452      ;
; 19995.468 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.452      ;
; 19995.468 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.452      ;
; 19995.468 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.452      ;
; 19995.468 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.452      ;
; 19995.468 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.452      ;
; 19995.468 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.452      ;
; 19995.468 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.452      ;
; 19995.468 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.452      ;
; 19995.468 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.452      ;
; 19995.468 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.452      ;
; 19995.468 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.452      ;
; 19995.509 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.085     ; 4.404      ;
; 19995.509 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.085     ; 4.404      ;
; 19995.509 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.085     ; 4.404      ;
; 19995.509 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.085     ; 4.404      ;
; 19995.509 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.085     ; 4.404      ;
; 19995.509 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.085     ; 4.404      ;
; 19995.509 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.085     ; 4.404      ;
; 19995.509 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.085     ; 4.404      ;
; 19995.509 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.085     ; 4.404      ;
; 19995.611 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.309      ;
; 19995.611 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.309      ;
; 19995.611 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.309      ;
; 19995.611 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.309      ;
; 19995.611 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.309      ;
; 19995.611 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.309      ;
; 19995.611 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.309      ;
; 19995.611 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.309      ;
; 19995.611 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.309      ;
; 19995.611 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.309      ;
; 19995.611 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.309      ;
; 19995.611 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.309      ;
; 19995.611 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.309      ;
; 19995.611 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.309      ;
; 19995.637 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.076     ; 4.285      ;
; 19995.637 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.076     ; 4.285      ;
; 19995.637 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.076     ; 4.285      ;
; 19995.637 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.076     ; 4.285      ;
; 19995.637 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.076     ; 4.285      ;
; 19995.637 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.076     ; 4.285      ;
; 19995.637 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.076     ; 4.285      ;
; 19995.637 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.076     ; 4.285      ;
; 19995.637 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.076     ; 4.285      ;
; 19995.637 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.076     ; 4.285      ;
; 19995.637 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.076     ; 4.285      ;
; 19995.637 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.076     ; 4.285      ;
+-----------+----------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                     ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.294 ; Sdram_Control:u7|mDATAOUT[20]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 0.956      ;
; 0.348 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.011      ;
; 0.357 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.015      ;
; 0.360 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.018      ;
; 0.379 ; Sdram_Control:u7|mDATAOUT[26]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.072      ;
; 0.383 ; SramReader:player|data_r[60]                                                                                                                                                          ; Music_Controller:u9|music_enb_r[4]                                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.478      ; 1.199      ;
; 0.386 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.391 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.048      ;
; 0.391 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.056      ;
; 0.392 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.049      ;
; 0.392 ; Sdram_Control:u7|mDATAOUT[10]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.085      ;
; 0.392 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.057      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Write                                                                                                                                                                ; Sdram_Control:u7|Write                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Music_Controller:u9|time_count_r[16]                                                                                                                                                  ; Music_Controller:u9|time_count_r[16]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Music_Controller:u9|time_count_r[18]                                                                                                                                                  ; Music_Controller:u9|time_count_r[18]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Music_Controller:u9|time_count_r[23]                                                                                                                                                  ; Music_Controller:u9|time_count_r[23]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; Music_Controller:u9|time_count_r[1]                                                                                                                                                   ; Music_Controller:u9|time_count_r[1]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Music_Controller:u9|time_count_r[2]                                                                                                                                                   ; Music_Controller:u9|time_count_r[2]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Music_Controller:u9|time_count_r[3]                                                                                                                                                   ; Music_Controller:u9|time_count_r[3]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Music_Controller:u9|time_count_r[4]                                                                                                                                                   ; Music_Controller:u9|time_count_r[4]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Music_Controller:u9|time_count_r[5]                                                                                                                                                   ; Music_Controller:u9|time_count_r[5]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Music_Controller:u9|time_count_r[6]                                                                                                                                                   ; Music_Controller:u9|time_count_r[6]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Music_Controller:u9|time_count_r[7]                                                                                                                                                   ; Music_Controller:u9|time_count_r[7]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Music_Controller:u9|time_count_r[8]                                                                                                                                                   ; Music_Controller:u9|time_count_r[8]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Music_Controller:u9|time_count_r[10]                                                                                                                                                  ; Music_Controller:u9|time_count_r[10]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Music_Controller:u9|time_count_r[11]                                                                                                                                                  ; Music_Controller:u9|time_count_r[11]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Music_Controller:u9|time_count_r[13]                                                                                                                                                  ; Music_Controller:u9|time_count_r[13]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Music_Controller:u9|time_count_r[14]                                                                                                                                                  ; Music_Controller:u9|time_count_r[14]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Music_Controller:u9|time_count_r[15]                                                                                                                                                  ; Music_Controller:u9|time_count_r[15]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Music_Controller:u9|time_count_r[29]                                                                                                                                                  ; Music_Controller:u9|time_count_r[29]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Music_Controller:u9|time_count_r[24]                                                                                                                                                  ; Music_Controller:u9|time_count_r[24]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Music_Controller:u9|time_count_r[25]                                                                                                                                                  ; Music_Controller:u9|time_count_r[25]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Music_Controller:u9|time_count_r[26]                                                                                                                                                  ; Music_Controller:u9|time_count_r[26]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Music_Controller:u9|time_count_r[27]                                                                                                                                                  ; Music_Controller:u9|time_count_r[27]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Music_Controller:u9|time_count_r[28]                                                                                                                                                  ; Music_Controller:u9|time_count_r[28]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Music_Controller:u9|time_count_r[30]                                                                                                                                                  ; Music_Controller:u9|time_count_r[30]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Music_Controller:u9|time_count_r[31]                                                                                                                                                  ; Music_Controller:u9|time_count_r[31]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Music_Controller:u9|bar_count_r[1]                                                                                                                                                    ; Music_Controller:u9|bar_count_r[1]                                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Music_Controller:u9|bar_count_r[2]                                                                                                                                                    ; Music_Controller:u9|bar_count_r[2]                                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Music_Controller:u9|rst_r                                                                                                                                                             ; Music_Controller:u9|rst_r                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.407 ; Sdram_Control:u7|Read                                                                                                                                                                 ; Sdram_Control:u7|Read                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.410 ; Music_Controller:u9|bar_count_r[0]                                                                                                                                                    ; Music_Controller:u9|bar_count_r[0]                                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.674      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[5]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.695      ;
; 0.413 ; Sdram_Control:u7|mDATAOUT[13]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.106      ;
; 0.413 ; Sdram_Control:u7|mDATAOUT[13]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.077      ;
; 0.413 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.696      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.387 ; Object_Detector:u11|W_count_r[0]                                                                                                                                                     ; Object_Detector:u11|W_count_r[0]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Object_Detector:u11|H_count_r[3]                                                                                                                                                     ; Object_Detector:u11|H_count_r[3]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Object_Detector:u11|H_count_r[2]                                                                                                                                                     ; Object_Detector:u11|H_count_r[2]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Object_Detector:u11|H_count_r[1]                                                                                                                                                     ; Object_Detector:u11|H_count_r[1]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.389 ; Object_Detector:u11|H_count_r[0]                                                                                                                                                     ; Object_Detector:u11|H_count_r[0]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.094      ; 0.669      ;
; 0.390 ; Object_Detector:u11|mNote_r[32]                                                                                                                                                      ; Object_Detector:u11|mNote_r[32]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.093      ; 0.669      ;
; 0.390 ; Object_Detector:u11|mNote_r[48]                                                                                                                                                      ; Object_Detector:u11|mNote_r[48]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.093      ; 0.669      ;
; 0.390 ; Object_Detector:u11|mNote_r[49]                                                                                                                                                      ; Object_Detector:u11|mNote_r[49]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.093      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Object_Detector:u11|W_count_r[3]                                                                                                                                                     ; Object_Detector:u11|W_count_r[3]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Object_Detector:u11|W_count_r[2]                                                                                                                                                     ; Object_Detector:u11|W_count_r[2]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Object_Detector:u11|W_count_r[1]                                                                                                                                                     ; Object_Detector:u11|W_count_r[1]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; Object_Detector:u11|mNote_r[15]                                                                                                                                                      ; Object_Detector:u11|mNote_r[15]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Object_Detector:u11|mNote_r[7]                                                                                                                                                       ; Object_Detector:u11|mNote_r[7]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Object_Detector:u11|mNote_r[31]                                                                                                                                                      ; Object_Detector:u11|mNote_r[31]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Object_Detector:u11|mNote_r[47]                                                                                                                                                      ; Object_Detector:u11|mNote_r[47]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Object_Detector:u11|mNote_r[39]                                                                                                                                                      ; Object_Detector:u11|mNote_r[39]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Object_Detector:u11|mNote_r[61]                                                                                                                                                      ; Object_Detector:u11|mNote_r[61]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Object_Detector:u11|mNote_r[53]                                                                                                                                                      ; Object_Detector:u11|mNote_r[53]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Object_Detector:u11|mNote_r[45]                                                                                                                                                      ; Object_Detector:u11|mNote_r[45]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Object_Detector:u11|mNote_r[37]                                                                                                                                                      ; Object_Detector:u11|mNote_r[37]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Object_Detector:u11|mNote_r[5]                                                                                                                                                       ; Object_Detector:u11|mNote_r[5]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Object_Detector:u11|mNote_r[21]                                                                                                                                                      ; Object_Detector:u11|mNote_r[21]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Object_Detector:u11|mNote_r[13]                                                                                                                                                      ; Object_Detector:u11|mNote_r[13]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Object_Detector:u11|mNote_r[54]                                                                                                                                                      ; Object_Detector:u11|mNote_r[54]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Object_Detector:u11|mNote_r[30]                                                                                                                                                      ; Object_Detector:u11|mNote_r[30]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Object_Detector:u11|mNote_r[22]                                                                                                                                                      ; Object_Detector:u11|mNote_r[22]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Object_Detector:u11|mNote_r[6]                                                                                                                                                       ; Object_Detector:u11|mNote_r[6]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Object_Detector:u11|mNote_r[14]                                                                                                                                                      ; Object_Detector:u11|mNote_r[14]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Object_Detector:u11|mNote_r[8]                                                                                                                                                       ; Object_Detector:u11|mNote_r[8]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Object_Detector:u11|mNote_r[16]                                                                                                                                                      ; Object_Detector:u11|mNote_r[16]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Object_Detector:u11|mNote_r[0]                                                                                                                                                       ; Object_Detector:u11|mNote_r[0]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Object_Detector:u11|mNote_r[24]                                                                                                                                                      ; Object_Detector:u11|mNote_r[24]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Object_Detector:u11|mNote_r[26]                                                                                                                                                      ; Object_Detector:u11|mNote_r[26]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Object_Detector:u11|mNote_r[42]                                                                                                                                                      ; Object_Detector:u11|mNote_r[42]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Object_Detector:u11|mNote_r[50]                                                                                                                                                      ; Object_Detector:u11|mNote_r[50]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Object_Detector:u11|mNote_r[10]                                                                                                                                                      ; Object_Detector:u11|mNote_r[10]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Object_Detector:u11|mNote_r[18]                                                                                                                                                      ; Object_Detector:u11|mNote_r[18]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Object_Detector:u11|mNote_r[2]                                                                                                                                                       ; Object_Detector:u11|mNote_r[2]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Object_Detector:u11|mNote_r[57]                                                                                                                                                      ; Object_Detector:u11|mNote_r[57]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Object_Detector:u11|mNote_r[1]                                                                                                                                                       ; Object_Detector:u11|mNote_r[1]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Object_Detector:u11|mNote_r[9]                                                                                                                                                       ; Object_Detector:u11|mNote_r[9]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Object_Detector:u11|mNote_r[35]                                                                                                                                                      ; Object_Detector:u11|mNote_r[35]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Object_Detector:u11|mNote_r[43]                                                                                                                                                      ; Object_Detector:u11|mNote_r[43]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Object_Detector:u11|mNote_r[11]                                                                                                                                                      ; Object_Detector:u11|mNote_r[11]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Object_Detector:u11|mNote_r[19]                                                                                                                                                      ; Object_Detector:u11|mNote_r[19]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Object_Detector:u11|mNote_r[3]                                                                                                                                                       ; Object_Detector:u11|mNote_r[3]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Object_Detector:u11|mNote_r[60]                                                                                                                                                      ; Object_Detector:u11|mNote_r[60]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Object_Detector:u11|mNote_r[28]                                                                                                                                                      ; Object_Detector:u11|mNote_r[28]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Object_Detector:u11|mNote_r[4]                                                                                                                                                       ; Object_Detector:u11|mNote_r[4]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Object_Detector:u11|mNote_r[20]                                                                                                                                                      ; Object_Detector:u11|mNote_r[20]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Object_Detector:u11|mNote_r[12]                                                                                                                                                      ; Object_Detector:u11|mNote_r[12]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Object_Detector:u11|mNote_r[52]                                                                                                                                                      ; Object_Detector:u11|mNote_r[52]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.669      ;
; 0.406 ; Object_Detector:u11|mNote_r[23]                                                                                                                                                      ; Object_Detector:u11|mNote_r[23]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; Object_Detector:u11|mNote_r[63]                                                                                                                                                      ; Object_Detector:u11|mNote_r[63]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; Object_Detector:u11|mNote_r[55]                                                                                                                                                      ; Object_Detector:u11|mNote_r[55]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; Object_Detector:u11|mNote_r[29]                                                                                                                                                      ; Object_Detector:u11|mNote_r[29]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; Object_Detector:u11|mNote_r[62]                                                                                                                                                      ; Object_Detector:u11|mNote_r[62]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; Object_Detector:u11|mNote_r[38]                                                                                                                                                      ; Object_Detector:u11|mNote_r[38]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; Object_Detector:u11|mNote_r[46]                                                                                                                                                      ; Object_Detector:u11|mNote_r[46]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; Object_Detector:u11|mNote_r[56]                                                                                                                                                      ; Object_Detector:u11|mNote_r[56]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; Object_Detector:u11|mNote_r[40]                                                                                                                                                      ; Object_Detector:u11|mNote_r[40]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; Object_Detector:u11|mNote_r[34]                                                                                                                                                      ; Object_Detector:u11|mNote_r[34]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; Object_Detector:u11|mNote_r[58]                                                                                                                                                      ; Object_Detector:u11|mNote_r[58]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; Object_Detector:u11|mNote_r[33]                                                                                                                                                      ; Object_Detector:u11|mNote_r[33]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; Object_Detector:u11|mNote_r[41]                                                                                                                                                      ; Object_Detector:u11|mNote_r[41]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; Object_Detector:u11|mNote_r[17]                                                                                                                                                      ; Object_Detector:u11|mNote_r[17]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; Object_Detector:u11|mNote_r[25]                                                                                                                                                      ; Object_Detector:u11|mNote_r[25]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; Object_Detector:u11|mNote_r[51]                                                                                                                                                      ; Object_Detector:u11|mNote_r[51]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; Object_Detector:u11|mNote_r[59]                                                                                                                                                      ; Object_Detector:u11|mNote_r[59]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; Object_Detector:u11|mNote_r[27]                                                                                                                                                      ; Object_Detector:u11|mNote_r[27]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; Object_Detector:u11|mNote_r[36]                                                                                                                                                      ; Object_Detector:u11|mNote_r[36]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; Object_Detector:u11|mNote_r[44]                                                                                                                                                      ; Object_Detector:u11|mNote_r[44]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.077      ; 0.669      ;
; 0.410 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.099      ; 0.695      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.696      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.695      ;
; 0.414 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.696      ;
; 0.418 ; Object_Detector:u11|H_Cont[12]                                                                                                                                                       ; Object_Detector:u11|H_Cont[12]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.700      ;
; 0.420 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.687      ;
; 0.422 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.688      ;
; 0.424 ; Object_Detector:u11|detect_count[52][14]                                                                                                                                             ; Object_Detector:u11|detect_count[52][14]                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.708      ;
; 0.425 ; Object_Detector:u11|detect_count[8][14]                                                                                                                                              ; Object_Detector:u11|detect_count[8][14]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.708      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK2_50'                                                                                                                           ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.674      ;
; 0.431 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.697      ;
; 0.440 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.669      ;
; 0.442 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.708      ;
; 0.600 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.866      ;
; 0.630 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.896      ;
; 0.636 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.901      ;
; 0.640 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.906      ;
; 0.640 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.906      ;
; 0.641 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.907      ;
; 0.642 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.909      ;
; 0.643 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.910      ;
; 0.644 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.910      ;
; 0.645 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.911      ;
; 0.646 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.913      ;
; 0.647 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.913      ;
; 0.648 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.914      ;
; 0.655 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.659 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.926      ;
; 0.660 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.928      ;
; 0.662 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.927      ;
; 0.662 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.927      ;
; 0.662 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.927      ;
; 0.663 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.929      ;
; 0.670 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.936      ;
; 0.672 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.939      ;
; 0.829 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|oRST_1                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 1.098      ;
; 0.919 ; Reset_Delay:u2|oRST_1                    ; Reset_Delay:u2|oRST_1                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.186      ;
; 0.953 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.218      ;
; 0.958 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.224      ;
; 0.959 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.225      ;
; 0.959 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.225      ;
; 0.960 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.226      ;
; 0.960 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.226      ;
; 0.960 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.227      ;
; 0.961 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.227      ;
; 0.961 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.227      ;
; 0.962 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.228      ;
; 0.963 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.229      ;
; 0.966 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.231      ;
; 0.967 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.224      ;
; 0.969 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.236      ;
; 0.971 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.237      ;
; 0.971 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.237      ;
; 0.971 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.236      ;
; 0.972 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.238      ;
; 0.972 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.238      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.403 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|ack_r           ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|ack_r           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|finished_r      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|finished_r      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r           ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.432 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.697      ;
; 0.449 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.715      ;
; 0.461 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.727      ;
; 0.461 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.727      ;
; 0.462 ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|send_start_r                        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.728      ;
; 0.472 ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.738      ;
; 0.520 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.786      ;
; 0.554 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.819      ;
; 0.555 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.821      ;
; 0.556 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.821      ;
; 0.557 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.822      ;
; 0.577 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.842      ;
; 0.578 ; Flash_Controller:u12|I2Cinitialize:init|data_r[9]                           ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.845      ;
; 0.582 ; Flash_Controller:u12|I2Cinitialize:init|send_start_r                        ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.848      ;
; 0.582 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.848      ;
; 0.584 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.849      ;
; 0.636 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.902      ;
; 0.637 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.903      ;
; 0.638 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.904      ;
; 0.638 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.903      ;
; 0.639 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.905      ;
; 0.639 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.905      ;
; 0.639 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.905      ;
; 0.639 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.904      ;
; 0.640 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.906      ;
; 0.658 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.924      ;
; 0.660 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.926      ;
; 0.665 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.931      ;
; 0.666 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.932      ;
; 0.666 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.932      ;
; 0.667 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.933      ;
; 0.681 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.947      ;
; 0.681 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r           ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.946      ;
; 0.697 ; Flash_Controller:u12|I2Cinitialize:init|send_start_r                        ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|finished_r      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.963      ;
; 0.722 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.987      ;
; 0.723 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.988      ;
; 0.761 ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.027      ;
; 0.763 ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.029      ;
; 0.764 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[7]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.030      ;
; 0.767 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.033      ;
; 0.768 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.034      ;
; 0.770 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[1]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.036      ;
; 0.775 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[9]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.041      ;
; 0.777 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[0]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.043      ;
; 0.779 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.045      ;
; 0.782 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[5]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.048      ;
; 0.785 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.051      ;
; 0.791 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.057      ;
; 0.792 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.058      ;
; 0.805 ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|finished_r                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.071      ;
; 0.825 ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.091      ;
; 0.827 ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.093      ;
; 0.832 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|sda_r           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.097      ;
; 0.846 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.112      ;
; 0.848 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.113      ;
; 0.865 ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.132      ;
; 0.874 ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.140      ;
; 0.885 ; Flash_Controller:u12|I2Cinitialize:init|data_r[10]                          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.152      ;
; 0.888 ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.155      ;
; 0.889 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.151      ;
; 0.912 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.178      ;
; 0.913 ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.180      ;
; 0.913 ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.180      ;
; 0.913 ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.180      ;
; 0.937 ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|send_start_r                        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.203      ;
; 0.951 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.216      ;
; 0.955 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.218      ;
; 0.957 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.220      ;
; 0.960 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[0]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.223      ;
; 0.961 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.224      ;
; 0.962 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[9]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.225      ;
; 0.963 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.226      ;
; 0.966 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[1]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.229      ;
; 0.968 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.231      ;
; 0.969 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[10]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.232      ;
; 0.970 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.233      ;
; 0.971 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[5]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.234      ;
; 0.974 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.238      ;
; 0.975 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.239      ;
; 0.976 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.240      ;
; 0.977 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.241      ;
; 0.981 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.245      ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+-------+------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.404 ; SramReader:player|addr_r[7]        ; SramReader:player|addr_r[7]           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; SramReader:player|addr_r[6]        ; SramReader:player|addr_r[6]           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; SramWriter:recorder|flag_r         ; SramWriter:recorder|flag_r            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; SramWriter:recorder|state_r[0]     ; SramWriter:recorder|state_r[0]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; SramWriter:recorder|state_r[2]     ; SramWriter:recorder|state_r[2]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; SramWriter:recorder|r_count_r[1]   ; SramWriter:recorder|r_count_r[1]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; SramWriter:recorder|r_count_r[0]   ; SramWriter:recorder|r_count_r[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; SramWriter:recorder|r_count_r[3]   ; SramWriter:recorder|r_count_r[3]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; SramWriter:recorder|r_count_r[2]   ; SramWriter:recorder|r_count_r[2]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; SramWriter:recorder|state_r[1]     ; SramWriter:recorder|state_r[1]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.410 ; SramWriter:recorder|bar_count_r[0] ; SramWriter:recorder|bar_count_r[0]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.674      ;
; 0.498 ; SramWriter:recorder|state_r[0]     ; SramWriter:recorder|state_r[2]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.762      ;
; 0.510 ; Music_Controller:u9|note_r[2]      ; SramWriter:recorder|record_data_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.490      ; 1.334      ;
; 0.522 ; SramWriter:recorder|state_r[2]     ; SramWriter:recorder|state_r[0]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.786      ;
; 0.533 ; Music_Controller:u9|note_r[31]     ; SramWriter:recorder|record_data_r[15] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.356      ;
; 0.533 ; Music_Controller:u9|note_r[23]     ; SramWriter:recorder|record_data_r[7]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.356      ;
; 0.536 ; Music_Controller:u9|note_r[7]      ; SramWriter:recorder|record_data_r[7]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.359      ;
; 0.543 ; Music_Controller:u9|note_r[11]     ; SramWriter:recorder|record_data_r[11] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.490      ; 1.367      ;
; 0.548 ; Music_Controller:u9|note_r[10]     ; SramWriter:recorder|record_data_r[10] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.371      ;
; 0.554 ; Music_Controller:u9|note_r[30]     ; SramWriter:recorder|record_data_r[14] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.377      ;
; 0.554 ; Music_Controller:u9|note_r[28]     ; SramWriter:recorder|record_data_r[12] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.377      ;
; 0.555 ; Music_Controller:u9|note_r[19]     ; SramWriter:recorder|record_data_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.490      ; 1.379      ;
; 0.559 ; Music_Controller:u9|note_r[16]     ; SramWriter:recorder|record_data_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.382      ;
; 0.562 ; Music_Controller:u9|note_r[25]     ; SramWriter:recorder|record_data_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.385      ;
; 0.562 ; Music_Controller:u9|note_r[20]     ; SramWriter:recorder|record_data_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.385      ;
; 0.563 ; Music_Controller:u9|note_r[21]     ; SramWriter:recorder|record_data_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.488      ; 1.385      ;
; 0.565 ; Music_Controller:u9|note_r[22]     ; SramWriter:recorder|record_data_r[6]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.488      ; 1.387      ;
; 0.566 ; Music_Controller:u9|note_r[29]     ; SramWriter:recorder|record_data_r[13] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.488      ; 1.388      ;
; 0.566 ; Music_Controller:u9|note_r[26]     ; SramWriter:recorder|record_data_r[10] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.389      ;
; 0.566 ; Music_Controller:u9|note_r[18]     ; SramWriter:recorder|record_data_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.490      ; 1.390      ;
; 0.584 ; Music_Controller:u9|note_r[15]     ; SramWriter:recorder|record_data_r[15] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.407      ;
; 0.599 ; Music_Controller:u9|note_r[17]     ; SramWriter:recorder|record_data_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.422      ;
; 0.600 ; Music_Controller:u9|note_r[27]     ; SramWriter:recorder|record_data_r[11] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.490      ; 1.424      ;
; 0.607 ; Music_Controller:u9|note_r[24]     ; SramWriter:recorder|record_data_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.488      ; 1.429      ;
; 0.614 ; Music_Controller:u9|note_r[6]      ; SramWriter:recorder|record_data_r[6]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.488      ; 1.436      ;
; 0.621 ; Music_Controller:u9|note_r[13]     ; SramWriter:recorder|record_data_r[13] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.488      ; 1.443      ;
; 0.636 ; Music_Controller:u9|note_r[0]      ; SramWriter:recorder|record_data_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.459      ;
; 0.643 ; Music_Controller:u9|note_r[5]      ; SramWriter:recorder|record_data_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.488      ; 1.465      ;
; 0.648 ; Music_Controller:u9|note_r[4]      ; SramWriter:recorder|record_data_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.471      ;
; 0.652 ; Music_Controller:u9|note_r[12]     ; SramWriter:recorder|record_data_r[12] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.475      ;
; 0.652 ; Music_Controller:u9|note_r[1]      ; SramWriter:recorder|record_data_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.475      ;
; 0.659 ; Music_Controller:u9|note_r[3]      ; SramWriter:recorder|record_data_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.490      ; 1.483      ;
; 0.662 ; Music_Controller:u9|note_r[8]      ; SramWriter:recorder|record_data_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.485      ;
; 0.690 ; Music_Controller:u9|note_r[14]     ; SramWriter:recorder|record_data_r[14] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.513      ;
; 0.698 ; Music_Controller:u9|note_r[9]      ; SramWriter:recorder|record_data_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.521      ;
; 0.714 ; SramWriter:recorder|bar_count_r[0] ; SramWriter:recorder|addr_r[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.978      ;
; 0.718 ; SramWriter:recorder|state_r[1]     ; SramWriter:recorder|flag_r            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.982      ;
; 0.733 ; SramWriter:recorder|r_count_r[0]   ; SramWriter:recorder|r_count_r[1]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.997      ;
; 0.741 ; SramWriter:recorder|state_r[1]     ; SramWriter:recorder|state_r[2]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.005      ;
; 0.747 ; Music_Controller:u9|note_r[42]     ; SramWriter:recorder|record_data_r[10] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.570      ;
; 0.749 ; Music_Controller:u9|note_r[34]     ; SramWriter:recorder|record_data_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.490      ; 1.573      ;
; 0.755 ; Music_Controller:u9|note_r[39]     ; SramWriter:recorder|record_data_r[7]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.578      ;
; 0.760 ; Music_Controller:u9|note_r[44]     ; SramWriter:recorder|record_data_r[12] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.583      ;
; 0.761 ; Music_Controller:u9|note_r[35]     ; SramWriter:recorder|record_data_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.490      ; 1.585      ;
; 0.765 ; Music_Controller:u9|note_r[32]     ; SramWriter:recorder|record_data_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.588      ;
; 0.765 ; Music_Controller:u9|note_r[41]     ; SramWriter:recorder|record_data_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.588      ;
; 0.767 ; Music_Controller:u9|note_r[36]     ; SramWriter:recorder|record_data_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.590      ;
; 0.771 ; Music_Controller:u9|note_r[38]     ; SramWriter:recorder|record_data_r[6]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.488      ; 1.593      ;
; 0.771 ; Music_Controller:u9|note_r[37]     ; SramWriter:recorder|record_data_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.488      ; 1.593      ;
; 0.774 ; Music_Controller:u9|note_r[46]     ; SramWriter:recorder|record_data_r[14] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.597      ;
; 0.777 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[6]           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.473      ; 1.584      ;
; 0.779 ; Music_Controller:u9|note_r[45]     ; SramWriter:recorder|record_data_r[13] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.488      ; 1.601      ;
; 0.800 ; Music_Controller:u9|bar_count_r[3] ; SramReader:player|addr_r[5]           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.466      ; 1.600      ;
; 0.810 ; Music_Controller:u9|note_r[33]     ; SramWriter:recorder|record_data_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.633      ;
; 0.812 ; SramWriter:recorder|bar_count_r[1] ; SramWriter:recorder|addr_r[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.076      ;
; 0.812 ; SramWriter:recorder|bar_count_r[1] ; SramWriter:recorder|bar_count_r[1]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.076      ;
; 0.819 ; Music_Controller:u9|note_r[40]     ; SramWriter:recorder|record_data_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.488      ; 1.641      ;
; 0.833 ; Music_Controller:u9|note_r[47]     ; SramWriter:recorder|record_data_r[15] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.656      ;
; 0.835 ; SramWriter:recorder|state_r[0]     ; SramWriter:recorder|state_r[1]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.099      ;
; 0.852 ; SramWriter:recorder|state_r[1]     ; SramWriter:recorder|write_r           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.116      ;
; 0.853 ; Music_Controller:u9|note_r[43]     ; SramWriter:recorder|record_data_r[11] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.490      ; 1.677      ;
; 0.874 ; Music_Controller:u9|note_r[63]     ; SramWriter:recorder|record_data_r[15] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.697      ;
; 0.930 ; SramWriter:recorder|state_r[0]     ; SramWriter:recorder|addr_r[1]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.197      ;
; 0.930 ; SramWriter:recorder|state_r[0]     ; SramWriter:recorder|addr_r[7]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.197      ;
; 0.940 ; Music_Controller:u9|note_r[59]     ; SramWriter:recorder|record_data_r[11] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.490      ; 1.764      ;
; 0.948 ; SramWriter:recorder|bar_count_r[0] ; SramWriter:recorder|addr_r[6]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.212      ;
; 0.960 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|state_r[2]          ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.472      ; 1.766      ;
; 0.960 ; SramWriter:recorder|bar_count_r[0] ; SramWriter:recorder|addr_r[5]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.224      ;
; 0.962 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[3]           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.466      ; 1.762      ;
; 0.963 ; SramReader:player|state_r[3]       ; SramReader:player|state_r[3]          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.228      ;
; 0.978 ; Music_Controller:u9|signal_r       ; SramReader:player|state_r[2]          ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.479      ; 1.791      ;
; 0.985 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[5]           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.466      ; 1.785      ;
; 0.994 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|addr_r[4]           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.466      ; 1.794      ;
; 1.014 ; SramWriter:recorder|addr_r[8]      ; SramWriter:recorder|addr_r[8]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.279      ;
; 1.014 ; SramWriter:recorder|addr_r[16]     ; SramWriter:recorder|addr_r[16]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.278      ;
; 1.016 ; SramWriter:recorder|addr_r[13]     ; SramWriter:recorder|addr_r[13]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.280      ;
; 1.016 ; SramWriter:recorder|addr_r[15]     ; SramWriter:recorder|addr_r[15]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.280      ;
; 1.024 ; SramWriter:recorder|addr_r[0]      ; SramWriter:recorder|addr_r[0]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.289      ;
; 1.030 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|state_r[2]          ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.472      ; 1.836      ;
; 1.040 ; SramReader:player|state_r[2]       ; SramReader:player|finish_r            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.304      ;
; 1.046 ; SramWriter:recorder|bar_count_r[0] ; SramWriter:recorder|bar_count_r[3]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.310      ;
; 1.048 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|finish_r            ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.472      ; 1.854      ;
; 1.054 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|state_r[0]          ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.472      ; 1.860      ;
; 1.055 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|state_r[1]          ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.472      ; 1.861      ;
; 1.056 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|addr_r[3]           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.466      ; 1.856      ;
; 1.057 ; SramWriter:recorder|r_count_r[1]   ; SramWriter:recorder|r_count_r[2]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.321      ;
; 1.057 ; SramWriter:recorder|state_r[0]     ; SramWriter:recorder|write_r           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.321      ;
; 1.063 ; SramWriter:recorder|bar_count_r[0] ; SramWriter:recorder|addr_r[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.327      ;
; 1.063 ; SramWriter:recorder|bar_count_r[0] ; SramWriter:recorder|bar_count_r[1]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.327      ;
; 1.064 ; SramWriter:recorder|r_count_r[1]   ; SramWriter:recorder|r_count_r[3]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.328      ;
+-------+------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                   ;
+--------+-----------------------+------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                  ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -4.293 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[1]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.251     ; 3.490      ;
; -4.293 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[2]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.251     ; 3.490      ;
; -4.293 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[3]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.251     ; 3.490      ;
; -4.293 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[4]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.251     ; 3.490      ;
; -4.293 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[5]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.251     ; 3.490      ;
; -4.293 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[6]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.251     ; 3.490      ;
; -4.293 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[7]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.251     ; 3.490      ;
; -4.293 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[0]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.251     ; 3.490      ;
; -4.293 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[28]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.284     ; 3.457      ;
; -4.293 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[12]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.287     ; 3.454      ;
; -4.293 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[52]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.284     ; 3.457      ;
; -4.293 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[60]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.283     ; 3.458      ;
; -4.293 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[11]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.287     ; 3.454      ;
; -4.293 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[19]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.284     ; 3.457      ;
; -4.293 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[35]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.276     ; 3.465      ;
; -4.293 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[57]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.283     ; 3.458      ;
; -4.293 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[9]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.287     ; 3.454      ;
; -4.293 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[50]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.284     ; 3.457      ;
; -4.293 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[10]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.287     ; 3.454      ;
; -4.293 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[26]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.284     ; 3.457      ;
; -4.293 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[54]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.284     ; 3.457      ;
; -4.293 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[53]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.284     ; 3.457      ;
; -4.293 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[45]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.284     ; 3.457      ;
; -4.293 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[37]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.284     ; 3.457      ;
; -4.293 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[21]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.287     ; 3.454      ;
; -4.293 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[7]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.283     ; 3.458      ;
; -4.293 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[31]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.284     ; 3.457      ;
; -4.293 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[47]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.284     ; 3.457      ;
; -4.293 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[39]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.283     ; 3.458      ;
; -4.292 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[4]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.289     ; 3.451      ;
; -4.292 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[20]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.289     ; 3.451      ;
; -4.292 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[51]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.284     ; 3.456      ;
; -4.292 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[43]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.286     ; 3.454      ;
; -4.292 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[3]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.286     ; 3.454      ;
; -4.292 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[27]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.284     ; 3.456      ;
; -4.292 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[1]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.289     ; 3.451      ;
; -4.292 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[17]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.284     ; 3.456      ;
; -4.292 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[25]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.284     ; 3.456      ;
; -4.292 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[42]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.286     ; 3.454      ;
; -4.292 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[18]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.286     ; 3.454      ;
; -4.292 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[2]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.289     ; 3.451      ;
; -4.292 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[0]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.286     ; 3.454      ;
; -4.292 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[6]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.286     ; 3.454      ;
; -4.292 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[14]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.286     ; 3.454      ;
; -4.292 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[5]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.289     ; 3.451      ;
; -4.292 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[29]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.284     ; 3.456      ;
; -4.292 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[13]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.286     ; 3.454      ;
; -4.292 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[61]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.286     ; 3.454      ;
; -4.292 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[23]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.284     ; 3.456      ;
; -4.292 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[55]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.284     ; 3.456      ;
; -4.292 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[15]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.286     ; 3.454      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[36]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.291     ; 3.448      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[44]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.291     ; 3.448      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[59]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.290     ; 3.449      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[41]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.291     ; 3.448      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[33]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.291     ; 3.448      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[34]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.290     ; 3.449      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[58]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.290     ; 3.449      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[40]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.291     ; 3.448      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[8]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.291     ; 3.448      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[16]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.291     ; 3.448      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[24]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.291     ; 3.448      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[56]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.290     ; 3.449      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[38]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.291     ; 3.448      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[46]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.290     ; 3.449      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[30]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.291     ; 3.448      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[22]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.291     ; 3.448      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[62]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.290     ; 3.449      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[63]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.290     ; 3.449      ;
; -4.289 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|W_count_r[1]         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.242     ; 3.495      ;
; -4.289 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|W_count_r[2]         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.242     ; 3.495      ;
; -4.289 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|W_count_r[3]         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.242     ; 3.495      ;
; -3.915 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[49]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.920     ; 3.443      ;
; -3.915 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[32]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.920     ; 3.443      ;
; -3.915 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[48]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.920     ; 3.443      ;
; -3.913 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|H_count_r[0]         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.878     ; 3.483      ;
; -3.881 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.845     ; 3.484      ;
; -3.881 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[35][0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.843     ; 3.486      ;
; -3.881 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[35][1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.843     ; 3.486      ;
; -3.881 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[35][2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.843     ; 3.486      ;
; -3.881 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[35][3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.843     ; 3.486      ;
; -3.881 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[35][4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.843     ; 3.486      ;
; -3.881 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[35][5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.843     ; 3.486      ;
; -3.881 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[35][6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.843     ; 3.486      ;
; -3.881 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[35][7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.843     ; 3.486      ;
; -3.881 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[35][8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.843     ; 3.486      ;
; -3.881 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[35][9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.843     ; 3.486      ;
; -3.881 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[35][10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.843     ; 3.486      ;
; -3.881 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[35][11] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.843     ; 3.486      ;
; -3.881 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[35][12] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.843     ; 3.486      ;
; -3.881 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[35][13] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.843     ; 3.486      ;
; -3.881 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[35][14] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.843     ; 3.486      ;
; -3.881 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[3][0]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.828     ; 3.501      ;
; -3.881 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[3][1]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.828     ; 3.501      ;
; -3.881 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[3][2]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.828     ; 3.501      ;
; -3.881 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[3][3]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.828     ; 3.501      ;
; -3.881 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[3][4]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.828     ; 3.501      ;
; -3.881 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[3][5]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.828     ; 3.501      ;
; -3.881 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[3][6]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.828     ; 3.501      ;
; -3.881 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[3][7]   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.828     ; 3.501      ;
+--------+-----------------------+------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 3.933      ;
; 2.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 3.933      ;
; 2.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 3.933      ;
; 2.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 3.933      ;
; 2.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 3.933      ;
; 2.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 3.933      ;
; 2.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 3.933      ;
; 2.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 3.933      ;
; 2.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 3.933      ;
; 2.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 3.933      ;
; 2.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 3.933      ;
; 2.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 3.933      ;
; 2.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 3.933      ;
; 2.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 3.933      ;
; 2.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 3.933      ;
; 2.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 3.933      ;
; 2.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 3.933      ;
; 2.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 3.933      ;
; 2.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 3.933      ;
; 2.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 3.933      ;
; 2.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 3.933      ;
; 2.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 3.933      ;
; 2.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 3.933      ;
; 2.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 3.933      ;
; 2.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 3.933      ;
; 2.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 3.933      ;
; 2.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 3.933      ;
; 2.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 3.933      ;
; 2.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 3.933      ;
; 2.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 3.933      ;
; 2.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 3.933      ;
; 2.987 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 3.933      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.938     ; 3.946      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.938     ; 3.946      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.938     ; 3.946      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.938     ; 3.946      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.938     ; 3.946      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.938     ; 3.946      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.938     ; 3.946      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.938     ; 3.946      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.938     ; 3.946      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.938     ; 3.946      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.938     ; 3.946      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.938     ; 3.946      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.938     ; 3.946      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.938     ; 3.946      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.938     ; 3.946      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.938     ; 3.946      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.938     ; 3.946      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.938     ; 3.946      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.938     ; 3.946      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.938     ; 3.946      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.938     ; 3.946      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.938     ; 3.946      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.938     ; 3.946      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.938     ; 3.946      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.938     ; 3.946      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.938     ; 3.946      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.938     ; 3.946      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.938     ; 3.946      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.938     ; 3.946      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.938     ; 3.946      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.938     ; 3.946      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.938     ; 3.946      ;
; 3.102 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.932     ; 3.954      ;
; 3.103 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.946     ; 3.939      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.204     ; 3.513      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.205     ; 3.512      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.205     ; 3.512      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.205     ; 3.512      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.204     ; 3.513      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.205     ; 3.512      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.205     ; 3.512      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.204     ; 3.513      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.205     ; 3.512      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.205     ; 3.512      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.205     ; 3.512      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.205     ; 3.512      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.204     ; 3.513      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.205     ; 3.512      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.204     ; 3.513      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.205     ; 3.512      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.204     ; 3.513      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.205     ; 3.512      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.244     ; 3.473      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.244     ; 3.473      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.244     ; 3.473      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.243     ; 3.474      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.244     ; 3.473      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.243     ; 3.474      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.243     ; 3.474      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.243     ; 3.474      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.243     ; 3.474      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.243     ; 3.474      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.243     ; 3.474      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.243     ; 3.474      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.243     ; 3.474      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.244     ; 3.473      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.243     ; 3.474      ;
; 3.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.243     ; 3.474      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                           ;
+-------+---------------------------+-----------------------------------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                     ; Launch Clock                                   ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-----------------------------------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.464     ; 5.610      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.464     ; 5.610      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.464     ; 5.610      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.467     ; 5.607      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|send_start_r                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.464     ; 5.610      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.468     ; 5.606      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.468     ; 5.606      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.468     ; 5.606      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.468     ; 5.606      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.468     ; 5.606      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.468     ; 5.606      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.464     ; 5.610      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|finished_r      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.464     ; 5.610      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.464     ; 5.610      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.464     ; 5.610      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|finished_r                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.464     ; 5.610      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.467     ; 5.607      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.467     ; 5.607      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[9]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.467     ; 5.607      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.467     ; 5.607      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.467     ; 5.607      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.467     ; 5.607      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[0]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.467     ; 5.607      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[1]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.467     ; 5.607      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[5]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.467     ; 5.607      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.467     ; 5.607      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[7]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.467     ; 5.607      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.466     ; 5.608      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[10]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.467     ; 5.607      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.466     ; 5.608      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.466     ; 5.608      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.466     ; 5.608      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.466     ; 5.608      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.466     ; 5.608      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.466     ; 5.608      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.466     ; 5.608      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.466     ; 5.608      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.467     ; 5.607      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.466     ; 5.608      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.466     ; 5.608      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.466     ; 5.608      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.466     ; 5.608      ;
; 3.794 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.466     ; 5.608      ;
; 3.799 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.470     ; 5.599      ;
; 3.799 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.470     ; 5.599      ;
; 3.799 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.469     ; 5.600      ;
; 3.799 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.469     ; 5.600      ;
; 3.799 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.469     ; 5.600      ;
; 3.799 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.469     ; 5.600      ;
; 3.799 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.469     ; 5.600      ;
; 3.799 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.469     ; 5.600      ;
; 3.799 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.469     ; 5.600      ;
; 3.799 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.469     ; 5.600      ;
; 3.799 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.469     ; 5.600      ;
; 3.799 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.469     ; 5.600      ;
; 3.799 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.469     ; 5.600      ;
; 3.799 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.469     ; 5.600      ;
; 3.799 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|sda_r           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.470     ; 5.599      ;
; 3.799 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|ack_r           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.470     ; 5.599      ;
+-------+---------------------------+-----------------------------------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK2_50'                                                                                                         ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.806 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.213     ; 7.979      ;
; 11.848 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.157     ; 7.993      ;
; 11.848 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.157     ; 7.993      ;
; 11.848 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.157     ; 7.993      ;
; 11.848 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.157     ; 7.993      ;
; 11.848 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.157     ; 7.993      ;
; 11.848 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.157     ; 7.993      ;
; 11.848 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.157     ; 7.993      ;
; 11.848 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.157     ; 7.993      ;
; 11.848 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.157     ; 7.993      ;
; 11.848 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.157     ; 7.993      ;
; 11.848 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.157     ; 7.993      ;
; 11.848 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.157     ; 7.993      ;
; 11.848 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.157     ; 7.993      ;
; 11.848 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.157     ; 7.993      ;
; 11.848 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.157     ; 7.993      ;
; 11.848 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.157     ; 7.993      ;
; 15.370 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.165     ; 4.463      ;
; 15.381 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.165     ; 4.452      ;
; 15.399 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.174     ; 4.425      ;
; 15.442 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.471      ;
; 15.442 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.471      ;
; 15.442 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.471      ;
; 15.442 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.471      ;
; 15.442 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.471      ;
; 15.442 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.471      ;
; 15.442 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.471      ;
; 15.442 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.471      ;
; 15.442 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.471      ;
; 15.442 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.471      ;
; 15.442 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.471      ;
; 15.442 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.471      ;
; 15.442 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.471      ;
; 15.442 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.471      ;
; 15.442 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.471      ;
; 15.442 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.471      ;
; 15.453 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.460      ;
; 15.453 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.460      ;
; 15.453 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.460      ;
; 15.453 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.460      ;
; 15.453 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.460      ;
; 15.453 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.460      ;
; 15.453 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.460      ;
; 15.453 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.460      ;
; 15.453 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.460      ;
; 15.453 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.460      ;
; 15.453 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.460      ;
; 15.453 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.460      ;
; 15.453 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.460      ;
; 15.453 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.460      ;
; 15.453 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.460      ;
; 15.453 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.460      ;
; 15.457 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.165     ; 4.376      ;
; 15.471 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 4.433      ;
; 15.471 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 4.433      ;
; 15.471 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 4.433      ;
; 15.471 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 4.433      ;
; 15.471 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 4.433      ;
; 15.471 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 4.433      ;
; 15.471 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 4.433      ;
; 15.471 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 4.433      ;
; 15.471 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 4.433      ;
; 15.471 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 4.433      ;
; 15.471 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 4.433      ;
; 15.471 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 4.433      ;
; 15.471 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 4.433      ;
; 15.471 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 4.433      ;
; 15.471 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 4.433      ;
; 15.471 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 4.433      ;
; 15.487 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.165     ; 4.346      ;
; 15.515 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.165     ; 4.318      ;
; 15.523 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.390      ;
; 15.523 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.390      ;
; 15.523 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.390      ;
; 15.523 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.390      ;
; 15.523 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.390      ;
; 15.523 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.390      ;
; 15.523 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.390      ;
; 15.523 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.390      ;
; 15.523 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.390      ;
; 15.523 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.390      ;
; 15.523 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.390      ;
; 15.523 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.390      ;
; 15.523 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.390      ;
; 15.523 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.390      ;
; 15.523 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.390      ;
; 15.523 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.390      ;
; 15.527 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.165     ; 4.306      ;
; 15.559 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.354      ;
; 15.559 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.354      ;
; 15.559 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.354      ;
; 15.559 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.354      ;
; 15.559 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.354      ;
; 15.559 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.354      ;
; 15.559 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.354      ;
; 15.559 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.354      ;
; 15.559 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.354      ;
; 15.559 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.354      ;
; 15.559 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.354      ;
; 15.559 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.354      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK2_50'                                                                                                                        ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.853 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.113      ;
; 1.853 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.113      ;
; 1.853 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.113      ;
; 1.853 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.113      ;
; 1.853 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.113      ;
; 1.853 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.113      ;
; 1.853 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.113      ;
; 1.853 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.113      ;
; 1.853 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.113      ;
; 1.853 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.113      ;
; 1.853 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.113      ;
; 1.853 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.113      ;
; 1.853 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.113      ;
; 1.853 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.113      ;
; 1.853 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.113      ;
; 1.853 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.113      ;
; 1.858 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.055      ; 2.099      ;
; 2.162 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.422      ;
; 2.162 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.422      ;
; 2.162 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.422      ;
; 2.162 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.422      ;
; 2.162 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.422      ;
; 2.162 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.422      ;
; 2.162 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.422      ;
; 2.162 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.422      ;
; 2.162 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.422      ;
; 2.162 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.422      ;
; 2.162 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.422      ;
; 2.162 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.422      ;
; 2.162 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.422      ;
; 2.162 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.422      ;
; 2.162 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.422      ;
; 2.162 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.422      ;
; 2.167 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.055      ; 2.408      ;
; 3.026 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 3.269      ;
; 3.026 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 3.269      ;
; 3.026 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 3.269      ;
; 3.026 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 3.269      ;
; 3.026 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 3.269      ;
; 3.026 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 3.269      ;
; 3.026 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 3.269      ;
; 3.026 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 3.269      ;
; 3.026 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 3.269      ;
; 3.026 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 3.269      ;
; 3.026 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 3.269      ;
; 3.026 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 3.269      ;
; 3.026 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 3.269      ;
; 3.029 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 3.278      ;
; 3.029 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 3.278      ;
; 3.029 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 3.278      ;
; 3.029 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 3.278      ;
; 3.029 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 3.278      ;
; 3.029 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 3.278      ;
; 3.030 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.055      ; 3.271      ;
; 3.030 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.055      ; 3.271      ;
; 3.030 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.055      ; 3.271      ;
; 3.030 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.269      ;
; 3.030 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.055      ; 3.271      ;
; 3.030 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.269      ;
; 3.030 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.055      ; 3.271      ;
; 3.031 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 3.274      ;
; 3.031 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 3.274      ;
; 3.031 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 3.274      ;
; 3.031 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 3.274      ;
; 3.032 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 3.284      ;
; 3.032 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 3.284      ;
; 3.032 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 3.284      ;
; 3.032 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 3.284      ;
; 3.032 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 3.284      ;
; 3.032 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 3.284      ;
; 3.032 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 3.284      ;
; 3.032 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 3.284      ;
; 3.032 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 3.284      ;
; 3.032 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 3.284      ;
; 3.032 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 3.284      ;
; 3.032 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 3.284      ;
; 3.349 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.609      ;
; 3.349 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.609      ;
; 3.349 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.609      ;
; 3.349 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.609      ;
; 3.349 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.609      ;
; 3.349 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.609      ;
; 3.349 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.609      ;
; 3.349 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.609      ;
; 3.349 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.609      ;
; 3.349 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.609      ;
; 3.349 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.609      ;
; 3.349 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.609      ;
; 3.349 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.609      ;
; 3.349 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.609      ;
; 3.349 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.609      ;
; 3.349 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.609      ;
; 3.351 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 3.602      ;
; 3.351 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 3.602      ;
; 3.351 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 3.602      ;
; 3.351 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 3.602      ;
; 3.351 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 3.602      ;
; 3.351 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 3.602      ;
; 3.351 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 3.602      ;
; 3.351 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 3.602      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                            ;
+-------+---------------------------+-----------------------------------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                     ; Launch Clock                                   ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-----------------------------------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.505      ; 5.281      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.505      ; 5.281      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.505      ; 5.281      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.502      ; 5.278      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|send_start_r                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.505      ; 5.281      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 5.275      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 5.275      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.501      ; 5.277      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.501      ; 5.277      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.501      ; 5.277      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.501      ; 5.277      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.501      ; 5.277      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.501      ; 5.277      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.505      ; 5.281      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|finished_r      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.505      ; 5.281      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.505      ; 5.281      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.505      ; 5.281      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|finished_r                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.505      ; 5.281      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.502      ; 5.278      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.502      ; 5.278      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[9]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.502      ; 5.278      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.502      ; 5.278      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.502      ; 5.278      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.502      ; 5.278      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[0]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.502      ; 5.278      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[1]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.502      ; 5.278      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[5]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.502      ; 5.278      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.502      ; 5.278      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[7]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.502      ; 5.278      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.503      ; 5.279      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[10]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.502      ; 5.278      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.503      ; 5.279      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.503      ; 5.279      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.503      ; 5.279      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.503      ; 5.279      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.503      ; 5.279      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.503      ; 5.279      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.503      ; 5.279      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.503      ; 5.279      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.502      ; 5.278      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.503      ; 5.279      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.503      ; 5.279      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.503      ; 5.279      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.503      ; 5.279      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.503      ; 5.279      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|sda_r           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 5.275      ;
; 4.440 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|ack_r           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 5.275      ;
; 4.441 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 5.276      ;
; 4.441 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 5.276      ;
; 4.441 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 5.276      ;
; 4.441 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 5.276      ;
; 4.441 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 5.276      ;
; 4.441 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 5.276      ;
; 4.441 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 5.276      ;
; 4.441 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 5.276      ;
; 4.441 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 5.276      ;
; 4.441 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 5.276      ;
; 4.441 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 5.276      ;
; 4.441 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 5.276      ;
+-------+---------------------------+-----------------------------------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                               ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 5.156 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.140     ; 3.302      ;
; 5.156 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.140     ; 3.302      ;
; 5.187 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.153     ; 3.320      ;
; 5.187 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.153     ; 3.320      ;
; 5.187 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.153     ; 3.320      ;
; 5.187 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.153     ; 3.320      ;
; 5.188 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.169     ; 3.305      ;
; 5.188 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.169     ; 3.305      ;
; 5.188 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.169     ; 3.305      ;
; 5.188 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.169     ; 3.305      ;
; 5.197 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.165     ; 3.318      ;
; 5.197 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.165     ; 3.318      ;
; 5.197 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.172     ; 3.311      ;
; 5.197 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.172     ; 3.311      ;
; 5.197 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.172     ; 3.311      ;
; 5.197 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.172     ; 3.311      ;
; 5.197 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.164     ; 3.319      ;
; 5.197 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.164     ; 3.319      ;
; 5.197 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.164     ; 3.319      ;
; 5.197 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.164     ; 3.319      ;
; 5.197 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.164     ; 3.319      ;
; 5.197 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.164     ; 3.319      ;
; 5.197 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.164     ; 3.319      ;
; 5.197 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.164     ; 3.319      ;
; 5.222 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.188     ; 3.320      ;
; 5.222 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.188     ; 3.320      ;
; 5.224 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.214     ; 3.296      ;
; 5.224 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.214     ; 3.296      ;
; 5.224 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.214     ; 3.296      ;
; 5.224 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.214     ; 3.296      ;
; 5.224 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.214     ; 3.296      ;
; 5.224 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.214     ; 3.296      ;
; 5.224 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.214     ; 3.296      ;
; 5.224 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.214     ; 3.296      ;
; 5.224 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.213     ; 3.297      ;
; 5.224 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.213     ; 3.297      ;
; 5.224 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.213     ; 3.297      ;
; 5.224 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.213     ; 3.297      ;
; 5.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.600     ; 3.303      ;
; 5.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.600     ; 3.303      ;
; 5.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.600     ; 3.303      ;
; 5.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.600     ; 3.303      ;
; 5.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.600     ; 3.303      ;
; 5.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.600     ; 3.303      ;
; 5.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.600     ; 3.303      ;
; 5.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.600     ; 3.303      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.601     ; 3.303      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.601     ; 3.303      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.601     ; 3.303      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.601     ; 3.303      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.601     ; 3.303      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.601     ; 3.303      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.601     ; 3.303      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.607     ; 3.297      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.607     ; 3.297      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.608     ; 3.296      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.608     ; 3.296      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.608     ; 3.296      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.608     ; 3.296      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.608     ; 3.296      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.608     ; 3.296      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.607     ; 3.297      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.607     ; 3.297      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.608     ; 3.296      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.607     ; 3.297      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.607     ; 3.297      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.608     ; 3.296      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.608     ; 3.296      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.608     ; 3.296      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.607     ; 3.297      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.607     ; 3.297      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.607     ; 3.297      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.607     ; 3.297      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.607     ; 3.297      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.607     ; 3.297      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.607     ; 3.297      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.601     ; 3.303      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.601     ; 3.303      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.601     ; 3.303      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.601     ; 3.303      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.601     ; 3.303      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.601     ; 3.303      ;
; 5.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.320     ; 3.678      ;
; 5.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.320     ; 3.678      ;
; 5.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.320     ; 3.678      ;
; 5.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.320     ; 3.678      ;
; 5.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.320     ; 3.678      ;
; 5.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.320     ; 3.678      ;
; 5.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.320     ; 3.678      ;
; 5.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.320     ; 3.678      ;
; 5.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.320     ; 3.678      ;
; 5.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.320     ; 3.678      ;
; 5.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.320     ; 3.678      ;
; 5.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.320     ; 3.678      ;
; 5.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.320     ; 3.678      ;
; 5.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.316     ; 3.718      ;
; 5.723 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.315     ; 3.694      ;
; 5.723 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.315     ; 3.694      ;
; 5.723 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.315     ; 3.694      ;
; 5.723 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.315     ; 3.694      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 5.188 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.178     ; 3.296      ;
; 5.188 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.178     ; 3.296      ;
; 5.188 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.178     ; 3.296      ;
; 5.208 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.201     ; 3.293      ;
; 5.208 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.201     ; 3.293      ;
; 5.208 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.201     ; 3.293      ;
; 5.208 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.201     ; 3.293      ;
; 5.208 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.201     ; 3.293      ;
; 5.208 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.201     ; 3.293      ;
; 5.208 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.201     ; 3.293      ;
; 5.209 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.218     ; 3.277      ;
; 5.209 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.212     ; 3.283      ;
; 5.209 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.212     ; 3.283      ;
; 5.217 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.201     ; 3.302      ;
; 5.218 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.199     ; 3.305      ;
; 5.218 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.199     ; 3.305      ;
; 5.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.211     ; 3.317      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.302      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.302      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.302      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.302      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.302      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.302      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.302      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.302      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.302      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.302      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.302      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.302      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.302      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.302      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.302      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.302      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.303      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.303      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.304      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.302      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.304      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.304      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.302      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.302      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.303      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.302      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.302      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.302      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.303      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.302      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.302      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.302      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.302      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.302      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.302      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.302      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.304      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.303      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.303      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.303      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.303      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.303      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.303      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.304      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.304      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.303      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.303      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.303      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.303      ;
; 5.618 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.303      ;
; 5.619 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.608     ; 3.297      ;
; 5.619 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.608     ; 3.297      ;
; 5.619 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.608     ; 3.297      ;
; 5.619 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.608     ; 3.297      ;
; 5.619 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.608     ; 3.297      ;
; 5.619 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.608     ; 3.297      ;
; 5.619 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.608     ; 3.297      ;
; 5.619 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.608     ; 3.297      ;
; 5.619 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.608     ; 3.297      ;
; 5.619 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.608     ; 3.297      ;
; 5.638 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.607     ; 3.317      ;
; 5.638 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.607     ; 3.317      ;
; 5.638 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.607     ; 3.317      ;
; 5.638 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.607     ; 3.317      ;
; 5.638 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.607     ; 3.317      ;
; 5.638 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.607     ; 3.317      ;
; 5.638 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.607     ; 3.317      ;
; 5.638 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.607     ; 3.317      ;
; 5.638 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.607     ; 3.317      ;
; 5.638 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.607     ; 3.317      ;
; 5.638 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.607     ; 3.317      ;
; 5.638 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.607     ; 3.317      ;
; 5.639 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.607     ; 3.318      ;
; 5.639 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.615     ; 3.310      ;
; 5.639 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.615     ; 3.310      ;
; 5.639 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.615     ; 3.310      ;
; 5.639 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.615     ; 3.310      ;
; 5.639 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.615     ; 3.310      ;
; 5.639 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 3.312      ;
; 5.639 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 3.312      ;
; 5.639 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 3.312      ;
; 5.639 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 3.312      ;
; 5.639 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 3.312      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|r_state_r[1]                                                                                                                                                      ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[12]                                                                                                                                                            ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[13]                                                                                                                                                            ;
; 4.691 ; 4.911        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[5]  ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[0] ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[2] ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[4] ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[5] ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[7] ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[8] ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[7] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[1] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[3] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[7] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[7] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|music_enb_r[1]                                                                                                                                                    ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|music_enb_r[2]                                                                                                                                                    ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|music_enb_r[3]                                                                                                                                                    ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|music_enb_r[5]                                                                                                                                                    ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|music_enb_r[6]                                                                                                                                                    ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[0]                                                                                                                                                         ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[14]                                                                                                                                                        ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[16]                                                                                                                                                        ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[30]                                                                                                                                                        ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[32]                                                                                                                                                        ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[46]                                                                                                                                                        ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[48]                                                                                                                                                        ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[62]                                                                                                                                                        ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|time_count_r[10]                                                                                                                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|time_count_r[11]                                                                                                                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|time_count_r[12]                                                                                                                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|time_count_r[13]                                                                                                                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|time_count_r[14]                                                                                                                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|time_count_r[15]                                                                                                                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|time_count_r[1]                                                                                                                                                   ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|time_count_r[2]                                                                                                                                                   ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|time_count_r[3]                                                                                                                                                   ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|time_count_r[8]                                                                                                                                                   ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[2]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[5]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[5]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[3] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[6] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[0] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[1] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[2] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[3] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[4] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[5] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[6] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[8] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[17]                                                                                                                                                        ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[1]                                                                                                                                                         ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[25]                                                                                                                                                        ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[33]                                                                                                                                                        ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[41]                                                                                                                                                        ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[49]                                                                                                                                                        ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[56]                                                                                                                                                        ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[57]                                                                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                                                            ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                         ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+
; 9.662 ; 9.850        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]                 ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]                ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]                ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]                 ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]                 ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]                 ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]                 ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]                 ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]                 ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]                 ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]                 ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]                 ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0]       ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1]       ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2]       ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3]       ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]          ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]          ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[3]           ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[4]           ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[5]           ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[7]           ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[9]           ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]          ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]          ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[14]          ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[15]          ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[6]           ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[8]           ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]                ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]                ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]                ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]                ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]                ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]                ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]                ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]                ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]                ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]                ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]                ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]                ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]                ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]              ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]             ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]             ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]             ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]             ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]             ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]             ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]              ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]              ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]              ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]              ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]              ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]              ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]              ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]              ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]              ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[0]                         ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[10]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[11]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[12]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[13]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[14]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[15]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[16]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[17]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[18]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[19]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[1]                         ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[20]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[21]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[22]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[23]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[24]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[25]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[26]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[27]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[28]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[29]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[2]                         ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[30]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[31]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[3]                         ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[4]                         ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[5]                         ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[6]                         ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[7]                         ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[8]                         ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[9]                         ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_0                          ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_1                          ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_2                          ;
; 9.815 ; 9.815        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u8|mI2C_CTRL_CLK|clk                           ;
; 9.818 ; 9.818        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|o                              ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; 9.819  ; 9.819        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.181 ; 10.181       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[2] ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[4] ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[6] ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[2] ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[4] ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[6] ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[0] ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[0] ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[2] ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[2] ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 12.209 ; 12.429       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[1] ;
; 12.209 ; 12.429       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[1] ;
; 12.209 ; 12.429       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[0] ;
; 12.209 ; 12.429       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[1] ;
; 12.209 ; 12.429       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ;
; 12.209 ; 12.429       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[4] ;
; 12.209 ; 12.429       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[6] ;
; 12.209 ; 12.429       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ;
; 12.209 ; 12.429       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ;
; 12.209 ; 12.429       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[0] ;
; 12.209 ; 12.429       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[1] ;
; 12.209 ; 12.429       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ;
; 12.209 ; 12.429       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[4] ;
; 12.209 ; 12.429       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[6] ;
; 12.209 ; 12.429       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ;
; 12.209 ; 12.429       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ;
; 12.209 ; 12.429       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 12.209 ; 12.429       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 12.241 ; 12.429       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|H_count_r[0]                                                                                                                                                     ;
; 12.246 ; 12.434       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|mNote_r[32]                                                                                                                                                      ;
; 12.246 ; 12.434       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|mNote_r[48]                                                                                                                                                      ;
; 12.246 ; 12.434       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|mNote_r[49]                                                                                                                                                      ;
; 12.246 ; 12.481       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 12.249 ; 12.484       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ;
; 12.249 ; 12.484       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ;
; 12.249 ; 12.484       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 12.249 ; 12.484       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 12.249 ; 12.484       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 12.249 ; 12.484       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 12.249 ; 12.484       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 12.249 ; 12.484       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 12.249 ; 12.484       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 12.249 ; 12.484       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 12.249 ; 12.484       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 12.249 ; 12.484       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 12.249 ; 12.484       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+---------------------------------------+
; 83.038 ; 83.258       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|record_data_r[11] ;
; 83.038 ; 83.258       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|record_data_r[2]  ;
; 83.038 ; 83.258       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|record_data_r[3]  ;
; 83.039 ; 83.259       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[0]           ;
; 83.039 ; 83.259       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[13]          ;
; 83.039 ; 83.259       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[14]          ;
; 83.039 ; 83.259       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[17]          ;
; 83.039 ; 83.259       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[19]          ;
; 83.039 ; 83.259       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[23]          ;
; 83.039 ; 83.259       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[25]          ;
; 83.039 ; 83.259       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[27]          ;
; 83.039 ; 83.259       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[28]          ;
; 83.039 ; 83.259       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[31]          ;
; 83.039 ; 83.259       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[3]           ;
; 83.039 ; 83.259       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[51]          ;
; 83.039 ; 83.259       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[60]          ;
; 83.039 ; 83.259       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[61]          ;
; 83.039 ; 83.259       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[6]           ;
; 83.039 ; 83.259       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[7]           ;
; 83.039 ; 83.259       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[8]           ;
; 83.039 ; 83.259       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|state_r[3]          ;
; 83.039 ; 83.259       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|r_count_r[0]      ;
; 83.039 ; 83.259       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|r_count_r[1]      ;
; 83.039 ; 83.259       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|r_count_r[2]      ;
; 83.039 ; 83.259       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|r_count_r[3]      ;
; 83.040 ; 83.260       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[2]           ;
; 83.040 ; 83.260       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[3]           ;
; 83.040 ; 83.260       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[4]           ;
; 83.040 ; 83.260       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[6]           ;
; 83.040 ; 83.260       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[7]           ;
; 83.040 ; 83.260       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[10]          ;
; 83.040 ; 83.260       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[11]          ;
; 83.040 ; 83.260       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[12]          ;
; 83.040 ; 83.260       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[15]          ;
; 83.040 ; 83.260       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[1]           ;
; 83.040 ; 83.260       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[2]           ;
; 83.040 ; 83.260       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[35]          ;
; 83.040 ; 83.260       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[39]          ;
; 83.040 ; 83.260       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[42]          ;
; 83.040 ; 83.260       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[43]          ;
; 83.040 ; 83.260       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[4]           ;
; 83.040 ; 83.260       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[50]          ;
; 83.040 ; 83.260       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[52]          ;
; 83.040 ; 83.260       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[53]          ;
; 83.040 ; 83.260       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[54]          ;
; 83.040 ; 83.260       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[55]          ;
; 83.040 ; 83.260       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[5]           ;
; 83.040 ; 83.260       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[9]           ;
; 83.040 ; 83.260       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|finish_r            ;
; 83.040 ; 83.260       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|state_r[0]          ;
; 83.040 ; 83.260       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|state_r[1]          ;
; 83.040 ; 83.260       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|state_r[2]          ;
; 83.040 ; 83.260       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[13]        ;
; 83.040 ; 83.260       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[14]        ;
; 83.040 ; 83.260       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[15]        ;
; 83.040 ; 83.260       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[16]        ;
; 83.040 ; 83.260       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[17]        ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[0]           ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[10]          ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[11]          ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[12]          ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[13]          ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[14]          ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[15]          ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[16]          ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[17]          ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[18]          ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[19]          ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[1]           ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[5]           ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[8]           ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[9]           ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[0]         ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[10]        ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[11]        ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[12]        ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[18]        ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[19]        ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[1]         ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[2]         ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[3]         ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[4]         ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[5]         ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[6]         ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[7]         ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[8]         ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[9]         ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|bar_count_r[0]    ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|bar_count_r[1]    ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|bar_count_r[2]    ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|bar_count_r[3]    ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|flag_r            ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|state_r[0]        ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|state_r[1]        ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|state_r[2]        ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|write_r           ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[16]          ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[18]          ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[21]          ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[22]          ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                             ;
+----------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                      ;
+----------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------------------------------+
; 9999.707 ; 9999.927     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|ack_r           ;
; 9999.707 ; 9999.927     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ;
; 9999.707 ; 9999.927     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ;
; 9999.707 ; 9999.927     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ;
; 9999.707 ; 9999.927     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ;
; 9999.707 ; 9999.927     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23]      ;
; 9999.707 ; 9999.927     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ;
; 9999.707 ; 9999.927     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ;
; 9999.707 ; 9999.927     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ;
; 9999.707 ; 9999.927     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ;
; 9999.707 ; 9999.927     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ;
; 9999.707 ; 9999.927     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ;
; 9999.707 ; 9999.927     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ;
; 9999.707 ; 9999.927     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r           ;
; 9999.707 ; 9999.927     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|sda_r           ;
; 9999.707 ; 9999.927     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3]  ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[1] ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|finished_r      ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[0]                           ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[10]                          ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[1]                           ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[5]                           ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[7]                           ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[9]                           ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|finished_r                          ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|send_start_r                        ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ;
; 9999.711 ; 9999.931     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ;
; 9999.881 ; 10000.069    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ;
; 9999.881 ; 10000.069    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ;
; 9999.881 ; 10000.069    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ;
; 9999.881 ; 10000.069    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3]  ;
; 9999.881 ; 10000.069    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ;
; 9999.881 ; 10000.069    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[1] ;
; 9999.881 ; 10000.069    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ;
; 9999.881 ; 10000.069    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ;
; 9999.881 ; 10000.069    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ;
; 9999.881 ; 10000.069    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ;
; 9999.881 ; 10000.069    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ;
; 9999.881 ; 10000.069    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ;
; 9999.881 ; 10000.069    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ;
; 9999.881 ; 10000.069    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ;
; 9999.881 ; 10000.069    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ;
; 9999.881 ; 10000.069    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ;
; 9999.881 ; 10000.069    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ;
; 9999.881 ; 10000.069    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ;
; 9999.881 ; 10000.069    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ;
; 9999.881 ; 10000.069    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ;
; 9999.881 ; 10000.069    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|finished_r      ;
; 9999.881 ; 10000.069    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ;
; 9999.881 ; 10000.069    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ;
; 9999.881 ; 10000.069    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ;
; 9999.881 ; 10000.069    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ;
; 9999.881 ; 10000.069    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ;
; 9999.881 ; 10000.069    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[0]                           ;
; 9999.881 ; 10000.069    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[10]                          ;
; 9999.881 ; 10000.069    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ;
; 9999.881 ; 10000.069    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ;
; 9999.881 ; 10000.069    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ;
; 9999.881 ; 10000.069    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[1]                           ;
; 9999.881 ; 10000.069    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ;
; 9999.881 ; 10000.069    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ;
; 9999.881 ; 10000.069    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ;
; 9999.881 ; 10000.069    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[5]                           ;
; 9999.881 ; 10000.069    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ;
; 9999.881 ; 10000.069    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[7]                           ;
; 9999.881 ; 10000.069    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[9]                           ;
; 9999.881 ; 10000.069    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|finished_r                          ;
; 9999.881 ; 10000.069    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|send_start_r                        ;
+----------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+
; KEY[*]       ; CLOCK_50   ; 8.350  ; 8.979  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]      ; CLOCK_50   ; 8.350  ; 8.979  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 7.084  ; 7.593  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 7.084  ; 7.593  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.603  ; 7.082  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 6.361  ; 6.882  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 6.254  ; 6.815  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.065  ; 6.619  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.084  ; 6.621  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.065  ; 6.612  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.178  ; 6.754  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 6.084  ; 6.564  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 6.055  ; 6.479  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.778  ; 6.235  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.874  ; 6.369  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.853  ; 6.339  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.821  ; 6.381  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.921  ; 7.428  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.315  ; 6.840  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK_50   ; 10.833 ; 11.427 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]       ; CLOCK_50   ; 10.646 ; 11.265 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]       ; CLOCK_50   ; 6.768  ; 7.267  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]       ; CLOCK_50   ; 7.030  ; 7.560  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]       ; CLOCK_50   ; 6.762  ; 7.258  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]       ; CLOCK_50   ; 7.178  ; 7.722  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]       ; CLOCK_50   ; 6.826  ; 7.386  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]       ; CLOCK_50   ; 6.811  ; 7.345  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]       ; CLOCK_50   ; 7.033  ; 7.607  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]       ; CLOCK_50   ; 7.250  ; 7.838  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[10]      ; CLOCK_50   ; 10.367 ; 10.936 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[11]      ; CLOCK_50   ; 10.428 ; 11.031 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[12]      ; CLOCK_50   ; 10.740 ; 11.309 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[13]      ; CLOCK_50   ; 10.833 ; 11.427 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[14]      ; CLOCK_50   ; 10.488 ; 11.113 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[15]      ; CLOCK_50   ; 10.493 ; 11.100 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[16]      ; CLOCK_50   ; 10.663 ; 11.172 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[17]      ; CLOCK_50   ; 10.603 ; 11.132 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.131  ; 5.529  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.752  ; 5.130  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.666  ; 5.066  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.868  ; 5.256  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.933  ; 5.324  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.490  ; 4.895  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.363  ; 4.741  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.671  ; 5.070  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.008  ; 5.389  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.761  ; 5.186  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.131  ; 5.529  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.705  ; 5.097  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.903  ; 5.331  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.898  ; 5.335  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.794  ; 4.215  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.939  ; 5.320  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.845  ; 5.246  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.691  ; 5.108  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.127  ; 5.517  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.638  ; 5.044  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.091  ; 5.493  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.770  ; 4.191  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.280  ; 4.667  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.304  ; 4.674  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.807  ; 4.227  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.781  ; 4.201  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.464  ; 4.856  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; KEY[*]       ; CLOCK2_50  ; 8.740  ; 9.437  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  KEY[0]      ; CLOCK2_50  ; 7.119  ; 7.755  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  KEY[1]      ; CLOCK2_50  ; 8.740  ; 9.437  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]        ; CLOCK2_50  ; 11.887 ; 12.465 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[0]       ; CLOCK2_50  ; 11.887 ; 12.465 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[10]      ; CLOCK2_50  ; 9.350  ; 10.037 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[11]      ; CLOCK2_50  ; 9.313  ; 10.000 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[12]      ; CLOCK2_50  ; 9.695  ; 10.262 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[13]      ; CLOCK2_50  ; 9.822  ; 10.406 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[14]      ; CLOCK2_50  ; 9.111  ; 9.771  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[15]      ; CLOCK2_50  ; 9.246  ; 9.909  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[16]      ; CLOCK2_50  ; 9.322  ; 9.833  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[17]      ; CLOCK2_50  ; 9.101  ; 9.631  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+
; KEY[*]       ; CLOCK_50   ; -6.093 ; -6.679 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]      ; CLOCK_50   ; -6.093 ; -6.679 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; -4.296 ; -4.755 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -4.874 ; -5.424 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -5.146 ; -5.663 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -4.877 ; -5.420 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -4.966 ; -5.509 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -4.943 ; -5.496 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -4.934 ; -5.477 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -5.002 ; -5.558 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -4.885 ; -5.450 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -4.652 ; -5.129 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -4.296 ; -4.755 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -4.644 ; -5.097 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -4.706 ; -5.202 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -4.645 ; -5.135 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -4.954 ; -5.498 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -4.913 ; -5.464 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -5.121 ; -5.630 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK_50   ; -5.460 ; -6.029 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]       ; CLOCK_50   ; -5.460 ; -6.029 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]       ; CLOCK_50   ; -5.686 ; -6.212 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]       ; CLOCK_50   ; -5.937 ; -6.442 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]       ; CLOCK_50   ; -5.680 ; -6.198 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]       ; CLOCK_50   ; -6.075 ; -6.602 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]       ; CLOCK_50   ; -5.756 ; -6.304 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]       ; CLOCK_50   ; -5.745 ; -6.271 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]       ; CLOCK_50   ; -5.927 ; -6.458 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]       ; CLOCK_50   ; -6.135 ; -6.689 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[10]      ; CLOCK_50   ; -6.493 ; -7.005 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[11]      ; CLOCK_50   ; -6.538 ; -7.072 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[12]      ; CLOCK_50   ; -6.799 ; -7.330 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[13]      ; CLOCK_50   ; -6.883 ; -7.448 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[14]      ; CLOCK_50   ; -6.606 ; -7.173 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[15]      ; CLOCK_50   ; -6.613 ; -7.162 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[16]      ; CLOCK_50   ; -6.738 ; -7.232 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[17]      ; CLOCK_50   ; -6.622 ; -7.122 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -2.978 ; -3.377 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -3.922 ; -4.279 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -3.841 ; -4.218 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -4.047 ; -4.424 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -4.111 ; -4.490 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -3.673 ; -4.056 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -3.550 ; -3.907 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -3.845 ; -4.223 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -4.168 ; -4.528 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -3.934 ; -4.335 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -4.300 ; -4.686 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -3.877 ; -4.248 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -4.070 ; -4.475 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -4.077 ; -4.500 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -3.002 ; -3.400 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -4.116 ; -4.485 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -4.025 ; -4.414 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -3.863 ; -4.258 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -4.296 ; -4.674 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -3.811 ; -4.196 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -4.261 ; -4.650 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -2.978 ; -3.377 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -3.470 ; -3.836 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -3.492 ; -3.841 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -3.013 ; -3.411 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -2.989 ; -3.387 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -3.661 ; -4.041 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; KEY[*]       ; CLOCK2_50  ; -5.745 ; -6.374 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  KEY[0]      ; CLOCK2_50  ; -5.745 ; -6.374 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  KEY[1]      ; CLOCK2_50  ; -7.002 ; -7.627 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]        ; CLOCK2_50  ; -5.317 ; -5.931 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[0]       ; CLOCK2_50  ; -5.317 ; -5.931 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[10]      ; CLOCK2_50  ; -7.476 ; -8.041 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[11]      ; CLOCK2_50  ; -7.440 ; -8.001 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[12]      ; CLOCK2_50  ; -7.700 ; -8.249 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[13]      ; CLOCK2_50  ; -7.820 ; -8.393 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[14]      ; CLOCK2_50  ; -7.257 ; -7.813 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[15]      ; CLOCK2_50  ; -7.393 ; -7.951 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[16]      ; CLOCK2_50  ; -7.395 ; -7.897 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[17]      ; CLOCK2_50  ; -7.181 ; -7.702 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 9.714  ; 9.868  ; Rise       ; CLOCK2_50                                        ;
; D5M_SCLK       ; CLOCK2_50  ; 7.735  ; 7.501  ; Rise       ; CLOCK2_50                                        ;
; AUD_XCK        ; CLOCK_50   ; 2.838  ;        ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 8.599  ; 8.780  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 8.599  ; 8.780  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 10.625 ; 10.267 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 6.229  ; 6.187  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 7.186  ; 7.143  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 7.238  ; 7.184  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 6.823  ; 6.772  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 8.511  ; 8.494  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 7.965  ; 7.918  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 8.307  ; 8.132  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 7.120  ; 7.044  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 8.901  ; 8.810  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 10.625 ; 10.267 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 6.866  ; 6.877  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 6.182  ; 6.135  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 9.075  ; 8.734  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 6.962  ; 6.906  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 6.139  ; 6.126  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 9.351  ; 8.944  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 5.410  ; 5.339  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 5.965  ; 6.022  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 7.941  ; 7.791  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 9.364  ; 8.907  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 8.021  ; 7.937  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 5.258  ; 5.290  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 6.884  ; 6.888  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 7.075  ; 6.944  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 6.083  ; 5.992  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 6.617  ; 6.659  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 6.036  ; 6.022  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 7.200  ; 7.073  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 6.449  ; 6.421  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 6.346  ; 6.191  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 6.592  ; 6.423  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 6.300  ; 6.201  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 5.306  ; 5.322  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 7.095  ; 7.111  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 8.021  ; 7.937  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 6.700  ; 6.716  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 5.888  ; 5.854  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 7.229  ; 7.323  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 6.485  ; 6.597  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK        ; CLOCK_50   ;        ; 2.720  ; Fall       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK       ; CLOCK_50   ; 9.956  ; 9.917  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SDAT       ; CLOCK_50   ; 9.870  ; 10.042 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 5.714  ; 5.591  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 4.509  ; 4.418  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 4.615  ; 4.538  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 5.066  ; 4.956  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 4.929  ; 4.874  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 5.280  ; 5.202  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 5.229  ; 5.145  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 5.276  ; 5.192  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 5.714  ; 5.591  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 5.174  ; 5.081  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 5.514  ; 5.479  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 4.161  ; 4.074  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 5.160  ; 5.084  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_BA[*]     ; CLOCK2_50  ; 5.209  ; 5.143  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 5.209  ; 5.143  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 4.545  ; 4.447  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CAS_N     ; CLOCK2_50  ; 4.942  ; 4.866  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CKE       ; CLOCK2_50  ; 5.281  ; 5.233  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CS_N      ; CLOCK2_50  ; 4.219  ; 4.131  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 8.543  ; 8.464  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 6.695  ; 6.612  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 7.110  ; 6.900  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 6.742  ; 6.580  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 6.340  ; 6.237  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 7.118  ; 6.908  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 6.915  ; 6.745  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 6.594  ; 6.437  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 6.749  ; 6.659  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 6.668  ; 6.537  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 7.104  ; 6.892  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 6.280  ; 6.118  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 6.339  ; 6.227  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 6.557  ; 6.381  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 6.911  ; 6.691  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 6.454  ; 6.318  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 6.321  ; 6.214  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 8.058  ; 7.878  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 8.543  ; 8.464  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 7.154  ; 6.980  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 7.819  ; 7.722  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 7.675  ; 7.529  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 8.499  ; 8.270  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 7.634  ; 7.548  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 7.631  ; 7.408  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 6.540  ; 6.362  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 7.045  ; 6.978  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 7.338  ; 7.207  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 7.190  ; 7.020  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 7.267  ; 7.153  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 7.219  ; 7.111  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 6.935  ; 6.928  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 6.549  ; 6.388  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 4.898  ; 4.814  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 4.172  ; 4.112  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 4.697  ; 4.657  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 4.898  ; 4.814  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 4.053  ; 3.985  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_RAS_N     ; CLOCK2_50  ; 4.681  ; 4.638  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_WE_N      ; CLOCK2_50  ; 5.680  ; 5.595  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX0[*]        ; CLOCK2_50  ; 14.425 ; 14.406 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[0]       ; CLOCK2_50  ; 10.060 ; 10.161 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[1]       ; CLOCK2_50  ; 14.425 ; 14.406 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[2]       ; CLOCK2_50  ; 13.485 ; 13.469 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[3]       ; CLOCK2_50  ; 14.173 ; 14.339 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[4]       ; CLOCK2_50  ; 9.822  ; 9.854  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[5]       ; CLOCK2_50  ; 12.544 ; 12.964 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[6]       ; CLOCK2_50  ; 12.768 ; 12.491 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX1[*]        ; CLOCK2_50  ; 14.239 ; 13.865 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[0]       ; CLOCK2_50  ; 11.438 ; 11.515 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[1]       ; CLOCK2_50  ; 12.083 ; 11.991 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[2]       ; CLOCK2_50  ; 11.950 ; 11.800 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[3]       ; CLOCK2_50  ; 11.998 ; 12.090 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[4]       ; CLOCK2_50  ; 12.325 ; 12.508 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[5]       ; CLOCK2_50  ; 11.216 ; 11.753 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[6]       ; CLOCK2_50  ; 14.239 ; 13.865 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX4[*]        ; CLOCK2_50  ; 8.812  ; 8.982  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[0]       ; CLOCK2_50  ; 8.166  ; 7.995  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[1]       ; CLOCK2_50  ; 7.699  ; 7.679  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[2]       ; CLOCK2_50  ; 7.414  ; 7.269  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[3]       ; CLOCK2_50  ; 8.630  ; 8.459  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[4]       ; CLOCK2_50  ; 7.859  ; 7.661  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[5]       ; CLOCK2_50  ; 7.752  ; 7.620  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[6]       ; CLOCK2_50  ; 8.812  ; 8.982  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX6[*]        ; CLOCK2_50  ; 8.663  ; 8.208  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[0]       ; CLOCK2_50  ; 6.834  ; 6.615  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[1]       ; CLOCK2_50  ; 6.922  ; 6.781  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[2]       ; CLOCK2_50  ; 7.001  ; 6.838  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[3]       ; CLOCK2_50  ; 6.156  ; 6.059  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[4]       ; CLOCK2_50  ; 6.313  ; 6.096  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[5]       ; CLOCK2_50  ; 8.663  ; 8.208  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[6]       ; CLOCK2_50  ; 6.714  ; 6.902  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; LEDR[*]        ; CLOCK2_50  ; 11.394 ; 11.461 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[0]       ; CLOCK2_50  ; 9.686  ; 9.561  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[1]       ; CLOCK2_50  ; 7.426  ; 7.526  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[2]       ; CLOCK2_50  ; 9.052  ; 9.046  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[3]       ; CLOCK2_50  ; 11.394 ; 11.461 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[4]       ; CLOCK2_50  ; 10.587 ; 10.541 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[5]       ; CLOCK2_50  ; 9.226  ; 9.183  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[6]       ; CLOCK2_50  ; 9.791  ; 9.594  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CLK       ; CLOCK2_50  ; -0.095 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1]   ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.251 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1]   ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.849  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2]   ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.693  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2]   ;
; VGA_CLK        ; CLOCK2_50  ; 2.832  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_B[*]       ; CLOCK2_50  ; 6.941  ; 6.737  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[0]      ; CLOCK2_50  ; 6.473  ; 6.418  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[1]      ; CLOCK2_50  ; 6.941  ; 6.737  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[2]      ; CLOCK2_50  ; 5.779  ; 5.661  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[3]      ; CLOCK2_50  ; 6.115  ; 6.033  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[4]      ; CLOCK2_50  ; 5.869  ; 5.799  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[5]      ; CLOCK2_50  ; 6.638  ; 6.513  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[6]      ; CLOCK2_50  ; 6.346  ; 6.175  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[7]      ; CLOCK2_50  ; 6.565  ; 6.532  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_BLANK_N    ; CLOCK2_50  ; 7.220  ; 7.089  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.675  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_G[*]       ; CLOCK2_50  ; 6.079  ; 5.957  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[0]      ; CLOCK2_50  ; 5.860  ; 5.763  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[1]      ; CLOCK2_50  ; 6.079  ; 5.946  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[2]      ; CLOCK2_50  ; 5.947  ; 5.854  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[3]      ; CLOCK2_50  ; 6.023  ; 5.932  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[4]      ; CLOCK2_50  ; 5.882  ; 5.754  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[5]      ; CLOCK2_50  ; 5.158  ; 5.118  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[6]      ; CLOCK2_50  ; 5.470  ; 5.368  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[7]      ; CLOCK2_50  ; 5.961  ; 5.957  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_HS         ; CLOCK2_50  ; 7.207  ; 7.071  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_R[*]       ; CLOCK2_50  ; 7.392  ; 7.256  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[0]      ; CLOCK2_50  ; 6.311  ; 6.242  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[1]      ; CLOCK2_50  ; 5.517  ; 5.508  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[2]      ; CLOCK2_50  ; 7.118  ; 6.970  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[3]      ; CLOCK2_50  ; 7.162  ; 7.015  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[4]      ; CLOCK2_50  ; 7.262  ; 7.256  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[5]      ; CLOCK2_50  ; 7.392  ; 7.231  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[6]      ; CLOCK2_50  ; 6.351  ; 6.350  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[7]      ; CLOCK2_50  ; 6.722  ; 6.632  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_VS         ; CLOCK2_50  ; 5.514  ; 5.499  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 9.366  ; 9.509  ; Rise       ; CLOCK2_50                                        ;
; D5M_SCLK       ; CLOCK2_50  ; 7.467  ; 7.239  ; Rise       ; CLOCK2_50                                        ;
; AUD_XCK        ; CLOCK_50   ; 2.293  ;        ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 7.868  ; 8.044  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 7.868  ; 8.044  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 4.642  ; 4.556  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 5.286  ; 5.253  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 5.763  ; 5.717  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 6.095  ; 6.012  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 5.887  ; 5.799  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 7.509  ; 7.438  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 6.991  ; 6.967  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 7.261  ; 7.106  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 6.165  ; 6.122  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 7.307  ; 7.189  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 9.464  ; 9.106  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 5.862  ; 5.834  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 5.347  ; 5.354  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 8.004  ; 7.641  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 6.157  ; 6.085  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 5.379  ; 5.345  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 8.543  ; 8.105  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 4.642  ; 4.556  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 5.191  ; 5.174  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 6.665  ; 6.563  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 7.712  ; 7.289  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 4.606  ; 4.633  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 4.606  ; 4.633  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 6.167  ; 6.166  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 6.351  ; 6.221  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 5.399  ; 5.306  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 5.910  ; 5.946  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 5.353  ; 5.336  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 6.471  ; 6.345  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 5.748  ; 5.718  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 5.652  ; 5.499  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 5.887  ; 5.721  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 5.606  ; 5.508  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 4.652  ; 4.664  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 6.369  ; 6.380  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 7.259  ; 7.174  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 5.990  ; 6.001  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 5.211  ; 5.174  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 6.123  ; 6.208  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 5.779  ; 5.891  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK        ; CLOCK_50   ;        ; 2.176  ; Fall       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK       ; CLOCK_50   ; 9.113  ; 9.080  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SDAT       ; CLOCK_50   ; 9.029  ; 9.198  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 3.547  ; 3.459  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 3.886  ; 3.795  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 3.987  ; 3.910  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 4.415  ; 4.306  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 4.291  ; 4.234  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 4.626  ; 4.548  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 4.577  ; 4.493  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 4.617  ; 4.533  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 5.038  ; 4.916  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 4.525  ; 4.432  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 4.851  ; 4.814  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 3.547  ; 3.459  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 4.512  ; 4.434  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_BA[*]     ; CLOCK2_50  ; 3.921  ; 3.824  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 4.553  ; 4.487  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 3.921  ; 3.824  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CAS_N     ; CLOCK2_50  ; 4.303  ; 4.225  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CKE       ; CLOCK2_50  ; 4.629  ; 4.579  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CS_N      ; CLOCK2_50  ; 3.609  ; 3.520  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 4.887  ; 4.735  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 5.665  ; 5.567  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 5.502  ; 5.311  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 5.760  ; 5.576  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 5.367  ; 5.233  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 5.302  ; 5.127  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 5.779  ; 5.626  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 5.557  ; 5.426  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 5.763  ; 5.657  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 5.083  ; 4.900  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 5.575  ; 5.387  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 5.335  ; 5.206  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 5.086  ; 4.956  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 5.295  ; 5.124  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 5.092  ; 4.919  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 5.146  ; 5.000  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 4.887  ; 4.735  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 6.208  ; 6.064  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 7.401  ; 7.299  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 5.922  ; 5.740  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 6.287  ; 6.146  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 6.028  ; 5.861  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 7.134  ; 6.919  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 6.283  ; 6.139  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 5.806  ; 5.612  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 5.121  ; 4.965  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 6.041  ; 5.926  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 6.142  ; 5.988  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 6.192  ; 6.023  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 5.666  ; 5.517  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 5.984  ; 5.824  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 5.626  ; 5.537  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 5.743  ; 5.587  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 3.443  ; 3.374  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 3.565  ; 3.503  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 4.068  ; 4.025  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 4.261  ; 4.176  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 3.443  ; 3.374  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_RAS_N     ; CLOCK2_50  ; 4.051  ; 4.006  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_WE_N      ; CLOCK2_50  ; 5.011  ; 4.926  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX0[*]        ; CLOCK2_50  ; 7.912  ; 7.777  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[0]       ; CLOCK2_50  ; 8.379  ; 8.512  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[1]       ; CLOCK2_50  ; 9.604  ; 9.546  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[2]       ; CLOCK2_50  ; 8.645  ; 8.820  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[3]       ; CLOCK2_50  ; 9.271  ; 9.439  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[4]       ; CLOCK2_50  ; 8.184  ; 8.279  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[5]       ; CLOCK2_50  ; 10.870 ; 11.278 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[6]       ; CLOCK2_50  ; 7.912  ; 7.777  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX1[*]        ; CLOCK2_50  ; 8.368  ; 8.654  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[0]       ; CLOCK2_50  ; 8.368  ; 8.654  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[1]       ; CLOCK2_50  ; 9.064  ; 8.930  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[2]       ; CLOCK2_50  ; 9.095  ; 9.082  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[3]       ; CLOCK2_50  ; 8.938  ; 9.073  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[4]       ; CLOCK2_50  ; 9.476  ; 9.762  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[5]       ; CLOCK2_50  ; 10.388 ; 10.919 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[6]       ; CLOCK2_50  ; 11.392 ; 10.952 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX4[*]        ; CLOCK2_50  ; 5.699  ; 5.558  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[0]       ; CLOCK2_50  ; 6.621  ; 6.507  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[1]       ; CLOCK2_50  ; 6.197  ; 6.218  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[2]       ; CLOCK2_50  ; 5.967  ; 5.819  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[3]       ; CLOCK2_50  ; 6.544  ; 6.365  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[4]       ; CLOCK2_50  ; 6.345  ; 6.192  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[5]       ; CLOCK2_50  ; 5.699  ; 5.558  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[6]       ; CLOCK2_50  ; 7.524  ; 7.691  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX6[*]        ; CLOCK2_50  ; 4.989  ; 4.984  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[0]       ; CLOCK2_50  ; 5.639  ; 5.545  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[1]       ; CLOCK2_50  ; 5.742  ; 5.654  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[2]       ; CLOCK2_50  ; 5.814  ; 5.728  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[3]       ; CLOCK2_50  ; 4.989  ; 4.984  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[4]       ; CLOCK2_50  ; 5.141  ; 5.038  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[5]       ; CLOCK2_50  ; 7.503  ; 7.114  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[6]       ; CLOCK2_50  ; 5.610  ; 5.723  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; LEDR[*]        ; CLOCK2_50  ; 6.690  ; 6.784  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[0]       ; CLOCK2_50  ; 8.861  ; 8.740  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[1]       ; CLOCK2_50  ; 6.690  ; 6.784  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[2]       ; CLOCK2_50  ; 8.250  ; 8.243  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[3]       ; CLOCK2_50  ; 10.499 ; 10.562 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[4]       ; CLOCK2_50  ; 9.724  ; 9.678  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[5]       ; CLOCK2_50  ; 8.418  ; 8.375  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[6]       ; CLOCK2_50  ; 8.961  ; 8.771  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CLK       ; CLOCK2_50  ; -0.639 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1]   ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.793 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1]   ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.306  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2]   ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.153  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2]   ;
; VGA_CLK        ; CLOCK2_50  ; 2.288  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_B[*]       ; CLOCK2_50  ; 5.107  ; 4.989  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[0]      ; CLOCK2_50  ; 5.774  ; 5.717  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[1]      ; CLOCK2_50  ; 6.223  ; 6.024  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[2]      ; CLOCK2_50  ; 5.107  ; 4.989  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[3]      ; CLOCK2_50  ; 5.430  ; 5.347  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[4]      ; CLOCK2_50  ; 5.194  ; 5.122  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[5]      ; CLOCK2_50  ; 5.932  ; 5.807  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[6]      ; CLOCK2_50  ; 5.650  ; 5.482  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[7]      ; CLOCK2_50  ; 5.861  ; 5.825  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_BLANK_N    ; CLOCK2_50  ; 6.490  ; 6.361  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.134  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_G[*]       ; CLOCK2_50  ; 4.512  ; 4.469  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[0]      ; CLOCK2_50  ; 5.183  ; 5.086  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[1]      ; CLOCK2_50  ; 5.393  ; 5.261  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[2]      ; CLOCK2_50  ; 5.267  ; 5.175  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[3]      ; CLOCK2_50  ; 5.339  ; 5.248  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[4]      ; CLOCK2_50  ; 5.206  ; 5.079  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[5]      ; CLOCK2_50  ; 4.512  ; 4.469  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[6]      ; CLOCK2_50  ; 4.809  ; 4.707  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[7]      ; CLOCK2_50  ; 5.282  ; 5.273  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_HS         ; CLOCK2_50  ; 6.477  ; 6.342  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_R[*]       ; CLOCK2_50  ; 4.855  ; 4.842  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[0]      ; CLOCK2_50  ; 5.618  ; 5.547  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[1]      ; CLOCK2_50  ; 4.855  ; 4.842  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[2]      ; CLOCK2_50  ; 6.394  ; 6.247  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[3]      ; CLOCK2_50  ; 6.435  ; 6.289  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[4]      ; CLOCK2_50  ; 6.530  ; 6.520  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[5]      ; CLOCK2_50  ; 6.655  ; 6.497  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[6]      ; CLOCK2_50  ; 5.656  ; 5.651  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[7]      ; CLOCK2_50  ; 6.012  ; 5.922  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_VS         ; CLOCK2_50  ; 4.852  ; 4.834  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; SW[0]      ; SRAM_ADDR[0]  ; 10.682 ; 10.592 ; 11.280 ; 11.181 ;
; SW[0]      ; SRAM_ADDR[1]  ; 12.278 ; 12.192 ; 12.922 ; 12.870 ;
; SW[0]      ; SRAM_ADDR[2]  ; 11.627 ; 11.512 ; 12.231 ; 12.107 ;
; SW[0]      ; SRAM_ADDR[3]  ; 11.905 ; 11.780 ; 12.553 ; 12.419 ;
; SW[0]      ; SRAM_ADDR[4]  ; 14.010 ; 13.911 ; 14.636 ; 14.589 ;
; SW[0]      ; SRAM_ADDR[5]  ; 13.319 ; 13.348 ; 14.023 ; 13.923 ;
; SW[0]      ; SRAM_ADDR[6]  ; 13.140 ; 13.036 ; 13.803 ; 13.570 ;
; SW[0]      ; SRAM_ADDR[7]  ; 12.680 ; 12.655 ; 13.384 ; 13.230 ;
; SW[0]      ; SRAM_ADDR[8]  ; 13.997 ; 13.825 ; 14.600 ; 14.539 ;
; SW[0]      ; SRAM_ADDR[9]  ; 15.448 ; 15.172 ; 16.158 ; 15.753 ;
; SW[0]      ; SRAM_ADDR[10] ; 11.410 ; 11.367 ; 12.013 ; 12.008 ;
; SW[0]      ; SRAM_ADDR[11] ; 12.586 ; 12.504 ; 13.179 ; 13.135 ;
; SW[0]      ; SRAM_ADDR[12] ; 13.603 ; 13.215 ; 14.207 ; 13.857 ;
; SW[0]      ; SRAM_ADDR[13] ; 11.561 ; 11.444 ; 12.163 ; 12.083 ;
; SW[0]      ; SRAM_ADDR[14] ; 10.968 ; 10.875 ; 11.572 ; 11.517 ;
; SW[0]      ; SRAM_ADDR[15] ; 14.138 ; 13.664 ; 14.742 ; 14.306 ;
; SW[0]      ; SRAM_ADDR[16] ; 9.971  ; 9.853  ; 10.574 ; 10.493 ;
; SW[0]      ; SRAM_ADDR[17] ; 12.271 ; 12.233 ; 12.864 ; 12.864 ;
; SW[0]      ; SRAM_ADDR[18] ; 13.814 ; 13.627 ; 14.405 ; 14.255 ;
; SW[0]      ; SRAM_ADDR[19] ; 15.192 ; 14.705 ; 15.782 ; 15.332 ;
; SW[0]      ; SRAM_DQ[0]    ; 8.970  ; 8.817  ; 9.579  ; 9.426  ;
; SW[0]      ; SRAM_DQ[1]    ; 8.930  ; 8.777  ; 9.544  ; 9.391  ;
; SW[0]      ; SRAM_DQ[2]    ; 8.940  ; 8.787  ; 9.552  ; 9.399  ;
; SW[0]      ; SRAM_DQ[3]    ; 8.940  ; 8.787  ; 9.552  ; 9.399  ;
; SW[0]      ; SRAM_DQ[4]    ; 8.944  ; 8.791  ; 9.556  ; 9.403  ;
; SW[0]      ; SRAM_DQ[5]    ; 8.925  ; 8.772  ; 9.538  ; 9.385  ;
; SW[0]      ; SRAM_DQ[6]    ; 8.925  ; 8.772  ; 9.538  ; 9.385  ;
; SW[0]      ; SRAM_DQ[7]    ; 8.914  ; 8.761  ; 9.515  ; 9.362  ;
; SW[0]      ; SRAM_DQ[8]    ; 9.756  ; 9.611  ; 10.419 ; 10.274 ;
; SW[0]      ; SRAM_DQ[9]    ; 10.011 ; 9.866  ; 10.662 ; 10.517 ;
; SW[0]      ; SRAM_DQ[10]   ; 9.427  ; 9.282  ; 10.095 ; 9.950  ;
; SW[0]      ; SRAM_DQ[11]   ; 9.732  ; 9.587  ; 10.377 ; 10.232 ;
; SW[0]      ; SRAM_DQ[12]   ; 9.432  ; 9.287  ; 10.089 ; 9.944  ;
; SW[0]      ; SRAM_DQ[13]   ; 8.917  ; 8.764  ; 9.529  ; 9.376  ;
; SW[0]      ; SRAM_DQ[14]   ; 8.944  ; 8.791  ; 9.556  ; 9.403  ;
; SW[0]      ; SRAM_DQ[15]   ; 8.917  ; 8.764  ; 9.529  ; 9.376  ;
; UART_RXD   ; UART_TXD      ; 8.996  ;        ;        ; 9.009  ;
+------------+---------------+--------+--------+--------+--------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; SW[0]      ; SRAM_ADDR[0]  ; 10.301 ; 10.210 ; 10.878 ; 10.779 ;
; SW[0]      ; SRAM_ADDR[1]  ; 11.775 ; 11.703 ; 12.414 ; 12.332 ;
; SW[0]      ; SRAM_ADDR[2]  ; 11.209 ; 11.095 ; 11.791 ; 11.669 ;
; SW[0]      ; SRAM_ADDR[3]  ; 11.474 ; 11.350 ; 12.099 ; 11.967 ;
; SW[0]      ; SRAM_ADDR[4]  ; 13.480 ; 13.386 ; 14.074 ; 14.021 ;
; SW[0]      ; SRAM_ADDR[5]  ; 12.814 ; 12.825 ; 13.493 ; 13.390 ;
; SW[0]      ; SRAM_ADDR[6]  ; 12.642 ; 12.525 ; 13.281 ; 13.050 ;
; SW[0]      ; SRAM_ADDR[7]  ; 12.201 ; 12.161 ; 12.880 ; 12.726 ;
; SW[0]      ; SRAM_ADDR[8]  ; 13.470 ; 13.307 ; 14.064 ; 13.980 ;
; SW[0]      ; SRAM_ADDR[9]  ; 14.934 ; 14.641 ; 15.619 ; 15.212 ;
; SW[0]      ; SRAM_ADDR[10] ; 11.001 ; 10.956 ; 11.585 ; 11.576 ;
; SW[0]      ; SRAM_ADDR[11] ; 12.129 ; 12.047 ; 12.703 ; 12.657 ;
; SW[0]      ; SRAM_ADDR[12] ; 13.183 ; 12.795 ; 13.767 ; 13.415 ;
; SW[0]      ; SRAM_ADDR[13] ; 11.145 ; 11.028 ; 11.727 ; 11.646 ;
; SW[0]      ; SRAM_ADDR[14] ; 10.577 ; 10.484 ; 11.160 ; 11.103 ;
; SW[0]      ; SRAM_ADDR[15] ; 13.701 ; 13.230 ; 14.284 ; 13.849 ;
; SW[0]      ; SRAM_ADDR[16] ; 9.618  ; 9.499  ; 10.201 ; 10.118 ;
; SW[0]      ; SRAM_ADDR[17] ; 11.825 ; 11.784 ; 12.399 ; 12.394 ;
; SW[0]      ; SRAM_ADDR[18] ; 13.305 ; 13.121 ; 13.877 ; 13.729 ;
; SW[0]      ; SRAM_ADDR[19] ; 14.707 ; 14.224 ; 15.278 ; 14.830 ;
; SW[0]      ; SRAM_DQ[0]    ; 8.632  ; 8.479  ; 9.220  ; 9.067  ;
; SW[0]      ; SRAM_DQ[1]    ; 8.593  ; 8.440  ; 9.186  ; 9.033  ;
; SW[0]      ; SRAM_DQ[2]    ; 8.603  ; 8.450  ; 9.194  ; 9.041  ;
; SW[0]      ; SRAM_DQ[3]    ; 8.603  ; 8.450  ; 9.194  ; 9.041  ;
; SW[0]      ; SRAM_DQ[4]    ; 8.606  ; 8.453  ; 9.198  ; 9.045  ;
; SW[0]      ; SRAM_DQ[5]    ; 8.588  ; 8.435  ; 9.181  ; 9.028  ;
; SW[0]      ; SRAM_DQ[6]    ; 8.588  ; 8.435  ; 9.181  ; 9.028  ;
; SW[0]      ; SRAM_DQ[7]    ; 8.578  ; 8.425  ; 9.159  ; 9.006  ;
; SW[0]      ; SRAM_DQ[8]    ; 9.420  ; 9.275  ; 10.061 ; 9.916  ;
; SW[0]      ; SRAM_DQ[9]    ; 9.665  ; 9.520  ; 10.294 ; 10.149 ;
; SW[0]      ; SRAM_DQ[10]   ; 9.104  ; 8.959  ; 9.749  ; 9.604  ;
; SW[0]      ; SRAM_DQ[11]   ; 9.397  ; 9.252  ; 10.021 ; 9.876  ;
; SW[0]      ; SRAM_DQ[12]   ; 9.110  ; 8.965  ; 9.744  ; 9.599  ;
; SW[0]      ; SRAM_DQ[13]   ; 8.580  ; 8.427  ; 9.172  ; 9.019  ;
; SW[0]      ; SRAM_DQ[14]   ; 8.606  ; 8.453  ; 9.198  ; 9.045  ;
; SW[0]      ; SRAM_DQ[15]   ; 8.580  ; 8.427  ; 9.172  ; 9.019  ;
; UART_RXD   ; UART_TXD      ; 8.757  ;        ;        ; 8.761  ;
+------------+---------------+--------+--------+--------+--------+


+-----------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                       ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+
; I2C_SDAT     ; CLOCK_50   ; 6.460 ; 6.307 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.339 ; 4.194 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 6.092 ; 5.947 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 6.465 ; 6.320 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 6.443 ; 6.298 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 6.455 ; 6.310 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 6.443 ; 6.298 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 6.472 ; 6.327 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 6.472 ; 6.327 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.714 ; 4.569 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 6.454 ; 6.309 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 6.454 ; 6.309 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 6.464 ; 6.319 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 6.111 ; 5.966 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 6.464 ; 6.319 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 6.255 ; 6.110 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.950 ; 5.812 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 6.454 ; 6.309 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 6.767 ; 6.622 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 6.770 ; 6.625 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 6.766 ; 6.621 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 6.623 ; 6.478 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 6.623 ; 6.478 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 6.837 ; 6.692 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 6.767 ; 6.622 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 6.775 ; 6.630 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 6.454 ; 6.309 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.339 ; 4.194 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.339 ; 4.194 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.339 ; 4.194 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.714 ; 4.569 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.727 ; 4.582 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.714 ; 4.569 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 5.116 ; 4.971 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                               ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+
; I2C_SDAT     ; CLOCK_50   ; 5.733 ; 5.580 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.734 ; 3.589 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.416 ; 5.271 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 5.774 ; 5.629 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.753 ; 5.608 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.765 ; 5.620 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.753 ; 5.608 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 5.781 ; 5.636 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 5.781 ; 5.636 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.093 ; 3.948 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.764 ; 5.619 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.764 ; 5.619 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.773 ; 5.628 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.435 ; 5.290 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.773 ; 5.628 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.573 ; 5.428 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.275 ; 5.137 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 5.764 ; 5.619 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 6.064 ; 5.919 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 6.067 ; 5.922 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 6.064 ; 5.919 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.926 ; 5.781 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.926 ; 5.781 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 6.131 ; 5.986 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 6.064 ; 5.919 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 6.072 ; 5.927 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.764 ; 5.619 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.734 ; 3.589 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.734 ; 3.589 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.734 ; 3.589 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.093 ; 3.948 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.106 ; 3.961 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.093 ; 3.948 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.479 ; 4.334 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                              ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                  ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------+
; I2C_SDAT     ; CLOCK_50   ; 6.469     ; 6.622     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.201     ; 4.346     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 6.000     ; 6.145     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 6.415     ; 6.560     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 6.393     ; 6.538     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 6.365     ; 6.510     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 6.393     ; 6.538     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 6.426     ; 6.571     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 6.426     ; 6.571     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.584     ; 4.729     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 6.364     ; 6.509     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 6.364     ; 6.509     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 6.417     ; 6.562     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 6.025     ; 6.170     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 6.417     ; 6.562     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 6.177     ; 6.322     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.868     ; 6.006     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 6.364     ; 6.509     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 6.747     ; 6.892     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 6.750     ; 6.895     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 6.739     ; 6.884     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 6.589     ; 6.734     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 6.589     ; 6.734     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 6.821     ; 6.966     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 6.747     ; 6.892     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 6.756     ; 6.901     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 6.364     ; 6.509     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.201     ; 4.346     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.201     ; 4.346     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.201     ; 4.346     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.584     ; 4.729     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.594     ; 4.739     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.584     ; 4.729     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.981     ; 5.126     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                      ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                  ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------+
; I2C_SDAT     ; CLOCK_50   ; 5.735     ; 5.888     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.595     ; 3.740     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.322     ; 5.467     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 5.721     ; 5.866     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.700     ; 5.845     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.673     ; 5.818     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.700     ; 5.845     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 5.731     ; 5.876     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 5.731     ; 5.876     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.963     ; 4.108     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.672     ; 5.817     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.672     ; 5.817     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.723     ; 5.868     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.346     ; 5.491     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.723     ; 5.868     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.492     ; 5.637     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.190     ; 5.328     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 5.672     ; 5.817     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 6.039     ; 6.184     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 6.042     ; 6.187     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 6.032     ; 6.177     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.887     ; 6.032     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.887     ; 6.032     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 6.111     ; 6.256     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 6.039     ; 6.184     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 6.048     ; 6.193     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.672     ; 5.817     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.595     ; 3.740     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.595     ; 3.740     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.595     ; 3.740     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.963     ; 4.108     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.973     ; 4.118     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.963     ; 4.108     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.344     ; 4.489     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 54
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.121 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 25.33 MHz  ; 25.33 MHz       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;      ;
; 139.55 MHz ; 139.55 MHz      ; u6|altpll_component|auto_generated|pll1|clk[0]   ;      ;
; 147.02 MHz ; 147.02 MHz      ; pll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 200.32 MHz ; 200.32 MHz      ; CLOCK2_50                                        ;      ;
; 216.73 MHz ; 216.73 MHz      ; pll0|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+--------------------------------------------------+-----------+---------------+
; Clock                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------+-----------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4]   ; -14.484   ; -13385.410    ;
; u6|altpll_component|auto_generated|pll1|clk[0]   ; -2.168    ; -26.112       ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.115     ; 0.000         ;
; CLOCK2_50                                        ; 15.008    ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 19995.386 ; 0.000         ;
+--------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0]   ; 0.299 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4]   ; 0.340 ; 0.000         ;
; CLOCK2_50                                        ; 0.353 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.354 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.356 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                     ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4]   ; -3.550 ; -3595.698     ;
; u6|altpll_component|auto_generated|pll1|clk[0]   ; 3.761  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 4.387  ; 0.000         ;
; CLOCK2_50                                        ; 12.643 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; CLOCK2_50                                        ; 1.660 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 3.992 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4]   ; 4.511 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0]   ; 4.542 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                            ;
+--------------------------------------------------+----------+---------------+
; Clock                                            ; Slack    ; End Point TNS ;
+--------------------------------------------------+----------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0]   ; 4.679    ; 0.000         ;
; CLOCK2_50                                        ; 9.608    ; 0.000         ;
; CLOCK_50                                         ; 9.799    ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4]   ; 12.180   ; 0.000         ;
; CLOCK3_50                                        ; 16.000   ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 83.041   ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 9999.709 ; 0.000         ;
+--------------------------------------------------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                         ;
+---------+-------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                     ; To Node                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -14.484 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 39.389     ;
; -14.409 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 39.314     ;
; -14.407 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.480     ; 38.926     ;
; -14.369 ; Object_Detector:u11|V_Cont[3] ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 39.274     ;
; -14.332 ; Object_Detector:u11|V_Cont[8] ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.480     ; 38.851     ;
; -14.326 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[40] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.112     ; 39.213     ;
; -14.325 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[36] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.112     ; 39.212     ;
; -14.323 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[44] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.112     ; 39.210     ;
; -14.321 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[38] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.112     ; 39.208     ;
; -14.320 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[41] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.112     ; 39.207     ;
; -14.319 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[33] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.112     ; 39.206     ;
; -14.293 ; Object_Detector:u11|V_Cont[2] ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 39.198     ;
; -14.291 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[30] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.111     ; 39.179     ;
; -14.291 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[22] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.111     ; 39.179     ;
; -14.291 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.111     ; 39.179     ;
; -14.291 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[16] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.111     ; 39.179     ;
; -14.291 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[24] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.111     ; 39.179     ;
; -14.267 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[39] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.102     ; 39.164     ;
; -14.267 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[57] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.102     ; 39.164     ;
; -14.266 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[60] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.102     ; 39.163     ;
; -14.265 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[31] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.103     ; 39.161     ;
; -14.265 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[37] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.103     ; 39.161     ;
; -14.264 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[7]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.102     ; 39.161     ;
; -14.264 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[28] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.103     ; 39.160     ;
; -14.263 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[47] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.103     ; 39.159     ;
; -14.262 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[54] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.103     ; 39.158     ;
; -14.262 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[50] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.103     ; 39.158     ;
; -14.260 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[26] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.103     ; 39.156     ;
; -14.259 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[52] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.103     ; 39.155     ;
; -14.258 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[53] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.103     ; 39.154     ;
; -14.258 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[45] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.103     ; 39.154     ;
; -14.257 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[19] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.103     ; 39.153     ;
; -14.257 ; Object_Detector:u11|V_Cont[5] ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 39.162     ;
; -14.255 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[63] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.110     ; 39.144     ;
; -14.255 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[62] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.110     ; 39.144     ;
; -14.254 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[34] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.110     ; 39.143     ;
; -14.254 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[58] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.110     ; 39.143     ;
; -14.254 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[59] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.110     ; 39.143     ;
; -14.253 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[46] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.110     ; 39.142     ;
; -14.253 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[56] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.110     ; 39.142     ;
; -14.251 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[40] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.112     ; 39.138     ;
; -14.250 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[36] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.112     ; 39.137     ;
; -14.249 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[40] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.498     ; 38.750     ;
; -14.248 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[55] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.103     ; 39.144     ;
; -14.248 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[36] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.498     ; 38.749     ;
; -14.248 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[44] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.112     ; 39.135     ;
; -14.246 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[51] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.103     ; 39.142     ;
; -14.246 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[44] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.498     ; 38.747     ;
; -14.246 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[38] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.112     ; 39.133     ;
; -14.245 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[41] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.112     ; 39.132     ;
; -14.244 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[38] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.498     ; 38.745     ;
; -14.244 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[33] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.112     ; 39.131     ;
; -14.243 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[41] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.498     ; 38.744     ;
; -14.242 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[33] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.498     ; 38.743     ;
; -14.235 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.108     ; 39.126     ;
; -14.233 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.108     ; 39.124     ;
; -14.233 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[20] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.108     ; 39.124     ;
; -14.231 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.108     ; 39.122     ;
; -14.231 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.108     ; 39.122     ;
; -14.225 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[10] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.106     ; 39.118     ;
; -14.224 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[12] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.106     ; 39.117     ;
; -14.223 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.106     ; 39.116     ;
; -14.221 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[21] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.106     ; 39.114     ;
; -14.221 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[11] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.106     ; 39.114     ;
; -14.216 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[30] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.111     ; 39.104     ;
; -14.216 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[22] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.111     ; 39.104     ;
; -14.216 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.111     ; 39.104     ;
; -14.216 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[16] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.111     ; 39.104     ;
; -14.216 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[24] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.111     ; 39.104     ;
; -14.214 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[30] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.497     ; 38.716     ;
; -14.214 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[22] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.497     ; 38.716     ;
; -14.214 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.497     ; 38.716     ;
; -14.214 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[16] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.497     ; 38.716     ;
; -14.214 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[24] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.497     ; 38.716     ;
; -14.211 ; Object_Detector:u11|V_Cont[3] ; Object_Detector:u11|mNote_r[40] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.112     ; 39.098     ;
; -14.210 ; Object_Detector:u11|V_Cont[3] ; Object_Detector:u11|mNote_r[36] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.112     ; 39.097     ;
; -14.208 ; Object_Detector:u11|V_Cont[3] ; Object_Detector:u11|mNote_r[44] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.112     ; 39.095     ;
; -14.206 ; Object_Detector:u11|V_Cont[3] ; Object_Detector:u11|mNote_r[38] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.112     ; 39.093     ;
; -14.205 ; Object_Detector:u11|V_Cont[3] ; Object_Detector:u11|mNote_r[41] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.112     ; 39.092     ;
; -14.204 ; Object_Detector:u11|V_Cont[3] ; Object_Detector:u11|mNote_r[33] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.112     ; 39.091     ;
; -14.192 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[39] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.102     ; 39.089     ;
; -14.192 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[57] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.102     ; 39.089     ;
; -14.191 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[60] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.102     ; 39.088     ;
; -14.190 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[39] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.488     ; 38.701     ;
; -14.190 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[57] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.488     ; 38.701     ;
; -14.190 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[31] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.103     ; 39.086     ;
; -14.190 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[37] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.103     ; 39.086     ;
; -14.189 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[60] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.488     ; 38.700     ;
; -14.189 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[7]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.102     ; 39.086     ;
; -14.189 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[28] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.103     ; 39.085     ;
; -14.188 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[31] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.489     ; 38.698     ;
; -14.188 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[37] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.489     ; 38.698     ;
; -14.188 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[47] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.103     ; 39.084     ;
; -14.187 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[7]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.488     ; 38.698     ;
; -14.187 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[28] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.489     ; 38.697     ;
; -14.187 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[54] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.103     ; 39.083     ;
; -14.187 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[50] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.103     ; 39.083     ;
; -14.186 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[47] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.489     ; 38.696     ;
; -14.185 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[54] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.489     ; 38.695     ;
; -14.185 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[50] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.489     ; 38.695     ;
+---------+-------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+---------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -2.168 ; Object_Detector:u11|mNote_r[21] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.277      ; 4.944      ;
; -2.136 ; Object_Detector:u11|mNote_r[21] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.282      ; 4.917      ;
; -2.135 ; Object_Detector:u11|mNote_r[21] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.277      ; 4.911      ;
; -2.095 ; Object_Detector:u11|mNote_r[13] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.277      ; 4.871      ;
; -2.074 ; Object_Detector:u11|mNote_r[13] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.277      ; 4.850      ;
; -2.063 ; Object_Detector:u11|mNote_r[13] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.282      ; 4.844      ;
; -2.027 ; Object_Detector:u11|mNote_r[14] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.277      ; 4.803      ;
; -2.024 ; Object_Detector:u11|mNote_r[27] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.275      ; 4.798      ;
; -2.007 ; Object_Detector:u11|mNote_r[27] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.275      ; 4.781      ;
; -1.995 ; Object_Detector:u11|mNote_r[14] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.282      ; 4.776      ;
; -1.994 ; Object_Detector:u11|mNote_r[14] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.277      ; 4.770      ;
; -1.974 ; Object_Detector:u11|mNote_r[27] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.280      ; 4.753      ;
; -1.973 ; Object_Detector:u11|mNote_r[1]  ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.285      ; 4.757      ;
; -1.972 ; Object_Detector:u11|mNote_r[1]  ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.280      ; 4.751      ;
; -1.960 ; Object_Detector:u11|mNote_r[0]  ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.282      ; 4.741      ;
; -1.960 ; Object_Detector:u11|mNote_r[1]  ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.280      ; 4.739      ;
; -1.959 ; Object_Detector:u11|mNote_r[0]  ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.277      ; 4.735      ;
; -1.952 ; Object_Detector:u11|mNote_r[32] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.058     ; 4.393      ;
; -1.947 ; Object_Detector:u11|mNote_r[29] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.275      ; 4.721      ;
; -1.947 ; Object_Detector:u11|mNote_r[43] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.282      ; 4.728      ;
; -1.947 ; Object_Detector:u11|mNote_r[0]  ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.277      ; 4.723      ;
; -1.946 ; Object_Detector:u11|mNote_r[43] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.277      ; 4.722      ;
; -1.937 ; Object_Detector:u11|mNote_r[2]  ; Music_Controller:u9|music_enb_r[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.136     ; 4.300      ;
; -1.935 ; Object_Detector:u11|mNote_r[32] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.058     ; 4.376      ;
; -1.934 ; Object_Detector:u11|mNote_r[43] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.277      ; 4.710      ;
; -1.923 ; Object_Detector:u11|mNote_r[37] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.274      ; 4.696      ;
; -1.915 ; Object_Detector:u11|mNote_r[29] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.280      ; 4.694      ;
; -1.914 ; Object_Detector:u11|mNote_r[29] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.275      ; 4.688      ;
; -1.910 ; Object_Detector:u11|mNote_r[18] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.282      ; 4.691      ;
; -1.909 ; Object_Detector:u11|mNote_r[18] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.277      ; 4.685      ;
; -1.897 ; Object_Detector:u11|mNote_r[18] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.277      ; 4.673      ;
; -1.891 ; Object_Detector:u11|mNote_r[37] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.279      ; 4.669      ;
; -1.890 ; Object_Detector:u11|mNote_r[37] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.274      ; 4.663      ;
; -1.889 ; Object_Detector:u11|mNote_r[35] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.266      ; 4.654      ;
; -1.884 ; Object_Detector:u11|mNote_r[6]  ; Music_Controller:u9|music_enb_r[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.139     ; 4.244      ;
; -1.879 ; Object_Detector:u11|mNote_r[19] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.279      ; 4.657      ;
; -1.878 ; Object_Detector:u11|mNote_r[19] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.274      ; 4.651      ;
; -1.877 ; Object_Detector:u11|mNote_r[56] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.287      ; 4.663      ;
; -1.876 ; Object_Detector:u11|mNote_r[56] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.282      ; 4.657      ;
; -1.874 ; Object_Detector:u11|mNote_r[32] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.053     ; 4.320      ;
; -1.872 ; Object_Detector:u11|mNote_r[35] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.266      ; 4.637      ;
; -1.866 ; Object_Detector:u11|mNote_r[19] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.274      ; 4.639      ;
; -1.865 ; Object_Detector:u11|mNote_r[21] ; Music_Controller:u9|music_enb_r[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.139     ; 4.225      ;
; -1.864 ; Object_Detector:u11|mNote_r[56] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.282      ; 4.645      ;
; -1.859 ; Object_Detector:u11|mNote_r[27] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.212      ; 4.570      ;
; -1.859 ; Object_Detector:u11|mNote_r[6]  ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.277      ; 4.635      ;
; -1.854 ; Object_Detector:u11|mNote_r[35] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.271      ; 4.624      ;
; -1.853 ; Object_Detector:u11|mNote_r[3]  ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.277      ; 4.629      ;
; -1.837 ; Object_Detector:u11|mNote_r[21] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.214      ; 4.550      ;
; -1.836 ; Object_Detector:u11|mNote_r[3]  ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.277      ; 4.612      ;
; -1.835 ; Object_Detector:u11|mNote_r[34] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.287      ; 4.621      ;
; -1.834 ; Object_Detector:u11|mNote_r[34] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.282      ; 4.615      ;
; -1.832 ; Object_Detector:u11|mNote_r[3]  ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.282      ; 4.613      ;
; -1.827 ; Object_Detector:u11|mNote_r[6]  ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.282      ; 4.608      ;
; -1.826 ; Object_Detector:u11|mNote_r[6]  ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.277      ; 4.602      ;
; -1.826 ; Object_Detector:u11|mNote_r[60] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.273      ; 4.598      ;
; -1.823 ; Object_Detector:u11|mNote_r[17] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.275      ; 4.597      ;
; -1.822 ; Object_Detector:u11|mNote_r[34] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.282      ; 4.603      ;
; -1.808 ; Object_Detector:u11|mNote_r[24] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.283      ; 4.590      ;
; -1.806 ; Object_Detector:u11|mNote_r[17] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.280      ; 4.585      ;
; -1.806 ; Object_Detector:u11|mNote_r[17] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.275      ; 4.580      ;
; -1.804 ; Object_Detector:u11|mNote_r[40] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.289      ; 4.592      ;
; -1.804 ; Object_Detector:u11|mNote_r[49] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.058     ; 4.245      ;
; -1.803 ; Object_Detector:u11|mNote_r[40] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.284      ; 4.586      ;
; -1.800 ; Object_Detector:u11|mNote_r[1]  ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.217      ; 4.516      ;
; -1.797 ; Object_Detector:u11|mNote_r[24] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.288      ; 4.584      ;
; -1.793 ; Object_Detector:u11|mNote_r[42] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.282      ; 4.574      ;
; -1.792 ; Object_Detector:u11|mNote_r[42] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.277      ; 4.568      ;
; -1.791 ; Object_Detector:u11|mNote_r[40] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.284      ; 4.574      ;
; -1.791 ; Object_Detector:u11|mNote_r[24] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.283      ; 4.573      ;
; -1.787 ; Object_Detector:u11|mNote_r[49] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.058     ; 4.228      ;
; -1.787 ; Object_Detector:u11|mNote_r[32] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.121     ; 4.165      ;
; -1.787 ; Object_Detector:u11|mNote_r[0]  ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.214      ; 4.500      ;
; -1.780 ; Object_Detector:u11|mNote_r[42] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.277      ; 4.556      ;
; -1.777 ; Object_Detector:u11|mNote_r[48] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.058     ; 4.218      ;
; -1.777 ; Object_Detector:u11|mNote_r[2]  ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.280      ; 4.556      ;
; -1.776 ; Object_Detector:u11|mNote_r[57] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.273      ; 4.548      ;
; -1.775 ; Object_Detector:u11|mNote_r[2]  ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.285      ; 4.559      ;
; -1.774 ; Object_Detector:u11|mNote_r[51] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.275      ; 4.548      ;
; -1.774 ; Object_Detector:u11|mNote_r[43] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.214      ; 4.487      ;
; -1.772 ; Object_Detector:u11|mNote_r[10] ; Music_Controller:u9|music_enb_r[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.139     ; 4.132      ;
; -1.770 ; Object_Detector:u11|mNote_r[51] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.280      ; 4.549      ;
; -1.769 ; Object_Detector:u11|mNote_r[57] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.278      ; 4.546      ;
; -1.768 ; Object_Detector:u11|mNote_r[9]  ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.277      ; 4.544      ;
; -1.764 ; Object_Detector:u11|mNote_r[13] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.214      ; 4.477      ;
; -1.762 ; Object_Detector:u11|mNote_r[2]  ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.280      ; 4.541      ;
; -1.760 ; Object_Detector:u11|mNote_r[48] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.058     ; 4.201      ;
; -1.759 ; Object_Detector:u11|mNote_r[57] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.273      ; 4.531      ;
; -1.757 ; Object_Detector:u11|mNote_r[51] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.275      ; 4.531      ;
; -1.753 ; Object_Detector:u11|mNote_r[4]  ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.285      ; 4.537      ;
; -1.753 ; Object_Detector:u11|mNote_r[9]  ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.282      ; 4.534      ;
; -1.752 ; Object_Detector:u11|mNote_r[4]  ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.280      ; 4.531      ;
; -1.751 ; Object_Detector:u11|mNote_r[9]  ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.277      ; 4.527      ;
; -1.745 ; Object_Detector:u11|mNote_r[49] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.053     ; 4.191      ;
; -1.744 ; Object_Detector:u11|mNote_r[31] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.274      ; 4.517      ;
; -1.740 ; Object_Detector:u11|mNote_r[4]  ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.280      ; 4.519      ;
; -1.737 ; Object_Detector:u11|mNote_r[30] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.283      ; 4.519      ;
; -1.737 ; Object_Detector:u11|mNote_r[18] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.214      ; 4.450      ;
; -1.736 ; Object_Detector:u11|mNote_r[50] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.274      ; 4.509      ;
; -1.735 ; Object_Detector:u11|mNote_r[23] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.275      ; 4.509      ;
+--------+---------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                  ;
+-------+------------------------------------+---------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                               ; Launch Clock                                   ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+---------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.115 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[5]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.437     ; 2.649      ;
; 0.115 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[0]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.437     ; 2.649      ;
; 0.115 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[1]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.437     ; 2.649      ;
; 0.115 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[8]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.437     ; 2.649      ;
; 0.115 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[9]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.437     ; 2.649      ;
; 0.115 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[10]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.437     ; 2.649      ;
; 0.115 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[11]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.437     ; 2.649      ;
; 0.115 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[12]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.437     ; 2.649      ;
; 0.115 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[13]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.437     ; 2.649      ;
; 0.115 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[14]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.437     ; 2.649      ;
; 0.115 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[15]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.437     ; 2.649      ;
; 0.115 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[16]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.437     ; 2.649      ;
; 0.115 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[17]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.437     ; 2.649      ;
; 0.115 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[18]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.437     ; 2.649      ;
; 0.115 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[19]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.437     ; 2.649      ;
; 0.404 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[3]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.438     ; 2.359      ;
; 0.404 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[4]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.438     ; 2.359      ;
; 0.404 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[2]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.438     ; 2.359      ;
; 0.426 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|state_r[1]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.439     ; 2.336      ;
; 0.427 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|state_r[0]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.439     ; 2.335      ;
; 0.437 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|finish_r            ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.439     ; 2.325      ;
; 0.518 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|addr_r[6]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.445     ; 2.238      ;
; 0.551 ; Music_Controller:u9|note_r[56]     ; SramWriter:recorder|record_data_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.424     ; 2.226      ;
; 0.553 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|addr_r[7]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.445     ; 2.203      ;
; 0.558 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|state_r[2]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.439     ; 2.204      ;
; 0.570 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|addr_r[6]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.445     ; 2.186      ;
; 0.590 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|state_r[1]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.439     ; 2.172      ;
; 0.591 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|state_r[0]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.439     ; 2.171      ;
; 0.601 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|finish_r            ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.439     ; 2.161      ;
; 0.605 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|addr_r[7]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.445     ; 2.151      ;
; 0.633 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[6]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.445     ; 2.123      ;
; 0.635 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|addr_r[4]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.445     ; 2.121      ;
; 0.668 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[7]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.445     ; 2.088      ;
; 0.694 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[7]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.438     ; 2.069      ;
; 0.695 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[6]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.438     ; 2.068      ;
; 0.707 ; Music_Controller:u9|note_r[49]     ; SramWriter:recorder|record_data_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.424     ; 2.070      ;
; 0.722 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|state_r[2]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.439     ; 2.040      ;
; 0.743 ; Music_Controller:u9|note_r[57]     ; SramWriter:recorder|record_data_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.424     ; 2.034      ;
; 0.743 ; Music_Controller:u9|note_r[52]     ; SramWriter:recorder|record_data_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.423     ; 2.035      ;
; 0.743 ; Music_Controller:u9|note_r[50]     ; SramWriter:recorder|record_data_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.422     ; 2.036      ;
; 0.745 ; Music_Controller:u9|note_r[48]     ; SramWriter:recorder|record_data_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.423     ; 2.033      ;
; 0.746 ; Music_Controller:u9|note_r[54]     ; SramWriter:recorder|record_data_r[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.423     ; 2.032      ;
; 0.746 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|addr_r[3]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.445     ; 2.010      ;
; 0.748 ; Music_Controller:u9|note_r[58]     ; SramWriter:recorder|record_data_r[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.424     ; 2.029      ;
; 0.748 ; Music_Controller:u9|note_r[53]     ; SramWriter:recorder|record_data_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.423     ; 2.030      ;
; 0.750 ; Music_Controller:u9|note_r[51]     ; SramWriter:recorder|record_data_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.422     ; 2.029      ;
; 0.753 ; Music_Controller:u9|note_r[60]     ; SramWriter:recorder|record_data_r[12] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.423     ; 2.025      ;
; 0.756 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[2]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.445     ; 2.000      ;
; 0.763 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|addr_r[5]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.444     ; 1.994      ;
; 0.779 ; Music_Controller:u9|note_r[61]     ; SramWriter:recorder|record_data_r[13] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.423     ; 1.999      ;
; 0.783 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[4]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.445     ; 1.973      ;
; 0.795 ; Music_Controller:u9|note_r[62]     ; SramWriter:recorder|record_data_r[14] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.423     ; 1.983      ;
; 0.799 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|addr_r[5]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.444     ; 1.958      ;
; 0.810 ; Music_Controller:u9|note_r[55]     ; SramWriter:recorder|record_data_r[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.424     ; 1.967      ;
; 0.816 ; Music_Controller:u9|signal_r       ; SramReader:player|state_r[1]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.432     ; 1.953      ;
; 0.844 ; Music_Controller:u9|bar_count_r[3] ; SramReader:player|addr_r[6]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.445     ; 1.912      ;
; 0.852 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|state_r[1]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.439     ; 1.910      ;
; 0.853 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|state_r[0]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.439     ; 1.909      ;
; 0.857 ; Music_Controller:u9|bar_count_r[3] ; SramReader:player|addr_r[7]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.445     ; 1.899      ;
; 0.861 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|finish_r            ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.439     ; 1.901      ;
; 0.913 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|addr_r[4]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.445     ; 1.843      ;
; 0.913 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[5]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.444     ; 1.844      ;
; 0.931 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[3]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.445     ; 1.825      ;
; 0.977 ; Music_Controller:u9|note_r[59]     ; SramWriter:recorder|record_data_r[11] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.422     ; 1.802      ;
; 1.013 ; Music_Controller:u9|signal_r       ; SramReader:player|state_r[2]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.432     ; 1.756      ;
; 1.024 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|state_r[2]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.439     ; 1.738      ;
; 1.059 ; Music_Controller:u9|note_r[63]     ; SramWriter:recorder|record_data_r[15] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.424     ; 1.718      ;
; 1.062 ; Music_Controller:u9|note_r[43]     ; SramWriter:recorder|record_data_r[11] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.422     ; 1.717      ;
; 1.087 ; Music_Controller:u9|bar_count_r[3] ; SramReader:player|addr_r[5]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.444     ; 1.670      ;
; 1.112 ; Music_Controller:u9|note_r[40]     ; SramWriter:recorder|record_data_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.424     ; 1.665      ;
; 1.128 ; Music_Controller:u9|note_r[33]     ; SramWriter:recorder|record_data_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.424     ; 1.649      ;
; 1.164 ; Music_Controller:u9|note_r[47]     ; SramWriter:recorder|record_data_r[15] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.424     ; 1.613      ;
; 1.170 ; Music_Controller:u9|note_r[38]     ; SramWriter:recorder|record_data_r[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.423     ; 1.608      ;
; 1.171 ; Music_Controller:u9|note_r[37]     ; SramWriter:recorder|record_data_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.423     ; 1.607      ;
; 1.176 ; Music_Controller:u9|note_r[41]     ; SramWriter:recorder|record_data_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.424     ; 1.601      ;
; 1.176 ; Music_Controller:u9|note_r[36]     ; SramWriter:recorder|record_data_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.423     ; 1.602      ;
; 1.176 ; Music_Controller:u9|note_r[34]     ; SramWriter:recorder|record_data_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.422     ; 1.603      ;
; 1.177 ; Music_Controller:u9|note_r[32]     ; SramWriter:recorder|record_data_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.423     ; 1.601      ;
; 1.177 ; Music_Controller:u9|note_r[42]     ; SramWriter:recorder|record_data_r[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.424     ; 1.600      ;
; 1.184 ; Music_Controller:u9|note_r[44]     ; SramWriter:recorder|record_data_r[12] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.423     ; 1.594      ;
; 1.185 ; Music_Controller:u9|note_r[35]     ; SramWriter:recorder|record_data_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.422     ; 1.594      ;
; 1.187 ; Music_Controller:u9|note_r[45]     ; SramWriter:recorder|record_data_r[13] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.423     ; 1.591      ;
; 1.200 ; Music_Controller:u9|note_r[46]     ; SramWriter:recorder|record_data_r[14] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.423     ; 1.578      ;
; 1.210 ; Music_Controller:u9|note_r[39]     ; SramWriter:recorder|record_data_r[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.424     ; 1.567      ;
; 1.293 ; Music_Controller:u9|note_r[9]      ; SramWriter:recorder|record_data_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.424     ; 1.484      ;
; 1.297 ; Music_Controller:u9|note_r[24]     ; SramWriter:recorder|record_data_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.424     ; 1.480      ;
; 1.305 ; Music_Controller:u9|note_r[17]     ; SramWriter:recorder|record_data_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.424     ; 1.472      ;
; 1.306 ; Music_Controller:u9|note_r[14]     ; SramWriter:recorder|record_data_r[14] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.423     ; 1.472      ;
; 1.311 ; Music_Controller:u9|note_r[27]     ; SramWriter:recorder|record_data_r[11] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.422     ; 1.468      ;
; 1.323 ; Music_Controller:u9|note_r[8]      ; SramWriter:recorder|record_data_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.424     ; 1.454      ;
; 1.331 ; Music_Controller:u9|note_r[12]     ; SramWriter:recorder|record_data_r[12] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.423     ; 1.447      ;
; 1.334 ; Music_Controller:u9|note_r[3]      ; SramWriter:recorder|record_data_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.422     ; 1.445      ;
; 1.335 ; Music_Controller:u9|note_r[1]      ; SramWriter:recorder|record_data_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.424     ; 1.442      ;
; 1.339 ; Music_Controller:u9|note_r[4]      ; SramWriter:recorder|record_data_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.423     ; 1.439      ;
; 1.346 ; Music_Controller:u9|note_r[5]      ; SramWriter:recorder|record_data_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.423     ; 1.432      ;
; 1.350 ; Music_Controller:u9|note_r[25]     ; SramWriter:recorder|record_data_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.424     ; 1.427      ;
; 1.351 ; Music_Controller:u9|note_r[20]     ; SramWriter:recorder|record_data_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.423     ; 1.427      ;
; 1.352 ; Music_Controller:u9|note_r[21]     ; SramWriter:recorder|record_data_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.423     ; 1.426      ;
; 1.353 ; Music_Controller:u9|note_r[16]     ; SramWriter:recorder|record_data_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.423     ; 1.425      ;
; 1.354 ; Music_Controller:u9|note_r[18]     ; SramWriter:recorder|record_data_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.422     ; 1.425      ;
+-------+------------------------------------+---------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                         ;
+--------+------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 15.008 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.918      ;
; 15.008 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[30] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.918      ;
; 15.008 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[21] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.918      ;
; 15.008 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[16] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.918      ;
; 15.008 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[17] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.918      ;
; 15.008 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[18] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.918      ;
; 15.008 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[19] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.918      ;
; 15.008 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[20] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.918      ;
; 15.008 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[22] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.918      ;
; 15.008 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[24] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.918      ;
; 15.008 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[23] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.918      ;
; 15.008 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.918      ;
; 15.008 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[26] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.918      ;
; 15.008 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[27] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.918      ;
; 15.008 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[28] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.918      ;
; 15.008 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.918      ;
; 15.244 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.683      ;
; 15.251 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.675      ;
; 15.251 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[30] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.675      ;
; 15.251 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[21] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.675      ;
; 15.251 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[16] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.675      ;
; 15.251 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[17] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.675      ;
; 15.251 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[18] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.675      ;
; 15.251 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[19] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.675      ;
; 15.251 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[20] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.675      ;
; 15.251 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[22] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.675      ;
; 15.251 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[24] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.675      ;
; 15.251 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[23] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.675      ;
; 15.251 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.675      ;
; 15.251 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[26] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.675      ;
; 15.251 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[27] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.675      ;
; 15.251 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[28] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.675      ;
; 15.251 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.675      ;
; 15.255 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.670      ;
; 15.255 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[30] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.670      ;
; 15.255 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[21] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.670      ;
; 15.255 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[16] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.670      ;
; 15.255 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[17] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.670      ;
; 15.255 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[18] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.670      ;
; 15.255 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[19] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.670      ;
; 15.255 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[20] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.670      ;
; 15.255 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[22] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.670      ;
; 15.255 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[24] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.670      ;
; 15.255 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[23] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.670      ;
; 15.255 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.670      ;
; 15.255 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[26] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.670      ;
; 15.255 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[27] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.670      ;
; 15.255 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[28] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.670      ;
; 15.255 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.670      ;
; 15.342 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.584      ;
; 15.342 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[30] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.584      ;
; 15.342 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[21] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.584      ;
; 15.342 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[16] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.584      ;
; 15.342 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[17] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.584      ;
; 15.342 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[18] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.584      ;
; 15.342 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[19] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.584      ;
; 15.342 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[20] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.584      ;
; 15.342 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[22] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.584      ;
; 15.342 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[24] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.584      ;
; 15.342 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[23] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.584      ;
; 15.342 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.584      ;
; 15.342 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[26] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.584      ;
; 15.342 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[27] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.584      ;
; 15.342 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[28] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.584      ;
; 15.342 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.584      ;
; 15.352 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.574      ;
; 15.352 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.574      ;
; 15.352 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.574      ;
; 15.352 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.574      ;
; 15.352 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.574      ;
; 15.352 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.574      ;
; 15.352 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.574      ;
; 15.352 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.574      ;
; 15.352 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.574      ;
; 15.352 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.574      ;
; 15.352 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.574      ;
; 15.352 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.574      ;
; 15.352 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.574      ;
; 15.352 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.574      ;
; 15.352 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.574      ;
; 15.487 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.440      ;
; 15.493 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.433      ;
; 15.578 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.349      ;
; 15.585 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.340      ;
; 15.585 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.340      ;
; 15.585 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.340      ;
; 15.585 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.340      ;
; 15.585 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.340      ;
; 15.585 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.340      ;
; 15.585 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.340      ;
; 15.585 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.340      ;
; 15.585 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.340      ;
; 15.585 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.340      ;
; 15.585 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.340      ;
; 15.585 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.340      ;
; 15.585 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.340      ;
; 15.585 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.340      ;
; 15.585 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.340      ;
; 15.595 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.331      ;
; 15.595 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.331      ;
+--------+------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                 ;
+-----------+----------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                                                  ; To Node                                                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-----------+----------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 19995.386 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.066     ; 4.547      ;
; 19995.386 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.066     ; 4.547      ;
; 19995.386 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.066     ; 4.547      ;
; 19995.386 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.066     ; 4.547      ;
; 19995.386 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.066     ; 4.547      ;
; 19995.386 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.066     ; 4.547      ;
; 19995.386 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.066     ; 4.547      ;
; 19995.386 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.066     ; 4.547      ;
; 19995.386 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.066     ; 4.547      ;
; 19995.386 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.066     ; 4.547      ;
; 19995.386 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.066     ; 4.547      ;
; 19995.386 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.066     ; 4.547      ;
; 19995.386 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.066     ; 4.547      ;
; 19995.386 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.066     ; 4.547      ;
; 19995.494 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.074     ; 4.431      ;
; 19995.494 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.074     ; 4.431      ;
; 19995.494 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.074     ; 4.431      ;
; 19995.494 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.074     ; 4.431      ;
; 19995.494 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.074     ; 4.431      ;
; 19995.494 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.074     ; 4.431      ;
; 19995.494 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.074     ; 4.431      ;
; 19995.494 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.074     ; 4.431      ;
; 19995.494 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.074     ; 4.431      ;
; 19995.494 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.074     ; 4.431      ;
; 19995.494 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.074     ; 4.431      ;
; 19995.494 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.074     ; 4.431      ;
; 19995.494 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.074     ; 4.431      ;
; 19995.494 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.074     ; 4.431      ;
; 19995.763 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.071     ; 4.165      ;
; 19995.763 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.071     ; 4.165      ;
; 19995.763 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.071     ; 4.165      ;
; 19995.763 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.071     ; 4.165      ;
; 19995.763 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.071     ; 4.165      ;
; 19995.763 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.071     ; 4.165      ;
; 19995.763 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.071     ; 4.165      ;
; 19995.763 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.071     ; 4.165      ;
; 19995.763 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.071     ; 4.165      ;
; 19995.854 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 4.075      ;
; 19995.854 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 4.075      ;
; 19995.854 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 4.075      ;
; 19995.854 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 4.075      ;
; 19995.854 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 4.075      ;
; 19995.854 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 4.075      ;
; 19995.854 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 4.075      ;
; 19995.854 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 4.075      ;
; 19995.854 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 4.075      ;
; 19995.854 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 4.075      ;
; 19995.854 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 4.075      ;
; 19995.854 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 4.075      ;
; 19995.854 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 4.075      ;
; 19995.854 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 4.075      ;
; 19995.867 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 4.062      ;
; 19995.867 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 4.062      ;
; 19995.867 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 4.062      ;
; 19995.867 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 4.062      ;
; 19995.867 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 4.062      ;
; 19995.867 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 4.062      ;
; 19995.867 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 4.062      ;
; 19995.867 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 4.062      ;
; 19995.867 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 4.062      ;
; 19995.867 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 4.062      ;
; 19995.867 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 4.062      ;
; 19995.867 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 4.062      ;
; 19995.867 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 4.062      ;
; 19995.867 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 4.062      ;
; 19995.871 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.079     ; 4.049      ;
; 19995.871 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.079     ; 4.049      ;
; 19995.871 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.079     ; 4.049      ;
; 19995.871 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.079     ; 4.049      ;
; 19995.871 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.079     ; 4.049      ;
; 19995.871 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.079     ; 4.049      ;
; 19995.871 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.079     ; 4.049      ;
; 19995.871 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.079     ; 4.049      ;
; 19995.871 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.079     ; 4.049      ;
; 19995.981 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.066     ; 3.952      ;
; 19995.981 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.066     ; 3.952      ;
; 19995.981 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.066     ; 3.952      ;
; 19995.981 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.066     ; 3.952      ;
; 19995.981 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.066     ; 3.952      ;
; 19995.981 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.066     ; 3.952      ;
; 19995.981 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.066     ; 3.952      ;
; 19995.981 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.066     ; 3.952      ;
; 19995.981 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.066     ; 3.952      ;
; 19995.981 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.066     ; 3.952      ;
; 19995.981 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.066     ; 3.952      ;
; 19995.981 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.066     ; 3.952      ;
; 19995.981 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.066     ; 3.952      ;
; 19995.981 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.066     ; 3.952      ;
; 19995.987 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 3.942      ;
; 19995.987 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 3.942      ;
; 19995.987 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 3.942      ;
; 19995.987 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 3.942      ;
; 19995.987 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 3.942      ;
; 19995.987 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 3.942      ;
; 19995.987 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 3.942      ;
; 19995.987 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 3.942      ;
; 19995.987 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 3.942      ;
; 19995.987 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 3.942      ;
; 19995.987 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 3.942      ;
; 19995.987 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 3.942      ;
+-----------+----------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                     ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.299 ; Sdram_Control:u7|mDATAOUT[20]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.893      ;
; 0.324 ; SramReader:player|data_r[60]                                                                                                                                                          ; Music_Controller:u9|music_enb_r[4]                                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.421      ; 1.068      ;
; 0.339 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Write                                                                                                                                                                ; Sdram_Control:u7|Write                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.951      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.947      ;
; 0.356 ; Music_Controller:u9|time_count_r[1]                                                                                                                                                   ; Music_Controller:u9|time_count_r[1]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Music_Controller:u9|time_count_r[2]                                                                                                                                                   ; Music_Controller:u9|time_count_r[2]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Music_Controller:u9|time_count_r[3]                                                                                                                                                   ; Music_Controller:u9|time_count_r[3]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Music_Controller:u9|time_count_r[4]                                                                                                                                                   ; Music_Controller:u9|time_count_r[4]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Music_Controller:u9|time_count_r[5]                                                                                                                                                   ; Music_Controller:u9|time_count_r[5]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Music_Controller:u9|time_count_r[6]                                                                                                                                                   ; Music_Controller:u9|time_count_r[6]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Music_Controller:u9|time_count_r[7]                                                                                                                                                   ; Music_Controller:u9|time_count_r[7]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Music_Controller:u9|time_count_r[8]                                                                                                                                                   ; Music_Controller:u9|time_count_r[8]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Music_Controller:u9|time_count_r[10]                                                                                                                                                  ; Music_Controller:u9|time_count_r[10]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Music_Controller:u9|time_count_r[11]                                                                                                                                                  ; Music_Controller:u9|time_count_r[11]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Music_Controller:u9|time_count_r[13]                                                                                                                                                  ; Music_Controller:u9|time_count_r[13]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Music_Controller:u9|time_count_r[14]                                                                                                                                                  ; Music_Controller:u9|time_count_r[14]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Music_Controller:u9|time_count_r[15]                                                                                                                                                  ; Music_Controller:u9|time_count_r[15]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Music_Controller:u9|time_count_r[16]                                                                                                                                                  ; Music_Controller:u9|time_count_r[16]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Music_Controller:u9|time_count_r[18]                                                                                                                                                  ; Music_Controller:u9|time_count_r[18]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Music_Controller:u9|time_count_r[23]                                                                                                                                                  ; Music_Controller:u9|time_count_r[23]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Music_Controller:u9|time_count_r[29]                                                                                                                                                  ; Music_Controller:u9|time_count_r[29]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Music_Controller:u9|time_count_r[24]                                                                                                                                                  ; Music_Controller:u9|time_count_r[24]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Music_Controller:u9|time_count_r[25]                                                                                                                                                  ; Music_Controller:u9|time_count_r[25]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Music_Controller:u9|time_count_r[26]                                                                                                                                                  ; Music_Controller:u9|time_count_r[26]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Music_Controller:u9|time_count_r[27]                                                                                                                                                  ; Music_Controller:u9|time_count_r[27]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Music_Controller:u9|time_count_r[28]                                                                                                                                                  ; Music_Controller:u9|time_count_r[28]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Music_Controller:u9|time_count_r[30]                                                                                                                                                  ; Music_Controller:u9|time_count_r[30]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Music_Controller:u9|time_count_r[31]                                                                                                                                                  ; Music_Controller:u9|time_count_r[31]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Music_Controller:u9|bar_count_r[1]                                                                                                                                                    ; Music_Controller:u9|bar_count_r[1]                                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Music_Controller:u9|bar_count_r[2]                                                                                                                                                    ; Music_Controller:u9|bar_count_r[2]                                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Music_Controller:u9|rst_r                                                                                                                                                             ; Music_Controller:u9|rst_r                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.359 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.950      ;
; 0.364 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.608      ;
; 0.365 ; Sdram_Control:u7|Read                                                                                                                                                                 ; Sdram_Control:u7|Read                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.367 ; Music_Controller:u9|bar_count_r[0]                                                                                                                                                    ; Music_Controller:u9|bar_count_r[0]                                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[5]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.639      ;
; 0.380 ; Sdram_Control:u7|mDATAOUT[26]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.004      ;
; 0.380 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.638      ;
; 0.381 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.639      ;
; 0.389 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.979      ;
; 0.391 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.981      ;
; 0.391 ; Sdram_Control:u7|mDATAOUT[10]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.015      ;
; 0.393 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 0.991      ;
; 0.393 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.989      ;
; 0.394 ; Sdram_Control:u7|mADDR[17]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[17]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; Sdram_Control:u7|command:u_command|SA[11]                                                                                                                                             ; Sdram_Control:u7|SA[11]                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.340 ; Object_Detector:u11|W_count_r[0]                                                                                                                                                     ; Object_Detector:u11|W_count_r[0]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Object_Detector:u11|H_count_r[3]                                                                                                                                                     ; Object_Detector:u11|H_count_r[3]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Object_Detector:u11|H_count_r[2]                                                                                                                                                     ; Object_Detector:u11|H_count_r[2]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Object_Detector:u11|H_count_r[1]                                                                                                                                                     ; Object_Detector:u11|H_count_r[1]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.342 ; Object_Detector:u11|H_count_r[0]                                                                                                                                                     ; Object_Detector:u11|H_count_r[0]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.084      ; 0.597      ;
; 0.344 ; Object_Detector:u11|mNote_r[32]                                                                                                                                                      ; Object_Detector:u11|mNote_r[32]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; Object_Detector:u11|mNote_r[48]                                                                                                                                                      ; Object_Detector:u11|mNote_r[48]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; Object_Detector:u11|mNote_r[49]                                                                                                                                                      ; Object_Detector:u11|mNote_r[49]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.082      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Object_Detector:u11|W_count_r[3]                                                                                                                                                     ; Object_Detector:u11|W_count_r[3]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Object_Detector:u11|W_count_r[2]                                                                                                                                                     ; Object_Detector:u11|W_count_r[2]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Object_Detector:u11|W_count_r[1]                                                                                                                                                     ; Object_Detector:u11|W_count_r[1]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; Object_Detector:u11|mNote_r[7]                                                                                                                                                       ; Object_Detector:u11|mNote_r[7]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Object_Detector:u11|mNote_r[31]                                                                                                                                                      ; Object_Detector:u11|mNote_r[31]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Object_Detector:u11|mNote_r[47]                                                                                                                                                      ; Object_Detector:u11|mNote_r[47]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Object_Detector:u11|mNote_r[39]                                                                                                                                                      ; Object_Detector:u11|mNote_r[39]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Object_Detector:u11|mNote_r[53]                                                                                                                                                      ; Object_Detector:u11|mNote_r[53]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Object_Detector:u11|mNote_r[45]                                                                                                                                                      ; Object_Detector:u11|mNote_r[45]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Object_Detector:u11|mNote_r[37]                                                                                                                                                      ; Object_Detector:u11|mNote_r[37]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Object_Detector:u11|mNote_r[21]                                                                                                                                                      ; Object_Detector:u11|mNote_r[21]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Object_Detector:u11|mNote_r[54]                                                                                                                                                      ; Object_Detector:u11|mNote_r[54]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Object_Detector:u11|mNote_r[26]                                                                                                                                                      ; Object_Detector:u11|mNote_r[26]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Object_Detector:u11|mNote_r[50]                                                                                                                                                      ; Object_Detector:u11|mNote_r[50]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Object_Detector:u11|mNote_r[10]                                                                                                                                                      ; Object_Detector:u11|mNote_r[10]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Object_Detector:u11|mNote_r[57]                                                                                                                                                      ; Object_Detector:u11|mNote_r[57]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Object_Detector:u11|mNote_r[9]                                                                                                                                                       ; Object_Detector:u11|mNote_r[9]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Object_Detector:u11|mNote_r[11]                                                                                                                                                      ; Object_Detector:u11|mNote_r[11]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Object_Detector:u11|mNote_r[19]                                                                                                                                                      ; Object_Detector:u11|mNote_r[19]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Object_Detector:u11|mNote_r[60]                                                                                                                                                      ; Object_Detector:u11|mNote_r[60]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Object_Detector:u11|mNote_r[28]                                                                                                                                                      ; Object_Detector:u11|mNote_r[28]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Object_Detector:u11|mNote_r[12]                                                                                                                                                      ; Object_Detector:u11|mNote_r[12]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Object_Detector:u11|mNote_r[52]                                                                                                                                                      ; Object_Detector:u11|mNote_r[52]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; Object_Detector:u11|mNote_r[15]                                                                                                                                                      ; Object_Detector:u11|mNote_r[15]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Object_Detector:u11|mNote_r[23]                                                                                                                                                      ; Object_Detector:u11|mNote_r[23]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Object_Detector:u11|mNote_r[63]                                                                                                                                                      ; Object_Detector:u11|mNote_r[63]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Object_Detector:u11|mNote_r[55]                                                                                                                                                      ; Object_Detector:u11|mNote_r[55]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Object_Detector:u11|mNote_r[61]                                                                                                                                                      ; Object_Detector:u11|mNote_r[61]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Object_Detector:u11|mNote_r[5]                                                                                                                                                       ; Object_Detector:u11|mNote_r[5]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Object_Detector:u11|mNote_r[29]                                                                                                                                                      ; Object_Detector:u11|mNote_r[29]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Object_Detector:u11|mNote_r[13]                                                                                                                                                      ; Object_Detector:u11|mNote_r[13]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Object_Detector:u11|mNote_r[62]                                                                                                                                                      ; Object_Detector:u11|mNote_r[62]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Object_Detector:u11|mNote_r[38]                                                                                                                                                      ; Object_Detector:u11|mNote_r[38]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Object_Detector:u11|mNote_r[46]                                                                                                                                                      ; Object_Detector:u11|mNote_r[46]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Object_Detector:u11|mNote_r[30]                                                                                                                                                      ; Object_Detector:u11|mNote_r[30]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Object_Detector:u11|mNote_r[22]                                                                                                                                                      ; Object_Detector:u11|mNote_r[22]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Object_Detector:u11|mNote_r[6]                                                                                                                                                       ; Object_Detector:u11|mNote_r[6]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Object_Detector:u11|mNote_r[14]                                                                                                                                                      ; Object_Detector:u11|mNote_r[14]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Object_Detector:u11|mNote_r[56]                                                                                                                                                      ; Object_Detector:u11|mNote_r[56]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Object_Detector:u11|mNote_r[40]                                                                                                                                                      ; Object_Detector:u11|mNote_r[40]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Object_Detector:u11|mNote_r[8]                                                                                                                                                       ; Object_Detector:u11|mNote_r[8]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Object_Detector:u11|mNote_r[16]                                                                                                                                                      ; Object_Detector:u11|mNote_r[16]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Object_Detector:u11|mNote_r[0]                                                                                                                                                       ; Object_Detector:u11|mNote_r[0]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Object_Detector:u11|mNote_r[24]                                                                                                                                                      ; Object_Detector:u11|mNote_r[24]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Object_Detector:u11|mNote_r[42]                                                                                                                                                      ; Object_Detector:u11|mNote_r[42]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Object_Detector:u11|mNote_r[34]                                                                                                                                                      ; Object_Detector:u11|mNote_r[34]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Object_Detector:u11|mNote_r[58]                                                                                                                                                      ; Object_Detector:u11|mNote_r[58]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Object_Detector:u11|mNote_r[18]                                                                                                                                                      ; Object_Detector:u11|mNote_r[18]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Object_Detector:u11|mNote_r[2]                                                                                                                                                       ; Object_Detector:u11|mNote_r[2]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Object_Detector:u11|mNote_r[33]                                                                                                                                                      ; Object_Detector:u11|mNote_r[33]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Object_Detector:u11|mNote_r[41]                                                                                                                                                      ; Object_Detector:u11|mNote_r[41]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Object_Detector:u11|mNote_r[1]                                                                                                                                                       ; Object_Detector:u11|mNote_r[1]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Object_Detector:u11|mNote_r[17]                                                                                                                                                      ; Object_Detector:u11|mNote_r[17]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Object_Detector:u11|mNote_r[25]                                                                                                                                                      ; Object_Detector:u11|mNote_r[25]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Object_Detector:u11|mNote_r[35]                                                                                                                                                      ; Object_Detector:u11|mNote_r[35]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Object_Detector:u11|mNote_r[51]                                                                                                                                                      ; Object_Detector:u11|mNote_r[51]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Object_Detector:u11|mNote_r[43]                                                                                                                                                      ; Object_Detector:u11|mNote_r[43]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Object_Detector:u11|mNote_r[59]                                                                                                                                                      ; Object_Detector:u11|mNote_r[59]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Object_Detector:u11|mNote_r[3]                                                                                                                                                       ; Object_Detector:u11|mNote_r[3]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Object_Detector:u11|mNote_r[27]                                                                                                                                                      ; Object_Detector:u11|mNote_r[27]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Object_Detector:u11|mNote_r[4]                                                                                                                                                       ; Object_Detector:u11|mNote_r[4]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Object_Detector:u11|mNote_r[20]                                                                                                                                                      ; Object_Detector:u11|mNote_r[20]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Object_Detector:u11|mNote_r[36]                                                                                                                                                      ; Object_Detector:u11|mNote_r[36]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Object_Detector:u11|mNote_r[44]                                                                                                                                                      ; Object_Detector:u11|mNote_r[44]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.597      ;
; 0.378 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.089      ; 0.638      ;
; 0.378 ; Object_Detector:u11|H_Cont[12]                                                                                                                                                       ; Object_Detector:u11|H_Cont[12]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.634      ;
; 0.379 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.089      ; 0.639      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.624      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.624      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.640      ;
; 0.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.639      ;
; 0.383 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.640      ;
; 0.384 ; Object_Detector:u11|detect_count[47][14]                                                                                                                                             ; Object_Detector:u11|detect_count[47][14]                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.642      ;
; 0.384 ; Object_Detector:u11|detect_count[21][14]                                                                                                                                             ; Object_Detector:u11|detect_count[21][14]                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.642      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                            ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.364 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.608      ;
; 0.387 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.597      ;
; 0.398 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.640      ;
; 0.402 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.643      ;
; 0.549 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.791      ;
; 0.582 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.824      ;
; 0.582 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.824      ;
; 0.585 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.827      ;
; 0.585 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.827      ;
; 0.585 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.829      ;
; 0.587 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.829      ;
; 0.588 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.829      ;
; 0.588 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.829      ;
; 0.588 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.832      ;
; 0.589 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.830      ;
; 0.589 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.830      ;
; 0.589 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.831      ;
; 0.590 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.831      ;
; 0.590 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.834      ;
; 0.591 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.832      ;
; 0.592 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.833      ;
; 0.592 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.833      ;
; 0.592 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.833      ;
; 0.593 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.834      ;
; 0.594 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.835      ;
; 0.598 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.599 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.600 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.601 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.602 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.847      ;
; 0.604 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.848      ;
; 0.605 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.847      ;
; 0.606 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.848      ;
; 0.606 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.848      ;
; 0.606 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.848      ;
; 0.606 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.848      ;
; 0.608 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.849      ;
; 0.613 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.855      ;
; 0.617 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.861      ;
; 0.740 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|oRST_1                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 0.985      ;
; 0.845 ; Reset_Delay:u2|oRST_1                    ; Reset_Delay:u2|oRST_1                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.089      ;
; 0.869 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.111      ;
; 0.871 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.113      ;
; 0.872 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.114      ;
; 0.873 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.115      ;
; 0.873 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.117      ;
; 0.874 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.115      ;
; 0.874 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.115      ;
; 0.875 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.116      ;
; 0.875 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.119      ;
; 0.876 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.117      ;
; 0.877 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.119      ;
; 0.877 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.119      ;
; 0.878 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.120      ;
; 0.878 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.120      ;
; 0.878 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.119      ;
; 0.878 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.122      ;
; 0.879 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.120      ;
; 0.879 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.120      ;
; 0.879 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.120      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.354 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|ack_r           ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|ack_r           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|finished_r      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|finished_r      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r           ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.608      ;
; 0.398 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.640      ;
; 0.405 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.648      ;
; 0.417 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.659      ;
; 0.419 ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|send_start_r                        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.661      ;
; 0.435 ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.677      ;
; 0.470 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.712      ;
; 0.508 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.750      ;
; 0.509 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.752      ;
; 0.509 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.751      ;
; 0.511 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.753      ;
; 0.522 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.764      ;
; 0.534 ; Flash_Controller:u12|I2Cinitialize:init|send_start_r                        ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.776      ;
; 0.535 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.777      ;
; 0.535 ; Flash_Controller:u12|I2Cinitialize:init|data_r[9]                           ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.778      ;
; 0.535 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.778      ;
; 0.580 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.823      ;
; 0.582 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.825      ;
; 0.583 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.826      ;
; 0.583 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.825      ;
; 0.583 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.825      ;
; 0.584 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.827      ;
; 0.585 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.828      ;
; 0.585 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.828      ;
; 0.586 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.829      ;
; 0.602 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.845      ;
; 0.604 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.847      ;
; 0.608 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.851      ;
; 0.609 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.852      ;
; 0.609 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.852      ;
; 0.611 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.853      ;
; 0.622 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r           ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.864      ;
; 0.624 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.866      ;
; 0.637 ; Flash_Controller:u12|I2Cinitialize:init|send_start_r                        ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|finished_r      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.879      ;
; 0.659 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.901      ;
; 0.673 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.915      ;
; 0.685 ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.927      ;
; 0.688 ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.930      ;
; 0.692 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[7]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.934      ;
; 0.695 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.937      ;
; 0.696 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.938      ;
; 0.698 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[1]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.940      ;
; 0.703 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[9]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.945      ;
; 0.705 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[0]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.947      ;
; 0.707 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.949      ;
; 0.710 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[5]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.952      ;
; 0.713 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.955      ;
; 0.713 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.955      ;
; 0.719 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.961      ;
; 0.745 ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|finished_r                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.987      ;
; 0.754 ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.996      ;
; 0.757 ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.999      ;
; 0.765 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|sda_r           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.007      ;
; 0.770 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.012      ;
; 0.786 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.028      ;
; 0.805 ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.047      ;
; 0.806 ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.049      ;
; 0.812 ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.055      ;
; 0.818 ; Flash_Controller:u12|I2Cinitialize:init|data_r[10]                          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.061      ;
; 0.823 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.065      ;
; 0.832 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.070      ;
; 0.845 ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.088      ;
; 0.845 ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.088      ;
; 0.846 ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.089      ;
; 0.859 ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|send_start_r                        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.101      ;
; 0.865 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.104      ;
; 0.875 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[1]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.114      ;
; 0.878 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.117      ;
; 0.880 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.122      ;
; 0.881 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[7]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.120      ;
; 0.884 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.123      ;
; 0.888 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[0]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.127      ;
; 0.889 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.128      ;
; 0.890 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[9]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.129      ;
; 0.892 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.131      ;
; 0.897 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.136      ;
; 0.898 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[10]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.137      ;
; 0.899 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.141      ;
; 0.900 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[5]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.139      ;
; 0.901 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.143      ;
; 0.905 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.145      ;
; 0.906 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.146      ;
; 0.908 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.148      ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.356 ; SramWriter:recorder|r_count_r[1]   ; SramWriter:recorder|r_count_r[1]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; SramWriter:recorder|r_count_r[0]   ; SramWriter:recorder|r_count_r[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; SramWriter:recorder|r_count_r[3]   ; SramWriter:recorder|r_count_r[3]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; SramWriter:recorder|r_count_r[2]   ; SramWriter:recorder|r_count_r[2]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; SramWriter:recorder|flag_r         ; SramWriter:recorder|flag_r            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; SramReader:player|addr_r[7]        ; SramReader:player|addr_r[7]           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; SramReader:player|addr_r[6]        ; SramReader:player|addr_r[6]           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; SramWriter:recorder|state_r[0]     ; SramWriter:recorder|state_r[0]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; SramWriter:recorder|state_r[2]     ; SramWriter:recorder|state_r[2]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; SramWriter:recorder|state_r[1]     ; SramWriter:recorder|state_r[1]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.367 ; SramWriter:recorder|bar_count_r[0] ; SramWriter:recorder|bar_count_r[0]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.451 ; Music_Controller:u9|note_r[23]     ; SramWriter:recorder|record_data_r[7]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.435      ; 1.205      ;
; 0.451 ; SramWriter:recorder|state_r[0]     ; SramWriter:recorder|state_r[2]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.691      ;
; 0.454 ; Music_Controller:u9|note_r[31]     ; SramWriter:recorder|record_data_r[15] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.435      ; 1.208      ;
; 0.471 ; Music_Controller:u9|note_r[30]     ; SramWriter:recorder|record_data_r[14] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.435      ; 1.225      ;
; 0.472 ; Music_Controller:u9|note_r[2]      ; SramWriter:recorder|record_data_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.435      ; 1.226      ;
; 0.473 ; Music_Controller:u9|note_r[28]     ; SramWriter:recorder|record_data_r[12] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.434      ; 1.226      ;
; 0.473 ; Music_Controller:u9|note_r[19]     ; SramWriter:recorder|record_data_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.435      ; 1.227      ;
; 0.478 ; SramWriter:recorder|state_r[2]     ; SramWriter:recorder|state_r[0]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.718      ;
; 0.480 ; Music_Controller:u9|note_r[29]     ; SramWriter:recorder|record_data_r[13] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.435      ; 1.234      ;
; 0.480 ; Music_Controller:u9|note_r[11]     ; SramWriter:recorder|record_data_r[11] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.435      ; 1.234      ;
; 0.480 ; Music_Controller:u9|note_r[22]     ; SramWriter:recorder|record_data_r[6]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.435      ; 1.234      ;
; 0.480 ; Music_Controller:u9|note_r[21]     ; SramWriter:recorder|record_data_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.435      ; 1.234      ;
; 0.480 ; Music_Controller:u9|note_r[16]     ; SramWriter:recorder|record_data_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.435      ; 1.234      ;
; 0.481 ; Music_Controller:u9|note_r[26]     ; SramWriter:recorder|record_data_r[10] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.435      ; 1.235      ;
; 0.481 ; Music_Controller:u9|note_r[25]     ; SramWriter:recorder|record_data_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.433      ; 1.233      ;
; 0.484 ; Music_Controller:u9|note_r[20]     ; SramWriter:recorder|record_data_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.434      ; 1.237      ;
; 0.485 ; Music_Controller:u9|note_r[18]     ; SramWriter:recorder|record_data_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.435      ; 1.239      ;
; 0.491 ; Music_Controller:u9|note_r[10]     ; SramWriter:recorder|record_data_r[10] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.435      ; 1.245      ;
; 0.494 ; Music_Controller:u9|note_r[7]      ; SramWriter:recorder|record_data_r[7]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.435      ; 1.248      ;
; 0.513 ; Music_Controller:u9|note_r[17]     ; SramWriter:recorder|record_data_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.433      ; 1.265      ;
; 0.513 ; Music_Controller:u9|note_r[27]     ; SramWriter:recorder|record_data_r[11] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.435      ; 1.267      ;
; 0.520 ; Music_Controller:u9|note_r[24]     ; SramWriter:recorder|record_data_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.433      ; 1.272      ;
; 0.531 ; Music_Controller:u9|note_r[15]     ; SramWriter:recorder|record_data_r[15] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.435      ; 1.285      ;
; 0.543 ; Music_Controller:u9|note_r[6]      ; SramWriter:recorder|record_data_r[6]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.435      ; 1.297      ;
; 0.548 ; Music_Controller:u9|note_r[13]     ; SramWriter:recorder|record_data_r[13] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.435      ; 1.302      ;
; 0.564 ; Music_Controller:u9|note_r[0]      ; SramWriter:recorder|record_data_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.435      ; 1.318      ;
; 0.566 ; Music_Controller:u9|note_r[5]      ; SramWriter:recorder|record_data_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.435      ; 1.320      ;
; 0.568 ; Music_Controller:u9|note_r[4]      ; SramWriter:recorder|record_data_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.434      ; 1.321      ;
; 0.574 ; Music_Controller:u9|note_r[1]      ; SramWriter:recorder|record_data_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.433      ; 1.326      ;
; 0.575 ; Music_Controller:u9|note_r[12]     ; SramWriter:recorder|record_data_r[12] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.434      ; 1.328      ;
; 0.583 ; Music_Controller:u9|note_r[3]      ; SramWriter:recorder|record_data_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.435      ; 1.337      ;
; 0.586 ; Music_Controller:u9|note_r[8]      ; SramWriter:recorder|record_data_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.433      ; 1.338      ;
; 0.611 ; Music_Controller:u9|note_r[14]     ; SramWriter:recorder|record_data_r[14] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.435      ; 1.365      ;
; 0.629 ; Music_Controller:u9|note_r[9]      ; SramWriter:recorder|record_data_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.433      ; 1.381      ;
; 0.650 ; Music_Controller:u9|note_r[39]     ; SramWriter:recorder|record_data_r[7]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.435      ; 1.404      ;
; 0.652 ; SramWriter:recorder|bar_count_r[0] ; SramWriter:recorder|addr_r[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.893      ;
; 0.658 ; SramWriter:recorder|state_r[1]     ; SramWriter:recorder|flag_r            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.898      ;
; 0.662 ; Music_Controller:u9|note_r[44]     ; SramWriter:recorder|record_data_r[12] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.434      ; 1.415      ;
; 0.664 ; Music_Controller:u9|note_r[35]     ; SramWriter:recorder|record_data_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.435      ; 1.418      ;
; 0.666 ; Music_Controller:u9|note_r[46]     ; SramWriter:recorder|record_data_r[14] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.435      ; 1.420      ;
; 0.667 ; SramWriter:recorder|r_count_r[0]   ; SramWriter:recorder|r_count_r[1]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.908      ;
; 0.669 ; Music_Controller:u9|note_r[38]     ; SramWriter:recorder|record_data_r[6]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.435      ; 1.423      ;
; 0.670 ; Music_Controller:u9|note_r[45]     ; SramWriter:recorder|record_data_r[13] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.435      ; 1.424      ;
; 0.670 ; Music_Controller:u9|note_r[32]     ; SramWriter:recorder|record_data_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.435      ; 1.424      ;
; 0.671 ; Music_Controller:u9|note_r[41]     ; SramWriter:recorder|record_data_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.433      ; 1.423      ;
; 0.672 ; Music_Controller:u9|note_r[37]     ; SramWriter:recorder|record_data_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.435      ; 1.426      ;
; 0.673 ; Music_Controller:u9|note_r[42]     ; SramWriter:recorder|record_data_r[10] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.435      ; 1.427      ;
; 0.675 ; Music_Controller:u9|note_r[36]     ; SramWriter:recorder|record_data_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.434      ; 1.428      ;
; 0.677 ; Music_Controller:u9|note_r[34]     ; SramWriter:recorder|record_data_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.435      ; 1.431      ;
; 0.681 ; SramWriter:recorder|state_r[1]     ; SramWriter:recorder|state_r[2]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.921      ;
; 0.703 ; Music_Controller:u9|note_r[33]     ; SramWriter:recorder|record_data_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.433      ; 1.455      ;
; 0.709 ; Music_Controller:u9|bar_count_r[3] ; SramReader:player|addr_r[5]           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.412      ; 1.440      ;
; 0.709 ; Music_Controller:u9|note_r[40]     ; SramWriter:recorder|record_data_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.433      ; 1.461      ;
; 0.713 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[6]           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.417      ; 1.449      ;
; 0.734 ; SramWriter:recorder|bar_count_r[1] ; SramWriter:recorder|addr_r[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.975      ;
; 0.734 ; SramWriter:recorder|bar_count_r[1] ; SramWriter:recorder|bar_count_r[1]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.975      ;
; 0.738 ; Music_Controller:u9|note_r[47]     ; SramWriter:recorder|record_data_r[15] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.435      ; 1.492      ;
; 0.754 ; SramWriter:recorder|state_r[0]     ; SramWriter:recorder|state_r[1]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.994      ;
; 0.760 ; Music_Controller:u9|note_r[63]     ; SramWriter:recorder|record_data_r[15] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.435      ; 1.514      ;
; 0.783 ; SramWriter:recorder|state_r[1]     ; SramWriter:recorder|write_r           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.023      ;
; 0.796 ; Music_Controller:u9|note_r[43]     ; SramWriter:recorder|record_data_r[11] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.435      ; 1.550      ;
; 0.818 ; Music_Controller:u9|note_r[59]     ; SramWriter:recorder|record_data_r[11] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.435      ; 1.572      ;
; 0.850 ; SramWriter:recorder|state_r[0]     ; SramWriter:recorder|addr_r[1]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.093      ;
; 0.850 ; SramWriter:recorder|state_r[0]     ; SramWriter:recorder|addr_r[7]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.093      ;
; 0.853 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[3]           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.411      ; 1.583      ;
; 0.868 ; SramReader:player|state_r[3]       ; SramReader:player|state_r[3]          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.109      ;
; 0.871 ; SramWriter:recorder|bar_count_r[0] ; SramWriter:recorder|addr_r[6]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.112      ;
; 0.875 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[5]           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.412      ; 1.606      ;
; 0.881 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|state_r[2]          ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.418      ; 1.618      ;
; 0.883 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|addr_r[4]           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.411      ; 1.613      ;
; 0.883 ; SramWriter:recorder|bar_count_r[0] ; SramWriter:recorder|addr_r[5]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.124      ;
; 0.912 ; Music_Controller:u9|signal_r       ; SramReader:player|state_r[2]          ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.424      ; 1.655      ;
; 0.932 ; SramWriter:recorder|addr_r[16]     ; SramWriter:recorder|addr_r[16]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.172      ;
; 0.933 ; SramWriter:recorder|addr_r[0]      ; SramWriter:recorder|addr_r[0]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.173      ;
; 0.933 ; SramWriter:recorder|addr_r[8]      ; SramWriter:recorder|addr_r[8]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.173      ;
; 0.935 ; SramWriter:recorder|addr_r[13]     ; SramWriter:recorder|addr_r[13]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.175      ;
; 0.935 ; SramWriter:recorder|addr_r[15]     ; SramWriter:recorder|addr_r[15]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.175      ;
; 0.939 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|state_r[2]          ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.418      ; 1.676      ;
; 0.951 ; SramWriter:recorder|bar_count_r[0] ; SramWriter:recorder|bar_count_r[3]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.192      ;
; 0.956 ; SramReader:player|state_r[2]       ; SramReader:player|finish_r            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.197      ;
; 0.959 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|addr_r[3]           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.411      ; 1.689      ;
; 0.962 ; SramWriter:recorder|state_r[0]     ; SramWriter:recorder|write_r           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.202      ;
; 0.965 ; SramWriter:recorder|bar_count_r[0] ; SramWriter:recorder|addr_r[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.206      ;
; 0.965 ; SramWriter:recorder|bar_count_r[0] ; SramWriter:recorder|bar_count_r[1]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.206      ;
; 0.969 ; SramWriter:recorder|r_count_r[1]   ; SramWriter:recorder|r_count_r[2]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.210      ;
; 0.972 ; Music_Controller:u9|note_r[55]     ; SramWriter:recorder|record_data_r[7]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.435      ; 1.726      ;
; 0.975 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|finish_r            ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.418      ; 1.712      ;
; 0.975 ; SramWriter:recorder|r_count_r[1]   ; SramWriter:recorder|r_count_r[3]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.216      ;
; 0.980 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|state_r[0]          ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.418      ; 1.717      ;
+-------+------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                    ;
+--------+-----------------------+------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                  ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[1]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.854     ; 3.145      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[2]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.854     ; 3.145      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[3]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.854     ; 3.145      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[4]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.854     ; 3.145      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[5]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.854     ; 3.145      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[6]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.854     ; 3.145      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[7]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.854     ; 3.145      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[0]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.854     ; 3.145      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|W_count_r[1]         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.846     ; 3.153      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|W_count_r[2]         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.846     ; 3.153      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|W_count_r[3]         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.846     ; 3.153      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[28]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.886     ; 3.113      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[12]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.889     ; 3.110      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[52]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.886     ; 3.113      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[36]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.895     ; 3.104      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[44]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.895     ; 3.104      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[60]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.885     ; 3.114      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[59]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.893     ; 3.106      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[11]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.889     ; 3.110      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[19]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.886     ; 3.113      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[57]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.885     ; 3.114      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[41]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.895     ; 3.104      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[9]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.889     ; 3.110      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[33]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.895     ; 3.104      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[34]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.893     ; 3.106      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[50]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.886     ; 3.113      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[58]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.893     ; 3.106      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[10]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.889     ; 3.110      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[26]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.886     ; 3.113      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[40]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.895     ; 3.104      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[8]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.894     ; 3.105      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[16]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.894     ; 3.105      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[24]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.894     ; 3.105      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[56]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.893     ; 3.106      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[54]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.886     ; 3.113      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[38]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.895     ; 3.104      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[46]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.893     ; 3.106      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[30]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.894     ; 3.105      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[22]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.894     ; 3.105      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[62]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.893     ; 3.106      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[53]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.886     ; 3.113      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[45]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.886     ; 3.113      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[37]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.886     ; 3.113      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[21]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.889     ; 3.110      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[7]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.885     ; 3.114      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[31]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.886     ; 3.113      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[47]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.886     ; 3.113      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[39]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.885     ; 3.114      ;
; -3.550 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[63]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.893     ; 3.106      ;
; -3.549 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[4]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.891     ; 3.107      ;
; -3.549 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[20]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.891     ; 3.107      ;
; -3.549 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[51]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.886     ; 3.112      ;
; -3.549 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[43]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.888     ; 3.110      ;
; -3.549 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[3]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.888     ; 3.110      ;
; -3.549 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[27]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.886     ; 3.112      ;
; -3.549 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[35]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.877     ; 3.121      ;
; -3.549 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[1]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.891     ; 3.107      ;
; -3.549 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[17]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.886     ; 3.112      ;
; -3.549 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[25]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.886     ; 3.112      ;
; -3.549 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[42]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.888     ; 3.110      ;
; -3.549 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[18]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.888     ; 3.110      ;
; -3.549 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[2]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.891     ; 3.107      ;
; -3.549 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[0]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.888     ; 3.110      ;
; -3.549 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[6]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.888     ; 3.110      ;
; -3.549 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[14]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.888     ; 3.110      ;
; -3.549 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[5]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.891     ; 3.107      ;
; -3.549 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[29]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.886     ; 3.112      ;
; -3.549 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[13]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.888     ; 3.110      ;
; -3.549 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[61]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.888     ; 3.110      ;
; -3.549 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[23]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.886     ; 3.112      ;
; -3.549 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[55]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.886     ; 3.112      ;
; -3.549 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[15]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.888     ; 3.110      ;
; -3.216 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|H_count_r[0]         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.524     ; 3.141      ;
; -3.216 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[49]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.566     ; 3.099      ;
; -3.216 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[32]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.566     ; 3.099      ;
; -3.216 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[48]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.566     ; 3.099      ;
; -3.189 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[19][0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.480     ; 3.158      ;
; -3.189 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[19][1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.480     ; 3.158      ;
; -3.189 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[19][2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.480     ; 3.158      ;
; -3.189 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[19][3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.480     ; 3.158      ;
; -3.189 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[19][4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.480     ; 3.158      ;
; -3.189 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[19][5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.480     ; 3.158      ;
; -3.189 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[19][6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.480     ; 3.158      ;
; -3.189 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[19][7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.480     ; 3.158      ;
; -3.189 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[19][8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.480     ; 3.158      ;
; -3.189 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[19][9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.480     ; 3.158      ;
; -3.189 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[19][10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.480     ; 3.158      ;
; -3.189 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[19][11] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.480     ; 3.158      ;
; -3.189 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[19][12] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.480     ; 3.158      ;
; -3.189 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[19][13] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.480     ; 3.158      ;
; -3.189 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[19][14] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.480     ; 3.158      ;
; -3.188 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[44][0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.479     ; 3.158      ;
; -3.188 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[44][1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.479     ; 3.158      ;
; -3.188 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[44][2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.479     ; 3.158      ;
; -3.188 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[44][3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.479     ; 3.158      ;
; -3.188 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[44][4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.479     ; 3.158      ;
; -3.188 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[44][5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.479     ; 3.158      ;
; -3.188 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[44][6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.479     ; 3.158      ;
; -3.188 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[44][7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.479     ; 3.158      ;
; -3.188 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[44][8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.479     ; 3.158      ;
+--------+-----------------------+------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 3.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.585     ; 3.535      ;
; 3.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.585     ; 3.535      ;
; 3.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.585     ; 3.535      ;
; 3.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.585     ; 3.535      ;
; 3.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.585     ; 3.535      ;
; 3.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.585     ; 3.535      ;
; 3.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.585     ; 3.535      ;
; 3.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.585     ; 3.535      ;
; 3.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.585     ; 3.535      ;
; 3.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.585     ; 3.535      ;
; 3.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.585     ; 3.535      ;
; 3.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.585     ; 3.535      ;
; 3.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.585     ; 3.535      ;
; 3.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.585     ; 3.535      ;
; 3.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.585     ; 3.535      ;
; 3.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.585     ; 3.535      ;
; 3.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.585     ; 3.535      ;
; 3.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.585     ; 3.535      ;
; 3.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.585     ; 3.535      ;
; 3.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.585     ; 3.535      ;
; 3.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.585     ; 3.535      ;
; 3.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.585     ; 3.535      ;
; 3.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.585     ; 3.535      ;
; 3.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.585     ; 3.535      ;
; 3.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.585     ; 3.535      ;
; 3.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.585     ; 3.535      ;
; 3.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.585     ; 3.535      ;
; 3.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.585     ; 3.535      ;
; 3.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.585     ; 3.535      ;
; 3.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.585     ; 3.535      ;
; 3.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.585     ; 3.535      ;
; 3.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.585     ; 3.535      ;
; 3.762 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.548      ;
; 3.762 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.548      ;
; 3.762 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.548      ;
; 3.762 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.548      ;
; 3.762 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.548      ;
; 3.762 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.548      ;
; 3.762 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.548      ;
; 3.762 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.548      ;
; 3.762 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.548      ;
; 3.762 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.548      ;
; 3.762 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.548      ;
; 3.762 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.548      ;
; 3.762 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.548      ;
; 3.762 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.548      ;
; 3.762 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.548      ;
; 3.762 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.548      ;
; 3.762 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.548      ;
; 3.762 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.548      ;
; 3.762 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.548      ;
; 3.762 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.548      ;
; 3.762 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.548      ;
; 3.762 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.548      ;
; 3.762 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.548      ;
; 3.762 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.548      ;
; 3.762 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.548      ;
; 3.762 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.548      ;
; 3.762 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.548      ;
; 3.762 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.548      ;
; 3.762 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.548      ;
; 3.762 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.548      ;
; 3.762 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.548      ;
; 3.762 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.548      ;
; 3.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.580     ; 3.535      ;
; 3.866 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.566     ; 3.548      ;
; 3.975 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.811     ; 3.163      ;
; 3.975 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.811     ; 3.163      ;
; 3.975 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.811     ; 3.163      ;
; 3.975 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.811     ; 3.163      ;
; 3.975 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.811     ; 3.163      ;
; 3.975 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.811     ; 3.163      ;
; 3.975 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.811     ; 3.163      ;
; 3.975 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 3.164      ;
; 3.975 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.811     ; 3.163      ;
; 3.975 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 3.164      ;
; 3.975 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 3.164      ;
; 3.975 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 3.164      ;
; 3.975 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 3.164      ;
; 3.975 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.811     ; 3.163      ;
; 3.975 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 3.164      ;
; 3.975 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 3.164      ;
; 3.975 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 3.164      ;
; 3.975 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 3.164      ;
; 3.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.803     ; 3.170      ;
; 3.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.804     ; 3.169      ;
; 3.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.804     ; 3.169      ;
; 3.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.804     ; 3.169      ;
; 3.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.809     ; 3.164      ;
; 3.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.809     ; 3.164      ;
; 3.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.809     ; 3.164      ;
; 3.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.809     ; 3.164      ;
; 3.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.809     ; 3.164      ;
; 3.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.803     ; 3.170      ;
; 3.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.804     ; 3.169      ;
; 3.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.804     ; 3.169      ;
; 3.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.809     ; 3.164      ;
; 3.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.803     ; 3.170      ;
; 3.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.804     ; 3.169      ;
; 3.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.804     ; 3.169      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                            ;
+-------+---------------------------+-----------------------------------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                     ; Launch Clock                                   ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-----------------------------------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 4.387 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.414     ; 5.068      ;
; 4.387 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.414     ; 5.068      ;
; 4.387 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.408     ; 5.074      ;
; 4.387 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.408     ; 5.074      ;
; 4.387 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.408     ; 5.074      ;
; 4.387 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.408     ; 5.074      ;
; 4.387 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.408     ; 5.074      ;
; 4.387 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.408     ; 5.074      ;
; 4.387 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.408     ; 5.074      ;
; 4.387 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.408     ; 5.074      ;
; 4.387 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.408     ; 5.074      ;
; 4.387 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.408     ; 5.074      ;
; 4.387 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.408     ; 5.074      ;
; 4.387 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.408     ; 5.074      ;
; 4.387 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.408     ; 5.074      ;
; 4.387 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.408     ; 5.074      ;
; 4.387 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|sda_r           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.414     ; 5.068      ;
; 4.387 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|ack_r           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.414     ; 5.068      ;
; 4.388 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.405     ; 5.076      ;
; 4.388 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.405     ; 5.076      ;
; 4.388 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.405     ; 5.076      ;
; 4.388 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.408     ; 5.073      ;
; 4.388 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|send_start_r                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.405     ; 5.076      ;
; 4.388 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.413     ; 5.068      ;
; 4.388 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.413     ; 5.068      ;
; 4.388 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.409     ; 5.072      ;
; 4.388 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.409     ; 5.072      ;
; 4.388 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.409     ; 5.072      ;
; 4.388 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.409     ; 5.072      ;
; 4.388 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.409     ; 5.072      ;
; 4.388 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.409     ; 5.072      ;
; 4.388 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.405     ; 5.076      ;
; 4.388 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|finished_r      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.405     ; 5.076      ;
; 4.388 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.405     ; 5.076      ;
; 4.388 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.405     ; 5.076      ;
; 4.388 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|finished_r                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.405     ; 5.076      ;
; 4.388 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.408     ; 5.073      ;
; 4.388 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.408     ; 5.073      ;
; 4.388 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[9]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.408     ; 5.073      ;
; 4.388 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.408     ; 5.073      ;
; 4.388 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.408     ; 5.073      ;
; 4.388 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.408     ; 5.073      ;
; 4.388 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[0]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.408     ; 5.073      ;
; 4.388 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.413     ; 5.068      ;
; 4.388 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[1]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.408     ; 5.073      ;
; 4.388 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.413     ; 5.068      ;
; 4.388 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.413     ; 5.068      ;
; 4.388 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.413     ; 5.068      ;
; 4.388 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.413     ; 5.068      ;
; 4.388 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[5]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.408     ; 5.073      ;
; 4.388 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.413     ; 5.068      ;
; 4.388 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.408     ; 5.073      ;
; 4.388 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.413     ; 5.068      ;
; 4.388 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[7]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.408     ; 5.073      ;
; 4.388 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.413     ; 5.068      ;
; 4.388 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.413     ; 5.068      ;
; 4.388 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[10]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.408     ; 5.073      ;
; 4.388 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.408     ; 5.073      ;
; 4.388 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.413     ; 5.068      ;
+-------+---------------------------+-----------------------------------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                          ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.643 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.169     ; 7.187      ;
; 12.650 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.148     ; 7.201      ;
; 12.650 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.148     ; 7.201      ;
; 12.650 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.148     ; 7.201      ;
; 12.650 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.148     ; 7.201      ;
; 12.650 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.148     ; 7.201      ;
; 12.650 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.148     ; 7.201      ;
; 12.650 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.148     ; 7.201      ;
; 12.650 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.148     ; 7.201      ;
; 12.650 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.148     ; 7.201      ;
; 12.650 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.148     ; 7.201      ;
; 12.650 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.148     ; 7.201      ;
; 12.650 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.148     ; 7.201      ;
; 12.650 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.148     ; 7.201      ;
; 12.650 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.148     ; 7.201      ;
; 12.650 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.148     ; 7.201      ;
; 12.650 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.148     ; 7.201      ;
; 15.804 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.128     ; 4.067      ;
; 15.832 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.086     ; 4.081      ;
; 15.832 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.086     ; 4.081      ;
; 15.832 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.086     ; 4.081      ;
; 15.832 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.086     ; 4.081      ;
; 15.832 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.086     ; 4.081      ;
; 15.832 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.086     ; 4.081      ;
; 15.832 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.086     ; 4.081      ;
; 15.832 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.086     ; 4.081      ;
; 15.832 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.086     ; 4.081      ;
; 15.832 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.086     ; 4.081      ;
; 15.832 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.086     ; 4.081      ;
; 15.832 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.086     ; 4.081      ;
; 15.832 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.086     ; 4.081      ;
; 15.832 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.086     ; 4.081      ;
; 15.832 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.086     ; 4.081      ;
; 15.832 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.086     ; 4.081      ;
; 15.842 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.118     ; 4.039      ;
; 15.846 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.118     ; 4.035      ;
; 15.867 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.118     ; 4.014      ;
; 15.870 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.053      ;
; 15.870 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.053      ;
; 15.870 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.053      ;
; 15.870 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.053      ;
; 15.870 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.053      ;
; 15.870 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.053      ;
; 15.870 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.053      ;
; 15.870 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.053      ;
; 15.870 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.053      ;
; 15.870 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.053      ;
; 15.870 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.053      ;
; 15.870 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.053      ;
; 15.870 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.053      ;
; 15.870 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.053      ;
; 15.870 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.053      ;
; 15.870 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.053      ;
; 15.874 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.049      ;
; 15.874 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.049      ;
; 15.874 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.049      ;
; 15.874 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.049      ;
; 15.874 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.049      ;
; 15.874 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.049      ;
; 15.874 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.049      ;
; 15.874 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.049      ;
; 15.874 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.049      ;
; 15.874 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.049      ;
; 15.874 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.049      ;
; 15.874 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.049      ;
; 15.874 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.049      ;
; 15.874 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.049      ;
; 15.874 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.049      ;
; 15.874 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.049      ;
; 15.895 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.028      ;
; 15.895 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.028      ;
; 15.895 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.028      ;
; 15.895 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.028      ;
; 15.895 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.028      ;
; 15.895 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.028      ;
; 15.895 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.028      ;
; 15.895 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.028      ;
; 15.895 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.028      ;
; 15.895 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.028      ;
; 15.895 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.028      ;
; 15.895 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.028      ;
; 15.895 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.028      ;
; 15.895 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.028      ;
; 15.895 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.028      ;
; 15.895 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.028      ;
; 15.926 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.118     ; 3.955      ;
; 15.954 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 3.969      ;
; 15.954 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 3.969      ;
; 15.954 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 3.969      ;
; 15.954 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 3.969      ;
; 15.954 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 3.969      ;
; 15.954 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 3.969      ;
; 15.954 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 3.969      ;
; 15.954 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 3.969      ;
; 15.954 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 3.969      ;
; 15.954 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 3.969      ;
; 15.954 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 3.969      ;
; 15.954 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 3.969      ;
; 15.954 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 3.969      ;
; 15.954 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 3.969      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                         ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.660 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.908      ;
; 1.681 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 1.917      ;
; 1.681 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 1.917      ;
; 1.681 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 1.917      ;
; 1.681 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 1.917      ;
; 1.681 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 1.917      ;
; 1.681 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 1.917      ;
; 1.681 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 1.917      ;
; 1.681 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 1.917      ;
; 1.681 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 1.917      ;
; 1.681 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 1.917      ;
; 1.681 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 1.917      ;
; 1.681 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 1.917      ;
; 1.681 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 1.917      ;
; 1.681 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 1.917      ;
; 1.681 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 1.917      ;
; 1.681 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 1.917      ;
; 1.955 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 2.203      ;
; 1.979 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 2.215      ;
; 1.979 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 2.215      ;
; 1.979 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 2.215      ;
; 1.979 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 2.215      ;
; 1.979 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 2.215      ;
; 1.979 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 2.215      ;
; 1.979 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 2.215      ;
; 1.979 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 2.215      ;
; 1.979 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 2.215      ;
; 1.979 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 2.215      ;
; 1.979 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 2.215      ;
; 1.979 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 2.215      ;
; 1.979 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 2.215      ;
; 1.979 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 2.215      ;
; 1.979 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 2.215      ;
; 1.979 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 2.215      ;
; 2.701 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 2.915      ;
; 2.701 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 2.915      ;
; 2.701 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 2.915      ;
; 2.701 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 2.915      ;
; 2.701 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 2.915      ;
; 2.701 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 2.915      ;
; 2.701 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 2.915      ;
; 2.701 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 2.915      ;
; 2.701 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 2.915      ;
; 2.701 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 2.915      ;
; 2.701 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 2.915      ;
; 2.701 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 2.915      ;
; 2.701 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 2.915      ;
; 2.701 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 2.913      ;
; 2.701 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 2.913      ;
; 2.701 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.920      ;
; 2.701 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 2.913      ;
; 2.701 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.920      ;
; 2.701 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 2.911      ;
; 2.701 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 2.913      ;
; 2.701 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.920      ;
; 2.701 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.920      ;
; 2.701 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 2.911      ;
; 2.701 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.920      ;
; 2.701 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.920      ;
; 2.701 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 2.913      ;
; 2.702 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 2.917      ;
; 2.702 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 2.917      ;
; 2.702 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 2.917      ;
; 2.702 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 2.917      ;
; 2.702 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 2.926      ;
; 2.702 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 2.926      ;
; 2.702 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 2.926      ;
; 2.702 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 2.926      ;
; 2.702 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 2.926      ;
; 2.702 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 2.926      ;
; 2.702 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 2.926      ;
; 2.702 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 2.926      ;
; 2.702 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 2.926      ;
; 2.702 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 2.926      ;
; 2.702 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 2.926      ;
; 2.702 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 2.926      ;
; 3.017 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.265      ;
; 3.038 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 3.274      ;
; 3.038 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 3.274      ;
; 3.038 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 3.274      ;
; 3.038 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 3.274      ;
; 3.038 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 3.274      ;
; 3.038 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 3.274      ;
; 3.038 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 3.274      ;
; 3.038 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 3.274      ;
; 3.038 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 3.274      ;
; 3.038 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 3.274      ;
; 3.038 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 3.274      ;
; 3.038 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 3.274      ;
; 3.038 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 3.274      ;
; 3.038 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 3.274      ;
; 3.038 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 3.274      ;
; 3.038 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 3.274      ;
; 3.042 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.068      ; 3.281      ;
; 3.051 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.068      ; 3.290      ;
; 3.063 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.056      ; 3.290      ;
; 3.063 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.056      ; 3.290      ;
; 3.063 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.056      ; 3.290      ;
; 3.063 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.056      ; 3.290      ;
; 3.063 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.056      ; 3.290      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                             ;
+-------+---------------------------+-----------------------------------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                     ; Launch Clock                                   ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-----------------------------------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 3.992 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 4.766      ;
; 3.992 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 4.766      ;
; 3.992 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 4.766      ;
; 3.992 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.450      ; 4.763      ;
; 3.992 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|send_start_r                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 4.766      ;
; 3.992 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 4.766      ;
; 3.992 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|finished_r      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 4.766      ;
; 3.992 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 4.766      ;
; 3.992 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 4.766      ;
; 3.992 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|finished_r                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 4.766      ;
; 3.992 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.450      ; 4.763      ;
; 3.992 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.450      ; 4.763      ;
; 3.992 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[9]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.450      ; 4.763      ;
; 3.992 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.450      ; 4.763      ;
; 3.992 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.450      ; 4.763      ;
; 3.992 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.450      ; 4.763      ;
; 3.992 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[0]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.450      ; 4.763      ;
; 3.992 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[1]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.450      ; 4.763      ;
; 3.992 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[5]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.450      ; 4.763      ;
; 3.992 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.450      ; 4.763      ;
; 3.992 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[7]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.450      ; 4.763      ;
; 3.992 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 4.764      ;
; 3.992 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[10]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.450      ; 4.763      ;
; 3.992 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 4.764      ;
; 3.992 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 4.764      ;
; 3.992 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 4.764      ;
; 3.992 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 4.764      ;
; 3.992 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 4.764      ;
; 3.992 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 4.764      ;
; 3.992 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 4.764      ;
; 3.992 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 4.764      ;
; 3.992 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.450      ; 4.763      ;
; 3.992 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 4.764      ;
; 3.992 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 4.764      ;
; 3.992 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 4.764      ;
; 3.992 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 4.764      ;
; 3.992 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 4.764      ;
; 3.993 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.445      ; 4.759      ;
; 3.993 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.445      ; 4.759      ;
; 3.993 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.445      ; 4.759      ;
; 3.993 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.445      ; 4.759      ;
; 3.993 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 4.763      ;
; 3.993 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 4.763      ;
; 3.993 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 4.763      ;
; 3.993 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 4.763      ;
; 3.993 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 4.763      ;
; 3.993 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 4.763      ;
; 3.993 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.445      ; 4.759      ;
; 3.993 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.445      ; 4.759      ;
; 3.993 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.445      ; 4.759      ;
; 3.993 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.445      ; 4.759      ;
; 3.993 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.445      ; 4.759      ;
; 3.993 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.445      ; 4.759      ;
; 3.993 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.445      ; 4.759      ;
; 3.993 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.445      ; 4.759      ;
; 3.993 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.445      ; 4.759      ;
; 3.993 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.445      ; 4.759      ;
; 3.993 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|sda_r           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.445      ; 4.759      ;
; 3.993 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|ack_r           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.445      ; 4.759      ;
+-------+---------------------------+-----------------------------------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 4.511 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.840     ; 2.942      ;
; 4.511 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.840     ; 2.942      ;
; 4.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.868     ; 2.945      ;
; 4.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.868     ; 2.945      ;
; 4.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.868     ; 2.945      ;
; 4.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.868     ; 2.945      ;
; 4.545 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.855     ; 2.961      ;
; 4.545 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.855     ; 2.961      ;
; 4.545 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.855     ; 2.961      ;
; 4.545 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.855     ; 2.961      ;
; 4.553 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.865     ; 2.959      ;
; 4.553 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.865     ; 2.959      ;
; 4.553 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.872     ; 2.952      ;
; 4.553 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.872     ; 2.952      ;
; 4.553 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.872     ; 2.952      ;
; 4.553 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.872     ; 2.952      ;
; 4.553 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.864     ; 2.960      ;
; 4.553 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.864     ; 2.960      ;
; 4.553 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.864     ; 2.960      ;
; 4.553 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.864     ; 2.960      ;
; 4.553 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.864     ; 2.960      ;
; 4.553 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.864     ; 2.960      ;
; 4.553 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.864     ; 2.960      ;
; 4.553 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.864     ; 2.960      ;
; 4.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.913     ; 2.936      ;
; 4.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.913     ; 2.936      ;
; 4.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.913     ; 2.936      ;
; 4.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.913     ; 2.936      ;
; 4.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.913     ; 2.936      ;
; 4.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.913     ; 2.936      ;
; 4.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.913     ; 2.936      ;
; 4.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.913     ; 2.936      ;
; 4.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.912     ; 2.937      ;
; 4.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.912     ; 2.937      ;
; 4.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.912     ; 2.937      ;
; 4.578 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.912     ; 2.937      ;
; 4.579 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.889     ; 2.961      ;
; 4.579 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.889     ; 2.961      ;
; 4.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.936      ;
; 4.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.936      ;
; 4.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.936      ;
; 4.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.936      ;
; 4.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.936      ;
; 4.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.936      ;
; 4.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.936      ;
; 4.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.936      ;
; 4.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.936      ;
; 4.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.936      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.264     ; 2.944      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.265     ; 2.943      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.265     ; 2.943      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.265     ; 2.943      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.264     ; 2.944      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.265     ; 2.943      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.265     ; 2.943      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.265     ; 2.943      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.265     ; 2.943      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.264     ; 2.944      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.937      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.937      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.937      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.937      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.937      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.937      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.937      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.937      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.937      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.937      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.937      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.937      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.937      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.265     ; 2.943      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.265     ; 2.943      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.264     ; 2.944      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.264     ; 2.944      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.264     ; 2.944      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.264     ; 2.944      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.264     ; 2.944      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.265     ; 2.943      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.265     ; 2.943      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.265     ; 2.943      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.265     ; 2.943      ;
; 5.037 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.020     ; 3.285      ;
; 5.037 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.020     ; 3.285      ;
; 5.037 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.020     ; 3.285      ;
; 5.037 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.020     ; 3.285      ;
; 5.037 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.020     ; 3.285      ;
; 5.037 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.020     ; 3.285      ;
; 5.037 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.020     ; 3.285      ;
; 5.037 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.020     ; 3.285      ;
; 5.037 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.020     ; 3.285      ;
; 5.037 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.020     ; 3.285      ;
; 5.037 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.020     ; 3.285      ;
; 5.037 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.020     ; 3.285      ;
; 5.037 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.020     ; 3.285      ;
; 5.049 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.016     ; 3.301      ;
; 5.049 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.016     ; 3.301      ;
; 5.049 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.016     ; 3.301      ;
; 5.049 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.016     ; 3.301      ;
; 5.049 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.016     ; 3.301      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 4.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.877     ; 2.936      ;
; 4.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.877     ; 2.936      ;
; 4.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.877     ; 2.936      ;
; 4.564 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.902     ; 2.933      ;
; 4.564 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.902     ; 2.933      ;
; 4.564 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.902     ; 2.933      ;
; 4.564 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.902     ; 2.933      ;
; 4.564 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.902     ; 2.933      ;
; 4.564 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.902     ; 2.933      ;
; 4.564 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.902     ; 2.933      ;
; 4.565 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.912     ; 2.924      ;
; 4.565 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.912     ; 2.924      ;
; 4.567 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.919     ; 2.919      ;
; 4.571 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.900     ; 2.942      ;
; 4.572 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.898     ; 2.945      ;
; 4.572 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.898     ; 2.945      ;
; 4.599 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.912     ; 2.958      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 2.943      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 2.943      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.264     ; 2.944      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.264     ; 2.944      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.264     ; 2.944      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 2.943      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 2.943      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.264     ; 2.944      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 2.943      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 2.943      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 2.943      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 2.943      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 2.943      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 2.943      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.264     ; 2.944      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.264     ; 2.944      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 2.943      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 2.943      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 2.943      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 2.943      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 2.943      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.267     ; 2.942      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.267     ; 2.942      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.267     ; 2.942      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.267     ; 2.942      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.267     ; 2.942      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.267     ; 2.942      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.267     ; 2.942      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.267     ; 2.942      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.267     ; 2.942      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 2.943      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.267     ; 2.942      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 2.943      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.272     ; 2.937      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.267     ; 2.942      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.272     ; 2.937      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.267     ; 2.942      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.272     ; 2.937      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.267     ; 2.942      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.272     ; 2.937      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.267     ; 2.942      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.272     ; 2.937      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.272     ; 2.937      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 2.943      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 2.943      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 2.943      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.272     ; 2.937      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.272     ; 2.937      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 2.943      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 2.943      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 2.943      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 2.943      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 2.943      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 2.943      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 2.943      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 2.943      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 2.943      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.267     ; 2.942      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.272     ; 2.937      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.272     ; 2.937      ;
; 4.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.273     ; 2.959      ;
; 4.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.958      ;
; 4.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 2.951      ;
; 4.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 2.951      ;
; 4.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 2.951      ;
; 4.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 2.951      ;
; 4.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 2.951      ;
; 4.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.958      ;
; 4.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.958      ;
; 4.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 2.953      ;
; 4.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 2.953      ;
; 4.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 2.953      ;
; 4.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 2.953      ;
; 4.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 2.953      ;
; 4.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 2.951      ;
; 4.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 2.951      ;
; 4.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.273     ; 2.959      ;
; 4.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.958      ;
; 4.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.952      ;
; 4.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.958      ;
; 4.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 2.951      ;
; 4.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 2.953      ;
; 4.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.273     ; 2.959      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.679 ; 4.897        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[12]                                                                                                                                                            ;
; 4.679 ; 4.897        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[13]                                                                                                                                                            ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|r_state_r[1]                                                                                                                                                      ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|r_state_r[0]                                                                                                                                                      ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|r_state_r[2]                                                                                                                                                      ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|r_state_r[3]                                                                                                                                                      ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|state_r[0]                                                                                                                                                        ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[5]  ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[0] ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[2] ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[4] ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[5] ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[7] ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[8] ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[7] ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[7] ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[7] ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[2]  ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[5]  ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[5]  ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[3] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                           ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[20]                                                                                                                                                         ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[10]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[11]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[12]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[15]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[17]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[18]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[19]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[1]                                                                                                                                                         ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[20]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[23]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[24]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[25]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[26]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[27]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[28]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[2]                                                                                                                                                         ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[31]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[33]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[34]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[35]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[36]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[39]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[3]                                                                                                                                                         ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[40]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[41]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[42]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[43]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[44]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[47]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[49]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[4]                                                                                                                                                         ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[50]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[51]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[52]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[55]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[56]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[57]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[58]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[59]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[60]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[63]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[7]                                                                                                                                                         ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[8]                                                                                                                                                         ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[9]                                                                                                                                                         ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|time_count_r[16]                                                                                                                                                  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|time_count_r[17]                                                                                                                                                  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|time_count_r[18]                                                                                                                                                  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|time_count_r[19]                                                                                                                                                  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|time_count_r[20]                                                                                                                                                  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|time_count_r[21]                                                                                                                                                  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|time_count_r[22]                                                                                                                                                  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|time_count_r[23]                                                                                                                                                  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|time_count_r[24]                                                                                                                                                  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|time_count_r[25]                                                                                                                                                  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|time_count_r[26]                                                                                                                                                  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|time_count_r[27]                                                                                                                                                  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|time_count_r[28]                                                                                                                                                  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|time_count_r[29]                                                                                                                                                  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|time_count_r[30]                                                                                                                                                  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|time_count_r[31]                                                                                                                                                  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|time_count_r[4]                                                                                                                                                   ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|time_count_r[5]                                                                                                                                                   ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|time_count_r[6]                                                                                                                                                   ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|time_count_r[7]                                                                                                                                                   ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                                       ;
+-------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                   ;
+-------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------------+
; 9.608 ; 9.794        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                          ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]                    ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]                    ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[3]                     ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[4]                     ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[5]                     ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[7]                     ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[9]                     ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                        ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                       ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                       ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                       ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                       ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                       ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                       ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                        ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                        ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                        ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                        ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                        ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                        ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                        ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                        ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                        ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]                    ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]                    ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[14]                    ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[15]                    ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[6]                     ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[8]                     ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0]                 ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1]                 ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                 ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                 ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]                           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]                          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]                          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]                          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]                          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]                          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]                          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]                          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]                          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]                          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]                          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]                           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]                          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]                          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]                          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]                          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]                          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]                           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]                           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]                           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]                           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]                           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]                           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]                           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]                           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[10]                                  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[11]                                  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[12]                                  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[13]                                  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[14]                                  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[15]                                  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[1]                                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[2]                                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[3]                                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[4]                                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[5]                                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[6]                                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[7]                                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[8]                                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[9]                                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_0                                    ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_1                                    ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_2                                    ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[0]                                   ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[16]                                  ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[17]                                  ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[18]                                  ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[19]                                  ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[20]                                  ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[21]                                  ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[22]                                  ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[23]                                  ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[24]                                  ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[25]                                  ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[26]                                  ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[27]                                  ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[28]                                  ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[29]                                  ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[30]                                  ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[31]                                  ;
; 9.754 ; 9.754        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u8|mI2C_CTRL_CLK|clk                                     ;
; 9.803 ; 9.803        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.803 ; 9.803        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.803 ; 9.803        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.803 ; 9.803        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4]           ;
; 9.803 ; 9.803        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|observablevcoout ;
+-------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[2] ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[4] ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[6] ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[2] ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[4] ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[6] ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ;
; 12.184 ; 12.402       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 12.184 ; 12.402       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 12.185 ; 12.403       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ;
; 12.185 ; 12.403       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[0] ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[0] ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ;
; 12.189 ; 12.407       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[0] ;
; 12.189 ; 12.407       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ;
; 12.189 ; 12.407       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[4] ;
; 12.189 ; 12.407       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[6] ;
; 12.189 ; 12.407       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ;
; 12.189 ; 12.407       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ;
; 12.189 ; 12.407       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[0] ;
; 12.189 ; 12.407       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ;
; 12.189 ; 12.407       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[4] ;
; 12.189 ; 12.407       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[6] ;
; 12.189 ; 12.407       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ;
; 12.189 ; 12.407       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ;
; 12.189 ; 12.407       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 12.189 ; 12.407       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 12.191 ; 12.409       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[1] ;
; 12.191 ; 12.409       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[1] ;
; 12.191 ; 12.409       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[1] ;
; 12.191 ; 12.409       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[1] ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[2] ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[2] ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 12.228 ; 12.414       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                                          ;
; 12.228 ; 12.414       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                          ;
; 12.228 ; 12.414       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                                          ;
; 12.228 ; 12.414       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                                          ;
; 12.228 ; 12.414       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                                          ;
; 12.228 ; 12.414       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                                          ;
; 12.228 ; 12.414       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                                          ;
; 12.228 ; 12.414       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                                          ;
; 12.228 ; 12.414       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                          ;
; 12.228 ; 12.414       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                          ;
; 12.228 ; 12.414       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                                          ;
; 12.228 ; 12.414       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                                          ;
; 12.228 ; 12.414       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                                          ;
; 12.228 ; 12.414       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                                          ;
; 12.228 ; 12.414       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                                          ;
; 12.228 ; 12.414       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                                          ;
; 12.229 ; 12.415       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|H_count_r[0]                                                                                                                                                     ;
; 12.229 ; 12.415       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[52][0]                                                                                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+---------------------------------------+
; 83.041 ; 83.259       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[2]         ;
; 83.041 ; 83.259       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[3]         ;
; 83.041 ; 83.259       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[4]         ;
; 83.041 ; 83.259       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[5]         ;
; 83.041 ; 83.259       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[6]         ;
; 83.041 ; 83.259       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|bar_count_r[0]    ;
; 83.041 ; 83.259       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|bar_count_r[1]    ;
; 83.041 ; 83.259       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|bar_count_r[2]    ;
; 83.041 ; 83.259       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|bar_count_r[3]    ;
; 83.042 ; 83.260       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[0]         ;
; 83.042 ; 83.260       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[1]         ;
; 83.042 ; 83.260       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[7]         ;
; 83.042 ; 83.260       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[8]         ;
; 83.042 ; 83.260       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|flag_r            ;
; 83.042 ; 83.260       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|record_data_r[0]  ;
; 83.042 ; 83.260       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|record_data_r[14] ;
; 83.042 ; 83.260       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|state_r[0]        ;
; 83.042 ; 83.260       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|state_r[1]        ;
; 83.042 ; 83.260       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|state_r[2]        ;
; 83.042 ; 83.260       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|write_r           ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[0]           ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[10]          ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[11]          ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[12]          ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[13]          ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[14]          ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[15]          ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[16]          ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[17]          ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[18]          ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[19]          ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[1]           ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[2]           ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[3]           ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[4]           ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[5]           ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[6]           ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[7]           ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[8]           ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[9]           ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[10]          ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[11]          ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[12]          ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[15]          ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[17]          ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[19]          ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[1]           ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[23]          ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[25]          ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[26]          ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[27]          ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[28]          ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[2]           ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[31]          ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[33]          ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[35]          ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[36]          ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[38]          ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[39]          ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[40]          ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[41]          ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[42]          ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[43]          ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[44]          ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[4]           ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[50]          ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[52]          ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[53]          ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[54]          ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[55]          ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[5]           ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[9]           ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|finish_r            ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|state_r[0]          ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|state_r[1]          ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|state_r[2]          ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[10]        ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[11]        ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[12]        ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[13]        ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[14]        ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[15]        ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[16]        ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[17]        ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[18]        ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[19]        ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[9]         ;
; 83.044 ; 83.262       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[0]           ;
; 83.044 ; 83.262       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[13]          ;
; 83.044 ; 83.262       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[14]          ;
; 83.044 ; 83.262       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[16]          ;
; 83.044 ; 83.262       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[18]          ;
; 83.044 ; 83.262       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[20]          ;
; 83.044 ; 83.262       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[21]          ;
; 83.044 ; 83.262       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[22]          ;
; 83.044 ; 83.262       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[24]          ;
; 83.044 ; 83.262       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[29]          ;
; 83.044 ; 83.262       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[30]          ;
; 83.044 ; 83.262       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[32]          ;
; 83.044 ; 83.262       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[34]          ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                              ;
+----------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                      ;
+----------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------------------------------+
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|ack_r           ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3]  ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[1] ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|finished_r      ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|sda_r           ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[0]                           ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[10]                          ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[1]                           ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[5]                           ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[7]                           ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[9]                           ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|finished_r                          ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|send_start_r                        ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ;
; 9999.709 ; 9999.927     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ;
; 9999.710 ; 9999.928     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ;
; 9999.710 ; 9999.928     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ;
; 9999.710 ; 9999.928     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23]      ;
; 9999.710 ; 9999.928     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ;
; 9999.710 ; 9999.928     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ;
; 9999.710 ; 9999.928     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ;
; 9999.710 ; 9999.928     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ;
; 9999.710 ; 9999.928     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ;
; 9999.710 ; 9999.928     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ;
; 9999.710 ; 9999.928     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ;
; 9999.710 ; 9999.928     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r           ;
; 9999.710 ; 9999.928     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ;
; 9999.883 ; 10000.069    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|ack_r           ;
; 9999.883 ; 10000.069    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ;
; 9999.883 ; 10000.069    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ;
; 9999.883 ; 10000.069    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ;
; 9999.883 ; 10000.069    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ;
; 9999.883 ; 10000.069    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ;
; 9999.883 ; 10000.069    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ;
; 9999.883 ; 10000.069    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ;
; 9999.883 ; 10000.069    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ;
; 9999.883 ; 10000.069    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ;
; 9999.883 ; 10000.069    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ;
; 9999.883 ; 10000.069    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ;
; 9999.883 ; 10000.069    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ;
; 9999.883 ; 10000.069    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ;
; 9999.883 ; 10000.069    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ;
; 9999.883 ; 10000.069    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ;
; 9999.883 ; 10000.069    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ;
; 9999.883 ; 10000.069    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ;
; 9999.883 ; 10000.069    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23]      ;
; 9999.883 ; 10000.069    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ;
; 9999.883 ; 10000.069    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ;
; 9999.883 ; 10000.069    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ;
; 9999.883 ; 10000.069    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ;
; 9999.883 ; 10000.069    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ;
; 9999.883 ; 10000.069    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ;
; 9999.883 ; 10000.069    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ;
; 9999.883 ; 10000.069    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ;
; 9999.883 ; 10000.069    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r           ;
; 9999.883 ; 10000.069    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|sda_r           ;
; 9999.883 ; 10000.069    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ;
; 9999.884 ; 10000.070    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ;
; 9999.884 ; 10000.070    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ;
; 9999.884 ; 10000.070    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ;
; 9999.884 ; 10000.070    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3]  ;
; 9999.884 ; 10000.070    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ;
; 9999.884 ; 10000.070    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[1] ;
; 9999.884 ; 10000.070    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|finished_r      ;
; 9999.884 ; 10000.070    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ;
; 9999.884 ; 10000.070    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ;
; 9999.884 ; 10000.070    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ;
; 9999.884 ; 10000.070    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ;
+----------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+
; KEY[*]       ; CLOCK_50   ; 7.452  ; 7.943  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]      ; CLOCK_50   ; 7.452  ; 7.943  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 6.314  ; 6.637  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 6.314  ; 6.637  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.874  ; 6.172  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.649  ; 5.998  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.543  ; 5.943  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.368  ; 5.759  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.388  ; 5.760  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.368  ; 5.757  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.473  ; 5.891  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.400  ; 5.716  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.352  ; 5.640  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.097  ; 5.424  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.184  ; 5.539  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.171  ; 5.524  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.146  ; 5.550  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.167  ; 6.486  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.600  ; 5.960  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK_50   ; 9.828  ; 10.239 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]       ; CLOCK_50   ; 9.662  ; 9.912  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]       ; CLOCK_50   ; 6.005  ; 6.363  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]       ; CLOCK_50   ; 6.246  ; 6.609  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]       ; CLOCK_50   ; 5.996  ; 6.354  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]       ; CLOCK_50   ; 6.372  ; 6.756  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]       ; CLOCK_50   ; 6.055  ; 6.459  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]       ; CLOCK_50   ; 6.044  ; 6.431  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]       ; CLOCK_50   ; 6.244  ; 6.656  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]       ; CLOCK_50   ; 6.449  ; 6.854  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[10]      ; CLOCK_50   ; 9.392  ; 9.610  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[11]      ; CLOCK_50   ; 9.440  ; 9.684  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[12]      ; CLOCK_50   ; 9.734  ; 10.123 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[13]      ; CLOCK_50   ; 9.828  ; 10.239 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[14]      ; CLOCK_50   ; 9.503  ; 9.758  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[15]      ; CLOCK_50   ; 9.506  ; 9.761  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[16]      ; CLOCK_50   ; 9.636  ; 9.991  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[17]      ; CLOCK_50   ; 9.570  ; 9.949  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.501  ; 4.776  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.142  ; 4.418  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.072  ; 4.347  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.248  ; 4.544  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.310  ; 4.604  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.902  ; 4.200  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.784  ; 4.060  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.081  ; 4.351  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.388  ; 4.652  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.161  ; 4.457  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.501  ; 4.776  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.111  ; 4.387  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.286  ; 4.595  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.286  ; 4.603  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.252  ; 3.590  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.320  ; 4.603  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.228  ; 4.529  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.092  ; 4.382  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.492  ; 4.764  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.043  ; 4.325  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.459  ; 4.754  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.227  ; 3.566  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.713  ; 3.995  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.731  ; 3.998  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.262  ; 3.599  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.237  ; 3.575  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.877  ; 4.178  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; KEY[*]       ; CLOCK2_50  ; 7.787  ; 8.379  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  KEY[0]      ; CLOCK2_50  ; 6.344  ; 6.800  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  KEY[1]      ; CLOCK2_50  ; 7.787  ; 8.379  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]        ; CLOCK2_50  ; 10.717 ; 11.036 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[0]       ; CLOCK2_50  ; 10.717 ; 11.036 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[10]      ; CLOCK2_50  ; 8.396  ; 8.869  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[11]      ; CLOCK2_50  ; 8.363  ; 8.834  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[12]      ; CLOCK2_50  ; 8.674  ; 9.067  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[13]      ; CLOCK2_50  ; 8.800  ; 9.206  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[14]      ; CLOCK2_50  ; 8.188  ; 8.625  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[15]      ; CLOCK2_50  ; 8.308  ; 8.760  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[16]      ; CLOCK2_50  ; 8.342  ; 8.693  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[17]      ; CLOCK2_50  ; 8.132  ; 8.514  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+
; KEY[*]       ; CLOCK_50   ; -5.426 ; -5.827 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]      ; CLOCK_50   ; -5.426 ; -5.827 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; -3.755 ; -4.104 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -4.298 ; -4.701 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -4.557 ; -4.912 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -4.301 ; -4.697 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -4.390 ; -4.778 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -4.358 ; -4.767 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -4.351 ; -4.746 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -4.415 ; -4.818 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -4.296 ; -4.718 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -4.089 ; -4.440 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -3.755 ; -4.104 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -4.080 ; -4.412 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -4.136 ; -4.506 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -4.084 ; -4.444 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -4.370 ; -4.766 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -4.336 ; -4.737 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -4.523 ; -4.881 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK_50   ; -4.853 ; -5.240 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]       ; CLOCK_50   ; -4.853 ; -5.240 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]       ; CLOCK_50   ; -5.051 ; -5.406 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]       ; CLOCK_50   ; -5.275 ; -5.615 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]       ; CLOCK_50   ; -5.041 ; -5.391 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]       ; CLOCK_50   ; -5.390 ; -5.760 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]       ; CLOCK_50   ; -5.117 ; -5.478 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]       ; CLOCK_50   ; -5.109 ; -5.458 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]       ; CLOCK_50   ; -5.242 ; -5.627 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]       ; CLOCK_50   ; -5.440 ; -5.826 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[10]      ; CLOCK_50   ; -5.812 ; -6.106 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[11]      ; CLOCK_50   ; -5.847 ; -6.157 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[12]      ; CLOCK_50   ; -6.020 ; -6.388 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[13]      ; CLOCK_50   ; -6.107 ; -6.502 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[14]      ; CLOCK_50   ; -5.914 ; -6.245 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[15]      ; CLOCK_50   ; -5.918 ; -6.250 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[16]      ; CLOCK_50   ; -5.972 ; -6.309 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[17]      ; CLOCK_50   ; -5.857 ; -6.205 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -2.524 ; -2.844 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -3.405 ; -3.664 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -3.338 ; -3.595 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -3.520 ; -3.805 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -3.580 ; -3.864 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -3.176 ; -3.457 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -3.062 ; -3.321 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -3.346 ; -3.599 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -3.640 ; -3.888 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -3.425 ; -3.703 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -3.763 ; -4.028 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -3.375 ; -3.634 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -3.546 ; -3.836 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -3.558 ; -3.864 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -2.550 ; -2.869 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -3.589 ; -3.862 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -3.500 ; -3.791 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -3.355 ; -3.628 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -3.753 ; -4.016 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -3.308 ; -3.572 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -3.722 ; -4.006 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -2.524 ; -2.844 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -2.993 ; -3.258 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -3.009 ; -3.260 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -2.559 ; -2.876 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -2.534 ; -2.853 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -3.165 ; -3.456 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; KEY[*]       ; CLOCK2_50  ; -5.109 ; -5.542 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  KEY[0]      ; CLOCK2_50  ; -5.109 ; -5.542 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  KEY[1]      ; CLOCK2_50  ; -6.244 ; -6.727 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]        ; CLOCK2_50  ; -4.723 ; -5.136 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[0]       ; CLOCK2_50  ; -4.723 ; -5.136 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[10]      ; CLOCK2_50  ; -6.717 ; -7.046 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[11]      ; CLOCK2_50  ; -6.683 ; -7.005 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[12]      ; CLOCK2_50  ; -6.860 ; -7.233 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[13]      ; CLOCK2_50  ; -6.977 ; -7.371 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[14]      ; CLOCK2_50  ; -6.524 ; -6.833 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[15]      ; CLOCK2_50  ; -6.644 ; -6.969 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[16]      ; CLOCK2_50  ; -6.587 ; -6.923 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[17]      ; CLOCK2_50  ; -6.382 ; -6.750 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 8.897  ; 8.870  ; Rise       ; CLOCK2_50                                        ;
; D5M_SCLK       ; CLOCK2_50  ; 7.035  ; 6.806  ; Rise       ; CLOCK2_50                                        ;
; AUD_XCK        ; CLOCK_50   ; 2.599  ;        ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 7.886  ; 7.876  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 7.886  ; 7.876  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 9.803  ; 9.169  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 5.815  ; 5.622  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 6.708  ; 6.478  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 6.745  ; 6.525  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 6.370  ; 6.143  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 7.923  ; 7.637  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 7.445  ; 7.177  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 7.730  ; 7.306  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 6.601  ; 6.341  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 8.336  ; 7.975  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 9.803  ; 9.169  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 6.361  ; 6.186  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 5.730  ; 5.532  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 8.342  ; 7.810  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 6.458  ; 6.213  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 5.682  ; 5.516  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 8.594  ; 7.996  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 5.027  ; 4.869  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 5.545  ; 5.481  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 7.452  ; 7.052  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 8.664  ; 7.938  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 7.493  ; 7.213  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 4.892  ; 4.845  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 6.447  ; 6.272  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 6.609  ; 6.333  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 5.693  ; 5.464  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 6.189  ; 6.059  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 5.628  ; 5.502  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 6.733  ; 6.454  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 6.033  ; 5.849  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 5.933  ; 5.564  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 6.162  ; 5.774  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 5.865  ; 5.584  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 4.890  ; 4.811  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 6.584  ; 6.409  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 7.493  ; 7.213  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 6.252  ; 6.119  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 5.502  ; 5.337  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 6.566  ; 6.809  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 5.924  ; 6.140  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK        ; CLOCK_50   ;        ; 2.456  ; Fall       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK       ; CLOCK_50   ; 9.056  ; 9.258  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SDAT       ; CLOCK_50   ; 8.968  ; 9.400  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 5.335  ; 5.115  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 4.166  ; 3.988  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 4.264  ; 4.090  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 4.726  ; 4.539  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 4.560  ; 4.400  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 4.888  ; 4.693  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 4.843  ; 4.639  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 4.939  ; 4.744  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 5.335  ; 5.115  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 4.801  ; 4.581  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 5.109  ; 4.931  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 3.874  ; 3.742  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 4.779  ; 4.587  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_BA[*]     ; CLOCK2_50  ; 4.852  ; 4.706  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 4.852  ; 4.706  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 4.200  ; 4.012  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CAS_N     ; CLOCK2_50  ; 4.569  ; 4.386  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CKE       ; CLOCK2_50  ; 4.892  ; 4.711  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CS_N      ; CLOCK2_50  ; 3.897  ; 3.732  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 7.898  ; 7.613  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 6.171  ; 5.946  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 6.590  ; 6.195  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 6.244  ; 5.915  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 5.851  ; 5.638  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 6.531  ; 6.279  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 6.389  ; 6.055  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 6.086  ; 5.788  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 6.231  ; 5.988  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 6.155  ; 5.881  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 6.521  ; 6.264  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 5.775  ; 5.542  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 5.841  ; 5.609  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 6.010  ; 5.760  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 6.308  ; 6.112  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 5.994  ; 5.750  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 5.836  ; 5.614  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 7.395  ; 7.163  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 7.898  ; 7.613  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 6.576  ; 6.291  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 7.243  ; 6.940  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 7.076  ; 6.764  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 7.879  ; 7.482  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 7.076  ; 6.786  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 7.002  ; 6.743  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 5.967  ; 5.786  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 6.499  ; 6.303  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 6.782  ; 6.478  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 6.598  ; 6.337  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 6.719  ; 6.415  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 6.673  ; 6.407  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 6.396  ; 6.225  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 6.004  ; 5.770  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 4.514  ; 4.359  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 3.834  ; 3.723  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 4.335  ; 4.208  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 4.514  ; 4.359  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 3.766  ; 3.670  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_RAS_N     ; CLOCK2_50  ; 4.315  ; 4.181  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_WE_N      ; CLOCK2_50  ; 5.252  ; 5.052  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX0[*]        ; CLOCK2_50  ; 13.139 ; 13.294 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[0]       ; CLOCK2_50  ; 9.134  ; 9.409  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[1]       ; CLOCK2_50  ; 13.139 ; 13.219 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[2]       ; CLOCK2_50  ; 12.355 ; 12.434 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[3]       ; CLOCK2_50  ; 12.998 ; 13.294 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[4]       ; CLOCK2_50  ; 8.962  ; 9.141  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[5]       ; CLOCK2_50  ; 11.288 ; 11.927 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[6]       ; CLOCK2_50  ; 11.627 ; 11.603 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX1[*]        ; CLOCK2_50  ; 13.175 ; 12.433 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[0]       ; CLOCK2_50  ; 10.373 ; 10.742 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[1]       ; CLOCK2_50  ; 11.203 ; 11.038 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[2]       ; CLOCK2_50  ; 10.810 ; 10.929 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[3]       ; CLOCK2_50  ; 11.047 ; 11.212 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[4]       ; CLOCK2_50  ; 11.403 ; 11.334 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[5]       ; CLOCK2_50  ; 10.052 ; 10.832 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[6]       ; CLOCK2_50  ; 13.175 ; 12.433 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX4[*]        ; CLOCK2_50  ; 8.026  ; 8.310  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[0]       ; CLOCK2_50  ; 7.539  ; 7.318  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[1]       ; CLOCK2_50  ; 7.106  ; 6.985  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[2]       ; CLOCK2_50  ; 6.838  ; 6.683  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[3]       ; CLOCK2_50  ; 7.952  ; 7.750  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[4]       ; CLOCK2_50  ; 7.257  ; 7.029  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[5]       ; CLOCK2_50  ; 7.138  ; 6.993  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[6]       ; CLOCK2_50  ; 8.026  ; 8.310  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX6[*]        ; CLOCK2_50  ; 7.894  ; 7.339  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[0]       ; CLOCK2_50  ; 6.335  ; 6.016  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[1]       ; CLOCK2_50  ; 6.421  ; 6.169  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[2]       ; CLOCK2_50  ; 6.474  ; 6.233  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[3]       ; CLOCK2_50  ; 5.705  ; 5.523  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[4]       ; CLOCK2_50  ; 5.843  ; 5.550  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[5]       ; CLOCK2_50  ; 7.894  ; 7.339  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[6]       ; CLOCK2_50  ; 6.121  ; 6.402  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; LEDR[*]        ; CLOCK2_50  ; 10.581 ; 10.386 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[0]       ; CLOCK2_50  ; 8.974  ; 8.684  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[1]       ; CLOCK2_50  ; 6.882  ; 6.822  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[2]       ; CLOCK2_50  ; 8.393  ; 8.218  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[3]       ; CLOCK2_50  ; 10.581 ; 10.386 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[4]       ; CLOCK2_50  ; 9.820  ; 9.544  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[5]       ; CLOCK2_50  ; 8.547  ; 8.338  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[6]       ; CLOCK2_50  ; 9.075  ; 8.709  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CLK       ; CLOCK2_50  ; -0.286 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1]   ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.449 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1]   ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.659  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2]   ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.495  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2]   ;
; VGA_CLK        ; CLOCK2_50  ; 2.642  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_B[*]       ; CLOCK2_50  ; 6.417  ; 6.112  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[0]      ; CLOCK2_50  ; 5.993  ; 5.822  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[1]      ; CLOCK2_50  ; 6.417  ; 6.112  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[2]      ; CLOCK2_50  ; 5.336  ; 5.149  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[3]      ; CLOCK2_50  ; 5.660  ; 5.478  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[4]      ; CLOCK2_50  ; 5.435  ; 5.270  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[5]      ; CLOCK2_50  ; 6.156  ; 5.904  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[6]      ; CLOCK2_50  ; 5.873  ; 5.615  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[7]      ; CLOCK2_50  ; 6.074  ; 5.937  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_BLANK_N    ; CLOCK2_50  ; 6.691  ; 6.445  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.481  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_G[*]       ; CLOCK2_50  ; 5.624  ; 5.409  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[0]      ; CLOCK2_50  ; 5.425  ; 5.238  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[1]      ; CLOCK2_50  ; 5.624  ; 5.405  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[2]      ; CLOCK2_50  ; 5.504  ; 5.328  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[3]      ; CLOCK2_50  ; 5.578  ; 5.377  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[4]      ; CLOCK2_50  ; 5.444  ; 5.243  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[5]      ; CLOCK2_50  ; 4.764  ; 4.667  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[6]      ; CLOCK2_50  ; 5.052  ; 4.884  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[7]      ; CLOCK2_50  ; 5.517  ; 5.409  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_HS         ; CLOCK2_50  ; 6.682  ; 6.431  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_R[*]       ; CLOCK2_50  ; 6.855  ; 6.573  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[0]      ; CLOCK2_50  ; 5.844  ; 5.674  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[1]      ; CLOCK2_50  ; 5.093  ; 5.016  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[2]      ; CLOCK2_50  ; 6.603  ; 6.343  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[3]      ; CLOCK2_50  ; 6.636  ; 6.385  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[4]      ; CLOCK2_50  ; 6.745  ; 6.573  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[5]      ; CLOCK2_50  ; 6.855  ; 6.572  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[6]      ; CLOCK2_50  ; 5.903  ; 5.761  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[7]      ; CLOCK2_50  ; 6.251  ; 6.016  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_VS         ; CLOCK2_50  ; 5.095  ; 5.016  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 8.562  ; 8.532  ; Rise       ; CLOCK2_50                                        ;
; D5M_SCLK       ; CLOCK2_50  ; 6.777  ; 6.553  ; Rise       ; CLOCK2_50                                        ;
; AUD_XCK        ; CLOCK_50   ; 2.102  ;        ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 7.214  ; 7.205  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 7.214  ; 7.205  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 4.327  ; 4.152  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 4.943  ; 4.783  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 5.387  ; 5.202  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 5.694  ; 5.476  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 5.514  ; 5.266  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 7.008  ; 6.680  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 6.537  ; 6.322  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 6.771  ; 6.390  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 5.721  ; 5.512  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 6.861  ; 6.519  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 8.736  ; 8.119  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 5.446  ; 5.241  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 4.941  ; 4.823  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 7.365  ; 6.818  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 5.727  ; 5.465  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 4.983  ; 4.806  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 7.850  ; 7.229  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 4.327  ; 4.152  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 4.845  ; 4.708  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 6.252  ; 5.945  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 7.110  ; 6.488  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 4.293  ; 4.212  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 4.293  ; 4.244  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 5.786  ; 5.613  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 5.942  ; 5.673  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 5.062  ; 4.838  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 5.538  ; 5.409  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 4.999  ; 4.874  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 6.060  ; 5.788  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 5.388  ; 5.207  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 5.295  ; 4.937  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 5.514  ; 5.137  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 5.228  ; 4.955  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 4.293  ; 4.212  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 5.919  ; 5.746  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 6.789  ; 6.516  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 5.597  ; 5.466  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 4.878  ; 4.716  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 5.560  ; 5.813  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 5.279  ; 5.490  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK        ; CLOCK_50   ;        ; 1.960  ; Fall       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK       ; CLOCK_50   ; 8.287  ; 8.485  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SDAT       ; CLOCK_50   ; 8.201  ; 8.619  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 3.313  ; 3.183  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 3.597  ; 3.421  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 3.691  ; 3.519  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 4.130  ; 3.947  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 3.976  ; 3.818  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 4.290  ; 4.098  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 4.246  ; 4.046  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 4.335  ; 4.144  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 4.715  ; 4.501  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 4.206  ; 3.990  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 4.502  ; 4.327  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 3.313  ; 3.183  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 4.185  ; 3.996  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_BA[*]     ; CLOCK2_50  ; 3.629  ; 3.444  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 4.252  ; 4.108  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 3.629  ; 3.444  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CAS_N     ; CLOCK2_50  ; 3.983  ; 3.802  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CKE       ; CLOCK2_50  ; 4.294  ; 4.116  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CS_N      ; CLOCK2_50  ; 3.338  ; 3.175  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 4.513  ; 4.249  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 5.232  ; 4.985  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 5.101  ; 4.766  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 5.343  ; 4.999  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 4.954  ; 4.696  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 4.919  ; 4.600  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 5.352  ; 5.117  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 5.140  ; 4.937  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 5.325  ; 5.072  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 4.700  ; 4.393  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 5.174  ; 4.838  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 4.928  ; 4.684  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 4.691  ; 4.445  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 4.888  ; 4.592  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 4.712  ; 4.414  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 4.793  ; 4.545  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 4.513  ; 4.249  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 5.766  ; 5.430  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 6.854  ; 6.561  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 5.486  ; 5.139  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 5.837  ; 5.506  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 5.595  ; 5.252  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 6.622  ; 6.232  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 5.822  ; 5.504  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 5.394  ; 5.027  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 4.730  ; 4.451  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 5.574  ; 5.320  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 5.681  ; 5.376  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 5.733  ; 5.402  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 5.256  ; 4.942  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 5.543  ; 5.218  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 5.195  ; 4.961  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 5.306  ; 5.015  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 3.208  ; 3.112  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 3.279  ; 3.168  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 3.759  ; 3.632  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 3.931  ; 3.778  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 3.208  ; 3.112  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_RAS_N     ; CLOCK2_50  ; 3.738  ; 3.605  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_WE_N      ; CLOCK2_50  ; 4.639  ; 4.442  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX0[*]        ; CLOCK2_50  ; 7.386  ; 7.198  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[0]       ; CLOCK2_50  ; 7.621  ; 7.886  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[1]       ; CLOCK2_50  ; 8.729  ; 8.776  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[2]       ; CLOCK2_50  ; 7.975  ; 8.019  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[3]       ; CLOCK2_50  ; 8.517  ; 8.819  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[4]       ; CLOCK2_50  ; 7.448  ; 7.716  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[5]       ; CLOCK2_50  ; 9.741  ; 10.408 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[6]       ; CLOCK2_50  ; 7.386  ; 7.198  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX1[*]        ; CLOCK2_50  ; 7.596  ; 8.035  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[0]       ; CLOCK2_50  ; 7.596  ; 8.074  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[1]       ; CLOCK2_50  ; 8.202  ; 8.035  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[2]       ; CLOCK2_50  ; 8.226  ; 8.387  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[3]       ; CLOCK2_50  ; 8.044  ; 8.211  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[4]       ; CLOCK2_50  ; 8.529  ; 9.069  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[5]       ; CLOCK2_50  ; 9.299  ; 10.065 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[6]       ; CLOCK2_50  ; 10.297 ; 9.800  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX4[*]        ; CLOCK2_50  ; 5.304  ; 5.075  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[0]       ; CLOCK2_50  ; 6.157  ; 5.935  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[1]       ; CLOCK2_50  ; 5.764  ; 5.663  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[2]       ; CLOCK2_50  ; 5.530  ; 5.332  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[3]       ; CLOCK2_50  ; 6.084  ; 5.806  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[4]       ; CLOCK2_50  ; 5.901  ; 5.660  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[5]       ; CLOCK2_50  ; 5.304  ; 5.075  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[6]       ; CLOCK2_50  ; 6.864  ; 7.134  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX6[*]        ; CLOCK2_50  ; 4.647  ; 4.539  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[0]       ; CLOCK2_50  ; 5.251  ; 5.048  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[1]       ; CLOCK2_50  ; 5.346  ; 5.140  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[2]       ; CLOCK2_50  ; 5.412  ; 5.217  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[3]       ; CLOCK2_50  ; 4.647  ; 4.539  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[4]       ; CLOCK2_50  ; 4.781  ; 4.592  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[5]       ; CLOCK2_50  ; 6.857  ; 6.338  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[6]       ; CLOCK2_50  ; 5.110  ; 5.330  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; LEDR[*]        ; CLOCK2_50  ; 6.203  ; 6.145  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[0]       ; CLOCK2_50  ; 8.214  ; 7.935  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[1]       ; CLOCK2_50  ; 6.203  ; 6.145  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[2]       ; CLOCK2_50  ; 7.653  ; 7.485  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[3]       ; CLOCK2_50  ; 9.754  ; 9.566  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[4]       ; CLOCK2_50  ; 9.024  ; 8.759  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[5]       ; CLOCK2_50  ; 7.802  ; 7.600  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[6]       ; CLOCK2_50  ; 8.309  ; 7.957  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CLK       ; CLOCK2_50  ; -0.786 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1]   ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.945 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1]   ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.160  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2]   ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.000  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2]   ;
; VGA_CLK        ; CLOCK2_50  ; 2.142  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_B[*]       ; CLOCK2_50  ; 4.719  ; 4.536  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[0]      ; CLOCK2_50  ; 5.351  ; 5.183  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[1]      ; CLOCK2_50  ; 5.758  ; 5.462  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[2]      ; CLOCK2_50  ; 4.719  ; 4.536  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[3]      ; CLOCK2_50  ; 5.031  ; 4.853  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[4]      ; CLOCK2_50  ; 4.816  ; 4.653  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[5]      ; CLOCK2_50  ; 5.506  ; 5.261  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[6]      ; CLOCK2_50  ; 5.234  ; 4.983  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[7]      ; CLOCK2_50  ; 5.428  ; 5.292  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_BLANK_N    ; CLOCK2_50  ; 6.020  ; 5.779  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.984  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_G[*]       ; CLOCK2_50  ; 4.171  ; 4.074  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[0]      ; CLOCK2_50  ; 4.804  ; 4.621  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[1]      ; CLOCK2_50  ; 4.994  ; 4.781  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[2]      ; CLOCK2_50  ; 4.881  ; 4.707  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[3]      ; CLOCK2_50  ; 4.950  ; 4.754  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[4]      ; CLOCK2_50  ; 4.824  ; 4.626  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[5]      ; CLOCK2_50  ; 4.171  ; 4.074  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[6]      ; CLOCK2_50  ; 4.446  ; 4.281  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[7]      ; CLOCK2_50  ; 4.894  ; 4.786  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_HS         ; CLOCK2_50  ; 6.010  ; 5.766  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_R[*]       ; CLOCK2_50  ; 4.486  ; 4.408  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[0]      ; CLOCK2_50  ; 5.206  ; 5.039  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[1]      ; CLOCK2_50  ; 4.486  ; 4.408  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[2]      ; CLOCK2_50  ; 5.936  ; 5.682  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[3]      ; CLOCK2_50  ; 5.967  ; 5.721  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[4]      ; CLOCK2_50  ; 6.071  ; 5.902  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[5]      ; CLOCK2_50  ; 6.177  ; 5.901  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[6]      ; CLOCK2_50  ; 5.263  ; 5.123  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[7]      ; CLOCK2_50  ; 5.597  ; 5.368  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_VS         ; CLOCK2_50  ; 4.488  ; 4.409  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; SW[0]      ; SRAM_ADDR[0]  ; 9.721  ; 9.547  ; 10.120 ; 9.941  ;
; SW[0]      ; SRAM_ADDR[1]  ; 11.199 ; 11.006 ; 11.621 ; 11.449 ;
; SW[0]      ; SRAM_ADDR[2]  ; 10.606 ; 10.387 ; 11.005 ; 10.781 ;
; SW[0]      ; SRAM_ADDR[3]  ; 10.870 ; 10.618 ; 11.299 ; 11.042 ;
; SW[0]      ; SRAM_ADDR[4]  ; 12.806 ; 12.478 ; 13.204 ; 12.933 ;
; SW[0]      ; SRAM_ADDR[5]  ; 12.179 ; 12.041 ; 12.652 ; 12.397 ;
; SW[0]      ; SRAM_ADDR[6]  ; 12.003 ; 11.693 ; 12.446 ; 12.019 ;
; SW[0]      ; SRAM_ADDR[7]  ; 11.538 ; 11.364 ; 12.011 ; 11.720 ;
; SW[0]      ; SRAM_ADDR[8]  ; 12.834 ; 12.468 ; 13.219 ; 12.947 ;
; SW[0]      ; SRAM_ADDR[9]  ; 14.066 ; 13.570 ; 14.540 ; 13.927 ;
; SW[0]      ; SRAM_ADDR[10] ; 10.355 ; 10.175 ; 10.772 ; 10.626 ;
; SW[0]      ; SRAM_ADDR[11] ; 11.452 ; 11.260 ; 11.799 ; 11.641 ;
; SW[0]      ; SRAM_ADDR[12] ; 12.318 ; 11.790 ; 12.736 ; 12.242 ;
; SW[0]      ; SRAM_ADDR[13] ; 10.504 ; 10.242 ; 10.920 ; 10.692 ;
; SW[0]      ; SRAM_ADDR[14] ; 9.941  ; 9.733  ; 10.359 ; 10.185 ;
; SW[0]      ; SRAM_ADDR[15] ; 12.815 ; 12.189 ; 13.233 ; 12.641 ;
; SW[0]      ; SRAM_ADDR[16] ; 9.038  ; 8.877  ; 9.455  ; 9.328  ;
; SW[0]      ; SRAM_ADDR[17] ; 11.191 ; 11.074 ; 11.538 ; 11.455 ;
; SW[0]      ; SRAM_ADDR[18] ; 12.676 ; 12.314 ; 13.021 ; 12.693 ;
; SW[0]      ; SRAM_ADDR[19] ; 13.842 ; 13.161 ; 14.186 ; 13.539 ;
; SW[0]      ; SRAM_DQ[0]    ; 8.091  ; 7.946  ; 8.502  ; 8.357  ;
; SW[0]      ; SRAM_DQ[1]    ; 8.049  ; 7.904  ; 8.470  ; 8.325  ;
; SW[0]      ; SRAM_DQ[2]    ; 8.060  ; 7.915  ; 8.477  ; 8.332  ;
; SW[0]      ; SRAM_DQ[3]    ; 8.060  ; 7.915  ; 8.477  ; 8.332  ;
; SW[0]      ; SRAM_DQ[4]    ; 8.063  ; 7.918  ; 8.481  ; 8.336  ;
; SW[0]      ; SRAM_DQ[5]    ; 8.044  ; 7.899  ; 8.464  ; 8.319  ;
; SW[0]      ; SRAM_DQ[6]    ; 8.044  ; 7.899  ; 8.464  ; 8.319  ;
; SW[0]      ; SRAM_DQ[7]    ; 8.034  ; 7.889  ; 8.439  ; 8.294  ;
; SW[0]      ; SRAM_DQ[8]    ; 8.785  ; 8.620  ; 9.221  ; 9.056  ;
; SW[0]      ; SRAM_DQ[9]    ; 9.027  ; 8.862  ; 9.439  ; 9.274  ;
; SW[0]      ; SRAM_DQ[10]   ; 8.474  ; 8.309  ; 8.928  ; 8.763  ;
; SW[0]      ; SRAM_DQ[11]   ; 8.768  ; 8.603  ; 9.180  ; 9.015  ;
; SW[0]      ; SRAM_DQ[12]   ; 8.481  ; 8.316  ; 8.920  ; 8.755  ;
; SW[0]      ; SRAM_DQ[13]   ; 8.038  ; 7.893  ; 8.457  ; 8.312  ;
; SW[0]      ; SRAM_DQ[14]   ; 8.063  ; 7.918  ; 8.481  ; 8.336  ;
; SW[0]      ; SRAM_DQ[15]   ; 8.038  ; 7.893  ; 8.457  ; 8.312  ;
; UART_RXD   ; UART_TXD      ; 7.986  ;        ;        ; 7.870  ;
+------------+---------------+--------+--------+--------+--------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; SW[0]      ; SRAM_ADDR[0]  ; 9.361  ; 9.189  ; 9.745  ; 9.568  ;
; SW[0]      ; SRAM_ADDR[1]  ; 10.728 ; 10.549 ; 11.149 ; 10.955 ;
; SW[0]      ; SRAM_ADDR[2]  ; 10.212 ; 9.997  ; 10.596 ; 10.376 ;
; SW[0]      ; SRAM_ADDR[3]  ; 10.463 ; 10.216 ; 10.876 ; 10.624 ;
; SW[0]      ; SRAM_ADDR[4]  ; 12.303 ; 11.999 ; 12.683 ; 12.415 ;
; SW[0]      ; SRAM_ADDR[5]  ; 11.699 ; 11.559 ; 12.158 ; 11.906 ;
; SW[0]      ; SRAM_ADDR[6]  ; 11.531 ; 11.226 ; 11.961 ; 11.544 ;
; SW[0]      ; SRAM_ADDR[7]  ; 11.086 ; 10.911 ; 11.544 ; 11.257 ;
; SW[0]      ; SRAM_ADDR[8]  ; 12.339 ; 11.988 ; 12.718 ; 12.435 ;
; SW[0]      ; SRAM_ADDR[9]  ; 13.580 ; 13.085 ; 14.039 ; 13.432 ;
; SW[0]      ; SRAM_ADDR[10] ; 9.971  ; 9.794  ; 10.375 ; 10.229 ;
; SW[0]      ; SRAM_ADDR[11] ; 11.024 ; 10.836 ; 11.360 ; 11.203 ;
; SW[0]      ; SRAM_ADDR[12] ; 11.923 ; 11.401 ; 12.327 ; 11.836 ;
; SW[0]      ; SRAM_ADDR[13] ; 10.113 ; 9.858  ; 10.516 ; 10.292 ;
; SW[0]      ; SRAM_ADDR[14] ; 9.574  ; 9.370  ; 9.977  ; 9.804  ;
; SW[0]      ; SRAM_ADDR[15] ; 12.402 ; 11.785 ; 12.806 ; 12.220 ;
; SW[0]      ; SRAM_ADDR[16] ; 8.703  ; 8.546  ; 9.106  ; 8.980  ;
; SW[0]      ; SRAM_ADDR[17] ; 10.769 ; 10.654 ; 11.105 ; 11.021 ;
; SW[0]      ; SRAM_ADDR[18] ; 12.193 ; 11.843 ; 12.529 ; 12.210 ;
; SW[0]      ; SRAM_ADDR[19] ; 13.385 ; 12.716 ; 13.718 ; 13.080 ;
; SW[0]      ; SRAM_DQ[0]    ; 7.779  ; 7.634  ; 8.176  ; 8.031  ;
; SW[0]      ; SRAM_DQ[1]    ; 7.740  ; 7.595  ; 8.145  ; 8.000  ;
; SW[0]      ; SRAM_DQ[2]    ; 7.750  ; 7.605  ; 8.152  ; 8.007  ;
; SW[0]      ; SRAM_DQ[3]    ; 7.750  ; 7.605  ; 8.152  ; 8.007  ;
; SW[0]      ; SRAM_DQ[4]    ; 7.753  ; 7.608  ; 8.156  ; 8.011  ;
; SW[0]      ; SRAM_DQ[5]    ; 7.735  ; 7.590  ; 8.140  ; 7.995  ;
; SW[0]      ; SRAM_DQ[6]    ; 7.735  ; 7.590  ; 8.140  ; 7.995  ;
; SW[0]      ; SRAM_DQ[7]    ; 7.725  ; 7.580  ; 8.116  ; 7.971  ;
; SW[0]      ; SRAM_DQ[8]    ; 8.484  ; 8.319  ; 8.904  ; 8.739  ;
; SW[0]      ; SRAM_DQ[9]    ; 8.716  ; 8.551  ; 9.113  ; 8.948  ;
; SW[0]      ; SRAM_DQ[10]   ; 8.185  ; 8.020  ; 8.622  ; 8.457  ;
; SW[0]      ; SRAM_DQ[11]   ; 8.468  ; 8.303  ; 8.865  ; 8.700  ;
; SW[0]      ; SRAM_DQ[12]   ; 8.192  ; 8.027  ; 8.615  ; 8.450  ;
; SW[0]      ; SRAM_DQ[13]   ; 7.729  ; 7.584  ; 8.133  ; 7.988  ;
; SW[0]      ; SRAM_DQ[14]   ; 7.753  ; 7.608  ; 8.156  ; 8.011  ;
; SW[0]      ; SRAM_DQ[15]   ; 7.729  ; 7.584  ; 8.133  ; 7.988  ;
; UART_RXD   ; UART_TXD      ; 7.761  ;        ;        ; 7.637  ;
+------------+---------------+--------+--------+--------+--------+


+-----------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                       ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+
; I2C_SDAT     ; CLOCK_50   ; 6.009 ; 5.864 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.992 ; 3.827 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.626 ; 5.461 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 5.975 ; 5.810 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.956 ; 5.791 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.963 ; 5.798 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.956 ; 5.791 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 5.984 ; 5.819 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 5.984 ; 5.819 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.334 ; 4.169 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.962 ; 5.797 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.962 ; 5.797 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.976 ; 5.811 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.642 ; 5.477 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.976 ; 5.811 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.796 ; 5.631 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.531 ; 5.401 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 5.962 ; 5.797 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 6.258 ; 6.093 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 6.262 ; 6.097 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 6.265 ; 6.100 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 6.139 ; 5.974 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 6.139 ; 5.974 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 6.326 ; 6.161 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 6.258 ; 6.093 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 6.266 ; 6.101 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.962 ; 5.797 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.992 ; 3.827 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.992 ; 3.827 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.992 ; 3.827 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.334 ; 4.169 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.349 ; 4.184 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.334 ; 4.169 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.705 ; 4.540 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                               ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+
; I2C_SDAT     ; CLOCK_50   ; 5.347 ; 5.202 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.451 ; 3.286 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.019 ; 4.854 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 5.355 ; 5.190 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.337 ; 5.172 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.343 ; 5.178 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.337 ; 5.172 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 5.363 ; 5.198 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 5.363 ; 5.198 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.780 ; 3.615 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.342 ; 5.177 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.342 ; 5.177 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.355 ; 5.190 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.035 ; 4.870 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.355 ; 5.190 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.183 ; 5.018 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.925 ; 4.795 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 5.342 ; 5.177 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.626 ; 5.461 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.630 ; 5.465 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.633 ; 5.468 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.512 ; 5.347 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.512 ; 5.347 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.692 ; 5.527 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.626 ; 5.461 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.634 ; 5.469 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.342 ; 5.177 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.451 ; 3.286 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.451 ; 3.286 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.451 ; 3.286 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.780 ; 3.615 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.794 ; 3.629 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.780 ; 3.615 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.135 ; 3.970 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                              ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                  ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------+
; I2C_SDAT     ; CLOCK_50   ; 5.875     ; 6.020     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.774     ; 3.939     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.388     ; 5.553     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 5.754     ; 5.919     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.736     ; 5.901     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.718     ; 5.883     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.736     ; 5.901     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 5.766     ; 5.931     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 5.766     ; 5.931     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.122     ; 4.287     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.717     ; 5.882     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.717     ; 5.882     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.757     ; 5.922     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.409     ; 5.574     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.757     ; 5.922     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.536     ; 5.701     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.332     ; 5.462     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 5.717     ; 5.882     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 6.050     ; 6.215     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 6.056     ; 6.221     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 6.043     ; 6.208     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.908     ; 6.073     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.908     ; 6.073     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 6.124     ; 6.289     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 6.050     ; 6.215     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 6.060     ; 6.225     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.717     ; 5.882     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.774     ; 3.939     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.774     ; 3.939     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.774     ; 3.939     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.122     ; 4.287     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.130     ; 4.295     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.122     ; 4.287     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.484     ; 4.649     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                      ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                  ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------+
; I2C_SDAT     ; CLOCK_50   ; 5.212     ; 5.357     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.235     ; 3.400     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.784     ; 4.949     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 5.136     ; 5.301     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.119     ; 5.284     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.102     ; 5.267     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.119     ; 5.284     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 5.147     ; 5.312     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 5.147     ; 5.312     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.569     ; 3.734     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.101     ; 5.266     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.101     ; 5.266     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.139     ; 5.304     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.805     ; 4.970     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.139     ; 5.304     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.927     ; 5.092     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.729     ; 4.859     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 5.101     ; 5.266     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.420     ; 5.585     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.426     ; 5.591     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.414     ; 5.579     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.284     ; 5.449     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.284     ; 5.449     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.491     ; 5.656     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.420     ; 5.585     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.429     ; 5.594     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.101     ; 5.266     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.235     ; 3.400     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.235     ; 3.400     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.235     ; 3.400     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.569     ; 3.734     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.577     ; 3.742     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.569     ; 3.734     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.917     ; 4.082     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 54
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.669 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+--------------------------------------------------+-----------+---------------+
; Clock                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------+-----------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0]   ; -0.017    ; -0.017        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.559     ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4]   ; 3.580     ; 0.000         ;
; CLOCK2_50                                        ; 17.273    ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 19997.464 ; 0.000         ;
+--------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0]   ; 0.087 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.092 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4]   ; 0.169 ; 0.000         ;
; CLOCK2_50                                        ; 0.181 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.182 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                     ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4]   ; -1.169 ; -1050.961     ;
; u6|altpll_component|auto_generated|pll1|clk[0]   ; 6.233  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.591  ; 0.000         ;
; CLOCK2_50                                        ; 15.569 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; CLOCK2_50                                        ; 0.864 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 2.163 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4]   ; 2.739 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0]   ; 2.751 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                            ;
+--------------------------------------------------+----------+---------------+
; Clock                                            ; Slack    ; End Point TNS ;
+--------------------------------------------------+----------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0]   ; 4.758    ; 0.000         ;
; CLOCK2_50                                        ; 9.270    ; 0.000         ;
; CLOCK_50                                         ; 9.400    ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4]   ; 12.252   ; 0.000         ;
; CLOCK3_50                                        ; 16.000   ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 83.112   ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 9999.781 ; 0.000         ;
+--------------------------------------------------+----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+---------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.017 ; Object_Detector:u11|mNote_r[13] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.086      ; 2.590      ;
; 0.002  ; Object_Detector:u11|mNote_r[13] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.083      ; 2.568      ;
; 0.009  ; Object_Detector:u11|mNote_r[21] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.088      ; 2.566      ;
; 0.012  ; Object_Detector:u11|mNote_r[21] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.085      ; 2.560      ;
; 0.020  ; Object_Detector:u11|mNote_r[13] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.083      ; 2.550      ;
; 0.028  ; Object_Detector:u11|mNote_r[21] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.085      ; 2.544      ;
; 0.041  ; Object_Detector:u11|mNote_r[14] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.086      ; 2.532      ;
; 0.048  ; Object_Detector:u11|mNote_r[0]  ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.086      ; 2.525      ;
; 0.051  ; Object_Detector:u11|mNote_r[27] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.084      ; 2.520      ;
; 0.053  ; Object_Detector:u11|mNote_r[6]  ; Music_Controller:u9|music_enb_r[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.130     ; 2.304      ;
; 0.060  ; Object_Detector:u11|mNote_r[14] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.083      ; 2.510      ;
; 0.067  ; Object_Detector:u11|mNote_r[0]  ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.083      ; 2.503      ;
; 0.068  ; Object_Detector:u11|mNote_r[43] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.086      ; 2.505      ;
; 0.069  ; Object_Detector:u11|mNote_r[35] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.079      ; 2.497      ;
; 0.070  ; Object_Detector:u11|mNote_r[2]  ; Music_Controller:u9|music_enb_r[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.125     ; 2.292      ;
; 0.070  ; Object_Detector:u11|mNote_r[27] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.081      ; 2.498      ;
; 0.081  ; Object_Detector:u11|mNote_r[32] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.111     ; 2.295      ;
; 0.081  ; Object_Detector:u11|mNote_r[1]  ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.091      ; 2.497      ;
; 0.087  ; Object_Detector:u11|mNote_r[14] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.083      ; 2.483      ;
; 0.087  ; Object_Detector:u11|mNote_r[43] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.083      ; 2.483      ;
; 0.088  ; Object_Detector:u11|mNote_r[35] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.076      ; 2.475      ;
; 0.089  ; Object_Detector:u11|mNote_r[32] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.111     ; 2.287      ;
; 0.094  ; Object_Detector:u11|mNote_r[0]  ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.083      ; 2.476      ;
; 0.100  ; Object_Detector:u11|mNote_r[1]  ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.088      ; 2.475      ;
; 0.101  ; Object_Detector:u11|mNote_r[1]  ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.088      ; 2.474      ;
; 0.104  ; Object_Detector:u11|mNote_r[27] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.081      ; 2.464      ;
; 0.107  ; Object_Detector:u11|mNote_r[3]  ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.086      ; 2.466      ;
; 0.113  ; Object_Detector:u11|mNote_r[29] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.084      ; 2.458      ;
; 0.116  ; Object_Detector:u11|mNote_r[43] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.083      ; 2.454      ;
; 0.117  ; Object_Detector:u11|mNote_r[37] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.083      ; 2.453      ;
; 0.119  ; Object_Detector:u11|mNote_r[19] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.083      ; 2.451      ;
; 0.122  ; Object_Detector:u11|mNote_r[32] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.108     ; 2.257      ;
; 0.124  ; Object_Detector:u11|mNote_r[29] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.081      ; 2.444      ;
; 0.124  ; Object_Detector:u11|mNote_r[35] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.076      ; 2.439      ;
; 0.126  ; Object_Detector:u11|mNote_r[3]  ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.083      ; 2.444      ;
; 0.128  ; Object_Detector:u11|mNote_r[37] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.080      ; 2.439      ;
; 0.130  ; Object_Detector:u11|mNote_r[21] ; Music_Controller:u9|music_enb_r[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.128     ; 2.229      ;
; 0.132  ; Object_Detector:u11|mNote_r[29] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.081      ; 2.436      ;
; 0.135  ; Object_Detector:u11|mNote_r[10] ; Music_Controller:u9|music_enb_r[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.128     ; 2.224      ;
; 0.136  ; Object_Detector:u11|mNote_r[37] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.080      ; 2.431      ;
; 0.137  ; Object_Detector:u11|mNote_r[60] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.080      ; 2.430      ;
; 0.138  ; Object_Detector:u11|mNote_r[19] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.080      ; 2.429      ;
; 0.139  ; Object_Detector:u11|mNote_r[6]  ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.086      ; 2.434      ;
; 0.142  ; Object_Detector:u11|mNote_r[40] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.092      ; 2.437      ;
; 0.142  ; Object_Detector:u11|mNote_r[56] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.090      ; 2.435      ;
; 0.144  ; Object_Detector:u11|mNote_r[18] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.086      ; 2.429      ;
; 0.146  ; Object_Detector:u11|mNote_r[56] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.087      ; 2.428      ;
; 0.149  ; Object_Detector:u11|mNote_r[0]  ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.057      ; 2.395      ;
; 0.151  ; Object_Detector:u11|mNote_r[51] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.084      ; 2.420      ;
; 0.152  ; Object_Detector:u11|mNote_r[27] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.055      ; 2.390      ;
; 0.154  ; Object_Detector:u11|mNote_r[34] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.090      ; 2.423      ;
; 0.154  ; Object_Detector:u11|mNote_r[56] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.087      ; 2.420      ;
; 0.156  ; Object_Detector:u11|mNote_r[13] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.057      ; 2.388      ;
; 0.158  ; Object_Detector:u11|mNote_r[6]  ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.083      ; 2.412      ;
; 0.160  ; Object_Detector:u11|mNote_r[17] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.084      ; 2.411      ;
; 0.161  ; Object_Detector:u11|mNote_r[40] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.089      ; 2.415      ;
; 0.162  ; Object_Detector:u11|mNote_r[40] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.089      ; 2.414      ;
; 0.162  ; Object_Detector:u11|mNote_r[3]  ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.083      ; 2.408      ;
; 0.163  ; Object_Detector:u11|mNote_r[18] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.083      ; 2.407      ;
; 0.163  ; Object_Detector:u11|mNote_r[6]  ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.083      ; 2.407      ;
; 0.166  ; Object_Detector:u11|mNote_r[18] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.083      ; 2.404      ;
; 0.166  ; Object_Detector:u11|mNote_r[49] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.111     ; 2.210      ;
; 0.169  ; Object_Detector:u11|mNote_r[43] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.057      ; 2.375      ;
; 0.170  ; Object_Detector:u11|mNote_r[51] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.081      ; 2.398      ;
; 0.170  ; Object_Detector:u11|mNote_r[35] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.050      ; 2.367      ;
; 0.172  ; Object_Detector:u11|mNote_r[17] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.081      ; 2.396      ;
; 0.173  ; Object_Detector:u11|mNote_r[34] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.087      ; 2.401      ;
; 0.174  ; Object_Detector:u11|mNote_r[49] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.111     ; 2.202      ;
; 0.174  ; Object_Detector:u11|mNote_r[19] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.080      ; 2.393      ;
; 0.174  ; Object_Detector:u11|mNote_r[24] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.091      ; 2.404      ;
; 0.179  ; Object_Detector:u11|mNote_r[17] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.081      ; 2.389      ;
; 0.179  ; Object_Detector:u11|mNote_r[42] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.086      ; 2.394      ;
; 0.180  ; Object_Detector:u11|mNote_r[57] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.083      ; 2.390      ;
; 0.180  ; Object_Detector:u11|mNote_r[24] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.088      ; 2.395      ;
; 0.181  ; Object_Detector:u11|mNote_r[23] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.081      ; 2.387      ;
; 0.182  ; Object_Detector:u11|mNote_r[21] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.059      ; 2.364      ;
; 0.182  ; Object_Detector:u11|mNote_r[1]  ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.062      ; 2.367      ;
; 0.184  ; Object_Detector:u11|mNote_r[31] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.080      ; 2.383      ;
; 0.186  ; Object_Detector:u11|mNote_r[48] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.111     ; 2.190      ;
; 0.188  ; Object_Detector:u11|mNote_r[24] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.088      ; 2.387      ;
; 0.189  ; Object_Detector:u11|mNote_r[57] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.080      ; 2.378      ;
; 0.190  ; Object_Detector:u11|mNote_r[28] ; Music_Controller:u9|music_enb_r[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.142     ; 2.155      ;
; 0.190  ; Object_Detector:u11|mNote_r[49] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.108     ; 2.189      ;
; 0.191  ; Object_Detector:u11|mNote_r[37] ; Music_Controller:u9|music_enb_r[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.133     ; 2.163      ;
; 0.192  ; Object_Detector:u11|mNote_r[9]  ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.088      ; 2.383      ;
; 0.192  ; Object_Detector:u11|mNote_r[2]  ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.091      ; 2.386      ;
; 0.194  ; Object_Detector:u11|mNote_r[50] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.083      ; 2.376      ;
; 0.194  ; Object_Detector:u11|mNote_r[48] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.111     ; 2.182      ;
; 0.196  ; Object_Detector:u11|mNote_r[4]  ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.091      ; 2.382      ;
; 0.197  ; Object_Detector:u11|mNote_r[57] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.080      ; 2.370      ;
; 0.198  ; Object_Detector:u11|mNote_r[42] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.083      ; 2.372      ;
; 0.199  ; Object_Detector:u11|mNote_r[26] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.083      ; 2.371      ;
; 0.200  ; Object_Detector:u11|mNote_r[34] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.087      ; 2.374      ;
; 0.200  ; Object_Detector:u11|mNote_r[51] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.081      ; 2.368      ;
; 0.201  ; Object_Detector:u11|mNote_r[42] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.083      ; 2.369      ;
; 0.204  ; Object_Detector:u11|mNote_r[25] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.084      ; 2.367      ;
; 0.207  ; Object_Detector:u11|mNote_r[9]  ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.085      ; 2.365      ;
; 0.207  ; Object_Detector:u11|mNote_r[2]  ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.088      ; 2.368      ;
; 0.208  ; Object_Detector:u11|mNote_r[48] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.108     ; 2.171      ;
; 0.208  ; Object_Detector:u11|mNote_r[3]  ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.057      ; 2.336      ;
+--------+---------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                  ;
+-------+------------------------------------+---------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                               ; Launch Clock                                   ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+---------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.559 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[5]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.245     ; 1.385      ;
; 1.559 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[0]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.245     ; 1.385      ;
; 1.559 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[1]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.245     ; 1.385      ;
; 1.559 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[8]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.245     ; 1.385      ;
; 1.559 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[9]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.245     ; 1.385      ;
; 1.559 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[10]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.245     ; 1.385      ;
; 1.559 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[11]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.245     ; 1.385      ;
; 1.559 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[12]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.245     ; 1.385      ;
; 1.559 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[13]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.245     ; 1.385      ;
; 1.559 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[14]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.245     ; 1.385      ;
; 1.559 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[15]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.245     ; 1.385      ;
; 1.559 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[16]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.245     ; 1.385      ;
; 1.559 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[17]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.245     ; 1.385      ;
; 1.559 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[18]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.245     ; 1.385      ;
; 1.559 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[19]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.245     ; 1.385      ;
; 1.695 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|addr_r[6]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.249     ; 1.245      ;
; 1.701 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|addr_r[7]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.249     ; 1.239      ;
; 1.704 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|state_r[1]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.245     ; 1.240      ;
; 1.705 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|state_r[0]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.245     ; 1.239      ;
; 1.713 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[3]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.246     ; 1.230      ;
; 1.713 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|finish_r            ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.245     ; 1.231      ;
; 1.713 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[4]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.246     ; 1.230      ;
; 1.713 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[2]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.246     ; 1.230      ;
; 1.721 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|addr_r[6]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.249     ; 1.219      ;
; 1.727 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|addr_r[7]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.249     ; 1.213      ;
; 1.755 ; Music_Controller:u9|note_r[56]     ; SramWriter:recorder|record_data_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.230     ; 1.204      ;
; 1.759 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|state_r[2]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.245     ; 1.185      ;
; 1.759 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[6]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.249     ; 1.181      ;
; 1.765 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[7]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.249     ; 1.175      ;
; 1.768 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|addr_r[4]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.249     ; 1.172      ;
; 1.798 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|state_r[1]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.245     ; 1.146      ;
; 1.799 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|state_r[0]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.245     ; 1.145      ;
; 1.804 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[2]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.249     ; 1.136      ;
; 1.807 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|finish_r            ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.245     ; 1.137      ;
; 1.829 ; Music_Controller:u9|note_r[49]     ; SramWriter:recorder|record_data_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.230     ; 1.130      ;
; 1.842 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|addr_r[3]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.249     ; 1.098      ;
; 1.844 ; Music_Controller:u9|note_r[52]     ; SramWriter:recorder|record_data_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.230     ; 1.115      ;
; 1.846 ; Music_Controller:u9|note_r[53]     ; SramWriter:recorder|record_data_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.230     ; 1.113      ;
; 1.846 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[7]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.246     ; 1.097      ;
; 1.846 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|addr_r[5]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.248     ; 1.095      ;
; 1.847 ; Music_Controller:u9|note_r[50]     ; SramWriter:recorder|record_data_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.231     ; 1.111      ;
; 1.847 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[6]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.246     ; 1.096      ;
; 1.848 ; Music_Controller:u9|note_r[58]     ; SramWriter:recorder|record_data_r[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.231     ; 1.110      ;
; 1.849 ; Music_Controller:u9|note_r[54]     ; SramWriter:recorder|record_data_r[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.230     ; 1.110      ;
; 1.849 ; Music_Controller:u9|note_r[51]     ; SramWriter:recorder|record_data_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.231     ; 1.109      ;
; 1.850 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[4]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.249     ; 1.090      ;
; 1.851 ; Music_Controller:u9|note_r[48]     ; SramWriter:recorder|record_data_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.230     ; 1.108      ;
; 1.853 ; Music_Controller:u9|note_r[60]     ; SramWriter:recorder|record_data_r[12] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.230     ; 1.106      ;
; 1.853 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|state_r[2]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.245     ; 1.091      ;
; 1.854 ; Music_Controller:u9|note_r[57]     ; SramWriter:recorder|record_data_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.230     ; 1.105      ;
; 1.871 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|addr_r[5]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.248     ; 1.070      ;
; 1.876 ; Music_Controller:u9|bar_count_r[3] ; SramReader:player|addr_r[6]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.249     ; 1.064      ;
; 1.882 ; Music_Controller:u9|bar_count_r[3] ; SramReader:player|addr_r[7]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.249     ; 1.058      ;
; 1.884 ; Music_Controller:u9|signal_r       ; SramReader:player|state_r[1]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.242     ; 1.063      ;
; 1.888 ; Music_Controller:u9|note_r[61]     ; SramWriter:recorder|record_data_r[13] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.230     ; 1.071      ;
; 1.893 ; Music_Controller:u9|note_r[62]     ; SramWriter:recorder|record_data_r[14] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.230     ; 1.066      ;
; 1.903 ; Music_Controller:u9|note_r[55]     ; SramWriter:recorder|record_data_r[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.231     ; 1.055      ;
; 1.929 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[5]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.248     ; 1.012      ;
; 1.933 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|state_r[1]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.245     ; 1.011      ;
; 1.934 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|state_r[0]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.245     ; 1.010      ;
; 1.937 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[3]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.249     ; 1.003      ;
; 1.939 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|finish_r            ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.245     ; 1.005      ;
; 1.943 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|addr_r[4]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.249     ; 0.997      ;
; 1.983 ; Music_Controller:u9|signal_r       ; SramReader:player|state_r[2]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.242     ; 0.964      ;
; 1.991 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|state_r[2]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.245     ; 0.953      ;
; 2.002 ; Music_Controller:u9|note_r[59]     ; SramWriter:recorder|record_data_r[11] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.231     ; 0.956      ;
; 2.028 ; Music_Controller:u9|note_r[43]     ; SramWriter:recorder|record_data_r[11] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.231     ; 0.930      ;
; 2.047 ; Music_Controller:u9|bar_count_r[3] ; SramReader:player|addr_r[5]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.248     ; 0.894      ;
; 2.065 ; Music_Controller:u9|note_r[40]     ; SramWriter:recorder|record_data_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.231     ; 0.893      ;
; 2.069 ; Music_Controller:u9|note_r[63]     ; SramWriter:recorder|record_data_r[15] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.231     ; 0.889      ;
; 2.070 ; Music_Controller:u9|note_r[33]     ; SramWriter:recorder|record_data_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.230     ; 0.889      ;
; 2.083 ; Music_Controller:u9|note_r[37]     ; SramWriter:recorder|record_data_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.230     ; 0.876      ;
; 2.083 ; Music_Controller:u9|note_r[34]     ; SramWriter:recorder|record_data_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.231     ; 0.875      ;
; 2.084 ; Music_Controller:u9|note_r[36]     ; SramWriter:recorder|record_data_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.230     ; 0.875      ;
; 2.084 ; Music_Controller:u9|note_r[42]     ; SramWriter:recorder|record_data_r[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.231     ; 0.874      ;
; 2.087 ; Music_Controller:u9|note_r[32]     ; SramWriter:recorder|record_data_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.230     ; 0.872      ;
; 2.088 ; Music_Controller:u9|note_r[35]     ; SramWriter:recorder|record_data_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.231     ; 0.870      ;
; 2.089 ; Music_Controller:u9|note_r[38]     ; SramWriter:recorder|record_data_r[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.230     ; 0.870      ;
; 2.090 ; Music_Controller:u9|note_r[44]     ; SramWriter:recorder|record_data_r[12] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.230     ; 0.869      ;
; 2.091 ; Music_Controller:u9|note_r[41]     ; SramWriter:recorder|record_data_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.230     ; 0.868      ;
; 2.094 ; Music_Controller:u9|note_r[47]     ; SramWriter:recorder|record_data_r[15] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.231     ; 0.864      ;
; 2.126 ; Music_Controller:u9|note_r[46]     ; SramWriter:recorder|record_data_r[14] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.230     ; 0.833      ;
; 2.127 ; Music_Controller:u9|note_r[45]     ; SramWriter:recorder|record_data_r[13] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.230     ; 0.832      ;
; 2.135 ; Music_Controller:u9|note_r[39]     ; SramWriter:recorder|record_data_r[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.231     ; 0.823      ;
; 2.147 ; Music_Controller:u9|note_r[9]      ; SramWriter:recorder|record_data_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.230     ; 0.812      ;
; 2.157 ; Music_Controller:u9|note_r[14]     ; SramWriter:recorder|record_data_r[14] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.230     ; 0.802      ;
; 2.166 ; Music_Controller:u9|note_r[24]     ; SramWriter:recorder|record_data_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.231     ; 0.792      ;
; 2.171 ; Music_Controller:u9|note_r[17]     ; SramWriter:recorder|record_data_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.230     ; 0.788      ;
; 2.173 ; Music_Controller:u9|note_r[8]      ; SramWriter:recorder|record_data_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.230     ; 0.786      ;
; 2.174 ; Music_Controller:u9|note_r[27]     ; SramWriter:recorder|record_data_r[11] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.231     ; 0.784      ;
; 2.183 ; Music_Controller:u9|note_r[3]      ; SramWriter:recorder|record_data_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.231     ; 0.775      ;
; 2.185 ; Music_Controller:u9|note_r[5]      ; SramWriter:recorder|record_data_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.230     ; 0.774      ;
; 2.185 ; Music_Controller:u9|note_r[12]     ; SramWriter:recorder|record_data_r[12] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.230     ; 0.774      ;
; 2.186 ; Music_Controller:u9|note_r[20]     ; SramWriter:recorder|record_data_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.230     ; 0.773      ;
; 2.186 ; Music_Controller:u9|note_r[21]     ; SramWriter:recorder|record_data_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.230     ; 0.773      ;
; 2.187 ; Music_Controller:u9|note_r[4]      ; SramWriter:recorder|record_data_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.230     ; 0.772      ;
; 2.187 ; Music_Controller:u9|note_r[26]     ; SramWriter:recorder|record_data_r[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.231     ; 0.771      ;
; 2.187 ; Music_Controller:u9|note_r[15]     ; SramWriter:recorder|record_data_r[15] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.231     ; 0.771      ;
; 2.188 ; Music_Controller:u9|note_r[18]     ; SramWriter:recorder|record_data_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.231     ; 0.770      ;
; 2.189 ; Music_Controller:u9|note_r[1]      ; SramWriter:recorder|record_data_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.230     ; 0.770      ;
+-------+------------------------------------+---------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                       ;
+-------+-------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 3.580 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.069     ; 21.338     ;
; 3.623 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.299     ; 21.065     ;
; 3.625 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.069     ; 21.293     ;
; 3.635 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[40] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.082     ; 21.270     ;
; 3.636 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[36] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.082     ; 21.269     ;
; 3.638 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[44] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.082     ; 21.267     ;
; 3.641 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[38] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.082     ; 21.264     ;
; 3.642 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[41] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.082     ; 21.263     ;
; 3.644 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[33] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.082     ; 21.261     ;
; 3.648 ; Object_Detector:u11|V_Cont[3] ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.069     ; 21.270     ;
; 3.663 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[22] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 21.243     ;
; 3.663 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 21.243     ;
; 3.663 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[16] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 21.243     ;
; 3.663 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[24] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 21.243     ;
; 3.664 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[30] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 21.242     ;
; 3.667 ; Object_Detector:u11|V_Cont[8] ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.299     ; 21.021     ;
; 3.678 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[40] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.312     ; 20.997     ;
; 3.679 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[36] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.312     ; 20.996     ;
; 3.680 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[40] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.082     ; 21.225     ;
; 3.681 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[36] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.082     ; 21.224     ;
; 3.681 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[44] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.312     ; 20.994     ;
; 3.683 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[44] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.082     ; 21.222     ;
; 3.684 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[38] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.312     ; 20.991     ;
; 3.685 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[41] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.312     ; 20.990     ;
; 3.686 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[38] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.082     ; 21.219     ;
; 3.687 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[41] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.082     ; 21.218     ;
; 3.687 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[33] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.312     ; 20.988     ;
; 3.689 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[33] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.082     ; 21.216     ;
; 3.690 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[63] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.080     ; 21.217     ;
; 3.690 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[62] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.080     ; 21.217     ;
; 3.690 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[34] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.080     ; 21.217     ;
; 3.690 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[58] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.080     ; 21.217     ;
; 3.691 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[37] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.073     ; 21.223     ;
; 3.691 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[46] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.080     ; 21.216     ;
; 3.691 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[59] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.080     ; 21.216     ;
; 3.692 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[31] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.073     ; 21.222     ;
; 3.692 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[56] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.080     ; 21.215     ;
; 3.692 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[28] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.073     ; 21.222     ;
; 3.693 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[39] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.072     ; 21.222     ;
; 3.693 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[57] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.072     ; 21.222     ;
; 3.693 ; Object_Detector:u11|V_Cont[2] ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.069     ; 21.225     ;
; 3.694 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[47] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.073     ; 21.220     ;
; 3.694 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[50] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.073     ; 21.220     ;
; 3.694 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[60] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.072     ; 21.221     ;
; 3.695 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[54] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.073     ; 21.219     ;
; 3.696 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[7]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.072     ; 21.219     ;
; 3.697 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[26] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.073     ; 21.217     ;
; 3.697 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[52] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.073     ; 21.217     ;
; 3.698 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[45] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.073     ; 21.216     ;
; 3.699 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[53] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.073     ; 21.215     ;
; 3.700 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 21.206     ;
; 3.700 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[19] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.073     ; 21.214     ;
; 3.701 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 21.205     ;
; 3.702 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[20] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 21.204     ;
; 3.703 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 21.203     ;
; 3.703 ; Object_Detector:u11|V_Cont[3] ; Object_Detector:u11|mNote_r[40] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.082     ; 21.202     ;
; 3.704 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 21.202     ;
; 3.704 ; Object_Detector:u11|V_Cont[3] ; Object_Detector:u11|mNote_r[36] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.082     ; 21.201     ;
; 3.706 ; Object_Detector:u11|V_Cont[3] ; Object_Detector:u11|mNote_r[44] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.082     ; 21.199     ;
; 3.706 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[22] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.311     ; 20.970     ;
; 3.706 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.311     ; 20.970     ;
; 3.706 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[16] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.311     ; 20.970     ;
; 3.706 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[24] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.311     ; 20.970     ;
; 3.707 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[30] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.311     ; 20.969     ;
; 3.708 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[22] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 21.198     ;
; 3.708 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 21.198     ;
; 3.708 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[16] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 21.198     ;
; 3.708 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[24] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 21.198     ;
; 3.709 ; Object_Detector:u11|V_Cont[3] ; Object_Detector:u11|mNote_r[38] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.082     ; 21.196     ;
; 3.709 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[30] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 21.197     ;
; 3.710 ; Object_Detector:u11|V_Cont[3] ; Object_Detector:u11|mNote_r[41] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.082     ; 21.195     ;
; 3.712 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[10] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.077     ; 21.198     ;
; 3.712 ; Object_Detector:u11|V_Cont[5] ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.069     ; 21.206     ;
; 3.712 ; Object_Detector:u11|V_Cont[3] ; Object_Detector:u11|mNote_r[33] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.082     ; 21.193     ;
; 3.713 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[12] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.077     ; 21.197     ;
; 3.714 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.077     ; 21.196     ;
; 3.716 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[11] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.077     ; 21.194     ;
; 3.717 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[21] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.077     ; 21.193     ;
; 3.722 ; Object_Detector:u11|V_Cont[8] ; Object_Detector:u11|mNote_r[40] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.312     ; 20.953     ;
; 3.723 ; Object_Detector:u11|V_Cont[8] ; Object_Detector:u11|mNote_r[36] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.312     ; 20.952     ;
; 3.725 ; Object_Detector:u11|V_Cont[8] ; Object_Detector:u11|mNote_r[44] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.312     ; 20.950     ;
; 3.728 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[55] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.074     ; 21.185     ;
; 3.728 ; Object_Detector:u11|V_Cont[8] ; Object_Detector:u11|mNote_r[38] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.312     ; 20.947     ;
; 3.729 ; Object_Detector:u11|V_Cont[8] ; Object_Detector:u11|mNote_r[41] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.312     ; 20.946     ;
; 3.730 ; Object_Detector:u11|V_Cont[1] ; Object_Detector:u11|mNote_r[51] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.074     ; 21.183     ;
; 3.731 ; Object_Detector:u11|V_Cont[8] ; Object_Detector:u11|mNote_r[33] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.312     ; 20.944     ;
; 3.731 ; Object_Detector:u11|V_Cont[3] ; Object_Detector:u11|mNote_r[22] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 21.175     ;
; 3.731 ; Object_Detector:u11|V_Cont[3] ; Object_Detector:u11|mNote_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 21.175     ;
; 3.731 ; Object_Detector:u11|V_Cont[3] ; Object_Detector:u11|mNote_r[16] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 21.175     ;
; 3.731 ; Object_Detector:u11|V_Cont[3] ; Object_Detector:u11|mNote_r[24] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 21.175     ;
; 3.732 ; Object_Detector:u11|V_Cont[3] ; Object_Detector:u11|mNote_r[30] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 21.174     ;
; 3.733 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[63] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.310     ; 20.944     ;
; 3.733 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[62] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.310     ; 20.944     ;
; 3.733 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[34] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.310     ; 20.944     ;
; 3.733 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[58] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.310     ; 20.944     ;
; 3.734 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[37] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.303     ; 20.950     ;
; 3.734 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[46] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.310     ; 20.943     ;
; 3.734 ; Object_Detector:u11|V_Cont[9] ; Object_Detector:u11|mNote_r[59] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.310     ; 20.943     ;
; 3.735 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[63] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.080     ; 21.172     ;
; 3.735 ; Object_Detector:u11|V_Cont[0] ; Object_Detector:u11|mNote_r[62] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.080     ; 21.172     ;
+-------+-------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                         ;
+--------+------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 17.273 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.671      ;
; 17.273 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[30] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.671      ;
; 17.273 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[21] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.671      ;
; 17.273 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[16] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.671      ;
; 17.273 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[17] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.671      ;
; 17.273 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[18] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.671      ;
; 17.273 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[19] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.671      ;
; 17.273 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[20] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.671      ;
; 17.273 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[22] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.671      ;
; 17.273 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[24] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.671      ;
; 17.273 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[23] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.671      ;
; 17.273 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.671      ;
; 17.273 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[26] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.671      ;
; 17.273 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[27] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.671      ;
; 17.273 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[28] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.671      ;
; 17.273 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.671      ;
; 17.379 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.565      ;
; 17.417 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.527      ;
; 17.417 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[30] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.527      ;
; 17.417 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[21] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.527      ;
; 17.417 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[16] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.527      ;
; 17.417 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[17] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.527      ;
; 17.417 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[18] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.527      ;
; 17.417 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[19] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.527      ;
; 17.417 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[20] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.527      ;
; 17.417 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[22] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.527      ;
; 17.417 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[24] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.527      ;
; 17.417 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[23] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.527      ;
; 17.417 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.527      ;
; 17.417 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[26] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.527      ;
; 17.417 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[27] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.527      ;
; 17.417 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[28] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.527      ;
; 17.417 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.527      ;
; 17.427 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.517      ;
; 17.427 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[30] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.517      ;
; 17.427 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[21] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.517      ;
; 17.427 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[16] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.517      ;
; 17.427 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[17] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.517      ;
; 17.427 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[18] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.517      ;
; 17.427 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[19] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.517      ;
; 17.427 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[20] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.517      ;
; 17.427 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[22] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.517      ;
; 17.427 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[24] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.517      ;
; 17.427 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[23] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.517      ;
; 17.427 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.517      ;
; 17.427 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[26] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.517      ;
; 17.427 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[27] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.517      ;
; 17.427 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[28] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.517      ;
; 17.427 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.517      ;
; 17.446 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.498      ;
; 17.446 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.498      ;
; 17.446 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.498      ;
; 17.446 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.498      ;
; 17.446 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.498      ;
; 17.446 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.498      ;
; 17.446 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.498      ;
; 17.446 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.498      ;
; 17.446 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.498      ;
; 17.446 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.498      ;
; 17.446 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.498      ;
; 17.446 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.498      ;
; 17.446 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.498      ;
; 17.446 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.498      ;
; 17.446 ; Reset_Delay:u2|Cont[1] ; Reset_Delay:u2|Cont[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.498      ;
; 17.481 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[31] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.463      ;
; 17.481 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[30] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.463      ;
; 17.481 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[21] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.463      ;
; 17.481 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[16] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.463      ;
; 17.481 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[17] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.463      ;
; 17.481 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[18] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.463      ;
; 17.481 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[19] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.463      ;
; 17.481 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[20] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.463      ;
; 17.481 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[22] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.463      ;
; 17.481 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[24] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.463      ;
; 17.481 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[23] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.463      ;
; 17.481 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[25] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.463      ;
; 17.481 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[26] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.463      ;
; 17.481 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[27] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.463      ;
; 17.481 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[28] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.463      ;
; 17.481 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[29] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.463      ;
; 17.523 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.421      ;
; 17.533 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.411      ;
; 17.587 ; Reset_Delay:u2|Cont[3] ; Reset_Delay:u2|Cont[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.357      ;
; 17.590 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.354      ;
; 17.590 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.354      ;
; 17.590 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.354      ;
; 17.590 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.354      ;
; 17.590 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.354      ;
; 17.590 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.354      ;
; 17.590 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.354      ;
; 17.590 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.354      ;
; 17.590 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.354      ;
; 17.590 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.354      ;
; 17.590 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.354      ;
; 17.590 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.354      ;
; 17.590 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.354      ;
; 17.590 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.354      ;
; 17.590 ; Reset_Delay:u2|Cont[2] ; Reset_Delay:u2|Cont[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.354      ;
; 17.600 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.344      ;
; 17.600 ; Reset_Delay:u2|Cont[0] ; Reset_Delay:u2|Cont[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.344      ;
+--------+------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                 ;
+-----------+----------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                                                  ; To Node                                                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-----------+----------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 19997.464 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.034     ; 2.489      ;
; 19997.464 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.034     ; 2.489      ;
; 19997.464 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.034     ; 2.489      ;
; 19997.464 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.034     ; 2.489      ;
; 19997.464 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.034     ; 2.489      ;
; 19997.464 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.034     ; 2.489      ;
; 19997.464 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.034     ; 2.489      ;
; 19997.464 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.034     ; 2.489      ;
; 19997.464 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.034     ; 2.489      ;
; 19997.464 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.034     ; 2.489      ;
; 19997.464 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.034     ; 2.489      ;
; 19997.464 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.034     ; 2.489      ;
; 19997.464 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.034     ; 2.489      ;
; 19997.464 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.034     ; 2.489      ;
; 19997.602 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.044     ; 2.341      ;
; 19997.602 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.044     ; 2.341      ;
; 19997.602 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.044     ; 2.341      ;
; 19997.602 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.044     ; 2.341      ;
; 19997.602 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.044     ; 2.341      ;
; 19997.602 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.044     ; 2.341      ;
; 19997.602 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.044     ; 2.341      ;
; 19997.602 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.044     ; 2.341      ;
; 19997.602 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.044     ; 2.341      ;
; 19997.602 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.044     ; 2.341      ;
; 19997.602 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.044     ; 2.341      ;
; 19997.602 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.044     ; 2.341      ;
; 19997.602 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.044     ; 2.341      ;
; 19997.602 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.044     ; 2.341      ;
; 19997.672 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.041     ; 2.274      ;
; 19997.672 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.041     ; 2.274      ;
; 19997.672 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.041     ; 2.274      ;
; 19997.672 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.041     ; 2.274      ;
; 19997.672 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.041     ; 2.274      ;
; 19997.672 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.041     ; 2.274      ;
; 19997.672 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.041     ; 2.274      ;
; 19997.672 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.041     ; 2.274      ;
; 19997.672 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.041     ; 2.274      ;
; 19997.802 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.147      ;
; 19997.802 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.147      ;
; 19997.802 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.147      ;
; 19997.802 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.147      ;
; 19997.802 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.147      ;
; 19997.802 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.147      ;
; 19997.802 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.147      ;
; 19997.802 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.147      ;
; 19997.802 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.147      ;
; 19997.802 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.147      ;
; 19997.802 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.147      ;
; 19997.802 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.147      ;
; 19997.802 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.147      ;
; 19997.802 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.147      ;
; 19997.810 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.051     ; 2.126      ;
; 19997.810 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.051     ; 2.126      ;
; 19997.810 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.051     ; 2.126      ;
; 19997.810 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.051     ; 2.126      ;
; 19997.810 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.051     ; 2.126      ;
; 19997.810 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.051     ; 2.126      ;
; 19997.810 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.051     ; 2.126      ;
; 19997.810 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.051     ; 2.126      ;
; 19997.810 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]     ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.051     ; 2.126      ;
; 19997.814 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.135      ;
; 19997.814 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.135      ;
; 19997.814 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.135      ;
; 19997.814 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.135      ;
; 19997.814 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.135      ;
; 19997.814 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.135      ;
; 19997.814 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.135      ;
; 19997.814 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.135      ;
; 19997.814 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.135      ;
; 19997.814 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.135      ;
; 19997.814 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.135      ;
; 19997.814 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.135      ;
; 19997.814 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.135      ;
; 19997.814 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.135      ;
; 19997.859 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.034     ; 2.094      ;
; 19997.859 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.034     ; 2.094      ;
; 19997.859 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.034     ; 2.094      ;
; 19997.859 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.034     ; 2.094      ;
; 19997.859 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.034     ; 2.094      ;
; 19997.859 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.034     ; 2.094      ;
; 19997.859 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.034     ; 2.094      ;
; 19997.859 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.034     ; 2.094      ;
; 19997.859 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.034     ; 2.094      ;
; 19997.859 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.034     ; 2.094      ;
; 19997.859 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.034     ; 2.094      ;
; 19997.859 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.034     ; 2.094      ;
; 19997.859 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.034     ; 2.094      ;
; 19997.859 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.034     ; 2.094      ;
; 19997.886 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.063      ;
; 19997.886 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.063      ;
; 19997.886 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.063      ;
; 19997.886 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.063      ;
; 19997.886 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.063      ;
; 19997.886 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.063      ;
; 19997.886 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.063      ;
; 19997.886 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.063      ;
; 19997.886 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.063      ;
; 19997.886 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.063      ;
; 19997.886 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.063      ;
; 19997.886 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.063      ;
+-----------+----------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                     ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.087 ; SramReader:player|data_r[60]                                                                                                                                                          ; Music_Controller:u9|music_enb_r[4]                                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.229      ; 0.552      ;
; 0.109 ; Sdram_Control:u7|mDATAOUT[20]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.438      ;
; 0.140 ; SramReader:player|data_r[38]                                                                                                                                                          ; Music_Controller:u9|note_r[38]                                                                                                                                                        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.229      ; 0.605      ;
; 0.142 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.478      ;
; 0.148 ; SramReader:player|data_r[63]                                                                                                                                                          ; Music_Controller:u9|note_r[63]                                                                                                                                                        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.232      ; 0.616      ;
; 0.149 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.477      ;
; 0.151 ; Sdram_Control:u7|mDATAOUT[26]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.246      ; 0.501      ;
; 0.153 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.481      ;
; 0.158 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.496      ;
; 0.159 ; Sdram_Control:u7|mDATAOUT[10]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.246      ; 0.509      ;
; 0.161 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.499      ;
; 0.161 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.497      ;
; 0.165 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.492      ;
; 0.166 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.493      ;
; 0.167 ; Sdram_Control:u7|mDATAOUT[13]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.246      ; 0.517      ;
; 0.167 ; Sdram_Control:u7|mDATAOUT[13]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.497      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.511      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[5]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.475      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Write                                                                                                                                                                ; Sdram_Control:u7|Write                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.314      ;
; 0.183 ; Music_Controller:u9|time_count_r[1]                                                                                                                                                   ; Music_Controller:u9|time_count_r[1]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Music_Controller:u9|time_count_r[2]                                                                                                                                                   ; Music_Controller:u9|time_count_r[2]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Music_Controller:u9|time_count_r[3]                                                                                                                                                   ; Music_Controller:u9|time_count_r[3]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Music_Controller:u9|time_count_r[4]                                                                                                                                                   ; Music_Controller:u9|time_count_r[4]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Music_Controller:u9|time_count_r[5]                                                                                                                                                   ; Music_Controller:u9|time_count_r[5]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Music_Controller:u9|time_count_r[6]                                                                                                                                                   ; Music_Controller:u9|time_count_r[6]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Music_Controller:u9|time_count_r[7]                                                                                                                                                   ; Music_Controller:u9|time_count_r[7]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Music_Controller:u9|time_count_r[8]                                                                                                                                                   ; Music_Controller:u9|time_count_r[8]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Music_Controller:u9|time_count_r[10]                                                                                                                                                  ; Music_Controller:u9|time_count_r[10]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Music_Controller:u9|time_count_r[11]                                                                                                                                                  ; Music_Controller:u9|time_count_r[11]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Music_Controller:u9|time_count_r[13]                                                                                                                                                  ; Music_Controller:u9|time_count_r[13]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Music_Controller:u9|time_count_r[14]                                                                                                                                                  ; Music_Controller:u9|time_count_r[14]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Music_Controller:u9|time_count_r[15]                                                                                                                                                  ; Music_Controller:u9|time_count_r[15]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Music_Controller:u9|time_count_r[16]                                                                                                                                                  ; Music_Controller:u9|time_count_r[16]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Music_Controller:u9|time_count_r[18]                                                                                                                                                  ; Music_Controller:u9|time_count_r[18]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Music_Controller:u9|time_count_r[23]                                                                                                                                                  ; Music_Controller:u9|time_count_r[23]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Music_Controller:u9|time_count_r[29]                                                                                                                                                  ; Music_Controller:u9|time_count_r[29]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Music_Controller:u9|time_count_r[24]                                                                                                                                                  ; Music_Controller:u9|time_count_r[24]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Music_Controller:u9|time_count_r[25]                                                                                                                                                  ; Music_Controller:u9|time_count_r[25]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Music_Controller:u9|time_count_r[26]                                                                                                                                                  ; Music_Controller:u9|time_count_r[26]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Music_Controller:u9|time_count_r[27]                                                                                                                                                  ; Music_Controller:u9|time_count_r[27]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Music_Controller:u9|time_count_r[28]                                                                                                                                                  ; Music_Controller:u9|time_count_r[28]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Music_Controller:u9|time_count_r[30]                                                                                                                                                  ; Music_Controller:u9|time_count_r[30]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Music_Controller:u9|time_count_r[31]                                                                                                                                                  ; Music_Controller:u9|time_count_r[31]                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Music_Controller:u9|rst_r                                                                                                                                                             ; Music_Controller:u9|rst_r                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; Music_Controller:u9|bar_count_r[1]                                                                                                                                                    ; Music_Controller:u9|bar_count_r[1]                                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Music_Controller:u9|bar_count_r[2]                                                                                                                                                    ; Music_Controller:u9|bar_count_r[2]                                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.092 ; Music_Controller:u9|note_r[2]      ; SramWriter:recorder|record_data_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.281      ; 0.605      ;
; 0.097 ; Music_Controller:u9|note_r[7]      ; SramWriter:recorder|record_data_r[7]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.611      ;
; 0.101 ; Music_Controller:u9|note_r[11]     ; SramWriter:recorder|record_data_r[11] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.281      ; 0.614      ;
; 0.103 ; Music_Controller:u9|note_r[10]     ; SramWriter:recorder|record_data_r[10] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.617      ;
; 0.113 ; Music_Controller:u9|note_r[31]     ; SramWriter:recorder|record_data_r[15] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.627      ;
; 0.114 ; Music_Controller:u9|note_r[18]     ; SramWriter:recorder|record_data_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.281      ; 0.627      ;
; 0.114 ; Music_Controller:u9|note_r[23]     ; SramWriter:recorder|record_data_r[7]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.628      ;
; 0.114 ; Music_Controller:u9|note_r[15]     ; SramWriter:recorder|record_data_r[15] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.628      ;
; 0.116 ; Music_Controller:u9|note_r[26]     ; SramWriter:recorder|record_data_r[10] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.630      ;
; 0.119 ; Music_Controller:u9|note_r[22]     ; SramWriter:recorder|record_data_r[6]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.633      ;
; 0.119 ; Music_Controller:u9|note_r[16]     ; SramWriter:recorder|record_data_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.633      ;
; 0.120 ; Music_Controller:u9|note_r[28]     ; SramWriter:recorder|record_data_r[12] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.634      ;
; 0.120 ; Music_Controller:u9|note_r[25]     ; SramWriter:recorder|record_data_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.634      ;
; 0.121 ; Music_Controller:u9|note_r[30]     ; SramWriter:recorder|record_data_r[14] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.635      ;
; 0.121 ; Music_Controller:u9|note_r[19]     ; SramWriter:recorder|record_data_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.281      ; 0.634      ;
; 0.122 ; Music_Controller:u9|note_r[21]     ; SramWriter:recorder|record_data_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.636      ;
; 0.122 ; Music_Controller:u9|note_r[20]     ; SramWriter:recorder|record_data_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.636      ;
; 0.126 ; Music_Controller:u9|note_r[29]     ; SramWriter:recorder|record_data_r[13] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.640      ;
; 0.129 ; Music_Controller:u9|note_r[6]      ; SramWriter:recorder|record_data_r[6]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.643      ;
; 0.130 ; Music_Controller:u9|note_r[27]     ; SramWriter:recorder|record_data_r[11] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.281      ; 0.643      ;
; 0.132 ; Music_Controller:u9|note_r[13]     ; SramWriter:recorder|record_data_r[13] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.646      ;
; 0.139 ; Music_Controller:u9|note_r[1]      ; SramWriter:recorder|record_data_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.653      ;
; 0.140 ; Music_Controller:u9|note_r[17]     ; SramWriter:recorder|record_data_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.654      ;
; 0.141 ; Music_Controller:u9|note_r[4]      ; SramWriter:recorder|record_data_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.655      ;
; 0.142 ; Music_Controller:u9|note_r[24]     ; SramWriter:recorder|record_data_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.281      ; 0.655      ;
; 0.142 ; Music_Controller:u9|note_r[0]      ; SramWriter:recorder|record_data_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.656      ;
; 0.143 ; Music_Controller:u9|note_r[12]     ; SramWriter:recorder|record_data_r[12] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.657      ;
; 0.146 ; Music_Controller:u9|note_r[5]      ; SramWriter:recorder|record_data_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.660      ;
; 0.148 ; Music_Controller:u9|note_r[3]      ; SramWriter:recorder|record_data_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.281      ; 0.661      ;
; 0.151 ; Music_Controller:u9|note_r[8]      ; SramWriter:recorder|record_data_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.665      ;
; 0.171 ; Music_Controller:u9|note_r[14]     ; SramWriter:recorder|record_data_r[14] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.685      ;
; 0.177 ; Music_Controller:u9|note_r[9]      ; SramWriter:recorder|record_data_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.691      ;
; 0.183 ; SramWriter:recorder|flag_r         ; SramWriter:recorder|flag_r            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; SramWriter:recorder|state_r[0]     ; SramWriter:recorder|state_r[0]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; SramWriter:recorder|state_r[2]     ; SramWriter:recorder|state_r[2]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; SramWriter:recorder|state_r[1]     ; SramWriter:recorder|state_r[1]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; SramReader:player|addr_r[7]        ; SramReader:player|addr_r[7]           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; SramReader:player|addr_r[6]        ; SramReader:player|addr_r[6]           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; SramWriter:recorder|r_count_r[1]   ; SramWriter:recorder|r_count_r[1]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; SramWriter:recorder|r_count_r[0]   ; SramWriter:recorder|r_count_r[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; SramWriter:recorder|r_count_r[3]   ; SramWriter:recorder|r_count_r[3]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; SramWriter:recorder|r_count_r[2]   ; SramWriter:recorder|r_count_r[2]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.190 ; Music_Controller:u9|note_r[42]     ; SramWriter:recorder|record_data_r[10] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.704      ;
; 0.191 ; Music_Controller:u9|note_r[34]     ; SramWriter:recorder|record_data_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.281      ; 0.704      ;
; 0.191 ; Music_Controller:u9|note_r[39]     ; SramWriter:recorder|record_data_r[7]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.705      ;
; 0.191 ; SramWriter:recorder|bar_count_r[0] ; SramWriter:recorder|bar_count_r[0]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.194 ; Music_Controller:u9|note_r[32]     ; SramWriter:recorder|record_data_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.708      ;
; 0.194 ; Music_Controller:u9|note_r[41]     ; SramWriter:recorder|record_data_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.708      ;
; 0.195 ; Music_Controller:u9|note_r[38]     ; SramWriter:recorder|record_data_r[6]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.709      ;
; 0.195 ; Music_Controller:u9|note_r[44]     ; SramWriter:recorder|record_data_r[12] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.709      ;
; 0.196 ; Music_Controller:u9|note_r[35]     ; SramWriter:recorder|record_data_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.281      ; 0.709      ;
; 0.196 ; Music_Controller:u9|note_r[37]     ; SramWriter:recorder|record_data_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.710      ;
; 0.197 ; Music_Controller:u9|note_r[36]     ; SramWriter:recorder|record_data_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.711      ;
; 0.198 ; Music_Controller:u9|note_r[46]     ; SramWriter:recorder|record_data_r[14] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.712      ;
; 0.200 ; Music_Controller:u9|note_r[45]     ; SramWriter:recorder|record_data_r[13] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.714      ;
; 0.212 ; Music_Controller:u9|note_r[33]     ; SramWriter:recorder|record_data_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.726      ;
; 0.217 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[6]           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.265      ; 0.714      ;
; 0.218 ; Music_Controller:u9|note_r[40]     ; SramWriter:recorder|record_data_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.281      ; 0.731      ;
; 0.228 ; Music_Controller:u9|note_r[47]     ; SramWriter:recorder|record_data_r[15] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.742      ;
; 0.236 ; SramWriter:recorder|state_r[0]     ; SramWriter:recorder|state_r[2]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.360      ;
; 0.244 ; Music_Controller:u9|note_r[43]     ; SramWriter:recorder|record_data_r[11] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.281      ; 0.757      ;
; 0.252 ; SramWriter:recorder|state_r[2]     ; SramWriter:recorder|state_r[0]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.376      ;
; 0.259 ; Music_Controller:u9|bar_count_r[3] ; SramReader:player|addr_r[5]           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.262      ; 0.753      ;
; 0.266 ; Music_Controller:u9|note_r[63]     ; SramWriter:recorder|record_data_r[15] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.780      ;
; 0.283 ; Music_Controller:u9|note_r[59]     ; SramWriter:recorder|record_data_r[11] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.281      ; 0.796      ;
; 0.305 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|state_r[2]          ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.265      ; 0.802      ;
; 0.325 ; Music_Controller:u9|signal_r       ; SramReader:player|state_r[2]          ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.269      ; 0.826      ;
; 0.331 ; SramWriter:recorder|bar_count_r[0] ; SramWriter:recorder|addr_r[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.454      ;
; 0.334 ; SramWriter:recorder|state_r[1]     ; SramWriter:recorder|flag_r            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.458      ;
; 0.339 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|addr_r[4]           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.261      ; 0.832      ;
; 0.342 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|finish_r            ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.265      ; 0.839      ;
; 0.342 ; SramWriter:recorder|r_count_r[0]   ; SramWriter:recorder|r_count_r[1]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.465      ;
; 0.343 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[3]           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.261      ; 0.836      ;
; 0.345 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|state_r[0]          ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.265      ; 0.842      ;
; 0.345 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|state_r[2]          ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.265      ; 0.842      ;
; 0.346 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|state_r[1]          ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.265      ; 0.843      ;
; 0.347 ; SramWriter:recorder|state_r[1]     ; SramWriter:recorder|state_r[2]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.471      ;
; 0.354 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[5]           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.262      ; 0.848      ;
; 0.362 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|state_r[2]          ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.265      ; 0.859      ;
; 0.365 ; Music_Controller:u9|note_r[55]     ; SramWriter:recorder|record_data_r[7]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.879      ;
; 0.367 ; Music_Controller:u9|note_r[50]     ; SramWriter:recorder|record_data_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.281      ; 0.880      ;
; 0.367 ; Music_Controller:u9|note_r[58]     ; SramWriter:recorder|record_data_r[10] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.881      ;
; 0.368 ; SramWriter:recorder|bar_count_r[1] ; SramWriter:recorder|bar_count_r[1]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.491      ;
; 0.369 ; Music_Controller:u9|note_r[48]     ; SramWriter:recorder|record_data_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.883      ;
; 0.369 ; SramWriter:recorder|bar_count_r[1] ; SramWriter:recorder|addr_r[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.492      ;
; 0.371 ; Music_Controller:u9|note_r[60]     ; SramWriter:recorder|record_data_r[12] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.885      ;
; 0.372 ; Music_Controller:u9|note_r[57]     ; SramWriter:recorder|record_data_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.886      ;
; 0.372 ; Music_Controller:u9|note_r[62]     ; SramWriter:recorder|record_data_r[14] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.886      ;
; 0.373 ; Music_Controller:u9|note_r[54]     ; SramWriter:recorder|record_data_r[6]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.887      ;
; 0.374 ; Music_Controller:u9|note_r[51]     ; SramWriter:recorder|record_data_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.281      ; 0.887      ;
; 0.375 ; Music_Controller:u9|note_r[53]     ; SramWriter:recorder|record_data_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.889      ;
; 0.377 ; Music_Controller:u9|note_r[52]     ; SramWriter:recorder|record_data_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.891      ;
; 0.380 ; Music_Controller:u9|note_r[61]     ; SramWriter:recorder|record_data_r[13] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.894      ;
; 0.380 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|addr_r[3]           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.261      ; 0.873      ;
; 0.383 ; SramWriter:recorder|state_r[0]     ; SramWriter:recorder|state_r[1]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.507      ;
; 0.390 ; SramWriter:recorder|state_r[1]     ; SramWriter:recorder|write_r           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.514      ;
; 0.394 ; Music_Controller:u9|note_r[49]     ; SramWriter:recorder|record_data_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.908      ;
; 0.399 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|addr_r[5]           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.262      ; 0.893      ;
; 0.401 ; Music_Controller:u9|bar_count_r[3] ; SramReader:player|addr_r[7]           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.261      ; 0.894      ;
; 0.406 ; Music_Controller:u9|bar_count_r[3] ; SramReader:player|addr_r[6]           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.261      ; 0.899      ;
+-------+------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.169 ; Object_Detector:u11|W_count_r[0]                                                                                                                                                     ; Object_Detector:u11|W_count_r[0]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.307      ;
; 0.169 ; Object_Detector:u11|H_count_r[3]                                                                                                                                                     ; Object_Detector:u11|H_count_r[3]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.307      ;
; 0.169 ; Object_Detector:u11|H_count_r[2]                                                                                                                                                     ; Object_Detector:u11|H_count_r[2]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.307      ;
; 0.169 ; Object_Detector:u11|H_count_r[1]                                                                                                                                                     ; Object_Detector:u11|H_count_r[1]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.307      ;
; 0.171 ; Object_Detector:u11|H_count_r[0]                                                                                                                                                     ; Object_Detector:u11|H_count_r[0]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.307      ;
; 0.172 ; Object_Detector:u11|mNote_r[32]                                                                                                                                                      ; Object_Detector:u11|mNote_r[32]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; Object_Detector:u11|mNote_r[48]                                                                                                                                                      ; Object_Detector:u11|mNote_r[48]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; Object_Detector:u11|mNote_r[49]                                                                                                                                                      ; Object_Detector:u11|mNote_r[49]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.051      ; 0.307      ;
; 0.179 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.313      ;
; 0.179 ; Object_Detector:u11|W_count_r[3]                                                                                                                                                     ; Object_Detector:u11|W_count_r[3]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Object_Detector:u11|W_count_r[2]                                                                                                                                                     ; Object_Detector:u11|W_count_r[2]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Object_Detector:u11|W_count_r[1]                                                                                                                                                     ; Object_Detector:u11|W_count_r[1]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Object_Detector:u11|mNote_r[15]                                                                                                                                                      ; Object_Detector:u11|mNote_r[15]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[23]                                                                                                                                                      ; Object_Detector:u11|mNote_r[23]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[31]                                                                                                                                                      ; Object_Detector:u11|mNote_r[31]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[47]                                                                                                                                                      ; Object_Detector:u11|mNote_r[47]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[63]                                                                                                                                                      ; Object_Detector:u11|mNote_r[63]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[55]                                                                                                                                                      ; Object_Detector:u11|mNote_r[55]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[61]                                                                                                                                                      ; Object_Detector:u11|mNote_r[61]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[53]                                                                                                                                                      ; Object_Detector:u11|mNote_r[53]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[45]                                                                                                                                                      ; Object_Detector:u11|mNote_r[45]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[37]                                                                                                                                                      ; Object_Detector:u11|mNote_r[37]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[5]                                                                                                                                                       ; Object_Detector:u11|mNote_r[5]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[29]                                                                                                                                                      ; Object_Detector:u11|mNote_r[29]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[13]                                                                                                                                                      ; Object_Detector:u11|mNote_r[13]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[62]                                                                                                                                                      ; Object_Detector:u11|mNote_r[62]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[54]                                                                                                                                                      ; Object_Detector:u11|mNote_r[54]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[38]                                                                                                                                                      ; Object_Detector:u11|mNote_r[38]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[46]                                                                                                                                                      ; Object_Detector:u11|mNote_r[46]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[30]                                                                                                                                                      ; Object_Detector:u11|mNote_r[30]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[22]                                                                                                                                                      ; Object_Detector:u11|mNote_r[22]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[6]                                                                                                                                                       ; Object_Detector:u11|mNote_r[6]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[14]                                                                                                                                                      ; Object_Detector:u11|mNote_r[14]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[56]                                                                                                                                                      ; Object_Detector:u11|mNote_r[56]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[40]                                                                                                                                                      ; Object_Detector:u11|mNote_r[40]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[8]                                                                                                                                                       ; Object_Detector:u11|mNote_r[8]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[16]                                                                                                                                                      ; Object_Detector:u11|mNote_r[16]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[0]                                                                                                                                                       ; Object_Detector:u11|mNote_r[0]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[24]                                                                                                                                                      ; Object_Detector:u11|mNote_r[24]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[26]                                                                                                                                                      ; Object_Detector:u11|mNote_r[26]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[42]                                                                                                                                                      ; Object_Detector:u11|mNote_r[42]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[34]                                                                                                                                                      ; Object_Detector:u11|mNote_r[34]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[50]                                                                                                                                                      ; Object_Detector:u11|mNote_r[50]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[58]                                                                                                                                                      ; Object_Detector:u11|mNote_r[58]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[18]                                                                                                                                                      ; Object_Detector:u11|mNote_r[18]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[2]                                                                                                                                                       ; Object_Detector:u11|mNote_r[2]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[33]                                                                                                                                                      ; Object_Detector:u11|mNote_r[33]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[41]                                                                                                                                                      ; Object_Detector:u11|mNote_r[41]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[1]                                                                                                                                                       ; Object_Detector:u11|mNote_r[1]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[17]                                                                                                                                                      ; Object_Detector:u11|mNote_r[17]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[25]                                                                                                                                                      ; Object_Detector:u11|mNote_r[25]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[35]                                                                                                                                                      ; Object_Detector:u11|mNote_r[35]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[51]                                                                                                                                                      ; Object_Detector:u11|mNote_r[51]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[43]                                                                                                                                                      ; Object_Detector:u11|mNote_r[43]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[59]                                                                                                                                                      ; Object_Detector:u11|mNote_r[59]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[19]                                                                                                                                                      ; Object_Detector:u11|mNote_r[19]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[3]                                                                                                                                                       ; Object_Detector:u11|mNote_r[3]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[27]                                                                                                                                                      ; Object_Detector:u11|mNote_r[27]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[28]                                                                                                                                                      ; Object_Detector:u11|mNote_r[28]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[4]                                                                                                                                                       ; Object_Detector:u11|mNote_r[4]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[20]                                                                                                                                                      ; Object_Detector:u11|mNote_r[20]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[52]                                                                                                                                                      ; Object_Detector:u11|mNote_r[52]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[36]                                                                                                                                                      ; Object_Detector:u11|mNote_r[36]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Object_Detector:u11|mNote_r[44]                                                                                                                                                      ; Object_Detector:u11|mNote_r[44]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Object_Detector:u11|mNote_r[7]                                                                                                                                                       ; Object_Detector:u11|mNote_r[7]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Object_Detector:u11|mNote_r[39]                                                                                                                                                      ; Object_Detector:u11|mNote_r[39]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Object_Detector:u11|mNote_r[21]                                                                                                                                                      ; Object_Detector:u11|mNote_r[21]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Object_Detector:u11|mNote_r[10]                                                                                                                                                      ; Object_Detector:u11|mNote_r[10]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Object_Detector:u11|mNote_r[57]                                                                                                                                                      ; Object_Detector:u11|mNote_r[57]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Object_Detector:u11|mNote_r[9]                                                                                                                                                       ; Object_Detector:u11|mNote_r[9]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Object_Detector:u11|mNote_r[11]                                                                                                                                                      ; Object_Detector:u11|mNote_r[11]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Object_Detector:u11|mNote_r[60]                                                                                                                                                      ; Object_Detector:u11|mNote_r[60]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Object_Detector:u11|mNote_r[12]                                                                                                                                                      ; Object_Detector:u11|mNote_r[12]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.184 ; Object_Detector:u11|H_Cont[12]                                                                                                                                                       ; Object_Detector:u11|H_Cont[12]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.320      ;
; 0.186 ; Object_Detector:u11|detect_count[47][14]                                                                                                                                             ; Object_Detector:u11|detect_count[47][14]                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.324      ;
; 0.186 ; Object_Detector:u11|detect_count[5][14]                                                                                                                                              ; Object_Detector:u11|detect_count[5][14]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.324      ;
; 0.186 ; Object_Detector:u11|detect_count[24][14]                                                                                                                                             ; Object_Detector:u11|detect_count[24][14]                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.324      ;
; 0.186 ; Object_Detector:u11|detect_count[26][14]                                                                                                                                             ; Object_Detector:u11|detect_count[26][14]                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.324      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                            ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.181 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.187 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.314      ;
; 0.190 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.315      ;
; 0.200 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.022      ; 0.307      ;
; 0.263 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.388      ;
; 0.279 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.404      ;
; 0.290 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.414      ;
; 0.291 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.418      ;
; 0.292 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.416      ;
; 0.292 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.419      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.417      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.417      ;
; 0.293 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.420      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.419      ;
; 0.297 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.424      ;
; 0.297 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.424      ;
; 0.298 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.426      ;
; 0.303 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.427      ;
; 0.304 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.428      ;
; 0.304 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.428      ;
; 0.304 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.431      ;
; 0.307 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.431      ;
; 0.366 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|oRST_1                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.493      ;
; 0.412 ; Reset_Delay:u2|oRST_1                    ; Reset_Delay:u2|oRST_1                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.538      ;
; 0.439 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.563      ;
; 0.440 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.567      ;
; 0.441 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.566      ;
; 0.442 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.567      ;
; 0.442 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.567      ;
; 0.442 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.566      ;
; 0.442 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.566      ;
; 0.443 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.568      ;
; 0.443 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.568      ;
; 0.444 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.569      ;
; 0.444 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.568      ;
; 0.446 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 0.576      ;
; 0.446 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 0.576      ;
; 0.446 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 0.576      ;
; 0.446 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 0.576      ;
; 0.446 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 0.576      ;
; 0.446 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 0.576      ;
; 0.446 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 0.576      ;
; 0.446 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 0.576      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.182 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|finished_r      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|finished_r      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r           ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|ack_r           ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|ack_r           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.189 ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.315      ;
; 0.204 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.328      ;
; 0.211 ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.336      ;
; 0.213 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.338      ;
; 0.213 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.338      ;
; 0.215 ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|send_start_r                        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.340      ;
; 0.249 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.374      ;
; 0.250 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.374      ;
; 0.251 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.375      ;
; 0.251 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.376      ;
; 0.259 ; Flash_Controller:u12|I2Cinitialize:init|data_r[9]                           ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.384      ;
; 0.263 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; Flash_Controller:u12|I2Cinitialize:init|send_start_r                        ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.388      ;
; 0.266 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.391      ;
; 0.267 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.391      ;
; 0.289 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.413      ;
; 0.289 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.414      ;
; 0.290 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.414      ;
; 0.291 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.415      ;
; 0.291 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.415      ;
; 0.291 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.415      ;
; 0.291 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.415      ;
; 0.291 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.415      ;
; 0.300 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.424      ;
; 0.302 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.426      ;
; 0.303 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.427      ;
; 0.304 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.428      ;
; 0.304 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.428      ;
; 0.308 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.433      ;
; 0.310 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.435      ;
; 0.314 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r           ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.439      ;
; 0.318 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.443      ;
; 0.320 ; Flash_Controller:u12|I2Cinitialize:init|send_start_r                        ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|finished_r      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.445      ;
; 0.329 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.454      ;
; 0.350 ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|finished_r                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.475      ;
; 0.353 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[7]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.477      ;
; 0.354 ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.479      ;
; 0.356 ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.481      ;
; 0.358 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.482      ;
; 0.358 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.483      ;
; 0.362 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[1]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.486      ;
; 0.363 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.487      ;
; 0.365 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[5]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.489      ;
; 0.367 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[9]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.491      ;
; 0.368 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[0]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.492      ;
; 0.369 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.493      ;
; 0.369 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.493      ;
; 0.375 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.500      ;
; 0.376 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.500      ;
; 0.376 ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.501      ;
; 0.378 ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.503      ;
; 0.381 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|sda_r           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.504      ;
; 0.387 ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.512      ;
; 0.392 ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.517      ;
; 0.395 ; Flash_Controller:u12|I2Cinitialize:init|data_r[10]                          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.520      ;
; 0.396 ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.521      ;
; 0.400 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.524      ;
; 0.409 ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.534      ;
; 0.410 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.529      ;
; 0.410 ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.535      ;
; 0.410 ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.535      ;
; 0.418 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.543      ;
; 0.421 ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|send_start_r                        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.546      ;
; 0.429 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.549      ;
; 0.431 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.551      ;
; 0.432 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.555      ;
; 0.435 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[0]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.555      ;
; 0.436 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.556      ;
; 0.437 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[9]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.557      ;
; 0.438 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[1]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.558      ;
; 0.440 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.560      ;
; 0.441 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.561      ;
; 0.443 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[10]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[7]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.564      ;
; 0.446 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.569      ;
; 0.446 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[5]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.566      ;
; 0.447 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.568      ;
; 0.449 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.570      ;
; 0.450 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.571      ;
; 0.451 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.572      ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                    ;
+--------+-----------------------+------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                  ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -1.169 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[1]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.762     ; 1.844      ;
; -1.169 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[2]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.762     ; 1.844      ;
; -1.169 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[3]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.762     ; 1.844      ;
; -1.169 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[4]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.762     ; 1.844      ;
; -1.169 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[5]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.762     ; 1.844      ;
; -1.169 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[6]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.762     ; 1.844      ;
; -1.169 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[7]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.762     ; 1.844      ;
; -1.169 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[0]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.762     ; 1.844      ;
; -1.169 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[59]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.798     ; 1.808      ;
; -1.169 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[34]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.798     ; 1.808      ;
; -1.169 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[58]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.798     ; 1.808      ;
; -1.169 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[8]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.799     ; 1.807      ;
; -1.169 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[16]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.799     ; 1.807      ;
; -1.169 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[24]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.799     ; 1.807      ;
; -1.169 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[56]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.798     ; 1.808      ;
; -1.169 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[46]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.798     ; 1.808      ;
; -1.169 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[30]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.799     ; 1.807      ;
; -1.169 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[22]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.799     ; 1.807      ;
; -1.169 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[62]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.798     ; 1.808      ;
; -1.169 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[63]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.798     ; 1.808      ;
; -1.168 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|W_count_r[1]         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.755     ; 1.850      ;
; -1.168 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|W_count_r[2]         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.755     ; 1.850      ;
; -1.168 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|W_count_r[3]         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.755     ; 1.850      ;
; -1.168 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[28]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.791     ; 1.814      ;
; -1.168 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[4]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.799     ; 1.806      ;
; -1.168 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[20]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.799     ; 1.806      ;
; -1.168 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[52]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.791     ; 1.814      ;
; -1.168 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[36]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.800     ; 1.805      ;
; -1.168 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[44]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.800     ; 1.805      ;
; -1.168 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[51]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.792     ; 1.813      ;
; -1.168 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[19]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.791     ; 1.814      ;
; -1.168 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[27]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.792     ; 1.813      ;
; -1.168 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[35]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.787     ; 1.818      ;
; -1.168 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[41]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.800     ; 1.805      ;
; -1.168 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[1]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.799     ; 1.806      ;
; -1.168 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[17]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.792     ; 1.813      ;
; -1.168 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[25]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.792     ; 1.813      ;
; -1.168 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[33]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.800     ; 1.805      ;
; -1.168 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[50]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.791     ; 1.814      ;
; -1.168 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[2]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.799     ; 1.806      ;
; -1.168 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[26]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.791     ; 1.814      ;
; -1.168 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[40]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.800     ; 1.805      ;
; -1.168 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[54]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.791     ; 1.814      ;
; -1.168 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[38]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.800     ; 1.805      ;
; -1.168 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[53]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.791     ; 1.814      ;
; -1.168 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[45]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.791     ; 1.814      ;
; -1.168 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[37]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.791     ; 1.814      ;
; -1.168 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[5]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.799     ; 1.806      ;
; -1.168 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[29]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.792     ; 1.813      ;
; -1.168 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[23]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.792     ; 1.813      ;
; -1.168 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[31]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.791     ; 1.814      ;
; -1.168 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[47]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.791     ; 1.814      ;
; -1.168 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[55]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.792     ; 1.813      ;
; -1.167 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[12]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.795     ; 1.809      ;
; -1.167 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[60]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.790     ; 1.814      ;
; -1.167 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[43]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.794     ; 1.810      ;
; -1.167 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[11]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.795     ; 1.809      ;
; -1.167 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[3]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.794     ; 1.810      ;
; -1.167 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[57]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.790     ; 1.814      ;
; -1.167 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[9]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.795     ; 1.809      ;
; -1.167 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[42]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.794     ; 1.810      ;
; -1.167 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[10]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.795     ; 1.809      ;
; -1.167 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[18]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.794     ; 1.810      ;
; -1.167 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[0]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.794     ; 1.810      ;
; -1.167 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[6]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.794     ; 1.810      ;
; -1.167 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[14]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.794     ; 1.810      ;
; -1.167 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[21]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.795     ; 1.809      ;
; -1.167 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[13]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.794     ; 1.810      ;
; -1.167 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[61]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.794     ; 1.810      ;
; -1.167 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[7]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.790     ; 1.814      ;
; -1.167 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[39]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.790     ; 1.814      ;
; -1.167 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[15]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.794     ; 1.810      ;
; -0.971 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|H_count_r[0]         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.572     ; 1.836      ;
; -0.971 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[49]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.608     ; 1.800      ;
; -0.971 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[32]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.608     ; 1.800      ;
; -0.971 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[48]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.608     ; 1.800      ;
; -0.954 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[22][0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.556     ; 1.835      ;
; -0.954 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[22][1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.556     ; 1.835      ;
; -0.954 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[22][2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.556     ; 1.835      ;
; -0.954 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[22][3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.556     ; 1.835      ;
; -0.954 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[22][4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.556     ; 1.835      ;
; -0.954 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[22][5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.556     ; 1.835      ;
; -0.954 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[22][6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.556     ; 1.835      ;
; -0.954 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[22][7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.556     ; 1.835      ;
; -0.954 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[22][8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.556     ; 1.835      ;
; -0.954 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[22][9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.556     ; 1.835      ;
; -0.954 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[22][10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.556     ; 1.835      ;
; -0.954 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[22][11] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.556     ; 1.835      ;
; -0.954 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[22][12] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.556     ; 1.835      ;
; -0.954 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[22][13] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.556     ; 1.835      ;
; -0.954 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[22][14] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.556     ; 1.835      ;
; -0.953 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[35][0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.551     ; 1.839      ;
; -0.953 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[35][1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.551     ; 1.839      ;
; -0.953 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[35][2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.551     ; 1.839      ;
; -0.953 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[35][3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.551     ; 1.839      ;
; -0.953 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[35][4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.551     ; 1.839      ;
; -0.953 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[35][5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.551     ; 1.839      ;
; -0.953 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[35][6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.551     ; 1.839      ;
; -0.953 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[35][7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.551     ; 1.839      ;
; -0.953 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[35][8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.551     ; 1.839      ;
+--------+-----------------------+------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 6.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.641     ; 2.031      ;
; 6.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.641     ; 2.031      ;
; 6.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.641     ; 2.031      ;
; 6.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.641     ; 2.031      ;
; 6.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.641     ; 2.031      ;
; 6.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.641     ; 2.031      ;
; 6.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.641     ; 2.031      ;
; 6.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.641     ; 2.031      ;
; 6.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.641     ; 2.031      ;
; 6.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.641     ; 2.031      ;
; 6.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.641     ; 2.031      ;
; 6.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.641     ; 2.031      ;
; 6.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.641     ; 2.031      ;
; 6.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.641     ; 2.031      ;
; 6.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.641     ; 2.031      ;
; 6.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.641     ; 2.031      ;
; 6.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.641     ; 2.031      ;
; 6.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.641     ; 2.031      ;
; 6.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.641     ; 2.031      ;
; 6.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.641     ; 2.031      ;
; 6.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.641     ; 2.031      ;
; 6.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.641     ; 2.031      ;
; 6.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.641     ; 2.031      ;
; 6.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.641     ; 2.031      ;
; 6.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.641     ; 2.031      ;
; 6.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.641     ; 2.031      ;
; 6.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.641     ; 2.031      ;
; 6.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.641     ; 2.031      ;
; 6.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.641     ; 2.031      ;
; 6.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.641     ; 2.031      ;
; 6.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.641     ; 2.031      ;
; 6.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.641     ; 2.031      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.655     ; 2.015      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.655     ; 2.015      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.655     ; 2.015      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.655     ; 2.015      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.655     ; 2.015      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.655     ; 2.015      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.655     ; 2.015      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.655     ; 2.015      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.655     ; 2.015      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.655     ; 2.015      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.655     ; 2.015      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.655     ; 2.015      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.655     ; 2.015      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.655     ; 2.015      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.655     ; 2.015      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.655     ; 2.015      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.655     ; 2.015      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.655     ; 2.015      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.655     ; 2.015      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.655     ; 2.015      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.655     ; 2.015      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.655     ; 2.015      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.655     ; 2.015      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.655     ; 2.015      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.655     ; 2.015      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.655     ; 2.015      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.655     ; 2.015      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.655     ; 2.015      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.655     ; 2.015      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.655     ; 2.015      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.655     ; 2.015      ;
; 6.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.655     ; 2.015      ;
; 6.269 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.641     ; 2.049      ;
; 6.271 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.655     ; 2.033      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.782     ; 1.842      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.783     ; 1.841      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.783     ; 1.841      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.783     ; 1.841      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.783     ; 1.841      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.783     ; 1.841      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.783     ; 1.841      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.783     ; 1.841      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.783     ; 1.841      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.782     ; 1.842      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.782     ; 1.842      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.782     ; 1.842      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.782     ; 1.842      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.782     ; 1.842      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.783     ; 1.841      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.783     ; 1.841      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.782     ; 1.842      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.782     ; 1.842      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.782     ; 1.842      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.782     ; 1.842      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.782     ; 1.842      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.782     ; 1.842      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.782     ; 1.842      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.782     ; 1.842      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.782     ; 1.842      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.782     ; 1.842      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.782     ; 1.842      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.782     ; 1.842      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.782     ; 1.842      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.782     ; 1.842      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.782     ; 1.842      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.782     ; 1.842      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.782     ; 1.842      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.783     ; 1.841      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                            ;
+-------+---------------------------+-----------------------------------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                     ; Launch Clock                                   ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-----------------------------------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 6.591 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.215     ; 3.051      ;
; 6.591 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.215     ; 3.051      ;
; 6.591 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.215     ; 3.051      ;
; 6.591 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|send_start_r                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.215     ; 3.051      ;
; 6.591 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.221     ; 3.045      ;
; 6.591 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.221     ; 3.045      ;
; 6.591 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.221     ; 3.045      ;
; 6.591 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.221     ; 3.045      ;
; 6.591 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.221     ; 3.045      ;
; 6.591 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.221     ; 3.045      ;
; 6.591 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.215     ; 3.051      ;
; 6.591 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|finished_r      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.215     ; 3.051      ;
; 6.591 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.215     ; 3.051      ;
; 6.591 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.215     ; 3.051      ;
; 6.591 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|finished_r                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.215     ; 3.051      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.219     ; 3.046      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.226     ; 3.039      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.226     ; 3.039      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.225     ; 3.040      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.225     ; 3.040      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.219     ; 3.046      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.219     ; 3.046      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[9]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.219     ; 3.046      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.219     ; 3.046      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.219     ; 3.046      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.219     ; 3.046      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[0]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.219     ; 3.046      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.225     ; 3.040      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[1]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.219     ; 3.046      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.225     ; 3.040      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.225     ; 3.040      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.225     ; 3.040      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.225     ; 3.040      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[5]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.219     ; 3.046      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.225     ; 3.040      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.219     ; 3.046      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.225     ; 3.040      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[7]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.219     ; 3.046      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.225     ; 3.040      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.225     ; 3.040      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.218     ; 3.047      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[10]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.219     ; 3.046      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.218     ; 3.047      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.218     ; 3.047      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.218     ; 3.047      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.218     ; 3.047      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.218     ; 3.047      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.218     ; 3.047      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.218     ; 3.047      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.218     ; 3.047      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.219     ; 3.046      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.218     ; 3.047      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.218     ; 3.047      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.218     ; 3.047      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.218     ; 3.047      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.218     ; 3.047      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.225     ; 3.040      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|sda_r           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.226     ; 3.039      ;
; 6.592 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|ack_r           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.226     ; 3.039      ;
+-------+---------------------------+-----------------------------------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                          ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.569 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.105     ; 4.313      ;
; 15.569 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.105     ; 4.313      ;
; 15.569 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.105     ; 4.313      ;
; 15.569 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.105     ; 4.313      ;
; 15.569 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.105     ; 4.313      ;
; 15.569 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.105     ; 4.313      ;
; 15.569 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.105     ; 4.313      ;
; 15.569 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.105     ; 4.313      ;
; 15.569 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.105     ; 4.313      ;
; 15.569 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.105     ; 4.313      ;
; 15.569 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.105     ; 4.313      ;
; 15.569 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.105     ; 4.313      ;
; 15.569 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.105     ; 4.313      ;
; 15.569 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.105     ; 4.313      ;
; 15.569 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.105     ; 4.313      ;
; 15.569 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.105     ; 4.313      ;
; 15.572 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.115     ; 4.300      ;
; 17.670 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 2.249      ;
; 17.672 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 2.242      ;
; 17.673 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 2.246      ;
; 17.683 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.261      ;
; 17.683 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.261      ;
; 17.683 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.261      ;
; 17.683 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.261      ;
; 17.683 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.261      ;
; 17.683 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.261      ;
; 17.683 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.261      ;
; 17.683 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.261      ;
; 17.683 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.261      ;
; 17.683 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.261      ;
; 17.683 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.261      ;
; 17.683 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.261      ;
; 17.683 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.261      ;
; 17.683 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.261      ;
; 17.683 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.261      ;
; 17.683 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.261      ;
; 17.685 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.254      ;
; 17.685 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.254      ;
; 17.685 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.254      ;
; 17.685 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.254      ;
; 17.685 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.254      ;
; 17.685 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.254      ;
; 17.685 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.254      ;
; 17.685 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.254      ;
; 17.685 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.254      ;
; 17.685 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.254      ;
; 17.685 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.254      ;
; 17.685 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.254      ;
; 17.685 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.254      ;
; 17.685 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.254      ;
; 17.685 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.254      ;
; 17.685 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.254      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.258      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.258      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.258      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.258      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.258      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.258      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.258      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.258      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.258      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.258      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.258      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.258      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.258      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.258      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.258      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.258      ;
; 17.706 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 2.213      ;
; 17.710 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 2.209      ;
; 17.719 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.225      ;
; 17.719 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.225      ;
; 17.719 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.225      ;
; 17.719 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.225      ;
; 17.719 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.225      ;
; 17.719 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.225      ;
; 17.719 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.225      ;
; 17.719 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.225      ;
; 17.719 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.225      ;
; 17.719 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.225      ;
; 17.719 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.225      ;
; 17.719 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.225      ;
; 17.719 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.225      ;
; 17.719 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.225      ;
; 17.719 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.225      ;
; 17.719 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.225      ;
; 17.723 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.221      ;
; 17.723 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.221      ;
; 17.723 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.221      ;
; 17.723 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.221      ;
; 17.723 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.221      ;
; 17.723 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.221      ;
; 17.723 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.221      ;
; 17.723 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.221      ;
; 17.723 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.221      ;
; 17.723 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.221      ;
; 17.723 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.221      ;
; 17.723 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.221      ;
; 17.723 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.221      ;
; 17.723 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.221      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                         ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.864 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.051      ; 0.999      ;
; 0.890 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.012      ;
; 0.890 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.012      ;
; 0.890 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.012      ;
; 0.890 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.012      ;
; 0.890 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.012      ;
; 0.890 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.012      ;
; 0.890 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.012      ;
; 0.890 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.012      ;
; 0.890 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.012      ;
; 0.890 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.012      ;
; 0.890 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.012      ;
; 0.890 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.012      ;
; 0.890 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.012      ;
; 0.890 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.012      ;
; 0.890 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.012      ;
; 0.890 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.012      ;
; 1.005 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.051      ; 1.140      ;
; 1.031 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.153      ;
; 1.031 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.153      ;
; 1.031 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.153      ;
; 1.031 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.153      ;
; 1.031 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.153      ;
; 1.031 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.153      ;
; 1.031 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.153      ;
; 1.031 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.153      ;
; 1.031 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.153      ;
; 1.031 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.153      ;
; 1.031 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.153      ;
; 1.031 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.153      ;
; 1.031 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.153      ;
; 1.031 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.153      ;
; 1.031 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.153      ;
; 1.031 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.153      ;
; 1.530 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 1.659      ;
; 1.530 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 1.659      ;
; 1.556 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.672      ;
; 1.556 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.672      ;
; 1.556 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.672      ;
; 1.556 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.672      ;
; 1.556 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.672      ;
; 1.556 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.672      ;
; 1.556 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.672      ;
; 1.556 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.672      ;
; 1.556 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.672      ;
; 1.556 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.672      ;
; 1.556 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.672      ;
; 1.556 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.672      ;
; 1.556 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.672      ;
; 1.556 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.672      ;
; 1.556 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.672      ;
; 1.556 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.672      ;
; 1.556 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.672      ;
; 1.556 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.672      ;
; 1.556 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.672      ;
; 1.556 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.672      ;
; 1.556 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.672      ;
; 1.556 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.672      ;
; 1.556 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.672      ;
; 1.556 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.672      ;
; 1.556 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.672      ;
; 1.556 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.672      ;
; 1.556 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.672      ;
; 1.556 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.672      ;
; 1.556 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.672      ;
; 1.556 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.672      ;
; 1.556 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.672      ;
; 1.556 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.032      ; 1.672      ;
; 1.570 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.007      ; 1.661      ;
; 1.570 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.007      ; 1.661      ;
; 1.570 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.011      ; 1.665      ;
; 1.570 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.007      ; 1.661      ;
; 1.570 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.011      ; 1.665      ;
; 1.570 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.007      ; 1.661      ;
; 1.570 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.011      ; 1.665      ;
; 1.570 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.011      ; 1.665      ;
; 1.570 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.011      ; 1.665      ;
; 1.570 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.011      ; 1.665      ;
; 1.570 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.007      ; 1.661      ;
; 1.571 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.010      ; 1.665      ;
; 1.571 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.010      ; 1.665      ;
; 1.571 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.010      ; 1.665      ;
; 1.571 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.010      ; 1.665      ;
; 1.571 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.005      ; 1.660      ;
; 1.571 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.005      ; 1.660      ;
; 1.572 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 1.671      ;
; 1.572 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 1.671      ;
; 1.572 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 1.671      ;
; 1.572 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 1.671      ;
; 1.572 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 1.671      ;
; 1.572 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 1.671      ;
; 1.572 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 1.671      ;
; 1.572 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 1.671      ;
; 1.572 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 1.671      ;
; 1.572 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 1.671      ;
; 1.572 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 1.671      ;
; 1.572 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 1.671      ;
; 1.572 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.010      ; 1.666      ;
; 1.572 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.010      ; 1.666      ;
; 1.572 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.010      ; 1.666      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                             ;
+-------+---------------------------+-----------------------------------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                     ; Launch Clock                                   ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-----------------------------------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 2.163 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.298      ; 2.695      ;
; 2.163 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.298      ; 2.695      ;
; 2.163 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.298      ; 2.695      ;
; 2.163 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|send_start_r                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.298      ; 2.695      ;
; 2.163 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.288      ; 2.685      ;
; 2.163 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.288      ; 2.685      ;
; 2.163 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.298      ; 2.695      ;
; 2.163 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|finished_r      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.298      ; 2.695      ;
; 2.163 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.298      ; 2.695      ;
; 2.163 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.298      ; 2.695      ;
; 2.163 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|finished_r                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.298      ; 2.695      ;
; 2.163 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.288      ; 2.685      ;
; 2.163 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.288      ; 2.685      ;
; 2.163 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.288      ; 2.685      ;
; 2.163 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.288      ; 2.685      ;
; 2.163 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.288      ; 2.685      ;
; 2.163 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.288      ; 2.685      ;
; 2.163 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.288      ; 2.685      ;
; 2.163 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.288      ; 2.685      ;
; 2.163 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.288      ; 2.685      ;
; 2.163 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.288      ; 2.685      ;
; 2.164 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.293      ; 2.691      ;
; 2.164 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.286      ; 2.684      ;
; 2.164 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.286      ; 2.684      ;
; 2.164 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.292      ; 2.690      ;
; 2.164 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.292      ; 2.690      ;
; 2.164 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.292      ; 2.690      ;
; 2.164 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.292      ; 2.690      ;
; 2.164 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.292      ; 2.690      ;
; 2.164 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.292      ; 2.690      ;
; 2.164 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.293      ; 2.691      ;
; 2.164 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.293      ; 2.691      ;
; 2.164 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[9]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.293      ; 2.691      ;
; 2.164 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.293      ; 2.691      ;
; 2.164 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.293      ; 2.691      ;
; 2.164 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.293      ; 2.691      ;
; 2.164 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[0]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.293      ; 2.691      ;
; 2.164 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[1]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.293      ; 2.691      ;
; 2.164 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[5]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.293      ; 2.691      ;
; 2.164 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.293      ; 2.691      ;
; 2.164 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[7]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.293      ; 2.691      ;
; 2.164 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.294      ; 2.692      ;
; 2.164 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[10]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.293      ; 2.691      ;
; 2.164 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.294      ; 2.692      ;
; 2.164 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.294      ; 2.692      ;
; 2.164 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.294      ; 2.692      ;
; 2.164 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.294      ; 2.692      ;
; 2.164 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.294      ; 2.692      ;
; 2.164 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.294      ; 2.692      ;
; 2.164 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.294      ; 2.692      ;
; 2.164 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.294      ; 2.692      ;
; 2.164 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.293      ; 2.691      ;
; 2.164 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.294      ; 2.692      ;
; 2.164 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.294      ; 2.692      ;
; 2.164 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.294      ; 2.692      ;
; 2.164 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.294      ; 2.692      ;
; 2.164 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.294      ; 2.692      ;
; 2.164 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|sda_r           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.286      ; 2.684      ;
; 2.164 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|ack_r           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.286      ; 2.684      ;
+-------+---------------------------+-----------------------------------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.739 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.228     ; 1.695      ;
; 2.739 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.228     ; 1.695      ;
; 2.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.238     ; 1.697      ;
; 2.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.238     ; 1.697      ;
; 2.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.238     ; 1.697      ;
; 2.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.238     ; 1.697      ;
; 2.755 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.230     ; 1.709      ;
; 2.755 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.230     ; 1.709      ;
; 2.755 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.230     ; 1.709      ;
; 2.755 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.230     ; 1.709      ;
; 2.760 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.236     ; 1.708      ;
; 2.760 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.236     ; 1.708      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.247     ; 1.698      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.247     ; 1.698      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.247     ; 1.698      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.247     ; 1.698      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.236     ; 1.709      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.236     ; 1.709      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.236     ; 1.709      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.236     ; 1.709      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.236     ; 1.709      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.236     ; 1.709      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.236     ; 1.709      ;
; 2.761 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.236     ; 1.709      ;
; 2.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.265     ; 1.687      ;
; 2.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.265     ; 1.687      ;
; 2.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.265     ; 1.687      ;
; 2.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.265     ; 1.687      ;
; 2.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.265     ; 1.687      ;
; 2.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.265     ; 1.687      ;
; 2.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.265     ; 1.687      ;
; 2.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.265     ; 1.687      ;
; 2.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.264     ; 1.688      ;
; 2.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.264     ; 1.688      ;
; 2.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.264     ; 1.688      ;
; 2.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.264     ; 1.688      ;
; 2.770 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.245     ; 1.709      ;
; 2.770 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.245     ; 1.709      ;
; 2.952 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.440     ; 1.696      ;
; 2.952 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.440     ; 1.696      ;
; 2.952 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.440     ; 1.696      ;
; 2.952 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.440     ; 1.696      ;
; 2.952 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.440     ; 1.696      ;
; 2.952 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.440     ; 1.696      ;
; 2.952 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.440     ; 1.696      ;
; 2.952 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.440     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.449     ; 1.688      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.449     ; 1.688      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.450     ; 1.687      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.450     ; 1.687      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.450     ; 1.687      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.450     ; 1.687      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.450     ; 1.687      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.450     ; 1.687      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.449     ; 1.688      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.449     ; 1.688      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.450     ; 1.687      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.449     ; 1.688      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.449     ; 1.688      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.450     ; 1.687      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.450     ; 1.687      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.450     ; 1.687      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.449     ; 1.688      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.449     ; 1.688      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.449     ; 1.688      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.449     ; 1.688      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.449     ; 1.688      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.449     ; 1.688      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.449     ; 1.688      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.441     ; 1.696      ;
; 2.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.301     ; 1.892      ;
; 2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.299     ; 1.904      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.302     ; 1.900      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.302     ; 1.900      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.302     ; 1.900      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.302     ; 1.900      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.302     ; 1.900      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.302     ; 1.900      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.302     ; 1.900      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.302     ; 1.900      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.302     ; 1.900      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.302     ; 1.900      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.302     ; 1.900      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.302     ; 1.900      ;
; 3.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.302     ; 1.900      ;
; 3.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.300     ; 1.912      ;
; 3.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.300     ; 1.912      ;
; 3.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.300     ; 1.912      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.248     ; 1.687      ;
; 2.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.248     ; 1.687      ;
; 2.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.248     ; 1.687      ;
; 2.763 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.252     ; 1.695      ;
; 2.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.251     ; 1.697      ;
; 2.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.251     ; 1.697      ;
; 2.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.283     ; 1.669      ;
; 2.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.283     ; 1.669      ;
; 2.769 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.289     ; 1.664      ;
; 2.769 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.273     ; 1.680      ;
; 2.769 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.273     ; 1.680      ;
; 2.769 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.273     ; 1.680      ;
; 2.769 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.273     ; 1.680      ;
; 2.769 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.273     ; 1.680      ;
; 2.769 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.273     ; 1.680      ;
; 2.769 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.273     ; 1.680      ;
; 2.782 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.259     ; 1.707      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.695      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.695      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.695      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.695      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.695      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.695      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.695      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.695      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.695      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.695      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.695      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.695      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.695      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.695      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.695      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.696      ;
; 2.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.696      ;
; 2.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 1.688      ;
; 2.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 1.688      ;
; 2.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 1.688      ;
; 2.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 1.688      ;
; 2.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 1.688      ;
; 2.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 1.688      ;
; 2.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 1.688      ;
; 2.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 1.688      ;
; 2.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 1.688      ;
; 2.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 1.688      ;
; 2.970 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.446     ; 1.708      ;
; 2.970 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.707      ;
; 2.970 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.707      ;
; 2.970 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.707      ;
; 2.970 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.699      ;
; 2.970 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.699      ;
; 2.970 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.699      ;
; 2.970 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.699      ;
; 2.970 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.699      ;
; 2.970 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.446     ; 1.708      ;
; 2.970 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.707      ;
; 2.970 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.698      ;
; 2.970 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.707      ;
; 2.970 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.699      ;
; 2.970 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.446     ; 1.708      ;
; 2.970 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.707      ;
; 2.970 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.707      ;
; 2.970 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.707      ;
; 2.970 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.699      ;
; 2.970 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.707      ;
; 2.970 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.446     ; 1.708      ;
; 2.970 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.707      ;
; 2.970 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.699      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0  ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_we_reg        ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0  ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_we_reg        ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                                       ;
+-------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                   ;
+-------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------------+
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]                           ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]                          ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]                          ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]                           ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]                           ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]                           ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]                           ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]                           ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]                           ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]                           ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]                           ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]                           ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]                    ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]                    ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[3]                     ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[4]                     ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[5]                     ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[7]                     ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[9]                     ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0]                 ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1]                 ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                 ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                 ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]                    ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]                    ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[14]                    ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[15]                    ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[6]                     ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[8]                     ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                       ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                       ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                       ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                       ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                       ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                       ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                        ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]                          ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[0]                                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[10]                                  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[11]                                  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[12]                                  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[13]                                  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[14]                                  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[15]                                  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[16]                                  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[17]                                  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[18]                                  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[19]                                  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[1]                                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[20]                                  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[21]                                  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[22]                                  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[23]                                  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[24]                                  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[25]                                  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[26]                                  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[27]                                  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[28]                                  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[29]                                  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[2]                                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[30]                                  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[31]                                  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[3]                                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[4]                                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[5]                                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[6]                                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[7]                                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[8]                                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[9]                                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_0                                    ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_1                                    ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_2                                    ;
; 9.381 ; 9.565        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                          ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4]           ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.449 ; 9.449        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|o                                        ;
+-------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------+
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|H_count_r[1]         ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|H_count_r[2]         ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|H_count_r[3]         ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[18][0]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[18][10] ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[18][11] ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[18][12] ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[18][13] ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[18][14] ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[18][1]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[18][2]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[18][3]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[18][4]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[18][5]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[18][6]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[18][7]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[18][8]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[18][9]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[40][0]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[40][10] ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[40][11] ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[40][12] ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[40][13] ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[40][14] ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[40][1]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[40][2]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[40][3]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[40][4]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[40][5]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[40][6]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[40][7]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[40][8]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[40][9]  ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[0][0]   ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[0][10]  ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[0][11]  ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[0][12]  ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[0][13]  ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[0][14]  ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[0][1]   ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[0][2]   ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[0][3]   ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[0][4]   ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[0][5]   ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[0][6]   ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[0][7]   ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[0][8]   ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[0][9]   ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[14][0]  ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[14][10] ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[14][11] ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[14][12] ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[14][13] ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[14][14] ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[14][1]  ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[14][2]  ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[14][3]  ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[14][4]  ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[14][5]  ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[14][6]  ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[14][7]  ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[14][8]  ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[14][9]  ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[15][0]  ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[15][10] ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[15][11] ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[15][12] ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[15][13] ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[15][14] ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[15][1]  ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[15][2]  ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[15][3]  ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[15][4]  ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[15][5]  ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[15][6]  ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[15][7]  ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[15][8]  ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[15][9]  ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[16][0]  ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[16][10] ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[16][11] ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[16][12] ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[16][13] ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[16][14] ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[16][1]  ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[16][2]  ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[16][3]  ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[16][4]  ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[16][5]  ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[16][6]  ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[16][7]  ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[16][8]  ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[16][9]  ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[1][0]   ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[1][10]  ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[1][11]  ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[1][12]  ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[1][13]  ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[1][14]  ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[1][1]   ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+---------------------------------------+
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[21]          ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[29]          ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[32]          ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[34]          ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[37]          ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[45]          ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[46]          ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[47]          ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[48]          ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[49]          ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[57]          ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[10]        ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[11]        ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[12]        ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[13]        ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[14]        ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[15]        ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[16]        ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[17]        ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[18]        ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[19]        ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[9]         ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|record_data_r[12] ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|record_data_r[1]  ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|record_data_r[4]  ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|record_data_r[8]  ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|record_data_r[9]  ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[0]           ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[10]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[11]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[12]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[13]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[14]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[15]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[16]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[17]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[18]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[19]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[1]           ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[2]           ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[3]           ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[4]           ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[5]           ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[6]           ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[7]           ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[8]           ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[9]           ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[10]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[11]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[12]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[15]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[17]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[19]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[1]           ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[20]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[23]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[25]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[27]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[28]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[2]           ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[31]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[33]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[35]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[36]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[38]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[39]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[40]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[41]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[42]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[43]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[44]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[4]           ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[5]           ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[9]           ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|finish_r            ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|state_r[0]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|state_r[1]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|state_r[2]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|record_data_r[0]  ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|record_data_r[13] ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|record_data_r[14] ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|record_data_r[5]  ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|record_data_r[6]  ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[0]           ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[13]          ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[14]          ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[16]          ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[18]          ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[22]          ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[24]          ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[26]          ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[30]          ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[3]           ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[50]          ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[51]          ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[52]          ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[53]          ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[54]          ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[55]          ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[56]          ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                              ;
+----------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                      ;
+----------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------------------------------+
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|ack_r           ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3]  ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[1] ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23]      ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|finished_r      ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r           ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|sda_r           ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[0]                           ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[10]                          ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[1]                           ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[5]                           ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[7]                           ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[9]                           ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|finished_r                          ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|send_start_r                        ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|ack_r           ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3]  ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[1] ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|finished_r      ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|sda_r           ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[0]                           ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[10]                          ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[1]                           ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[5]                           ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ;
+----------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+
; KEY[*]       ; CLOCK_50   ; 4.343 ; 5.216 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]      ; CLOCK_50   ; 4.343 ; 5.216 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 3.655 ; 4.619 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.655 ; 4.619 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.390 ; 4.302 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.307 ; 4.217 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.261 ; 4.186 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.163 ; 4.062 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.164 ; 4.062 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.173 ; 4.066 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.249 ; 4.156 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 3.156 ; 4.031 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 3.107 ; 3.972 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 3.011 ; 3.856 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 3.054 ; 3.908 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.066 ; 3.919 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.065 ; 3.944 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.564 ; 4.515 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.267 ; 4.177 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK_50   ; 5.613 ; 6.580 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]       ; CLOCK_50   ; 5.369 ; 6.580 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]       ; CLOCK_50   ; 3.521 ; 4.366 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]       ; CLOCK_50   ; 3.615 ; 4.496 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]       ; CLOCK_50   ; 3.505 ; 4.344 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]       ; CLOCK_50   ; 3.682 ; 4.571 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]       ; CLOCK_50   ; 3.532 ; 4.418 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]       ; CLOCK_50   ; 3.547 ; 4.407 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]       ; CLOCK_50   ; 3.640 ; 4.535 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]       ; CLOCK_50   ; 3.723 ; 4.639 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[10]      ; CLOCK_50   ; 5.142 ; 6.290 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[11]      ; CLOCK_50   ; 5.150 ; 6.310 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[12]      ; CLOCK_50   ; 5.539 ; 6.447 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[13]      ; CLOCK_50   ; 5.613 ; 6.526 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[14]      ; CLOCK_50   ; 5.159 ; 6.340 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[15]      ; CLOCK_50   ; 5.194 ; 6.360 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[16]      ; CLOCK_50   ; 5.512 ; 6.391 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[17]      ; CLOCK_50   ; 5.469 ; 6.339 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.642 ; 3.423 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.473 ; 3.252 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.429 ; 3.202 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.523 ; 3.283 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.556 ; 3.328 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.361 ; 3.126 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.274 ; 3.019 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.425 ; 3.197 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.609 ; 3.400 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.492 ; 3.281 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.642 ; 3.423 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.464 ; 3.236 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.579 ; 3.376 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.540 ; 3.322 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.010 ; 2.729 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.572 ; 3.326 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.512 ; 3.273 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.431 ; 3.216 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.634 ; 3.410 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.396 ; 3.172 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.628 ; 3.406 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 1.982 ; 2.701 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.237 ; 2.976 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.235 ; 2.978 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.003 ; 2.726 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 1.992 ; 2.711 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.322 ; 3.048 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; KEY[*]       ; CLOCK2_50  ; 4.592 ; 5.458 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  KEY[0]      ; CLOCK2_50  ; 3.707 ; 4.694 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  KEY[1]      ; CLOCK2_50  ; 4.592 ; 5.458 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]        ; CLOCK2_50  ; 6.027 ; 7.071 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[0]       ; CLOCK2_50  ; 6.027 ; 7.071 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[10]      ; CLOCK2_50  ; 4.774 ; 5.776 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[11]      ; CLOCK2_50  ; 4.735 ; 5.720 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[12]      ; CLOCK2_50  ; 4.943 ; 5.856 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[13]      ; CLOCK2_50  ; 5.030 ; 5.942 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[14]      ; CLOCK2_50  ; 4.617 ; 5.598 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[15]      ; CLOCK2_50  ; 4.718 ; 5.701 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[16]      ; CLOCK2_50  ; 4.770 ; 5.651 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[17]      ; CLOCK2_50  ; 4.652 ; 5.520 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+
; KEY[*]       ; CLOCK_50   ; -3.177 ; -4.143 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]      ; CLOCK_50   ; -3.177 ; -4.143 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; -2.257 ; -3.053 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -2.579 ; -3.432 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -2.693 ; -3.566 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -2.574 ; -3.435 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -2.620 ; -3.492 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -2.607 ; -3.477 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -2.605 ; -3.464 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -2.628 ; -3.509 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -2.562 ; -3.434 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -2.436 ; -3.261 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -2.257 ; -3.053 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -2.438 ; -3.259 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -2.477 ; -3.305 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -2.434 ; -3.262 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -2.609 ; -3.474 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -2.592 ; -3.458 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -2.672 ; -3.536 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK_50   ; -2.913 ; -3.828 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]       ; CLOCK_50   ; -2.913 ; -3.838 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]       ; CLOCK_50   ; -2.957 ; -3.845 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]       ; CLOCK_50   ; -3.047 ; -3.905 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]       ; CLOCK_50   ; -2.940 ; -3.828 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]       ; CLOCK_50   ; -3.110 ; -3.984 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]       ; CLOCK_50   ; -2.970 ; -3.890 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]       ; CLOCK_50   ; -2.985 ; -3.883 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]       ; CLOCK_50   ; -3.067 ; -3.944 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]       ; CLOCK_50   ; -3.147 ; -4.043 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[10]      ; CLOCK_50   ; -3.331 ; -4.287 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[11]      ; CLOCK_50   ; -3.332 ; -4.296 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[12]      ; CLOCK_50   ; -3.458 ; -4.350 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[13]      ; CLOCK_50   ; -3.530 ; -4.433 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[14]      ; CLOCK_50   ; -3.348 ; -4.336 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[15]      ; CLOCK_50   ; -3.383 ; -4.356 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[16]      ; CLOCK_50   ; -3.429 ; -4.305 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[17]      ; CLOCK_50   ; -3.359 ; -4.222 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -1.576 ; -2.284 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -2.049 ; -2.814 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -2.007 ; -2.766 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -2.102 ; -2.855 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -2.134 ; -2.899 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -1.943 ; -2.694 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -1.858 ; -2.590 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -2.003 ; -2.761 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -2.180 ; -2.956 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -2.069 ; -2.843 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -2.216 ; -2.989 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -2.041 ; -2.799 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -2.152 ; -2.935 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -2.119 ; -2.893 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -1.604 ; -2.311 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -2.148 ; -2.896 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -2.091 ; -2.845 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -2.008 ; -2.778 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -2.208 ; -2.976 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -1.974 ; -2.736 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -2.201 ; -2.972 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -1.576 ; -2.284 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -1.823 ; -2.549 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -1.820 ; -2.550 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -1.596 ; -2.308 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -1.586 ; -2.293 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -1.909 ; -2.630 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; KEY[*]       ; CLOCK2_50  ; -3.009 ; -3.991 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  KEY[0]      ; CLOCK2_50  ; -3.009 ; -3.991 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  KEY[1]      ; CLOCK2_50  ; -3.657 ; -4.559 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]        ; CLOCK2_50  ; -2.872 ; -3.828 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[0]       ; CLOCK2_50  ; -2.872 ; -3.828 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[10]      ; CLOCK2_50  ; -3.784 ; -4.793 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[11]      ; CLOCK2_50  ; -3.746 ; -4.742 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[12]      ; CLOCK2_50  ; -3.856 ; -4.752 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[13]      ; CLOCK2_50  ; -3.940 ; -4.843 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[14]      ; CLOCK2_50  ; -3.640 ; -4.635 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[15]      ; CLOCK2_50  ; -3.738 ; -4.733 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[16]      ; CLOCK2_50  ; -3.719 ; -4.596 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[17]      ; CLOCK2_50  ; -3.606 ; -4.469 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 5.128  ; 5.391  ; Rise       ; CLOCK2_50                                        ;
; D5M_SCLK       ; CLOCK2_50  ; 4.098  ; 4.008  ; Rise       ; CLOCK2_50                                        ;
; AUD_XCK        ; CLOCK_50   ; 1.558  ;        ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 4.523  ; 4.879  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 4.523  ; 4.879  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 5.726  ; 5.826  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.128  ; 3.285  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 3.574  ; 3.798  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.632  ; 3.856  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.394  ; 3.595  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 4.248  ; 4.561  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.995  ; 4.273  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 4.100  ; 4.365  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.580  ; 3.778  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 4.444  ; 4.762  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 5.726  ; 5.826  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 3.464  ; 3.656  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.138  ; 3.268  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 5.000  ; 5.005  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.496  ; 3.665  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 3.092  ; 3.226  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 5.147  ; 5.125  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 2.717  ; 2.802  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.016  ; 3.182  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 3.906  ; 4.151  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 5.079  ; 5.062  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 4.063  ; 4.341  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 2.755  ; 2.875  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 3.543  ; 3.762  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 3.605  ; 3.808  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 3.097  ; 3.250  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 3.403  ; 3.612  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 3.115  ; 3.273  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 3.687  ; 3.896  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 3.321  ; 3.497  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 3.218  ; 3.324  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 3.329  ; 3.451  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 3.219  ; 3.347  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.759  ; 2.871  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 3.614  ; 3.851  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 4.063  ; 4.341  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 3.440  ; 3.651  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 3.035  ; 3.166  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 3.855  ; 3.754  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 3.539  ; 3.359  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK        ; CLOCK_50   ;        ; 1.517  ; Fall       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK       ; CLOCK_50   ; 5.560  ; 5.118  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SDAT       ; CLOCK_50   ; 5.467  ; 5.099  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 2.904  ; 3.014  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 2.299  ; 2.311  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 2.353  ; 2.372  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 2.568  ; 2.644  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 2.529  ; 2.585  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 2.683  ; 2.759  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 2.640  ; 2.716  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 2.670  ; 2.766  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 2.904  ; 3.014  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 2.616  ; 2.681  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 2.802  ; 2.896  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 2.122  ; 2.140  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 2.617  ; 2.691  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_BA[*]     ; CLOCK2_50  ; 2.629  ; 2.747  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 2.629  ; 2.747  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 2.306  ; 2.319  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CAS_N     ; CLOCK2_50  ; 2.526  ; 2.566  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CKE       ; CLOCK2_50  ; 2.687  ; 2.769  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CS_N      ; CLOCK2_50  ; 2.164  ; 2.156  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 4.388  ; 4.539  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 3.438  ; 3.482  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 3.516  ; 3.633  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 3.475  ; 3.483  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 3.281  ; 3.274  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 3.671  ; 3.642  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 3.459  ; 3.586  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 3.317  ; 3.414  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 3.485  ; 3.526  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 3.434  ; 3.430  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 3.665  ; 3.634  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 3.256  ; 3.252  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 3.267  ; 3.280  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 3.396  ; 3.381  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 3.611  ; 3.546  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 3.302  ; 3.353  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 3.282  ; 3.271  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 4.134  ; 4.165  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 4.319  ; 4.539  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 3.677  ; 3.702  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 3.971  ; 4.092  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 3.937  ; 3.999  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 4.388  ; 4.498  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 3.877  ; 3.998  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 3.910  ; 3.926  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 3.354  ; 3.298  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 3.609  ; 3.677  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 3.715  ; 3.841  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 3.712  ; 3.745  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 3.633  ; 3.770  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 3.680  ; 3.733  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 3.592  ; 3.661  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 3.398  ; 3.392  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 2.534  ; 2.576  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 2.168  ; 2.167  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 2.418  ; 2.462  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 2.534  ; 2.576  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 2.087  ; 2.106  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_RAS_N     ; CLOCK2_50  ; 2.390  ; 2.427  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_WE_N      ; CLOCK2_50  ; 2.879  ; 2.990  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX0[*]        ; CLOCK2_50  ; 8.062  ; 7.923  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[0]       ; CLOCK2_50  ; 5.466  ; 5.091  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[1]       ; CLOCK2_50  ; 8.062  ; 7.923  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[2]       ; CLOCK2_50  ; 7.371  ; 7.230  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[3]       ; CLOCK2_50  ; 7.831  ; 7.721  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[4]       ; CLOCK2_50  ; 5.280  ; 5.027  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[5]       ; CLOCK2_50  ; 7.079  ; 6.994  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[6]       ; CLOCK2_50  ; 6.921  ; 6.350  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX1[*]        ; CLOCK2_50  ; 7.590  ; 7.934  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[0]       ; CLOCK2_50  ; 6.274  ; 5.757  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[1]       ; CLOCK2_50  ; 6.605  ; 6.570  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[2]       ; CLOCK2_50  ; 6.522  ; 5.916  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[3]       ; CLOCK2_50  ; 6.579  ; 6.613  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[4]       ; CLOCK2_50  ; 6.216  ; 6.791  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[5]       ; CLOCK2_50  ; 6.466  ; 6.335  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[6]       ; CLOCK2_50  ; 7.590  ; 7.934  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX4[*]        ; CLOCK2_50  ; 4.748  ; 4.540  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[0]       ; CLOCK2_50  ; 4.136  ; 4.215  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[1]       ; CLOCK2_50  ; 3.933  ; 4.057  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[2]       ; CLOCK2_50  ; 3.805  ; 3.866  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[3]       ; CLOCK2_50  ; 4.379  ; 4.467  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[4]       ; CLOCK2_50  ; 3.977  ; 3.981  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[5]       ; CLOCK2_50  ; 3.936  ; 3.988  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[6]       ; CLOCK2_50  ; 4.748  ; 4.540  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX6[*]        ; CLOCK2_50  ; 4.812  ; 4.665  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[0]       ; CLOCK2_50  ; 3.427  ; 3.482  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[1]       ; CLOCK2_50  ; 3.472  ; 3.587  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[2]       ; CLOCK2_50  ; 3.523  ; 3.632  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[3]       ; CLOCK2_50  ; 3.117  ; 3.177  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[4]       ; CLOCK2_50  ; 3.165  ; 3.200  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[5]       ; CLOCK2_50  ; 4.812  ; 4.665  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[6]       ; CLOCK2_50  ; 3.561  ; 3.459  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; LEDR[*]        ; CLOCK2_50  ; 5.715  ; 6.280  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[0]       ; CLOCK2_50  ; 4.813  ; 5.227  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[1]       ; CLOCK2_50  ; 3.697  ; 4.017  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[2]       ; CLOCK2_50  ; 4.514  ; 4.914  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[3]       ; CLOCK2_50  ; 5.715  ; 6.280  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[4]       ; CLOCK2_50  ; 5.239  ; 5.737  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[5]       ; CLOCK2_50  ; 4.585  ; 4.993  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[6]       ; CLOCK2_50  ; 4.851  ; 5.236  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CLK       ; CLOCK2_50  ; -1.410 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1]   ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.443 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1]   ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.534  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2]   ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 1.502  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2]   ;
; VGA_CLK        ; CLOCK2_50  ; 1.514  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_B[*]       ; CLOCK2_50  ; 3.518  ; 3.656  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[0]      ; CLOCK2_50  ; 3.311  ; 3.461  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[1]      ; CLOCK2_50  ; 3.518  ; 3.656  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[2]      ; CLOCK2_50  ; 2.957  ; 3.048  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[3]      ; CLOCK2_50  ; 3.141  ; 3.249  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[4]      ; CLOCK2_50  ; 3.025  ; 3.121  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[5]      ; CLOCK2_50  ; 3.367  ; 3.505  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[6]      ; CLOCK2_50  ; 3.237  ; 3.339  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[7]      ; CLOCK2_50  ; 3.382  ; 3.543  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_BLANK_N    ; CLOCK2_50  ; 3.685  ; 3.870  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.482  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_G[*]       ; CLOCK2_50  ; 3.094  ; 3.207  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[0]      ; CLOCK2_50  ; 2.997  ; 3.104  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[1]      ; CLOCK2_50  ; 3.094  ; 3.197  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[2]      ; CLOCK2_50  ; 3.066  ; 3.171  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[3]      ; CLOCK2_50  ; 3.046  ; 3.157  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[4]      ; CLOCK2_50  ; 3.039  ; 3.125  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[5]      ; CLOCK2_50  ; 2.694  ; 2.764  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[6]      ; CLOCK2_50  ; 2.802  ; 2.870  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[7]      ; CLOCK2_50  ; 3.081  ; 3.207  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_HS         ; CLOCK2_50  ; 3.702  ; 3.869  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_R[*]       ; CLOCK2_50  ; 3.789  ; 3.962  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[0]      ; CLOCK2_50  ; 3.256  ; 3.385  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[1]      ; CLOCK2_50  ; 2.871  ; 2.976  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[2]      ; CLOCK2_50  ; 3.666  ; 3.829  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[3]      ; CLOCK2_50  ; 3.678  ; 3.842  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[4]      ; CLOCK2_50  ; 3.706  ; 3.928  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[5]      ; CLOCK2_50  ; 3.789  ; 3.962  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[6]      ; CLOCK2_50  ; 3.282  ; 3.441  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[7]      ; CLOCK2_50  ; 3.426  ; 3.592  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_VS         ; CLOCK2_50  ; 2.905  ; 3.000  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 4.947  ; 5.197  ; Rise       ; CLOCK2_50                                        ;
; D5M_SCLK       ; CLOCK2_50  ; 3.962  ; 3.872  ; Rise       ; CLOCK2_50                                        ;
; AUD_XCK        ; CLOCK_50   ; 1.274  ;        ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 4.142  ; 4.487  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 4.142  ; 4.487  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 2.333  ; 2.402  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 2.654  ; 2.789  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 2.877  ; 3.035  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.058  ; 3.233  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 2.916  ; 3.070  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 3.741  ; 4.009  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.502  ; 3.749  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 3.586  ; 3.812  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.100  ; 3.275  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 3.658  ; 3.899  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 5.162  ; 5.234  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 2.960  ; 3.126  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 2.727  ; 2.846  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 4.475  ; 4.447  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.091  ; 3.241  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 2.706  ; 2.820  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 4.734  ; 4.689  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 2.333  ; 2.402  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 2.616  ; 2.755  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 3.284  ; 3.495  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 4.292  ; 4.215  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.414  ; 2.526  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 2.414  ; 2.527  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 3.170  ; 3.377  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 3.229  ; 3.422  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 2.741  ; 2.887  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 3.035  ; 3.234  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 2.759  ; 2.909  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 3.309  ; 3.506  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 2.956  ; 3.122  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 2.863  ; 2.961  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 2.969  ; 3.083  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 2.863  ; 2.983  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.421  ; 2.526  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 3.241  ; 3.466  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 3.669  ; 3.934  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 3.071  ; 3.271  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 2.682  ; 2.805  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 3.268  ; 3.110  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 3.162  ; 2.991  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK        ; CLOCK_50   ;        ; 1.232  ; Fall       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK       ; CLOCK_50   ; 5.104  ; 4.682  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SDAT       ; CLOCK_50   ; 5.015  ; 4.664  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 1.807  ; 1.822  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 1.978  ; 1.987  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 2.030  ; 2.045  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 2.233  ; 2.304  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 2.201  ; 2.252  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 2.347  ; 2.417  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 2.305  ; 2.376  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 2.331  ; 2.422  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 2.557  ; 2.661  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 2.284  ; 2.344  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 2.461  ; 2.549  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 1.807  ; 1.822  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 2.285  ; 2.354  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_BA[*]     ; CLOCK2_50  ; 1.986  ; 1.995  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 2.294  ; 2.405  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 1.986  ; 1.995  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CAS_N     ; CLOCK2_50  ; 2.197  ; 2.232  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CKE       ; CLOCK2_50  ; 2.352  ; 2.428  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CS_N      ; CLOCK2_50  ; 1.849  ; 1.839  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 2.479  ; 2.501  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 2.842  ; 2.926  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 2.740  ; 2.795  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 2.872  ; 2.943  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 2.701  ; 2.759  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 2.666  ; 2.714  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 2.898  ; 2.899  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 2.802  ; 2.787  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 2.893  ; 2.988  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 2.526  ; 2.564  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 2.805  ; 2.864  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 2.700  ; 2.748  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 2.550  ; 2.591  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 2.648  ; 2.686  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 2.578  ; 2.609  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 2.565  ; 2.639  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 2.479  ; 2.501  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 3.091  ; 3.217  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 3.707  ; 3.922  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 2.934  ; 3.014  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 3.134  ; 3.267  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 2.984  ; 3.090  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 3.586  ; 3.750  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 3.120  ; 3.258  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 2.875  ; 2.959  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 2.568  ; 2.611  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 3.015  ; 3.132  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 3.072  ; 3.188  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 3.094  ; 3.196  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 2.826  ; 2.914  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 2.979  ; 3.079  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 2.826  ; 2.912  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 2.882  ; 2.891  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 1.772  ; 1.788  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 1.854  ; 1.851  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 2.093  ; 2.133  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 2.205  ; 2.243  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 1.772  ; 1.788  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_RAS_N     ; CLOCK2_50  ; 2.066  ; 2.099  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_WE_N      ; CLOCK2_50  ; 2.536  ; 2.639  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX0[*]        ; CLOCK2_50  ; 3.946  ; 3.956  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[0]       ; CLOCK2_50  ; 4.566  ; 4.219  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[1]       ; CLOCK2_50  ; 5.089  ; 4.941  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[2]       ; CLOCK2_50  ; 4.387  ; 4.602  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[3]       ; CLOCK2_50  ; 4.821  ; 4.721  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[4]       ; CLOCK2_50  ; 4.480  ; 4.203  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[5]       ; CLOCK2_50  ; 6.258  ; 6.109  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[6]       ; CLOCK2_50  ; 3.946  ; 3.956  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX1[*]        ; CLOCK2_50  ; 4.504  ; 4.264  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[0]       ; CLOCK2_50  ; 4.561  ; 4.264  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[1]       ; CLOCK2_50  ; 4.545  ; 4.495  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[2]       ; CLOCK2_50  ; 4.932  ; 4.509  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[3]       ; CLOCK2_50  ; 4.504  ; 4.554  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[4]       ; CLOCK2_50  ; 5.166  ; 4.816  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[5]       ; CLOCK2_50  ; 6.025  ; 5.910  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[6]       ; CLOCK2_50  ; 6.159  ; 5.933  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX4[*]        ; CLOCK2_50  ; 2.844  ; 2.915  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[0]       ; CLOCK2_50  ; 3.288  ; 3.411  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[1]       ; CLOCK2_50  ; 3.108  ; 3.283  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[2]       ; CLOCK2_50  ; 3.035  ; 3.063  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[3]       ; CLOCK2_50  ; 3.271  ; 3.390  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[4]       ; CLOCK2_50  ; 3.143  ; 3.241  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[5]       ; CLOCK2_50  ; 2.844  ; 2.915  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[6]       ; CLOCK2_50  ; 4.038  ; 3.853  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX6[*]        ; CLOCK2_50  ; 2.506  ; 2.626  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[0]       ; CLOCK2_50  ; 2.801  ; 2.941  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[1]       ; CLOCK2_50  ; 2.852  ; 3.008  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[2]       ; CLOCK2_50  ; 2.907  ; 3.063  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[3]       ; CLOCK2_50  ; 2.506  ; 2.626  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[4]       ; CLOCK2_50  ; 2.551  ; 2.660  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[5]       ; CLOCK2_50  ; 4.210  ; 4.104  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[6]       ; CLOCK2_50  ; 2.993  ; 2.842  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; LEDR[*]        ; CLOCK2_50  ; 3.314  ; 3.621  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[0]       ; CLOCK2_50  ; 4.389  ; 4.786  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[1]       ; CLOCK2_50  ; 3.314  ; 3.621  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[2]       ; CLOCK2_50  ; 4.099  ; 4.482  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[3]       ; CLOCK2_50  ; 5.252  ; 5.794  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[4]       ; CLOCK2_50  ; 4.795  ; 5.273  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[5]       ; CLOCK2_50  ; 4.167  ; 4.558  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[6]       ; CLOCK2_50  ; 4.423  ; 4.793  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CLK       ; CLOCK2_50  ; -1.696 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1]   ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.729 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1]   ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.250  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2]   ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 1.216  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2]   ;
; VGA_CLK        ; CLOCK2_50  ; 1.229  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_B[*]       ; CLOCK2_50  ; 2.606  ; 2.691  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[0]      ; CLOCK2_50  ; 2.947  ; 3.088  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[1]      ; CLOCK2_50  ; 3.145  ; 3.276  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[2]      ; CLOCK2_50  ; 2.606  ; 2.691  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[3]      ; CLOCK2_50  ; 2.783  ; 2.884  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[4]      ; CLOCK2_50  ; 2.671  ; 2.761  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[5]      ; CLOCK2_50  ; 2.999  ; 3.129  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[6]      ; CLOCK2_50  ; 2.873  ; 2.969  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[7]      ; CLOCK2_50  ; 3.014  ; 3.166  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_BLANK_N    ; CLOCK2_50  ; 3.303  ; 3.478  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.195  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_G[*]       ; CLOCK2_50  ; 2.354  ; 2.419  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[0]      ; CLOCK2_50  ; 2.643  ; 2.743  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[1]      ; CLOCK2_50  ; 2.736  ; 2.833  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[2]      ; CLOCK2_50  ; 2.710  ; 2.808  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[3]      ; CLOCK2_50  ; 2.690  ; 2.794  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[4]      ; CLOCK2_50  ; 2.685  ; 2.765  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[5]      ; CLOCK2_50  ; 2.354  ; 2.419  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[6]      ; CLOCK2_50  ; 2.456  ; 2.519  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[7]      ; CLOCK2_50  ; 2.725  ; 2.844  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_HS         ; CLOCK2_50  ; 3.319  ; 3.477  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_R[*]       ; CLOCK2_50  ; 2.522  ; 2.621  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[0]      ; CLOCK2_50  ; 2.891  ; 3.013  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[1]      ; CLOCK2_50  ; 2.522  ; 2.621  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[2]      ; CLOCK2_50  ; 3.286  ; 3.441  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[3]      ; CLOCK2_50  ; 3.296  ; 3.451  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[4]      ; CLOCK2_50  ; 3.323  ; 3.534  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[5]      ; CLOCK2_50  ; 3.403  ; 3.567  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[6]      ; CLOCK2_50  ; 2.917  ; 3.067  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[7]      ; CLOCK2_50  ; 3.054  ; 3.211  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_VS         ; CLOCK2_50  ; 2.556  ; 2.645  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+------------+---------------+-------+-------+-------+-------+
; Input Port ; Output Port   ; RR    ; RF    ; FR    ; FF    ;
+------------+---------------+-------+-------+-------+-------+
; SW[0]      ; SRAM_ADDR[0]  ; 5.586 ; 5.647 ; 6.546 ; 6.600 ;
; SW[0]      ; SRAM_ADDR[1]  ; 6.352 ; 6.467 ; 7.369 ; 7.500 ;
; SW[0]      ; SRAM_ADDR[2]  ; 6.065 ; 6.187 ; 7.025 ; 7.140 ;
; SW[0]      ; SRAM_ADDR[3]  ; 6.158 ; 6.262 ; 7.170 ; 7.267 ;
; SW[0]      ; SRAM_ADDR[4]  ; 7.211 ; 7.429 ; 8.222 ; 8.460 ;
; SW[0]      ; SRAM_ADDR[5]  ; 6.891 ; 7.132 ; 7.944 ; 8.115 ;
; SW[0]      ; SRAM_ADDR[6]  ; 6.750 ; 6.969 ; 7.751 ; 7.900 ;
; SW[0]      ; SRAM_ADDR[7]  ; 6.567 ; 6.736 ; 7.621 ; 7.720 ;
; SW[0]      ; SRAM_ADDR[8]  ; 7.218 ; 7.407 ; 8.216 ; 8.460 ;
; SW[0]      ; SRAM_ADDR[9]  ; 8.400 ; 8.445 ; 9.434 ; 9.409 ;
; SW[0]      ; SRAM_ADDR[10] ; 5.973 ; 6.081 ; 6.921 ; 7.048 ;
; SW[0]      ; SRAM_ADDR[11] ; 6.555 ; 6.628 ; 7.595 ; 7.687 ;
; SW[0]      ; SRAM_ADDR[12] ; 7.508 ; 7.430 ; 8.457 ; 8.398 ;
; SW[0]      ; SRAM_ADDR[13] ; 6.029 ; 6.118 ; 6.977 ; 7.084 ;
; SW[0]      ; SRAM_ADDR[14] ; 5.729 ; 5.793 ; 6.677 ; 6.760 ;
; SW[0]      ; SRAM_ADDR[15] ; 7.770 ; 7.679 ; 8.718 ; 8.646 ;
; SW[0]      ; SRAM_ADDR[16] ; 5.239 ; 5.247 ; 6.188 ; 6.214 ;
; SW[0]      ; SRAM_ADDR[17] ; 6.385 ; 6.475 ; 7.426 ; 7.535 ;
; SW[0]      ; SRAM_ADDR[18] ; 7.081 ; 7.233 ; 8.121 ; 8.291 ;
; SW[0]      ; SRAM_ADDR[19] ; 8.236 ; 8.126 ; 9.275 ; 9.184 ;
; SW[0]      ; SRAM_DQ[0]    ; 4.785 ; 4.711 ; 5.730 ; 5.656 ;
; SW[0]      ; SRAM_DQ[1]    ; 4.770 ; 4.696 ; 5.713 ; 5.639 ;
; SW[0]      ; SRAM_DQ[2]    ; 4.771 ; 4.697 ; 5.714 ; 5.640 ;
; SW[0]      ; SRAM_DQ[3]    ; 4.771 ; 4.697 ; 5.714 ; 5.640 ;
; SW[0]      ; SRAM_DQ[4]    ; 4.774 ; 4.700 ; 5.717 ; 5.643 ;
; SW[0]      ; SRAM_DQ[5]    ; 4.764 ; 4.690 ; 5.706 ; 5.632 ;
; SW[0]      ; SRAM_DQ[6]    ; 4.764 ; 4.690 ; 5.706 ; 5.632 ;
; SW[0]      ; SRAM_DQ[7]    ; 4.747 ; 4.673 ; 5.680 ; 5.606 ;
; SW[0]      ; SRAM_DQ[8]    ; 5.198 ; 5.105 ; 6.212 ; 6.119 ;
; SW[0]      ; SRAM_DQ[9]    ; 5.328 ; 5.235 ; 6.352 ; 6.259 ;
; SW[0]      ; SRAM_DQ[10]   ; 5.029 ; 4.936 ; 6.024 ; 5.931 ;
; SW[0]      ; SRAM_DQ[11]   ; 5.180 ; 5.087 ; 6.184 ; 6.091 ;
; SW[0]      ; SRAM_DQ[12]   ; 5.015 ; 4.922 ; 6.009 ; 5.916 ;
; SW[0]      ; SRAM_DQ[13]   ; 4.762 ; 4.688 ; 5.704 ; 5.630 ;
; SW[0]      ; SRAM_DQ[14]   ; 4.774 ; 4.700 ; 5.717 ; 5.643 ;
; SW[0]      ; SRAM_DQ[15]   ; 4.762 ; 4.688 ; 5.704 ; 5.630 ;
; UART_RXD   ; UART_TXD      ; 5.160 ;       ;       ; 5.633 ;
+------------+---------------+-------+-------+-------+-------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+------------+---------------+-------+-------+-------+-------+
; Input Port ; Output Port   ; RR    ; RF    ; FR    ; FF    ;
+------------+---------------+-------+-------+-------+-------+
; SW[0]      ; SRAM_ADDR[0]  ; 5.388 ; 5.446 ; 6.333 ; 6.384 ;
; SW[0]      ; SRAM_ADDR[1]  ; 6.094 ; 6.212 ; 7.103 ; 7.217 ;
; SW[0]      ; SRAM_ADDR[2]  ; 5.850 ; 5.966 ; 6.795 ; 6.904 ;
; SW[0]      ; SRAM_ADDR[3]  ; 5.937 ; 6.035 ; 6.932 ; 7.023 ;
; SW[0]      ; SRAM_ADDR[4]  ; 6.947 ; 7.150 ; 7.932 ; 8.159 ;
; SW[0]      ; SRAM_ADDR[5]  ; 6.635 ; 6.852 ; 7.665 ; 7.825 ;
; SW[0]      ; SRAM_ADDR[6]  ; 6.503 ; 6.699 ; 7.483 ; 7.622 ;
; SW[0]      ; SRAM_ADDR[7]  ; 6.328 ; 6.476 ; 7.357 ; 7.448 ;
; SW[0]      ; SRAM_ADDR[8]  ; 6.950 ; 7.134 ; 7.935 ; 8.159 ;
; SW[0]      ; SRAM_ADDR[9]  ; 8.143 ; 8.164 ; 9.154 ; 9.118 ;
; SW[0]      ; SRAM_ADDR[10] ; 5.766 ; 5.867 ; 6.699 ; 6.819 ;
; SW[0]      ; SRAM_ADDR[11] ; 6.324 ; 6.392 ; 7.346 ; 7.433 ;
; SW[0]      ; SRAM_ADDR[12] ; 7.296 ; 7.210 ; 8.229 ; 8.162 ;
; SW[0]      ; SRAM_ADDR[13] ; 5.819 ; 5.900 ; 6.752 ; 6.853 ;
; SW[0]      ; SRAM_ADDR[14] ; 5.530 ; 5.589 ; 6.463 ; 6.541 ;
; SW[0]      ; SRAM_ADDR[15] ; 7.545 ; 7.446 ; 8.479 ; 8.399 ;
; SW[0]      ; SRAM_ADDR[16] ; 5.056 ; 5.061 ; 5.988 ; 6.013 ;
; SW[0]      ; SRAM_ADDR[17] ; 6.155 ; 6.238 ; 7.177 ; 7.279 ;
; SW[0]      ; SRAM_ADDR[18] ; 6.822 ; 6.964 ; 7.843 ; 8.005 ;
; SW[0]      ; SRAM_ADDR[19] ; 7.992 ; 7.876 ; 9.013 ; 8.916 ;
; SW[0]      ; SRAM_DQ[0]    ; 4.620 ; 4.546 ; 5.550 ; 5.476 ;
; SW[0]      ; SRAM_DQ[1]    ; 4.605 ; 4.531 ; 5.534 ; 5.460 ;
; SW[0]      ; SRAM_DQ[2]    ; 4.606 ; 4.532 ; 5.535 ; 5.461 ;
; SW[0]      ; SRAM_DQ[3]    ; 4.606 ; 4.532 ; 5.535 ; 5.461 ;
; SW[0]      ; SRAM_DQ[4]    ; 4.608 ; 4.534 ; 5.537 ; 5.463 ;
; SW[0]      ; SRAM_DQ[5]    ; 4.599 ; 4.525 ; 5.527 ; 5.453 ;
; SW[0]      ; SRAM_DQ[6]    ; 4.599 ; 4.525 ; 5.527 ; 5.453 ;
; SW[0]      ; SRAM_DQ[7]    ; 4.583 ; 4.509 ; 5.502 ; 5.428 ;
; SW[0]      ; SRAM_DQ[8]    ; 5.026 ; 4.933 ; 6.023 ; 5.930 ;
; SW[0]      ; SRAM_DQ[9]    ; 5.151 ; 5.058 ; 6.157 ; 6.064 ;
; SW[0]      ; SRAM_DQ[10]   ; 4.864 ; 4.771 ; 5.843 ; 5.750 ;
; SW[0]      ; SRAM_DQ[11]   ; 5.008 ; 4.915 ; 5.996 ; 5.903 ;
; SW[0]      ; SRAM_DQ[12]   ; 4.850 ; 4.757 ; 5.828 ; 5.735 ;
; SW[0]      ; SRAM_DQ[13]   ; 4.597 ; 4.523 ; 5.525 ; 5.451 ;
; SW[0]      ; SRAM_DQ[14]   ; 4.608 ; 4.534 ; 5.537 ; 5.463 ;
; SW[0]      ; SRAM_DQ[15]   ; 4.597 ; 4.523 ; 5.525 ; 5.451 ;
; UART_RXD   ; UART_TXD      ; 5.039 ;       ;       ; 5.502 ;
+------------+---------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                       ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+
; I2C_SDAT     ; CLOCK_50   ; 3.346 ; 3.272 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.242 ; 2.149 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 3.116 ; 3.023 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.303 ; 3.210 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.304 ; 3.211 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.307 ; 3.214 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.304 ; 3.211 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.316 ; 3.223 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.316 ; 3.223 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.427 ; 2.334 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.306 ; 3.213 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.306 ; 3.213 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.309 ; 3.216 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.124 ; 3.031 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.309 ; 3.216 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.181 ; 3.088 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.040 ; 2.975 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.306 ; 3.213 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 3.469 ; 3.376 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 3.472 ; 3.379 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.464 ; 3.371 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 3.390 ; 3.297 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 3.390 ; 3.297 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 3.510 ; 3.417 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 3.469 ; 3.376 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 3.474 ; 3.381 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.306 ; 3.213 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.242 ; 2.149 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.242 ; 2.149 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.242 ; 2.149 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.427 ; 2.334 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.447 ; 2.354 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.427 ; 2.334 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 2.635 ; 2.542 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                               ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+
; I2C_SDAT     ; CLOCK_50   ; 2.980 ; 2.906 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 1.931 ; 1.838 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.769 ; 2.676 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.949 ; 2.856 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.950 ; 2.857 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.953 ; 2.860 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.950 ; 2.857 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.962 ; 2.869 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.962 ; 2.869 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.108 ; 2.015 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.952 ; 2.859 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.952 ; 2.859 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.954 ; 2.861 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.777 ; 2.684 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.954 ; 2.861 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.832 ; 2.739 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.693 ; 2.628 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 2.952 ; 2.859 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 3.109 ; 3.016 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 3.111 ; 3.018 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.103 ; 3.010 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 3.033 ; 2.940 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 3.033 ; 2.940 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 3.148 ; 3.055 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 3.109 ; 3.016 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 3.113 ; 3.020 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.952 ; 2.859 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 1.931 ; 1.838 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 1.931 ; 1.838 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 1.931 ; 1.838 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.108 ; 2.015 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.127 ; 2.034 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.108 ; 2.015 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 2.308 ; 2.215 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                              ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                  ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------+
; I2C_SDAT     ; CLOCK_50   ; 3.529     ; 3.603     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.213     ; 2.306     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 3.222     ; 3.315     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.449     ; 3.542     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.448     ; 3.541     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.439     ; 3.532     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.448     ; 3.541     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.465     ; 3.558     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.465     ; 3.558     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.433     ; 2.526     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.438     ; 3.531     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.438     ; 3.531     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.457     ; 3.550     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.236     ; 3.329     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.457     ; 3.550     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.300     ; 3.393     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.176     ; 3.241     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.438     ; 3.531     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 3.638     ; 3.731     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 3.641     ; 3.734     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.635     ; 3.728     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 3.544     ; 3.637     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 3.544     ; 3.637     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 3.690     ; 3.783     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 3.638     ; 3.731     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 3.644     ; 3.737     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.438     ; 3.531     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.213     ; 2.306     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.213     ; 2.306     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.213     ; 2.306     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.433     ; 2.526     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.452     ; 2.545     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.433     ; 2.526     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 2.672     ; 2.765     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                      ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                  ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------+
; I2C_SDAT     ; CLOCK_50   ; 3.153     ; 3.227     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 1.899     ; 1.992     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.868     ; 2.961     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.085     ; 3.178     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.085     ; 3.178     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.076     ; 3.169     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.085     ; 3.178     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.101     ; 3.194     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.101     ; 3.194     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.111     ; 2.204     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.075     ; 3.168     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.075     ; 3.168     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.093     ; 3.186     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.881     ; 2.974     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.093     ; 3.186     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.943     ; 3.036     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.821     ; 2.886     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.075     ; 3.168     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 3.267     ; 3.360     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 3.269     ; 3.362     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.264     ; 3.357     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 3.176     ; 3.269     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 3.176     ; 3.269     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 3.317     ; 3.410     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 3.267     ; 3.360     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 3.273     ; 3.366     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.075     ; 3.168     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 1.899     ; 1.992     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 1.899     ; 1.992     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 1.899     ; 1.992     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.111     ; 2.204     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.128     ; 2.221     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.111     ; 2.204     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 2.340     ; 2.433     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 54
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 17.120 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+---------------------------------------------------+------------+-------+-----------+---------+---------------------+
; Clock                                             ; Setup      ; Hold  ; Recovery  ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+------------+-------+-----------+---------+---------------------+
; Worst-case Slack                                  ; -18.832    ; 0.087 ; -4.293    ; 0.864   ; 4.679               ;
;  CLOCK2_50                                        ; 14.464     ; 0.181 ; 11.806    ; 0.864   ; 9.270               ;
;  CLOCK3_50                                        ; N/A        ; N/A   ; N/A       ; N/A     ; 16.000              ;
;  CLOCK_50                                         ; N/A        ; N/A   ; N/A       ; N/A     ; 9.400               ;
;  pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.160     ; 0.092 ; N/A       ; N/A     ; 83.038              ;
;  pll0|altpll_component|auto_generated|pll1|clk[1] ; 19994.894  ; 0.182 ; 3.794     ; 2.163   ; 9999.707            ;
;  u6|altpll_component|auto_generated|pll1|clk[0]   ; -2.647     ; 0.087 ; 2.987     ; 2.751   ; 4.679               ;
;  u6|altpll_component|auto_generated|pll1|clk[4]   ; -18.832    ; 0.169 ; -4.293    ; 2.739   ; 12.180              ;
; Design-wide TNS                                   ; -17664.265 ; 0.0   ; -4432.782 ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                        ; 0.000      ; 0.000 ; 0.000     ; 0.000   ; 0.000               ;
;  CLOCK3_50                                        ; N/A        ; N/A   ; N/A       ; N/A     ; 0.000               ;
;  CLOCK_50                                         ; N/A        ; N/A   ; N/A       ; N/A     ; 0.000               ;
;  pll0|altpll_component|auto_generated|pll1|clk[0] ; -2.400     ; 0.000 ; N/A       ; N/A     ; 0.000               ;
;  pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000      ; 0.000 ; 0.000     ; 0.000   ; 0.000               ;
;  u6|altpll_component|auto_generated|pll1|clk[0]   ; -36.370    ; 0.000 ; 0.000     ; 0.000   ; 0.000               ;
;  u6|altpll_component|auto_generated|pll1|clk[4]   ; -17625.495 ; 0.000 ; -4432.782 ; 0.000   ; 0.000               ;
+---------------------------------------------------+------------+-------+-----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+
; KEY[*]       ; CLOCK_50   ; 8.350  ; 8.979  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]      ; CLOCK_50   ; 8.350  ; 8.979  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 7.084  ; 7.593  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 7.084  ; 7.593  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.603  ; 7.082  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 6.361  ; 6.882  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 6.254  ; 6.815  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.065  ; 6.619  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.084  ; 6.621  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.065  ; 6.612  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.178  ; 6.754  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 6.084  ; 6.564  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 6.055  ; 6.479  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.778  ; 6.235  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.874  ; 6.369  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.853  ; 6.339  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.821  ; 6.381  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.921  ; 7.428  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.315  ; 6.840  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK_50   ; 10.833 ; 11.427 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]       ; CLOCK_50   ; 10.646 ; 11.265 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]       ; CLOCK_50   ; 6.768  ; 7.267  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]       ; CLOCK_50   ; 7.030  ; 7.560  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]       ; CLOCK_50   ; 6.762  ; 7.258  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]       ; CLOCK_50   ; 7.178  ; 7.722  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]       ; CLOCK_50   ; 6.826  ; 7.386  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]       ; CLOCK_50   ; 6.811  ; 7.345  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]       ; CLOCK_50   ; 7.033  ; 7.607  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]       ; CLOCK_50   ; 7.250  ; 7.838  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[10]      ; CLOCK_50   ; 10.367 ; 10.936 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[11]      ; CLOCK_50   ; 10.428 ; 11.031 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[12]      ; CLOCK_50   ; 10.740 ; 11.309 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[13]      ; CLOCK_50   ; 10.833 ; 11.427 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[14]      ; CLOCK_50   ; 10.488 ; 11.113 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[15]      ; CLOCK_50   ; 10.493 ; 11.100 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[16]      ; CLOCK_50   ; 10.663 ; 11.172 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[17]      ; CLOCK_50   ; 10.603 ; 11.132 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.131  ; 5.529  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.752  ; 5.130  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.666  ; 5.066  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.868  ; 5.256  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.933  ; 5.324  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.490  ; 4.895  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.363  ; 4.741  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.671  ; 5.070  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.008  ; 5.389  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.761  ; 5.186  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.131  ; 5.529  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.705  ; 5.097  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.903  ; 5.331  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.898  ; 5.335  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.794  ; 4.215  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.939  ; 5.320  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.845  ; 5.246  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.691  ; 5.108  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.127  ; 5.517  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.638  ; 5.044  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.091  ; 5.493  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.770  ; 4.191  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.280  ; 4.667  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.304  ; 4.674  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.807  ; 4.227  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.781  ; 4.201  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.464  ; 4.856  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; KEY[*]       ; CLOCK2_50  ; 8.740  ; 9.437  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  KEY[0]      ; CLOCK2_50  ; 7.119  ; 7.755  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  KEY[1]      ; CLOCK2_50  ; 8.740  ; 9.437  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]        ; CLOCK2_50  ; 11.887 ; 12.465 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[0]       ; CLOCK2_50  ; 11.887 ; 12.465 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[10]      ; CLOCK2_50  ; 9.350  ; 10.037 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[11]      ; CLOCK2_50  ; 9.313  ; 10.000 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[12]      ; CLOCK2_50  ; 9.695  ; 10.262 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[13]      ; CLOCK2_50  ; 9.822  ; 10.406 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[14]      ; CLOCK2_50  ; 9.111  ; 9.771  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[15]      ; CLOCK2_50  ; 9.246  ; 9.909  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[16]      ; CLOCK2_50  ; 9.322  ; 9.833  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[17]      ; CLOCK2_50  ; 9.101  ; 9.631  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+
; KEY[*]       ; CLOCK_50   ; -3.177 ; -4.143 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]      ; CLOCK_50   ; -3.177 ; -4.143 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; -2.257 ; -3.053 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -2.579 ; -3.432 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -2.693 ; -3.566 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -2.574 ; -3.435 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -2.620 ; -3.492 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -2.607 ; -3.477 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -2.605 ; -3.464 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -2.628 ; -3.509 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -2.562 ; -3.434 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -2.436 ; -3.261 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -2.257 ; -3.053 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -2.438 ; -3.259 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -2.477 ; -3.305 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -2.434 ; -3.262 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -2.609 ; -3.474 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -2.592 ; -3.458 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -2.672 ; -3.536 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK_50   ; -2.913 ; -3.828 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]       ; CLOCK_50   ; -2.913 ; -3.838 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]       ; CLOCK_50   ; -2.957 ; -3.845 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]       ; CLOCK_50   ; -3.047 ; -3.905 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]       ; CLOCK_50   ; -2.940 ; -3.828 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]       ; CLOCK_50   ; -3.110 ; -3.984 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]       ; CLOCK_50   ; -2.970 ; -3.890 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]       ; CLOCK_50   ; -2.985 ; -3.883 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]       ; CLOCK_50   ; -3.067 ; -3.944 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]       ; CLOCK_50   ; -3.147 ; -4.043 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[10]      ; CLOCK_50   ; -3.331 ; -4.287 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[11]      ; CLOCK_50   ; -3.332 ; -4.296 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[12]      ; CLOCK_50   ; -3.458 ; -4.350 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[13]      ; CLOCK_50   ; -3.530 ; -4.433 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[14]      ; CLOCK_50   ; -3.348 ; -4.336 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[15]      ; CLOCK_50   ; -3.383 ; -4.356 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[16]      ; CLOCK_50   ; -3.429 ; -4.305 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[17]      ; CLOCK_50   ; -3.359 ; -4.222 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -1.576 ; -2.284 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -2.049 ; -2.814 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -2.007 ; -2.766 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -2.102 ; -2.855 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -2.134 ; -2.899 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -1.943 ; -2.694 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -1.858 ; -2.590 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -2.003 ; -2.761 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -2.180 ; -2.956 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -2.069 ; -2.843 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -2.216 ; -2.989 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -2.041 ; -2.799 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -2.152 ; -2.935 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -2.119 ; -2.893 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -1.604 ; -2.311 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -2.148 ; -2.896 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -2.091 ; -2.845 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -2.008 ; -2.778 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -2.208 ; -2.976 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -1.974 ; -2.736 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -2.201 ; -2.972 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -1.576 ; -2.284 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -1.823 ; -2.549 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -1.820 ; -2.550 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -1.596 ; -2.308 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -1.586 ; -2.293 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -1.909 ; -2.630 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; KEY[*]       ; CLOCK2_50  ; -3.009 ; -3.991 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  KEY[0]      ; CLOCK2_50  ; -3.009 ; -3.991 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  KEY[1]      ; CLOCK2_50  ; -3.657 ; -4.559 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]        ; CLOCK2_50  ; -2.872 ; -3.828 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[0]       ; CLOCK2_50  ; -2.872 ; -3.828 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[10]      ; CLOCK2_50  ; -3.784 ; -4.793 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[11]      ; CLOCK2_50  ; -3.746 ; -4.742 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[12]      ; CLOCK2_50  ; -3.856 ; -4.752 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[13]      ; CLOCK2_50  ; -3.940 ; -4.843 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[14]      ; CLOCK2_50  ; -3.640 ; -4.635 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[15]      ; CLOCK2_50  ; -3.738 ; -4.733 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[16]      ; CLOCK2_50  ; -3.719 ; -4.596 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[17]      ; CLOCK2_50  ; -3.606 ; -4.469 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 9.714  ; 9.868  ; Rise       ; CLOCK2_50                                        ;
; D5M_SCLK       ; CLOCK2_50  ; 7.735  ; 7.501  ; Rise       ; CLOCK2_50                                        ;
; AUD_XCK        ; CLOCK_50   ; 2.838  ;        ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 8.599  ; 8.780  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 8.599  ; 8.780  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 10.625 ; 10.267 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 6.229  ; 6.187  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 7.186  ; 7.143  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 7.238  ; 7.184  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 6.823  ; 6.772  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 8.511  ; 8.494  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 7.965  ; 7.918  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 8.307  ; 8.132  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 7.120  ; 7.044  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 8.901  ; 8.810  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 10.625 ; 10.267 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 6.866  ; 6.877  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 6.182  ; 6.135  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 9.075  ; 8.734  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 6.962  ; 6.906  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 6.139  ; 6.126  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 9.351  ; 8.944  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 5.410  ; 5.339  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 5.965  ; 6.022  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 7.941  ; 7.791  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 9.364  ; 8.907  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 8.021  ; 7.937  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 5.258  ; 5.290  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 6.884  ; 6.888  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 7.075  ; 6.944  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 6.083  ; 5.992  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 6.617  ; 6.659  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 6.036  ; 6.022  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 7.200  ; 7.073  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 6.449  ; 6.421  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 6.346  ; 6.191  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 6.592  ; 6.423  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 6.300  ; 6.201  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 5.306  ; 5.322  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 7.095  ; 7.111  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 8.021  ; 7.937  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 6.700  ; 6.716  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 5.888  ; 5.854  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 7.229  ; 7.323  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 6.485  ; 6.597  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK        ; CLOCK_50   ;        ; 2.720  ; Fall       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK       ; CLOCK_50   ; 9.956  ; 9.917  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SDAT       ; CLOCK_50   ; 9.870  ; 10.042 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 5.714  ; 5.591  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 4.509  ; 4.418  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 4.615  ; 4.538  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 5.066  ; 4.956  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 4.929  ; 4.874  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 5.280  ; 5.202  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 5.229  ; 5.145  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 5.276  ; 5.192  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 5.714  ; 5.591  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 5.174  ; 5.081  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 5.514  ; 5.479  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 4.161  ; 4.074  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 5.160  ; 5.084  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_BA[*]     ; CLOCK2_50  ; 5.209  ; 5.143  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 5.209  ; 5.143  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 4.545  ; 4.447  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CAS_N     ; CLOCK2_50  ; 4.942  ; 4.866  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CKE       ; CLOCK2_50  ; 5.281  ; 5.233  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CS_N      ; CLOCK2_50  ; 4.219  ; 4.131  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 8.543  ; 8.464  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 6.695  ; 6.612  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 7.110  ; 6.900  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 6.742  ; 6.580  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 6.340  ; 6.237  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 7.118  ; 6.908  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 6.915  ; 6.745  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 6.594  ; 6.437  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 6.749  ; 6.659  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 6.668  ; 6.537  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 7.104  ; 6.892  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 6.280  ; 6.118  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 6.339  ; 6.227  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 6.557  ; 6.381  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 6.911  ; 6.691  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 6.454  ; 6.318  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 6.321  ; 6.214  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 8.058  ; 7.878  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 8.543  ; 8.464  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 7.154  ; 6.980  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 7.819  ; 7.722  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 7.675  ; 7.529  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 8.499  ; 8.270  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 7.634  ; 7.548  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 7.631  ; 7.408  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 6.540  ; 6.362  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 7.045  ; 6.978  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 7.338  ; 7.207  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 7.190  ; 7.020  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 7.267  ; 7.153  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 7.219  ; 7.111  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 6.935  ; 6.928  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 6.549  ; 6.388  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 4.898  ; 4.814  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 4.172  ; 4.112  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 4.697  ; 4.657  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 4.898  ; 4.814  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 4.053  ; 3.985  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_RAS_N     ; CLOCK2_50  ; 4.681  ; 4.638  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_WE_N      ; CLOCK2_50  ; 5.680  ; 5.595  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX0[*]        ; CLOCK2_50  ; 14.425 ; 14.406 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[0]       ; CLOCK2_50  ; 10.060 ; 10.161 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[1]       ; CLOCK2_50  ; 14.425 ; 14.406 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[2]       ; CLOCK2_50  ; 13.485 ; 13.469 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[3]       ; CLOCK2_50  ; 14.173 ; 14.339 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[4]       ; CLOCK2_50  ; 9.822  ; 9.854  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[5]       ; CLOCK2_50  ; 12.544 ; 12.964 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[6]       ; CLOCK2_50  ; 12.768 ; 12.491 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX1[*]        ; CLOCK2_50  ; 14.239 ; 13.865 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[0]       ; CLOCK2_50  ; 11.438 ; 11.515 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[1]       ; CLOCK2_50  ; 12.083 ; 11.991 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[2]       ; CLOCK2_50  ; 11.950 ; 11.800 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[3]       ; CLOCK2_50  ; 11.998 ; 12.090 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[4]       ; CLOCK2_50  ; 12.325 ; 12.508 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[5]       ; CLOCK2_50  ; 11.216 ; 11.753 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[6]       ; CLOCK2_50  ; 14.239 ; 13.865 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX4[*]        ; CLOCK2_50  ; 8.812  ; 8.982  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[0]       ; CLOCK2_50  ; 8.166  ; 7.995  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[1]       ; CLOCK2_50  ; 7.699  ; 7.679  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[2]       ; CLOCK2_50  ; 7.414  ; 7.269  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[3]       ; CLOCK2_50  ; 8.630  ; 8.459  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[4]       ; CLOCK2_50  ; 7.859  ; 7.661  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[5]       ; CLOCK2_50  ; 7.752  ; 7.620  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[6]       ; CLOCK2_50  ; 8.812  ; 8.982  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX6[*]        ; CLOCK2_50  ; 8.663  ; 8.208  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[0]       ; CLOCK2_50  ; 6.834  ; 6.615  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[1]       ; CLOCK2_50  ; 6.922  ; 6.781  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[2]       ; CLOCK2_50  ; 7.001  ; 6.838  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[3]       ; CLOCK2_50  ; 6.156  ; 6.059  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[4]       ; CLOCK2_50  ; 6.313  ; 6.096  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[5]       ; CLOCK2_50  ; 8.663  ; 8.208  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[6]       ; CLOCK2_50  ; 6.714  ; 6.902  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; LEDR[*]        ; CLOCK2_50  ; 11.394 ; 11.461 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[0]       ; CLOCK2_50  ; 9.686  ; 9.561  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[1]       ; CLOCK2_50  ; 7.426  ; 7.526  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[2]       ; CLOCK2_50  ; 9.052  ; 9.046  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[3]       ; CLOCK2_50  ; 11.394 ; 11.461 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[4]       ; CLOCK2_50  ; 10.587 ; 10.541 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[5]       ; CLOCK2_50  ; 9.226  ; 9.183  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[6]       ; CLOCK2_50  ; 9.791  ; 9.594  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CLK       ; CLOCK2_50  ; -0.095 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1]   ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.251 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1]   ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.849  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2]   ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.693  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2]   ;
; VGA_CLK        ; CLOCK2_50  ; 2.832  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_B[*]       ; CLOCK2_50  ; 6.941  ; 6.737  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[0]      ; CLOCK2_50  ; 6.473  ; 6.418  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[1]      ; CLOCK2_50  ; 6.941  ; 6.737  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[2]      ; CLOCK2_50  ; 5.779  ; 5.661  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[3]      ; CLOCK2_50  ; 6.115  ; 6.033  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[4]      ; CLOCK2_50  ; 5.869  ; 5.799  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[5]      ; CLOCK2_50  ; 6.638  ; 6.513  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[6]      ; CLOCK2_50  ; 6.346  ; 6.175  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[7]      ; CLOCK2_50  ; 6.565  ; 6.532  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_BLANK_N    ; CLOCK2_50  ; 7.220  ; 7.089  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.675  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_G[*]       ; CLOCK2_50  ; 6.079  ; 5.957  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[0]      ; CLOCK2_50  ; 5.860  ; 5.763  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[1]      ; CLOCK2_50  ; 6.079  ; 5.946  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[2]      ; CLOCK2_50  ; 5.947  ; 5.854  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[3]      ; CLOCK2_50  ; 6.023  ; 5.932  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[4]      ; CLOCK2_50  ; 5.882  ; 5.754  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[5]      ; CLOCK2_50  ; 5.158  ; 5.118  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[6]      ; CLOCK2_50  ; 5.470  ; 5.368  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[7]      ; CLOCK2_50  ; 5.961  ; 5.957  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_HS         ; CLOCK2_50  ; 7.207  ; 7.071  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_R[*]       ; CLOCK2_50  ; 7.392  ; 7.256  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[0]      ; CLOCK2_50  ; 6.311  ; 6.242  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[1]      ; CLOCK2_50  ; 5.517  ; 5.508  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[2]      ; CLOCK2_50  ; 7.118  ; 6.970  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[3]      ; CLOCK2_50  ; 7.162  ; 7.015  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[4]      ; CLOCK2_50  ; 7.262  ; 7.256  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[5]      ; CLOCK2_50  ; 7.392  ; 7.231  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[6]      ; CLOCK2_50  ; 6.351  ; 6.350  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[7]      ; CLOCK2_50  ; 6.722  ; 6.632  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_VS         ; CLOCK2_50  ; 5.514  ; 5.499  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 4.947  ; 5.197  ; Rise       ; CLOCK2_50                                        ;
; D5M_SCLK       ; CLOCK2_50  ; 3.962  ; 3.872  ; Rise       ; CLOCK2_50                                        ;
; AUD_XCK        ; CLOCK_50   ; 1.274  ;        ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 4.142  ; 4.487  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 4.142  ; 4.487  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 2.333  ; 2.402  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 2.654  ; 2.789  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 2.877  ; 3.035  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.058  ; 3.233  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 2.916  ; 3.070  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 3.741  ; 4.009  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.502  ; 3.749  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 3.586  ; 3.812  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.100  ; 3.275  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 3.658  ; 3.899  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 5.162  ; 5.234  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 2.960  ; 3.126  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 2.727  ; 2.846  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 4.475  ; 4.447  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.091  ; 3.241  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 2.706  ; 2.820  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 4.734  ; 4.689  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 2.333  ; 2.402  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 2.616  ; 2.755  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 3.284  ; 3.495  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 4.292  ; 4.215  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.414  ; 2.526  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 2.414  ; 2.527  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 3.170  ; 3.377  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 3.229  ; 3.422  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 2.741  ; 2.887  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 3.035  ; 3.234  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 2.759  ; 2.909  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 3.309  ; 3.506  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 2.956  ; 3.122  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 2.863  ; 2.961  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 2.969  ; 3.083  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 2.863  ; 2.983  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.421  ; 2.526  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 3.241  ; 3.466  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 3.669  ; 3.934  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 3.071  ; 3.271  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 2.682  ; 2.805  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 3.268  ; 3.110  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 3.162  ; 2.991  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK        ; CLOCK_50   ;        ; 1.232  ; Fall       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK       ; CLOCK_50   ; 5.104  ; 4.682  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SDAT       ; CLOCK_50   ; 5.015  ; 4.664  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 1.807  ; 1.822  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 1.978  ; 1.987  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 2.030  ; 2.045  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 2.233  ; 2.304  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 2.201  ; 2.252  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 2.347  ; 2.417  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 2.305  ; 2.376  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 2.331  ; 2.422  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 2.557  ; 2.661  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 2.284  ; 2.344  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 2.461  ; 2.549  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 1.807  ; 1.822  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 2.285  ; 2.354  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_BA[*]     ; CLOCK2_50  ; 1.986  ; 1.995  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 2.294  ; 2.405  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 1.986  ; 1.995  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CAS_N     ; CLOCK2_50  ; 2.197  ; 2.232  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CKE       ; CLOCK2_50  ; 2.352  ; 2.428  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CS_N      ; CLOCK2_50  ; 1.849  ; 1.839  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 2.479  ; 2.501  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 2.842  ; 2.926  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 2.740  ; 2.795  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 2.872  ; 2.943  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 2.701  ; 2.759  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 2.666  ; 2.714  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 2.898  ; 2.899  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 2.802  ; 2.787  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 2.893  ; 2.988  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 2.526  ; 2.564  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 2.805  ; 2.864  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 2.700  ; 2.748  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 2.550  ; 2.591  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 2.648  ; 2.686  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 2.578  ; 2.609  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 2.565  ; 2.639  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 2.479  ; 2.501  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 3.091  ; 3.217  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 3.707  ; 3.922  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 2.934  ; 3.014  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 3.134  ; 3.267  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 2.984  ; 3.090  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 3.586  ; 3.750  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 3.120  ; 3.258  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 2.875  ; 2.959  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 2.568  ; 2.611  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 3.015  ; 3.132  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 3.072  ; 3.188  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 3.094  ; 3.196  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 2.826  ; 2.914  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 2.979  ; 3.079  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 2.826  ; 2.912  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 2.882  ; 2.891  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 1.772  ; 1.788  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 1.854  ; 1.851  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 2.093  ; 2.133  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 2.205  ; 2.243  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 1.772  ; 1.788  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_RAS_N     ; CLOCK2_50  ; 2.066  ; 2.099  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_WE_N      ; CLOCK2_50  ; 2.536  ; 2.639  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX0[*]        ; CLOCK2_50  ; 3.946  ; 3.956  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[0]       ; CLOCK2_50  ; 4.566  ; 4.219  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[1]       ; CLOCK2_50  ; 5.089  ; 4.941  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[2]       ; CLOCK2_50  ; 4.387  ; 4.602  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[3]       ; CLOCK2_50  ; 4.821  ; 4.721  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[4]       ; CLOCK2_50  ; 4.480  ; 4.203  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[5]       ; CLOCK2_50  ; 6.258  ; 6.109  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX0[6]       ; CLOCK2_50  ; 3.946  ; 3.956  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX1[*]        ; CLOCK2_50  ; 4.504  ; 4.264  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[0]       ; CLOCK2_50  ; 4.561  ; 4.264  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[1]       ; CLOCK2_50  ; 4.545  ; 4.495  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[2]       ; CLOCK2_50  ; 4.932  ; 4.509  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[3]       ; CLOCK2_50  ; 4.504  ; 4.554  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[4]       ; CLOCK2_50  ; 5.166  ; 4.816  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[5]       ; CLOCK2_50  ; 6.025  ; 5.910  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX1[6]       ; CLOCK2_50  ; 6.159  ; 5.933  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX4[*]        ; CLOCK2_50  ; 2.844  ; 2.915  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[0]       ; CLOCK2_50  ; 3.288  ; 3.411  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[1]       ; CLOCK2_50  ; 3.108  ; 3.283  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[2]       ; CLOCK2_50  ; 3.035  ; 3.063  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[3]       ; CLOCK2_50  ; 3.271  ; 3.390  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[4]       ; CLOCK2_50  ; 3.143  ; 3.241  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[5]       ; CLOCK2_50  ; 2.844  ; 2.915  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[6]       ; CLOCK2_50  ; 4.038  ; 3.853  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX6[*]        ; CLOCK2_50  ; 2.506  ; 2.626  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[0]       ; CLOCK2_50  ; 2.801  ; 2.941  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[1]       ; CLOCK2_50  ; 2.852  ; 3.008  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[2]       ; CLOCK2_50  ; 2.907  ; 3.063  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[3]       ; CLOCK2_50  ; 2.506  ; 2.626  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[4]       ; CLOCK2_50  ; 2.551  ; 2.660  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[5]       ; CLOCK2_50  ; 4.210  ; 4.104  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[6]       ; CLOCK2_50  ; 2.993  ; 2.842  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; LEDR[*]        ; CLOCK2_50  ; 3.314  ; 3.621  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[0]       ; CLOCK2_50  ; 4.389  ; 4.786  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[1]       ; CLOCK2_50  ; 3.314  ; 3.621  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[2]       ; CLOCK2_50  ; 4.099  ; 4.482  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[3]       ; CLOCK2_50  ; 5.252  ; 5.794  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[4]       ; CLOCK2_50  ; 4.795  ; 5.273  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[5]       ; CLOCK2_50  ; 4.167  ; 4.558  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[6]       ; CLOCK2_50  ; 4.423  ; 4.793  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CLK       ; CLOCK2_50  ; -1.696 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1]   ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.729 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1]   ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.250  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2]   ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 1.216  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2]   ;
; VGA_CLK        ; CLOCK2_50  ; 1.229  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_B[*]       ; CLOCK2_50  ; 2.606  ; 2.691  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[0]      ; CLOCK2_50  ; 2.947  ; 3.088  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[1]      ; CLOCK2_50  ; 3.145  ; 3.276  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[2]      ; CLOCK2_50  ; 2.606  ; 2.691  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[3]      ; CLOCK2_50  ; 2.783  ; 2.884  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[4]      ; CLOCK2_50  ; 2.671  ; 2.761  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[5]      ; CLOCK2_50  ; 2.999  ; 3.129  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[6]      ; CLOCK2_50  ; 2.873  ; 2.969  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[7]      ; CLOCK2_50  ; 3.014  ; 3.166  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_BLANK_N    ; CLOCK2_50  ; 3.303  ; 3.478  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.195  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_G[*]       ; CLOCK2_50  ; 2.354  ; 2.419  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[0]      ; CLOCK2_50  ; 2.643  ; 2.743  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[1]      ; CLOCK2_50  ; 2.736  ; 2.833  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[2]      ; CLOCK2_50  ; 2.710  ; 2.808  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[3]      ; CLOCK2_50  ; 2.690  ; 2.794  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[4]      ; CLOCK2_50  ; 2.685  ; 2.765  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[5]      ; CLOCK2_50  ; 2.354  ; 2.419  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[6]      ; CLOCK2_50  ; 2.456  ; 2.519  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[7]      ; CLOCK2_50  ; 2.725  ; 2.844  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_HS         ; CLOCK2_50  ; 3.319  ; 3.477  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_R[*]       ; CLOCK2_50  ; 2.522  ; 2.621  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[0]      ; CLOCK2_50  ; 2.891  ; 3.013  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[1]      ; CLOCK2_50  ; 2.522  ; 2.621  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[2]      ; CLOCK2_50  ; 3.286  ; 3.441  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[3]      ; CLOCK2_50  ; 3.296  ; 3.451  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[4]      ; CLOCK2_50  ; 3.323  ; 3.534  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[5]      ; CLOCK2_50  ; 3.403  ; 3.567  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[6]      ; CLOCK2_50  ; 2.917  ; 3.067  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[7]      ; CLOCK2_50  ; 3.054  ; 3.211  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_VS         ; CLOCK2_50  ; 2.556  ; 2.645  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; SW[0]      ; SRAM_ADDR[0]  ; 10.682 ; 10.592 ; 11.280 ; 11.181 ;
; SW[0]      ; SRAM_ADDR[1]  ; 12.278 ; 12.192 ; 12.922 ; 12.870 ;
; SW[0]      ; SRAM_ADDR[2]  ; 11.627 ; 11.512 ; 12.231 ; 12.107 ;
; SW[0]      ; SRAM_ADDR[3]  ; 11.905 ; 11.780 ; 12.553 ; 12.419 ;
; SW[0]      ; SRAM_ADDR[4]  ; 14.010 ; 13.911 ; 14.636 ; 14.589 ;
; SW[0]      ; SRAM_ADDR[5]  ; 13.319 ; 13.348 ; 14.023 ; 13.923 ;
; SW[0]      ; SRAM_ADDR[6]  ; 13.140 ; 13.036 ; 13.803 ; 13.570 ;
; SW[0]      ; SRAM_ADDR[7]  ; 12.680 ; 12.655 ; 13.384 ; 13.230 ;
; SW[0]      ; SRAM_ADDR[8]  ; 13.997 ; 13.825 ; 14.600 ; 14.539 ;
; SW[0]      ; SRAM_ADDR[9]  ; 15.448 ; 15.172 ; 16.158 ; 15.753 ;
; SW[0]      ; SRAM_ADDR[10] ; 11.410 ; 11.367 ; 12.013 ; 12.008 ;
; SW[0]      ; SRAM_ADDR[11] ; 12.586 ; 12.504 ; 13.179 ; 13.135 ;
; SW[0]      ; SRAM_ADDR[12] ; 13.603 ; 13.215 ; 14.207 ; 13.857 ;
; SW[0]      ; SRAM_ADDR[13] ; 11.561 ; 11.444 ; 12.163 ; 12.083 ;
; SW[0]      ; SRAM_ADDR[14] ; 10.968 ; 10.875 ; 11.572 ; 11.517 ;
; SW[0]      ; SRAM_ADDR[15] ; 14.138 ; 13.664 ; 14.742 ; 14.306 ;
; SW[0]      ; SRAM_ADDR[16] ; 9.971  ; 9.853  ; 10.574 ; 10.493 ;
; SW[0]      ; SRAM_ADDR[17] ; 12.271 ; 12.233 ; 12.864 ; 12.864 ;
; SW[0]      ; SRAM_ADDR[18] ; 13.814 ; 13.627 ; 14.405 ; 14.255 ;
; SW[0]      ; SRAM_ADDR[19] ; 15.192 ; 14.705 ; 15.782 ; 15.332 ;
; SW[0]      ; SRAM_DQ[0]    ; 8.970  ; 8.817  ; 9.579  ; 9.426  ;
; SW[0]      ; SRAM_DQ[1]    ; 8.930  ; 8.777  ; 9.544  ; 9.391  ;
; SW[0]      ; SRAM_DQ[2]    ; 8.940  ; 8.787  ; 9.552  ; 9.399  ;
; SW[0]      ; SRAM_DQ[3]    ; 8.940  ; 8.787  ; 9.552  ; 9.399  ;
; SW[0]      ; SRAM_DQ[4]    ; 8.944  ; 8.791  ; 9.556  ; 9.403  ;
; SW[0]      ; SRAM_DQ[5]    ; 8.925  ; 8.772  ; 9.538  ; 9.385  ;
; SW[0]      ; SRAM_DQ[6]    ; 8.925  ; 8.772  ; 9.538  ; 9.385  ;
; SW[0]      ; SRAM_DQ[7]    ; 8.914  ; 8.761  ; 9.515  ; 9.362  ;
; SW[0]      ; SRAM_DQ[8]    ; 9.756  ; 9.611  ; 10.419 ; 10.274 ;
; SW[0]      ; SRAM_DQ[9]    ; 10.011 ; 9.866  ; 10.662 ; 10.517 ;
; SW[0]      ; SRAM_DQ[10]   ; 9.427  ; 9.282  ; 10.095 ; 9.950  ;
; SW[0]      ; SRAM_DQ[11]   ; 9.732  ; 9.587  ; 10.377 ; 10.232 ;
; SW[0]      ; SRAM_DQ[12]   ; 9.432  ; 9.287  ; 10.089 ; 9.944  ;
; SW[0]      ; SRAM_DQ[13]   ; 8.917  ; 8.764  ; 9.529  ; 9.376  ;
; SW[0]      ; SRAM_DQ[14]   ; 8.944  ; 8.791  ; 9.556  ; 9.403  ;
; SW[0]      ; SRAM_DQ[15]   ; 8.917  ; 8.764  ; 9.529  ; 9.376  ;
; UART_RXD   ; UART_TXD      ; 8.996  ;        ;        ; 9.009  ;
+------------+---------------+--------+--------+--------+--------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+------------+---------------+-------+-------+-------+-------+
; Input Port ; Output Port   ; RR    ; RF    ; FR    ; FF    ;
+------------+---------------+-------+-------+-------+-------+
; SW[0]      ; SRAM_ADDR[0]  ; 5.388 ; 5.446 ; 6.333 ; 6.384 ;
; SW[0]      ; SRAM_ADDR[1]  ; 6.094 ; 6.212 ; 7.103 ; 7.217 ;
; SW[0]      ; SRAM_ADDR[2]  ; 5.850 ; 5.966 ; 6.795 ; 6.904 ;
; SW[0]      ; SRAM_ADDR[3]  ; 5.937 ; 6.035 ; 6.932 ; 7.023 ;
; SW[0]      ; SRAM_ADDR[4]  ; 6.947 ; 7.150 ; 7.932 ; 8.159 ;
; SW[0]      ; SRAM_ADDR[5]  ; 6.635 ; 6.852 ; 7.665 ; 7.825 ;
; SW[0]      ; SRAM_ADDR[6]  ; 6.503 ; 6.699 ; 7.483 ; 7.622 ;
; SW[0]      ; SRAM_ADDR[7]  ; 6.328 ; 6.476 ; 7.357 ; 7.448 ;
; SW[0]      ; SRAM_ADDR[8]  ; 6.950 ; 7.134 ; 7.935 ; 8.159 ;
; SW[0]      ; SRAM_ADDR[9]  ; 8.143 ; 8.164 ; 9.154 ; 9.118 ;
; SW[0]      ; SRAM_ADDR[10] ; 5.766 ; 5.867 ; 6.699 ; 6.819 ;
; SW[0]      ; SRAM_ADDR[11] ; 6.324 ; 6.392 ; 7.346 ; 7.433 ;
; SW[0]      ; SRAM_ADDR[12] ; 7.296 ; 7.210 ; 8.229 ; 8.162 ;
; SW[0]      ; SRAM_ADDR[13] ; 5.819 ; 5.900 ; 6.752 ; 6.853 ;
; SW[0]      ; SRAM_ADDR[14] ; 5.530 ; 5.589 ; 6.463 ; 6.541 ;
; SW[0]      ; SRAM_ADDR[15] ; 7.545 ; 7.446 ; 8.479 ; 8.399 ;
; SW[0]      ; SRAM_ADDR[16] ; 5.056 ; 5.061 ; 5.988 ; 6.013 ;
; SW[0]      ; SRAM_ADDR[17] ; 6.155 ; 6.238 ; 7.177 ; 7.279 ;
; SW[0]      ; SRAM_ADDR[18] ; 6.822 ; 6.964 ; 7.843 ; 8.005 ;
; SW[0]      ; SRAM_ADDR[19] ; 7.992 ; 7.876 ; 9.013 ; 8.916 ;
; SW[0]      ; SRAM_DQ[0]    ; 4.620 ; 4.546 ; 5.550 ; 5.476 ;
; SW[0]      ; SRAM_DQ[1]    ; 4.605 ; 4.531 ; 5.534 ; 5.460 ;
; SW[0]      ; SRAM_DQ[2]    ; 4.606 ; 4.532 ; 5.535 ; 5.461 ;
; SW[0]      ; SRAM_DQ[3]    ; 4.606 ; 4.532 ; 5.535 ; 5.461 ;
; SW[0]      ; SRAM_DQ[4]    ; 4.608 ; 4.534 ; 5.537 ; 5.463 ;
; SW[0]      ; SRAM_DQ[5]    ; 4.599 ; 4.525 ; 5.527 ; 5.453 ;
; SW[0]      ; SRAM_DQ[6]    ; 4.599 ; 4.525 ; 5.527 ; 5.453 ;
; SW[0]      ; SRAM_DQ[7]    ; 4.583 ; 4.509 ; 5.502 ; 5.428 ;
; SW[0]      ; SRAM_DQ[8]    ; 5.026 ; 4.933 ; 6.023 ; 5.930 ;
; SW[0]      ; SRAM_DQ[9]    ; 5.151 ; 5.058 ; 6.157 ; 6.064 ;
; SW[0]      ; SRAM_DQ[10]   ; 4.864 ; 4.771 ; 5.843 ; 5.750 ;
; SW[0]      ; SRAM_DQ[11]   ; 5.008 ; 4.915 ; 5.996 ; 5.903 ;
; SW[0]      ; SRAM_DQ[12]   ; 4.850 ; 4.757 ; 5.828 ; 5.735 ;
; SW[0]      ; SRAM_DQ[13]   ; 4.597 ; 4.523 ; 5.525 ; 5.451 ;
; SW[0]      ; SRAM_DQ[14]   ; 4.608 ; 4.534 ; 5.537 ; 5.463 ;
; SW[0]      ; SRAM_DQ[15]   ; 4.597 ; 4.523 ; 5.525 ; 5.451 ;
; UART_RXD   ; UART_TXD      ; 5.039 ;       ;       ; 5.502 ;
+------------+---------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SMA_CLKIN               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RTS                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_WP_N                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENETCLK_25              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_CLK27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_HS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_VS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IRDA_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RY                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_STROBE              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EEP_I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_FSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_LSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_SDATA               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_PIXLCLK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[11]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[12]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[13]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[10]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[15]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[16]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[14]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_FVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_LVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[9]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[8]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[10]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[11]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+--------------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths     ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+--------------+
; CLOCK2_50                                        ; CLOCK2_50                                        ; 2964     ; 0        ; 0        ; 0            ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 2780     ; 0        ; 0        ; 0            ;
; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 133      ; 0        ; 0        ; 0            ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 1075     ; 0        ; 0        ; 0            ;
; CLOCK2_50                                        ; u6|altpll_component|auto_generated|pll1|clk[0]   ; 23       ; 0        ; 0        ; 0            ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; 511      ; 0        ; 0        ; 0            ;
; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; 14547    ; 0        ; 0        ; 0            ;
; u6|altpll_component|auto_generated|pll1|clk[4]   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; 18       ; 504      ; 0        ; 0            ;
; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[4]   ; 18       ; 0        ; 0        ; 0            ;
; u6|altpll_component|auto_generated|pll1|clk[4]   ; u6|altpll_component|auto_generated|pll1|clk[4]   ; 1534     ; 72       ; 1966     ; > 2147483647 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+--------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+--------------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths     ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+--------------+
; CLOCK2_50                                        ; CLOCK2_50                                        ; 2964     ; 0        ; 0        ; 0            ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 2780     ; 0        ; 0        ; 0            ;
; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 133      ; 0        ; 0        ; 0            ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 1075     ; 0        ; 0        ; 0            ;
; CLOCK2_50                                        ; u6|altpll_component|auto_generated|pll1|clk[0]   ; 23       ; 0        ; 0        ; 0            ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; 511      ; 0        ; 0        ; 0            ;
; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; 14547    ; 0        ; 0        ; 0            ;
; u6|altpll_component|auto_generated|pll1|clk[4]   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; 18       ; 504      ; 0        ; 0            ;
; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[4]   ; 18       ; 0        ; 0        ; 0            ;
; u6|altpll_component|auto_generated|pll1|clk[4]   ; u6|altpll_component|auto_generated|pll1|clk[4]   ; 1534     ; 72       ; 1966     ; > 2147483647 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+--------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                            ;
+------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                                      ; CLOCK2_50                                        ; 518      ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 59       ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; 308      ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4]   ; 108      ; 0        ; 1090     ; 0        ;
+------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                             ;
+------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                                      ; CLOCK2_50                                        ; 518      ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 59       ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; 308      ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4]   ; 108      ; 0        ; 1090     ; 0        ;
+------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 4     ; 4    ;
; Unconstrained Input Ports       ; 86    ; 86   ;
; Unconstrained Input Port Paths  ; 1418  ; 1418 ;
; Unconstrained Output Ports      ; 199   ; 199  ;
; Unconstrained Output Port Paths ; 434   ; 434  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Thu Jan 17 03:53:30 2019
Info: Command: quartus_sta DE2_115_CAMERA -c DE2_115_CAMERA
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_dih1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_od9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_lhh1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_md9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a* 
Info (332104): Reading SDC File: 'DE2_115_D5M_VGA.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[0]} {u6|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -105.00 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[1]} {u6|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[2]} {u6|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[4]} {u6|altpll_component|auto_generated|pll1|clk[4]}
    Info (332110): create_generated_clock -source {pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 3 -duty_cycle 50.00 -name {pll0|altpll_component|auto_generated|pll1|clk[0]} {pll0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1000 -duty_cycle 50.00 -name {pll0|altpll_component|auto_generated|pll1|clk[1]} {pll0|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CCD_Capture:u3|Y_Cont[0] is being clocked by D5M_PIXLCLK
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RAW2RGB:u4|dval_ctrl_en is being clocked by RAW2RGB:u4|dval_ctrl
Warning (332060): Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Flash_Controller:u12|play_finished_r is being clocked by AUD_BCLK
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: pll0|altpll_component|auto_generated|pll1|clk[0] with master clock period: 20.000 found on PLL node: pll0|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 10.000
    Warning (332056): Clock: pll0|altpll_component|auto_generated|pll1|clk[1] with master clock period: 20.000 found on PLL node: pll0|altpll_component|auto_generated|pll1|clk[1] does not match the master clock period requirement: 10.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -18.832
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -18.832          -17625.495 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    -2.647             -36.370 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.160              -2.400 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.464               0.000 CLOCK2_50 
    Info (332119): 19994.894               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.294
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.294               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.387               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.402               0.000 CLOCK2_50 
    Info (332119):     0.403               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.404               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -4.293
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.293           -4432.782 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     2.987               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.794               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    11.806               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 1.853
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.853               0.000 CLOCK2_50 
    Info (332119):     4.440               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     5.156               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     5.188               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.689
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.689               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.662               0.000 CLOCK2_50 
    Info (332119):     9.819               0.000 CLOCK_50 
    Info (332119):    12.189               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    83.038               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  9999.707               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 54 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 54
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.121 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CCD_Capture:u3|Y_Cont[0] is being clocked by D5M_PIXLCLK
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RAW2RGB:u4|dval_ctrl_en is being clocked by RAW2RGB:u4|dval_ctrl
Warning (332060): Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Flash_Controller:u12|play_finished_r is being clocked by AUD_BCLK
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: pll0|altpll_component|auto_generated|pll1|clk[0] with master clock period: 20.000 found on PLL node: pll0|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 10.000
    Warning (332056): Clock: pll0|altpll_component|auto_generated|pll1|clk[1] with master clock period: 20.000 found on PLL node: pll0|altpll_component|auto_generated|pll1|clk[1] does not match the master clock period requirement: 10.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -14.484
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -14.484          -13385.410 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    -2.168             -26.112 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.115               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.008               0.000 CLOCK2_50 
    Info (332119): 19995.386               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.299
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.299               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.340               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.353               0.000 CLOCK2_50 
    Info (332119):     0.354               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.356               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -3.550
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.550           -3595.698 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     3.761               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.387               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    12.643               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 1.660
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.660               0.000 CLOCK2_50 
    Info (332119):     3.992               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.511               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     4.542               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.679
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.679               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.608               0.000 CLOCK2_50 
    Info (332119):     9.799               0.000 CLOCK_50 
    Info (332119):    12.180               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    83.041               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  9999.709               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 54 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 54
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.669 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CCD_Capture:u3|Y_Cont[0] is being clocked by D5M_PIXLCLK
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RAW2RGB:u4|dval_ctrl_en is being clocked by RAW2RGB:u4|dval_ctrl
Warning (332060): Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Flash_Controller:u12|play_finished_r is being clocked by AUD_BCLK
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: pll0|altpll_component|auto_generated|pll1|clk[0] with master clock period: 20.000 found on PLL node: pll0|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 10.000
    Warning (332056): Clock: pll0|altpll_component|auto_generated|pll1|clk[1] with master clock period: 20.000 found on PLL node: pll0|altpll_component|auto_generated|pll1|clk[1] does not match the master clock period requirement: 10.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.017
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.017              -0.017 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.559               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.580               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    17.273               0.000 CLOCK2_50 
    Info (332119): 19997.464               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.087
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.087               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.092               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.169               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.181               0.000 CLOCK2_50 
    Info (332119):     0.182               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is -1.169
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.169           -1050.961 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     6.233               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.591               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    15.569               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 0.864
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.864               0.000 CLOCK2_50 
    Info (332119):     2.163               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.739               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     2.751               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.758
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.758               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.270               0.000 CLOCK2_50 
    Info (332119):     9.400               0.000 CLOCK_50 
    Info (332119):    12.252               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    83.112               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  9999.781               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 54 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 54
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 17.120 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 5045 megabytes
    Info: Processing ended: Thu Jan 17 03:53:36 2019
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:07


