\subsection{ddr2\+\_\+full\+\_\+mem\+\_\+model.\+vhd}
\label{ddr2__full__mem__model_8vhd_source}\index{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/testbench/ddr2\+\_\+full\+\_\+mem\+\_\+model.\+vhd@{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/testbench/ddr2\+\_\+full\+\_\+mem\+\_\+model.\+vhd}}

\begin{DoxyCode}
00001 \textcolor{keyword}{--Legal Notice: (C)2016 Altera Corporation. All rights reserved.  Your}
00002 \textcolor{keyword}{--use of Altera Corporation's design tools, logic functions and other}
00003 \textcolor{keyword}{--software and tools, and its AMPP partner logic functions, and any}
00004 \textcolor{keyword}{--output files any of the foregoing (including device programming or}
00005 \textcolor{keyword}{--simulation files), and any associated documentation or information are}
00006 \textcolor{keyword}{--expressly subject to the terms and conditions of the Altera Program}
00007 \textcolor{keyword}{--License Subscription Agreement or other applicable license agreement,}
00008 \textcolor{keyword}{--including, without limitation, that your use is for the sole purpose}
00009 \textcolor{keyword}{--of programming logic devices manufactured by Altera and sold by Altera}
00010 \textcolor{keyword}{--or its authorized distributors.  Please refer to the applicable}
00011 \textcolor{keyword}{--agreement for further details.}
00012 
00013 \textcolor{keyword}{--synthesis translate\_off}
00014 
00015 \textcolor{vhdlkeyword}{library }\textcolor{keywordflow}{altera};
00016 \textcolor{vhdlkeyword}{use }altera.altera\_europa\_support\_lib.\textcolor{keywordflow}{all};
00017 
00018 \textcolor{vhdlkeyword}{library }\textcolor{keywordflow}{altera\_mf};
00019 \textcolor{vhdlkeyword}{use }altera\_mf.altera\_mf\_components.\textcolor{keywordflow}{all};
00020 
00021 \textcolor{vhdlkeyword}{library }\textcolor{keywordflow}{ieee};
00022 \textcolor{vhdlkeyword}{use }ieee.std\_logic\_1164.\textcolor{keywordflow}{all};
00023 \textcolor{vhdlkeyword}{use }ieee.std\_logic\_arith.\textcolor{keywordflow}{all};
00024 \textcolor{vhdlkeyword}{use }ieee.std\_logic\_unsigned.\textcolor{keywordflow}{all};
00025 
00026 \textcolor{keywordflow}{entity }ddr2_full_mem_model_ram_module \textcolor{keywordflow}{is} 
00027         \textcolor{keywordflow}{port} \textcolor{vhdlchar}{(}
00028 \textcolor{keyword}{              -- inputs:}
00029                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{data} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00030                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rdaddress} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00031                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rdclken} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC};
00032                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wraddress} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00033                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wrclock} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC};
00034                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wren} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC};
00035 
00036 \textcolor{keyword}{              -- outputs:}
00037                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{q} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}
00038               \textcolor{vhdlchar}{)};
00039 \textcolor{keywordflow}{end} \textcolor{keywordflow}{entity} \textcolor{vhdlchar}{ddr2\_full\_mem\_model\_ram\_module};
00040 
00041 
00042 \textcolor{keywordflow}{architecture} europa \textcolor{keywordflow}{of} ddr2_full_mem_model_ram_module is
00043               \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{internal_q} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00044               \textcolor{keywordflow}{TYPE} \textcolor{vhdlchar}{mem_array} \textcolor{keywordflow}{is} \textcolor{keywordflow}{ARRAY}\textcolor{vhdlchar}{(} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{33554431} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{of} \textcolor{comment}{STD\_LOGIC\_VECTOR}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00045               \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{read_address} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00046 
00047 \textcolor{vhdlkeyword}{begin}
00048    \textcolor{keywordflow}{process} (wrclock, rdaddress)\textcolor{keyword}{ -- MG}
00049     
00050     \textcolor{keywordflow}{VARIABLE} \textcolor{vhdlchar}{wr\_address\_internal} \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{others} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00051     \textcolor{keywordflow}{variable} \textcolor{vhdlchar}{Marc\_Gaucherons\_Memory\_Variable} \textcolor{vhdlchar}{:} \textcolor{vhdlchar}{mem_array};\textcolor{keyword}{ -- MG}
00052     
00053 \textcolor{vhdlkeyword}{    begin}
00054 \textcolor{keyword}{      -- Write data}
00055       \textcolor{keywordflow}{if} \textcolor{vhdlchar}{wrclock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{wrclock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00056         \textcolor{vhdlchar}{wr\_address\_internal} \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{wraddress};
00057         \textcolor{keywordflow}{if} \textcolor{vhdlchar}{wren} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00058           \textcolor{vhdlchar}{Marc\_Gaucherons\_Memory\_Variable}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{CONV\_INTEGER}\textcolor{vhdlchar}{(}\textcolor{comment}{UNSIGNED}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wr\_address\_internal}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{
      data};
00059         \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00060       \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00061 
00062 \textcolor{keyword}{      -- read data}
00063       \textcolor{vhdlchar}{q} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{Marc\_Gaucherons\_Memory\_Variable}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{CONV\_INTEGER}\textcolor{vhdlchar}{(}\textcolor{comment}{UNSIGNED}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{rdaddress}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00064       
00065 
00066 
00067     \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00068 \textcolor{keywordflow}{end} \textcolor{vhdlchar}{europa};
00069 
00070 \textcolor{keyword}{--synthesis translate\_on}
00071 
00072 
00073 \textcolor{keyword}{--synthesis read\_comments\_as\_HDL on}
00074 \textcolor{keyword}{--library altera;}
00075 \textcolor{keyword}{--use altera.altera\_europa\_support\_lib.all;}
00076 \textcolor{keyword}{--}
00077 \textcolor{keyword}{--library altera\_mf;}
00078 \textcolor{keyword}{--use altera\_mf.altera\_mf\_components.all;}
00079 \textcolor{keyword}{--}
00080 \textcolor{keyword}{--library ieee;}
00081 \textcolor{keyword}{--use ieee.std\_logic\_1164.all;}
00082 \textcolor{keyword}{--use ieee.std\_logic\_arith.all;}
00083 \textcolor{keyword}{--use ieee.std\_logic\_unsigned.all;}
00084 \textcolor{keyword}{--}
00085 \textcolor{keyword}{--entity ddr2\_full\_mem\_model\_ram\_module is }
00086 \textcolor{keyword}{--        port (}
00087 \textcolor{keyword}{--              }
00088 \textcolor{keyword}{--                 signal data : IN STD\_LOGIC\_VECTOR (31 DOWNTO 0);}
00089 \textcolor{keyword}{--                 signal rdaddress : IN STD\_LOGIC\_VECTOR (24 DOWNTO 0);}
00090 \textcolor{keyword}{--                 signal rdclken : IN STD\_LOGIC;}
00091 \textcolor{keyword}{--                 signal wraddress : IN STD\_LOGIC\_VECTOR (24 DOWNTO 0);}
00092 \textcolor{keyword}{--                 signal wrclock : IN STD\_LOGIC;}
00093 \textcolor{keyword}{--                 signal wren : IN STD\_LOGIC;}
00094 \textcolor{keyword}{--}
00095 \textcolor{keyword}{--              }
00096 \textcolor{keyword}{--                 signal q : OUT STD\_LOGIC\_VECTOR (31 DOWNTO 0)}
00097 \textcolor{keyword}{--              );}
00098 \textcolor{keyword}{--end entity ddr2\_full\_mem\_model\_ram\_module;}
00099 \textcolor{keyword}{--}
00100 \textcolor{keyword}{--}
00101 \textcolor{keyword}{--architecture europa of ddr2\_full\_mem\_model\_ram\_module is}
00102 \textcolor{keyword}{--  component lpm\_ram\_dp is}
00103 \textcolor{keyword}{--GENERIC (}
00104 \textcolor{keyword}{--      lpm\_file : STRING;}
00105 \textcolor{keyword}{--        lpm\_hint : STRING;}
00106 \textcolor{keyword}{--        lpm\_indata : STRING;}
00107 \textcolor{keyword}{--        lpm\_outdata : STRING;}
00108 \textcolor{keyword}{--        lpm\_rdaddress\_control : STRING;}
00109 \textcolor{keyword}{--        lpm\_width : NATURAL;}
00110 \textcolor{keyword}{--        lpm\_widthad : NATURAL;}
00111 \textcolor{keyword}{--        lpm\_wraddress\_control : STRING;}
00112 \textcolor{keyword}{--        suppress\_memory\_conversion\_warnings : STRING}
00113 \textcolor{keyword}{--      );}
00114 \textcolor{keyword}{--    PORT (}
00115 \textcolor{keyword}{--    signal q : OUT STD\_LOGIC\_VECTOR (31 DOWNTO 0);}
00116 \textcolor{keyword}{--        signal rdaddress : IN STD\_LOGIC\_VECTOR (24 DOWNTO 0);}
00117 \textcolor{keyword}{--        signal wren : IN STD\_LOGIC;}
00118 \textcolor{keyword}{--        signal wrclock : IN STD\_LOGIC;}
00119 \textcolor{keyword}{--        signal wraddress : IN STD\_LOGIC\_VECTOR (24 DOWNTO 0);}
00120 \textcolor{keyword}{--        signal data : IN STD\_LOGIC\_VECTOR (31 DOWNTO 0);}
00121 \textcolor{keyword}{--        signal rdclken : IN STD\_LOGIC}
00122 \textcolor{keyword}{--      );}
00123 \textcolor{keyword}{--  end component lpm\_ram\_dp;}
00124 \textcolor{keyword}{--                signal internal\_q :  STD\_LOGIC\_VECTOR (31 DOWNTO 0);}
00125 \textcolor{keyword}{--                TYPE mem\_array is ARRAY( 33554431 DOWNTO 0) of STD\_LOGIC\_VECTOR(31 DOWNTO 0);}
00126 \textcolor{keyword}{--                signal read\_address :  STD\_LOGIC\_VECTOR (24 DOWNTO 0);}
00127 \textcolor{keyword}{--}
00128 \textcolor{keyword}{--begin}
00129 \textcolor{keyword}{--}
00130 \textcolor{keyword}{--  process (rdaddress)}
00131 \textcolor{keyword}{--  begin}
00132 \textcolor{keyword}{--      read\_address <= rdaddress;}
00133 \textcolor{keyword}{--}
00134 \textcolor{keyword}{--  end process;}
00135 \textcolor{keyword}{--}
00136 \textcolor{keyword}{--  lpm\_ram\_dp\_component : lpm\_ram\_dp}
00137 \textcolor{keyword}{--    generic map(}
00138 \textcolor{keyword}{--      lpm\_file => "UNUSED",}
00139 \textcolor{keyword}{--      lpm\_hint => "USE\_EAB=ON",}
00140 \textcolor{keyword}{--      lpm\_indata => "REGISTERED",}
00141 \textcolor{keyword}{--      lpm\_outdata => "UNREGISTERED",}
00142 \textcolor{keyword}{--      lpm\_rdaddress\_control => "UNREGISTERED",}
00143 \textcolor{keyword}{--      lpm\_width => 32,}
00144 \textcolor{keyword}{--      lpm\_widthad => 25,}
00145 \textcolor{keyword}{--      lpm\_wraddress\_control => "REGISTERED",}
00146 \textcolor{keyword}{--      suppress\_memory\_conversion\_warnings => "ON"}
00147 \textcolor{keyword}{--    )}
00148 \textcolor{keyword}{--    port map(}
00149 \textcolor{keyword}{--            data => data,}
00150 \textcolor{keyword}{--            q => internal\_q,}
00151 \textcolor{keyword}{--            rdaddress => read\_address,}
00152 \textcolor{keyword}{--            rdclken => rdclken,}
00153 \textcolor{keyword}{--            wraddress => wraddress,}
00154 \textcolor{keyword}{--            wrclock => wrclock,}
00155 \textcolor{keyword}{--            wren => wren}
00156 \textcolor{keyword}{--    );}
00157 \textcolor{keyword}{--}
00158 \textcolor{keyword}{--  }
00159 \textcolor{keyword}{--  q <= internal\_q;}
00160 \textcolor{keyword}{--end europa;}
00161 \textcolor{keyword}{--}
00162 \textcolor{keyword}{--synthesis read\_comments\_as\_HDL off}
00163 
00164 
00165 \textcolor{keyword}{-- turn off superfluous VHDL processor warnings }
00166 \textcolor{keyword}{-- altera message\_level Level1 }
00167 \textcolor{keyword}{-- altera message\_off 10034 10035 10036 10037 10230 10240 10030 }
00168 
00169 
00170 
00171 \textcolor{keyword}{-- turn off superfluous VHDL processor warnings }
00172 \textcolor{keyword}{-- altera message\_level Level1 }
00173 \textcolor{keyword}{-- altera message\_off 10034 10035 10036 10037 10230 10240 10030 }
00174 
00175 \textcolor{vhdlkeyword}{library }\textcolor{keywordflow}{altera};
00176 \textcolor{vhdlkeyword}{use }altera.altera\_europa\_support\_lib.\textcolor{keywordflow}{all};
00177 
00178 \textcolor{vhdlkeyword}{library }\textcolor{keywordflow}{altera\_mf};
00179 \textcolor{vhdlkeyword}{use }altera_mf.altera\_mf\_components.\textcolor{keywordflow}{all};
00180 
00181 \textcolor{vhdlkeyword}{library }\textcolor{keywordflow}{ieee};
00182 \textcolor{vhdlkeyword}{use }ieee.std\_logic\_1164.\textcolor{keywordflow}{all};
00183 \textcolor{vhdlkeyword}{use }ieee.std\_logic\_arith.\textcolor{keywordflow}{all};
00184 \textcolor{vhdlkeyword}{use }ieee.std\_logic\_unsigned.\textcolor{keywordflow}{all};
00185 
00186 \textcolor{vhdlkeyword}{library }\textcolor{keywordflow}{std};
00187 \textcolor{vhdlkeyword}{use }std.textio.\textcolor{keywordflow}{all};
00188 
00189 \textcolor{keywordflow}{entity }ddr2_full_mem_model \textcolor{keywordflow}{is} 
00190         \textcolor{keywordflow}{port} \textcolor{vhdlchar}{(}
00191 \textcolor{keyword}{              -- inputs:}
00192                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mem_addr} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{12} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00193                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mem_ba} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00194                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mem_cas_n} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC};
00195                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mem_cke} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC};
00196                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mem_clk} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC};
00197                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mem_clk_n} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC};
00198                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mem_cs_n} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC};
00199                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mem_dm} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00200                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mem_odt} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC};
00201                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mem_ras_n} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC};
00202                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mem_we_n} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC};
00203 
00204 \textcolor{keyword}{              -- outputs:}
00205                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{burst_term} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC};
00206                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{global_reset_n} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC};
00207                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mem_dq} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{INOUT} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00208                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mem_dqs} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{INOUT} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00209                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mem_dqs_n} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{INOUT} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}
00210               \textcolor{vhdlchar}{)};
00211 \textcolor{keywordflow}{end} \textcolor{keywordflow}{entity} \textcolor{vhdlchar}{ddr2\_full\_mem\_model};
00212 
00213 
00214 \textcolor{keywordflow}{architecture} europa \textcolor{keywordflow}{of} ddr2_full_mem_model is
00215 \textcolor{keywordflow}{component} ddr2_full_mem_model_ram_module \textcolor{keywordflow}{is} 
00216            \textcolor{keywordflow}{port} (
00217 \textcolor{keyword}{                 -- inputs:}
00218                     \textcolor{keywordflow}{signal} data : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR} (\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00219                     \textcolor{keywordflow}{signal} rdaddress : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR} (\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00220                     \textcolor{keywordflow}{signal} rdclken : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC};
00221                     \textcolor{keywordflow}{signal} wraddress : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR} (\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00222                     \textcolor{keywordflow}{signal} wrclock : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC};
00223                     \textcolor{keywordflow}{signal} wren : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC};
00224 
00225 \textcolor{keyword}{                 -- outputs:}
00226                     \textcolor{keywordflow}{signal} q : \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC\_VECTOR} (\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})
00227                  );
00228 \textcolor{keywordflow}{end} \textcolor{keywordflow}{component} \textcolor{vhdlchar}{ddr2_full_mem_model_ram_module};
00229 
00230                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{CODE} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{23} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00231                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{a} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{12} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00232                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{additive_latency} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00233                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{addr_col} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{8} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00234                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{ba} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00235                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{burstlength} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00236                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{burstmode} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00237                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{cas_n} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00238                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{cke} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00239                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{clk} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00240                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00241                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{cs_n} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00242                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{current_row} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00243                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{dm} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00244                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{dm_captured} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00245                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{dq_captured} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00246                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{dq_temp} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00247                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{dq_valid} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00248                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{dqs_temp} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00249                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{dqs_valid} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00250                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{dqs_valid_temp} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00251                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{first_half_dq} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00252                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mem_bytes} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00253                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{module_input} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00254                 \textcolor{keywordflow}{TYPE} \textcolor{vhdlchar}{mem_type3} \textcolor{keywordflow}{is} \textcolor{keywordflow}{ARRAY}\textcolor{vhdlchar}{(} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{of} \textcolor{comment}{STD\_LOGIC\_VECTOR}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{12} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00255               \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{open_rows} \textcolor{vhdlchar}{:} \textcolor{vhdlchar}{mem_type3};
00256                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{ras_n} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00257                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_0} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00258                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_1} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00259                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_10} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00260                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_11} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00261                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_12} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00262                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_13} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00263                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_14} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00264                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_15} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00265                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_16} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00266                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_17} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00267                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_18} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00268                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_19} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00269                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_2} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00270                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_20} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00271                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_21} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00272                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_3} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00273                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_4} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00274                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_5} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00275                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_6} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00276                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_7} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00277                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_8} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00278                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_9} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00279                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_burst_counter} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00280                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_valid_pipe} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{25} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00281                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{read_addr_delayed} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00282                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{read_cmd} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00283                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{read_cmd_echo} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00284                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{read_data} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00285                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{read_dq} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00286                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{read_latency} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00287                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{read_valid} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00288                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{read_valid_r} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00289                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{read_valid_r2} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00290                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{read_valid_r3} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00291                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{read_valid_r4} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00292                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{reset_n} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00293                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rmw_address} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00294                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rmw_temp} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00295                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{second_half_dq} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00296                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{tcl} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00297                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{txt_code} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{23} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00298                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{we_n} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00299                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_delayed} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00300                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_delayed_r} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00301                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_pipe_0} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00302                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_pipe_1} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00303                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_pipe_10} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00304                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_pipe_11} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00305                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_pipe_12} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00306                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_pipe_13} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00307                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_pipe_14} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00308                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_pipe_15} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00309                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_pipe_16} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00310                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_pipe_17} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00311                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_pipe_18} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00312                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_pipe_2} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00313                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_pipe_3} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00314                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_pipe_4} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00315                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_pipe_5} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00316                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_pipe_6} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00317                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_pipe_7} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00318                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_pipe_8} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00319                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_pipe_9} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00320                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_burst_counter} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00321                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_valid_pipe} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{25} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00322                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{write_burst_length_pipe} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{25} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00323                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{write_cmd} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00324                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{write_cmd_echo} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00325                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{write_latency} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00326                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{write_to_ram} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00327                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{write_to_ram_r} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00328                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{write_valid} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00329                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{write_valid_r} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00330                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{write_valid_r2} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00331                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{write_valid_r3} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00332 
00333 \textcolor{vhdlkeyword}{begin}
00334 
00335   \textcolor{keywordflow}{process}
00336 \textcolor{keywordflow}{VARIABLE} \textcolor{vhdlchar}{write\_line} \textcolor{vhdlchar}{:} \textcolor{vhdlchar}{line};
00337 \textcolor{keywordflow}{VARIABLE} \textcolor{vhdlchar}{write\_line1} \textcolor{vhdlchar}{:} \textcolor{vhdlchar}{line};
00338 \textcolor{keywordflow}{VARIABLE} \textcolor{vhdlchar}{write\_line2} \textcolor{vhdlchar}{:} \textcolor{vhdlchar}{line};
00339 \textcolor{keywordflow}{VARIABLE} \textcolor{vhdlchar}{write\_line3} \textcolor{vhdlchar}{:} \textcolor{vhdlchar}{line};
00340 \textcolor{keywordflow}{VARIABLE} \textcolor{vhdlchar}{write\_line4} \textcolor{vhdlchar}{:} \textcolor{vhdlchar}{line};
00341 
00342 \textcolor{vhdlkeyword}{    begin}
00343       \textcolor{vhdlchar}{write}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write\_line}\textcolor{vhdlchar}{,} \textcolor{comment}{string}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{keyword}{"**********************************************************************"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00344       \textcolor{vhdlchar}{write}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{output}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{write\_line}\textcolor{vhdlchar}{.}\textcolor{keywordflow}{all} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{CR}\textcolor{vhdlchar}{)};
00345       \textcolor{vhdlchar}{deallocate} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write\_line}\textcolor{vhdlchar}{)};
00346       \textcolor{vhdlchar}{write}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write\_line1}\textcolor{vhdlchar}{,} \textcolor{comment}{string}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{keyword}{"This testbench includes a generated Altera memory model:"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00347       \textcolor{vhdlchar}{write}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{output}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{write\_line1}\textcolor{vhdlchar}{.}\textcolor{keywordflow}{all} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{CR}\textcolor{vhdlchar}{)};
00348       \textcolor{vhdlchar}{deallocate} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write\_line1}\textcolor{vhdlchar}{)};
00349       \textcolor{vhdlchar}{write}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write\_line2}\textcolor{vhdlchar}{,} \textcolor{comment}{string}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{keyword}{"'ddr2\_full\_mem\_model.vhd', to simulate accesses to the DDR2 SDRAM
       memory."}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00350       \textcolor{vhdlchar}{write}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{output}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{write\_line2}\textcolor{vhdlchar}{.}\textcolor{keywordflow}{all} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{CR}\textcolor{vhdlchar}{)};
00351       \textcolor{vhdlchar}{deallocate} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write\_line2}\textcolor{vhdlchar}{)};
00352       \textcolor{vhdlchar}{write}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write\_line3}\textcolor{vhdlchar}{,} \textcolor{comment}{string}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{keyword}{" "}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00353       \textcolor{vhdlchar}{write}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{output}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{write\_line3}\textcolor{vhdlchar}{.}\textcolor{keywordflow}{all} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{CR}\textcolor{vhdlchar}{)};
00354       \textcolor{vhdlchar}{deallocate} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write\_line3}\textcolor{vhdlchar}{)};
00355       \textcolor{vhdlchar}{write}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write\_line4}\textcolor{vhdlchar}{,} \textcolor{comment}{string}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{keyword}{"**********************************************************************"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}
      ;
00356       \textcolor{vhdlchar}{write}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{output}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{write\_line4}\textcolor{vhdlchar}{.}\textcolor{keywordflow}{all} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{CR}\textcolor{vhdlchar}{)};
00357       \textcolor{vhdlchar}{deallocate} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write\_line4}\textcolor{vhdlchar}{)};
00358     \textcolor{keywordflow}{wait};
00359   \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00360 \textcolor{keyword}{  --Synchronous write when (CODE == 24'h205752 (write))}
00361   ddr2_full_mem_model_ram : ddr2_full_mem_model_ram_module
00362     \textcolor{keywordflow}{port} \textcolor{keywordflow}{map}(
00363       q => read_data,
00364       data => rmw_temp,
00365       rdaddress => rmw_address,
00366       rdclken => module_input,
00367       wraddress => wr_addr_delayed_r,
00368       wrclock => clk,
00369       wren => write_to_ram_r
00370     \textcolor{vhdlchar}{)};
00371 
00372   \textcolor{vhdlchar}{module_input} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00373 
00374   \textcolor{vhdlchar}{clk} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{mem_clk};
00375   \textcolor{vhdlchar}{dm} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{mem_dm};
00376   \textcolor{vhdlchar}{cke} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{mem_cke};
00377   \textcolor{vhdlchar}{cs_n} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{mem_cs_n};
00378   \textcolor{vhdlchar}{ras_n} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{mem_ras_n};
00379   \textcolor{vhdlchar}{cas_n} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{mem_cas_n};
00380   \textcolor{vhdlchar}{we_n} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{mem_we_n};
00381   \textcolor{vhdlchar}{ba} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{mem_ba};
00382   \textcolor{vhdlchar}{a} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{mem_addr};
00383   \textcolor{keywordflow}{PROCESS}
00384   \textcolor{keywordflow}{BEGIN}
00385     \textcolor{vhdlchar}{dq_temp}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdlchar}{L}\textcolor{vhdlchar}{'};  
00386   \textcolor{keywordflow}{WAIT};
00387   \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
00388   
00389   
00390   \textcolor{keywordflow}{PROCESS}
00391   \textcolor{keywordflow}{BEGIN}
00392     \textcolor{vhdlchar}{dq_temp}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdlchar}{L}\textcolor{vhdlchar}{'};  
00393   \textcolor{keywordflow}{WAIT};
00394   \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
00395   
00396   
00397   \textcolor{keywordflow}{PROCESS}
00398   \textcolor{keywordflow}{BEGIN}
00399     \textcolor{vhdlchar}{dq_temp}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdlchar}{L}\textcolor{vhdlchar}{'};  
00400   \textcolor{keywordflow}{WAIT};
00401   \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
00402   
00403   
00404   \textcolor{keywordflow}{PROCESS}
00405   \textcolor{keywordflow}{BEGIN}
00406     \textcolor{vhdlchar}{dq_temp}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdlchar}{L}\textcolor{vhdlchar}{'};  
00407   \textcolor{keywordflow}{WAIT};
00408   \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
00409   
00410   
00411   \textcolor{keywordflow}{PROCESS}
00412   \textcolor{keywordflow}{BEGIN}
00413     \textcolor{vhdlchar}{dq_temp}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdlchar}{L}\textcolor{vhdlchar}{'};  
00414   \textcolor{keywordflow}{WAIT};
00415   \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
00416   
00417   
00418   \textcolor{keywordflow}{PROCESS}
00419   \textcolor{keywordflow}{BEGIN}
00420     \textcolor{vhdlchar}{dq_temp}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdlchar}{L}\textcolor{vhdlchar}{'};  
00421   \textcolor{keywordflow}{WAIT};
00422   \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
00423   
00424   
00425   \textcolor{keywordflow}{PROCESS}
00426   \textcolor{keywordflow}{BEGIN}
00427     \textcolor{vhdlchar}{dq_temp}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdlchar}{L}\textcolor{vhdlchar}{'};  
00428   \textcolor{keywordflow}{WAIT};
00429   \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
00430   
00431   
00432   \textcolor{keywordflow}{PROCESS}
00433   \textcolor{keywordflow}{BEGIN}
00434     \textcolor{vhdlchar}{dq_temp}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdlchar}{L}\textcolor{vhdlchar}{'};  
00435   \textcolor{keywordflow}{WAIT};
00436   \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
00437   
00438   
00439   \textcolor{keywordflow}{PROCESS}
00440   \textcolor{keywordflow}{BEGIN}
00441     \textcolor{vhdlchar}{dq_temp}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{8}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdlchar}{L}\textcolor{vhdlchar}{'};  
00442   \textcolor{keywordflow}{WAIT};
00443   \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
00444   
00445   
00446   \textcolor{keywordflow}{PROCESS}
00447   \textcolor{keywordflow}{BEGIN}
00448     \textcolor{vhdlchar}{dq_temp}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdlchar}{L}\textcolor{vhdlchar}{'};  
00449   \textcolor{keywordflow}{WAIT};
00450   \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
00451   
00452   
00453   \textcolor{keywordflow}{PROCESS}
00454   \textcolor{keywordflow}{BEGIN}
00455     \textcolor{vhdlchar}{dq_temp}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{10}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdlchar}{L}\textcolor{vhdlchar}{'};  
00456   \textcolor{keywordflow}{WAIT};
00457   \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
00458   
00459   
00460   \textcolor{keywordflow}{PROCESS}
00461   \textcolor{keywordflow}{BEGIN}
00462     \textcolor{vhdlchar}{dq_temp}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{11}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdlchar}{L}\textcolor{vhdlchar}{'};  
00463   \textcolor{keywordflow}{WAIT};
00464   \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
00465   
00466   
00467   \textcolor{keywordflow}{PROCESS}
00468   \textcolor{keywordflow}{BEGIN}
00469     \textcolor{vhdlchar}{dq_temp}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{12}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdlchar}{L}\textcolor{vhdlchar}{'};  
00470   \textcolor{keywordflow}{WAIT};
00471   \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
00472   
00473   
00474   \textcolor{keywordflow}{PROCESS}
00475   \textcolor{keywordflow}{BEGIN}
00476     \textcolor{vhdlchar}{dq_temp}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{13}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdlchar}{L}\textcolor{vhdlchar}{'};  
00477   \textcolor{keywordflow}{WAIT};
00478   \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
00479   
00480   
00481   \textcolor{keywordflow}{PROCESS}
00482   \textcolor{keywordflow}{BEGIN}
00483     \textcolor{vhdlchar}{dq_temp}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{14}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdlchar}{L}\textcolor{vhdlchar}{'};  
00484   \textcolor{keywordflow}{WAIT};
00485   \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
00486   
00487   
00488   \textcolor{keywordflow}{PROCESS}
00489   \textcolor{keywordflow}{BEGIN}
00490     \textcolor{vhdlchar}{dq_temp}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdlchar}{L}\textcolor{vhdlchar}{'};  
00491   \textcolor{keywordflow}{WAIT};
00492   \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
00493   
00494   
00495 \textcolor{keyword}{  --generate a fake reset inside the memory model}
00496   \textcolor{vhdlchar}{global_reset_n} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{reset_n};
00497   \textcolor{keywordflow}{PROCESS}
00498     \textcolor{keywordflow}{BEGIN}
00499        \textcolor{vhdlchar}{reset_n} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
00500        \textcolor{keywordflow}{wait} \textcolor{keywordflow}{for} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{100} \textcolor{vhdlchar}{ns};
00501        \textcolor{vhdlchar}{reset_n} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}; 
00502     \textcolor{keywordflow}{WAIT};
00503   \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
00504   \textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cs_n}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"111"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{comment}{Std\_Logic\_Vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      A\_ToStdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ras_n}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{A\_ToStdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cas_n}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{A\_ToStdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{we_n}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00505   \textcolor{vhdlchar}{CODE} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cs_n}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"010010010100111001001000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      txt_code}\textcolor{vhdlchar}{)};
00506   \textcolor{vhdlchar}{addr_col} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{a}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)};
00507   \textcolor{vhdlchar}{current_row} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{ba};
00508 \textcolor{keyword}{  -- Decode commands into their actions}
00509   \textcolor{keywordflow}{process} (clk, reset_n)
00510 \textcolor{vhdlkeyword}{  begin}
00511     \textcolor{keywordflow}{if} \textcolor{vhdlchar}{reset_n} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00512       \textcolor{vhdlchar}{write_cmd_echo} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00513       \textcolor{vhdlchar}{read_cmd_echo} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00514     \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{clk} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00515 \textcolor{keyword}{      -- No Activity if the clock is}
00516       \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cke}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00517 \textcolor{keyword}{        -- Checks whether to echo read cmd}
00518         \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{read_cmd_echo} \textcolor{keywordflow}{AND} \textcolor{keywordflow}{NOT}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{read_cmd}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00519           \textcolor{vhdlchar}{read_cmd} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00520           \textcolor{vhdlchar}{read_cmd_echo} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00521 \textcolor{keyword}{        -- This is a read command}
00522         \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"101"}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00523           \textcolor{vhdlchar}{read_cmd} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00524           \textcolor{vhdlchar}{read_cmd_echo} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00525         \textcolor{keywordflow}{else}
00526           \textcolor{vhdlchar}{read_cmd} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00527         \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00528 \textcolor{keyword}{        -- Checks whether to echo write cmd}
00529         \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write_cmd_echo} \textcolor{keywordflow}{AND} \textcolor{keywordflow}{NOT}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write_cmd}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00530           \textcolor{vhdlchar}{write_cmd} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00531           \textcolor{vhdlchar}{write_cmd_echo} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00532 \textcolor{keyword}{        -- This is a write command}
00533         \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"100"}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00534           \textcolor{vhdlchar}{write_cmd} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00535           \textcolor{vhdlchar}{write_cmd_echo} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00536           \textcolor{vhdlchar}{write_burst_length_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{a}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00537         \textcolor{keywordflow}{else}
00538           \textcolor{vhdlchar}{write_cmd} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00539         \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00540 \textcolor{keyword}{        -- This is an activate - store the chip/row/bank address in the same order as the DDR controller}
00541         \textcolor{keywordflow}{if} \textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"011"}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00542           \textcolor{vhdlchar}{open_rows}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{CONV\_INTEGER}\textcolor{vhdlchar}{(}\textcolor{comment}{UNSIGNED}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{current_row}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{a};
00543         \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00544       \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00545     \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00546 
00547   \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00548 
00549 \textcolor{keyword}{  -- Pipes are flushed here}
00550   \textcolor{keywordflow}{process} (clk, reset_n)
00551 \textcolor{vhdlkeyword}{  begin}
00552     \textcolor{keywordflow}{if} \textcolor{vhdlchar}{reset_n} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00553       \textcolor{vhdlchar}{wr_addr_pipe_1} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00554       \textcolor{vhdlchar}{wr_addr_pipe_2} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00555       \textcolor{vhdlchar}{wr_addr_pipe_3} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00556       \textcolor{vhdlchar}{wr_addr_pipe_4} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00557       \textcolor{vhdlchar}{wr_addr_pipe_5} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00558       \textcolor{vhdlchar}{wr_addr_pipe_6} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00559       \textcolor{vhdlchar}{wr_addr_pipe_7} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00560       \textcolor{vhdlchar}{wr_addr_pipe_8} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00561       \textcolor{vhdlchar}{wr_addr_pipe_9} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00562       \textcolor{vhdlchar}{wr_addr_pipe_10} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00563       \textcolor{vhdlchar}{wr_addr_pipe_11} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00564       \textcolor{vhdlchar}{wr_addr_pipe_12} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00565       \textcolor{vhdlchar}{wr_addr_pipe_13} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00566       \textcolor{vhdlchar}{wr_addr_pipe_14} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00567       \textcolor{vhdlchar}{wr_addr_pipe_15} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00568       \textcolor{vhdlchar}{wr_addr_pipe_16} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00569       \textcolor{vhdlchar}{wr_addr_pipe_17} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00570       \textcolor{vhdlchar}{wr_addr_pipe_18} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00571       \textcolor{vhdlchar}{rd_addr_pipe_1} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00572       \textcolor{vhdlchar}{rd_addr_pipe_2} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00573       \textcolor{vhdlchar}{rd_addr_pipe_3} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00574       \textcolor{vhdlchar}{rd_addr_pipe_4} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00575       \textcolor{vhdlchar}{rd_addr_pipe_5} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00576       \textcolor{vhdlchar}{rd_addr_pipe_6} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00577       \textcolor{vhdlchar}{rd_addr_pipe_7} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00578       \textcolor{vhdlchar}{rd_addr_pipe_8} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00579       \textcolor{vhdlchar}{rd_addr_pipe_9} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00580       \textcolor{vhdlchar}{rd_addr_pipe_10} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00581       \textcolor{vhdlchar}{rd_addr_pipe_11} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00582       \textcolor{vhdlchar}{rd_addr_pipe_12} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00583       \textcolor{vhdlchar}{rd_addr_pipe_13} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00584       \textcolor{vhdlchar}{rd_addr_pipe_14} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00585       \textcolor{vhdlchar}{rd_addr_pipe_15} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00586       \textcolor{vhdlchar}{rd_addr_pipe_16} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00587       \textcolor{vhdlchar}{rd_addr_pipe_17} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00588       \textcolor{vhdlchar}{rd_addr_pipe_18} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00589       \textcolor{vhdlchar}{rd_addr_pipe_19} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00590       \textcolor{vhdlchar}{rd_addr_pipe_20} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00591       \textcolor{vhdlchar}{rd_addr_pipe_21} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00592     \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{clk} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00593 \textcolor{keyword}{      -- No Activity if the clock is}
00594       \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cke}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00595         \textcolor{vhdlchar}{rd_addr_pipe_21} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_20};
00596         \textcolor{vhdlchar}{rd_addr_pipe_20} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_19};
00597         \textcolor{vhdlchar}{rd_addr_pipe_19} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_18};
00598         \textcolor{vhdlchar}{rd_addr_pipe_18} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_17};
00599         \textcolor{vhdlchar}{rd_addr_pipe_17} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_16};
00600         \textcolor{vhdlchar}{rd_addr_pipe_16} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_15};
00601         \textcolor{vhdlchar}{rd_addr_pipe_15} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_14};
00602         \textcolor{vhdlchar}{rd_addr_pipe_14} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_13};
00603         \textcolor{vhdlchar}{rd_addr_pipe_13} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_12};
00604         \textcolor{vhdlchar}{rd_addr_pipe_12} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_11};
00605         \textcolor{vhdlchar}{rd_addr_pipe_11} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_10};
00606         \textcolor{vhdlchar}{rd_addr_pipe_10} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_9};
00607         \textcolor{vhdlchar}{rd_addr_pipe_9} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_8};
00608         \textcolor{vhdlchar}{rd_addr_pipe_8} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_7};
00609         \textcolor{vhdlchar}{rd_addr_pipe_7} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_6};
00610         \textcolor{vhdlchar}{rd_addr_pipe_6} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_5};
00611         \textcolor{vhdlchar}{rd_addr_pipe_5} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_4};
00612         \textcolor{vhdlchar}{rd_addr_pipe_4} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_3};
00613         \textcolor{vhdlchar}{rd_addr_pipe_3} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_2};
00614         \textcolor{vhdlchar}{rd_addr_pipe_2} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_1};
00615         \textcolor{vhdlchar}{rd_addr_pipe_1} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_0};
00616         \textcolor{vhdlchar}{rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{25} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00617         \textcolor{vhdlchar}{rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{to\_std\_logic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"101"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00618         \textcolor{vhdlchar}{wr_addr_pipe_18} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_addr_pipe_17};
00619         \textcolor{vhdlchar}{wr_addr_pipe_17} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_addr_pipe_16};
00620         \textcolor{vhdlchar}{wr_addr_pipe_16} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_addr_pipe_15};
00621         \textcolor{vhdlchar}{wr_addr_pipe_15} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_addr_pipe_14};
00622         \textcolor{vhdlchar}{wr_addr_pipe_14} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_addr_pipe_13};
00623         \textcolor{vhdlchar}{wr_addr_pipe_13} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_addr_pipe_12};
00624         \textcolor{vhdlchar}{wr_addr_pipe_12} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_addr_pipe_11};
00625         \textcolor{vhdlchar}{wr_addr_pipe_11} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_addr_pipe_10};
00626         \textcolor{vhdlchar}{wr_addr_pipe_10} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_addr_pipe_9};
00627         \textcolor{vhdlchar}{wr_addr_pipe_9} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_addr_pipe_8};
00628         \textcolor{vhdlchar}{wr_addr_pipe_8} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_addr_pipe_7};
00629         \textcolor{vhdlchar}{wr_addr_pipe_7} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_addr_pipe_6};
00630         \textcolor{vhdlchar}{wr_addr_pipe_6} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_addr_pipe_5};
00631         \textcolor{vhdlchar}{wr_addr_pipe_5} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_addr_pipe_4};
00632         \textcolor{vhdlchar}{wr_addr_pipe_4} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_addr_pipe_3};
00633         \textcolor{vhdlchar}{wr_addr_pipe_3} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_addr_pipe_2};
00634         \textcolor{vhdlchar}{wr_addr_pipe_2} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_addr_pipe_1};
00635         \textcolor{vhdlchar}{wr_addr_pipe_1} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_addr_pipe_0};
00636         \textcolor{vhdlchar}{wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{25} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00637         \textcolor{vhdlchar}{wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{to\_std\_logic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"100"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00638         \textcolor{vhdlchar}{wr_addr_delayed_r} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_addr_delayed};
00639         \textcolor{vhdlchar}{write_burst_length_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{25} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{write_burst_length_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00640       \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00641     \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00642 
00643   \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00644 
00645 \textcolor{keyword}{  -- Decode CAS Latency from bits a[6:4]}
00646   \textcolor{keywordflow}{process} (clk)
00647 \textcolor{vhdlkeyword}{  begin}
00648     \textcolor{keywordflow}{if} \textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{clk} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00649 \textcolor{keyword}{      -- No Activity if the clock is disabled}
00650       \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cke}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00651 \textcolor{keyword}{        --Load mode register - set CAS latency, burst mode and length}
00652         \textcolor{keywordflow}{if} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ba} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00653           \textcolor{vhdlchar}{burstmode} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{a}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)};
00654           \textcolor{vhdlchar}{burstlength} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_SLL}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{a}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00655 \textcolor{keyword}{          --CAS Latency = 3.0}
00656           \textcolor{keywordflow}{if} \textcolor{vhdlchar}{a}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"011"}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00657             \textcolor{vhdlchar}{tcl} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0010"}\textcolor{vhdlchar}{)};
00658 \textcolor{keyword}{          --CAS Latency = 4.0}
00659           \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{a}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"100"}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00660             \textcolor{vhdlchar}{tcl} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0011"}\textcolor{vhdlchar}{)};
00661 \textcolor{keyword}{          --CAS Latency = 5.0}
00662           \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{a}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"101"}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00663             \textcolor{vhdlchar}{tcl} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0100"}\textcolor{vhdlchar}{)};
00664 \textcolor{keyword}{          --CAS Latency = 6.0}
00665           \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{a}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"110"}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00666             \textcolor{vhdlchar}{tcl} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0101"}\textcolor{vhdlchar}{)};
00667           \textcolor{keywordflow}{else}
00668             \textcolor{vhdlchar}{tcl} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0110"}\textcolor{vhdlchar}{)};
00669           \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00670 \textcolor{keyword}{        --Get additive latency}
00671         \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ba} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00672           \textcolor{vhdlchar}{additive_latency} \textcolor{vhdlchar}{<=} \textcolor{comment}{Std\_Logic\_Vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{A\_ToStdLogicVector}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      a}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00673         \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00674       \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00675     \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00676 
00677   \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00678 
00679 \textcolor{keyword}{  --Calculate actual write and read latency}
00680   \textcolor{keywordflow}{process} (additive_latency, tcl)
00681 \textcolor{vhdlkeyword}{  begin}
00682       \textcolor{vhdlchar}{read_latency} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{tcl}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{+} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      additive_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00683       \textcolor{vhdlchar}{write_latency} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{tcl}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{+} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      additive_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00684 
00685   \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00686 
00687 \textcolor{keyword}{  -- Burst support - make the wr\_addr & rd\_addr keep counting}
00688   \textcolor{keywordflow}{process} (clk, reset_n)
00689 \textcolor{vhdlkeyword}{  begin}
00690     \textcolor{keywordflow}{if} \textcolor{vhdlchar}{reset_n} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00691       \textcolor{vhdlchar}{wr_addr_pipe_0} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00692       \textcolor{vhdlchar}{rd_addr_pipe_0} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00693     \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{clk} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00694 \textcolor{keyword}{      -- Reset write address otherwise if the first write is partial it breaks!}
00695       \textcolor{keywordflow}{if} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ba} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00696         \textcolor{vhdlchar}{wr_addr_pipe_0} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00697         \textcolor{vhdlchar}{wr_burst_counter} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00698       \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"100"}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00699         \textcolor{vhdlchar}{wr_addr_pipe_0} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{ba} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{open_rows}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{CONV\_INTEGER}\textcolor{vhdlchar}{(}\textcolor{comment}{UNSIGNED}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{current_row}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      addr_col};
00700         \textcolor{vhdlchar}{wr_burst_counter}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{ba} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{open_rows}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{CONV\_INTEGER}\textcolor{vhdlchar}{(}\textcolor{comment}{UNSIGNED}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      current_row}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{addr_col}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{8} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)};
00701         \textcolor{vhdlchar}{wr_burst_counter}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_EXT} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      addr_col}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{+} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000000001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)};
00702       \textcolor{keywordflow}{elsif} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write_cmd} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{write_to_ram}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{write_cmd_echo}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00703         \textcolor{vhdlchar}{wr_addr_pipe_0} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_burst_counter};
00704         \textcolor{vhdlchar}{wr_burst_counter}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_EXT} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      wr_burst_counter}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{+} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000000001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)};
00705       \textcolor{keywordflow}{else}
00706         \textcolor{vhdlchar}{wr_addr_pipe_0} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00707       \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00708 \textcolor{keyword}{      -- Reset read address otherwise if the first write is partial it breaks!}
00709       \textcolor{keywordflow}{if} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ba} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00710         \textcolor{vhdlchar}{rd_addr_pipe_0} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00711       \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"101"}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00712         \textcolor{vhdlchar}{rd_addr_pipe_0} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{ba} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{open_rows}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{CONV\_INTEGER}\textcolor{vhdlchar}{(}\textcolor{comment}{UNSIGNED}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{current_row}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      addr_col};
00713         \textcolor{vhdlchar}{rd_burst_counter}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{ba} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{open_rows}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{CONV\_INTEGER}\textcolor{vhdlchar}{(}\textcolor{comment}{UNSIGNED}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      current_row}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{addr_col}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{8} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)};
00714         \textcolor{vhdlchar}{rd_burst_counter}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_EXT} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      addr_col}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{+} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000000001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)};
00715       \textcolor{keywordflow}{elsif} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{read_cmd} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{dq_valid}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{read_valid}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{read_cmd_echo}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00716         \textcolor{vhdlchar}{rd_addr_pipe_0} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_burst_counter};
00717         \textcolor{vhdlchar}{rd_burst_counter}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_EXT} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      rd_burst_counter}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{+} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000000001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)};
00718       \textcolor{keywordflow}{else}
00719         \textcolor{vhdlchar}{rd_addr_pipe_0} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00720       \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00721     \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00722 
00723   \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00724 
00725 \textcolor{keyword}{  -- read data transition from single to double clock rate}
00726   \textcolor{keywordflow}{process} (clk)
00727 \textcolor{vhdlkeyword}{  begin}
00728     \textcolor{keywordflow}{if} \textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{clk} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00729       \textcolor{vhdlchar}{first_half_dq} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{read_data}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{16}\textcolor{vhdlchar}{)};
00730       \textcolor{vhdlchar}{second_half_dq} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{read_data}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00731     \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00732 
00733   \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00734 
00735   \textcolor{vhdlchar}{read_dq} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{second_half_dq}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      first_half_dq}\textcolor{vhdlchar}{)};
00736   \textcolor{vhdlchar}{dq_temp} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{dq_valid}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{read_dq}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_REP}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{Z}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{16}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00737   \textcolor{vhdlchar}{dqs_temp} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{dqs_valid}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_REP}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_REP}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{Z}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00738   \textcolor{vhdlchar}{mem_dqs} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{dqs_temp};
00739   \textcolor{vhdlchar}{mem_dq} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{dq_temp};
00740 \textcolor{keyword}{  --Pipelining registers for burst counting}
00741   \textcolor{keywordflow}{process} (clk)
00742 \textcolor{vhdlkeyword}{  begin}
00743     \textcolor{keywordflow}{if} \textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{clk} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00744       \textcolor{vhdlchar}{write_valid_r} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{write_valid};
00745       \textcolor{vhdlchar}{read_valid_r} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{read_valid};
00746       \textcolor{vhdlchar}{write_valid_r2} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{write_valid_r};
00747       \textcolor{vhdlchar}{write_valid_r3} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{write_valid_r2};
00748       \textcolor{vhdlchar}{write_to_ram_r} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{write_to_ram};
00749       \textcolor{vhdlchar}{read_valid_r2} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{read_valid_r};
00750       \textcolor{vhdlchar}{read_valid_r3} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{read_valid_r2};
00751       \textcolor{vhdlchar}{read_valid_r4} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{read_valid_r3};
00752     \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00753 
00754   \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00755 
00756   \textcolor{vhdlchar}{write_to_ram} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{burstlength}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_valid} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{write_valid_r}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{write_valid_r2}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{write_valid_r3}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_valid} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{write_valid_r}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00757   \textcolor{vhdlchar}{dq_valid} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{burstlength}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{read_valid_r} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      read_valid_r2}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{read_valid_r3}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{read_valid_r4}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{read_valid_r} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      read_valid_r2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00758   \textcolor{vhdlchar}{dqs_valid} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{dq_valid} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{dqs_valid_temp};
00759 \textcolor{keyword}{  -- }
00760   \textcolor{keywordflow}{process} (clk)
00761 \textcolor{vhdlkeyword}{  begin}
00762     \textcolor{keywordflow}{if} \textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{clk} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00763       \textcolor{vhdlchar}{dqs_valid_temp} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{read_valid};
00764     \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00765 
00766   \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00767 
00768 \textcolor{keyword}{  --capture first half of write data with rising edge of DQS, for simulation use only 1 DQS pin}
00769   \textcolor{keywordflow}{process} (mem_dqs)
00770 \textcolor{vhdlkeyword}{  begin}
00771     \textcolor{keywordflow}{if} \textcolor{vhdlchar}{mem_dqs}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{mem_dqs}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00772       \textcolor{vhdlchar}{dq_captured}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=}  \textcolor{keywordflow}{transport} \textcolor{vhdlchar}{mem_dq}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{after} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}.\textcolor{vhdllogic}{1} \textcolor{vhdlchar}{ns} ;
00773       \textcolor{vhdlchar}{dm_captured}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=}  \textcolor{keywordflow}{transport} \textcolor{vhdlchar}{mem_dm}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{after} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}.\textcolor{vhdllogic}{1} \textcolor{vhdlchar}{ns} ;
00774     \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00775 
00776   \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00777 
00778 \textcolor{keyword}{  --capture second half of write data with falling edge of DQS, for simulation use only 1 DQS pin}
00779   \textcolor{keywordflow}{process} (mem_dqs)
00780 \textcolor{vhdlkeyword}{  begin}
00781     \textcolor{keywordflow}{if} \textcolor{vhdlchar}{mem_dqs}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{mem_dqs}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00782       \textcolor{vhdlchar}{dq_captured}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{16}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=}  \textcolor{keywordflow}{transport} \textcolor{vhdlchar}{mem_dq}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{after} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}.\textcolor{vhdllogic}{1} \textcolor{vhdlchar}{ns} ;
00783       \textcolor{vhdlchar}{dm_captured}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=}  \textcolor{keywordflow}{transport} \textcolor{vhdlchar}{mem_dm}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{after} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}.\textcolor{vhdllogic}{1} \textcolor{vhdlchar}{ns} ;
00784     \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00785 
00786   \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00787 
00788 \textcolor{keyword}{  --Support for incomplete writes, do a read-modify-write with mem\_bytes and the write data}
00789   \textcolor{keywordflow}{process} (clk)
00790 \textcolor{vhdlkeyword}{  begin}
00791     \textcolor{keywordflow}{if} \textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{clk} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00792       \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write_to_ram}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00793         \textcolor{vhdlchar}{rmw_temp}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{dm_captured}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      mem_bytes}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{dq_captured}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00794       \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00795     \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00796 
00797   \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00798 
00799   \textcolor{keywordflow}{process} (clk)
00800 \textcolor{vhdlkeyword}{  begin}
00801     \textcolor{keywordflow}{if} \textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{clk} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00802       \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write_to_ram}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00803         \textcolor{vhdlchar}{rmw_temp}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{8}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{dm_captured}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      mem_bytes}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{8}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{dq_captured}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{8}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00804       \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00805     \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00806 
00807   \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00808 
00809   \textcolor{keywordflow}{process} (clk)
00810 \textcolor{vhdlkeyword}{  begin}
00811     \textcolor{keywordflow}{if} \textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{clk} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00812       \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write_to_ram}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00813         \textcolor{vhdlchar}{rmw_temp}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{23} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{16}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{dm_captured}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      mem_bytes}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{23} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{16}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{dq_captured}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{23} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{16}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00814       \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00815     \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00816 
00817   \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00818 
00819   \textcolor{keywordflow}{process} (clk)
00820 \textcolor{vhdlkeyword}{  begin}
00821     \textcolor{keywordflow}{if} \textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{clk} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00822       \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write_to_ram}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00823         \textcolor{vhdlchar}{rmw_temp}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{24}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{dm_captured}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      mem_bytes}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{24}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{dq_captured}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{24}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00824       \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00825     \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00826 
00827   \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00828 
00829 \textcolor{keyword}{  --DDR2 has variable write latency too, so use write\_latency to select which pipeline stage drives valid}
00830   \textcolor{vhdlchar}{write_valid} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000010"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000011"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000100"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000101"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000110"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000111"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{8}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001010"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{10}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001011"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{11}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001100"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{12}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001101"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{13}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001110"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{14}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001111"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000010000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{16}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000010001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{17}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{18}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00831 \textcolor{keyword}{  --DDR2 has variable write latency too, so use write\_latency to select which pipeline stage drives addr}
00832   \textcolor{vhdlchar}{wr_addr_delayed} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_addr_pipe_0}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_addr_pipe_1}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000010"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_addr_pipe_2}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000011"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_addr_pipe_3}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000100"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_addr_pipe_4}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000101"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_addr_pipe_5}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000110"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_addr_pipe_6}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000111"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_addr_pipe_7}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_addr_pipe_8}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_addr_pipe_9}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001010"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_addr_pipe_10}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001011"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_addr_pipe_11}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001100"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_addr_pipe_12}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001101"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_addr_pipe_13}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001110"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_addr_pipe_14}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001111"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_addr_pipe_15}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000010000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_addr_pipe_16}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000010001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_addr_pipe_17}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{wr_addr_pipe_18}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00833   \textcolor{vhdlchar}{burst_term} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00834   \textcolor{vhdlchar}{mem_bytes} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{to\_std\_logic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{rmw_address} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{
      wr_addr_delayed_r}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{write_to_ram_r}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{rmw_temp}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{read_data}\textcolor{vhdlchar}{)};
00835   \textcolor{vhdlchar}{rmw_address} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write_to_ram}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_addr_delayed}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{read_addr_delayed}\textcolor{vhdlchar}{)};
00836 \textcolor{keyword}{  --use read\_latency to select which pipeline stage drives addr}
00837   \textcolor{vhdlchar}{read_addr_delayed} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_0}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_1}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000010"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_2}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000011"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_3}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000100"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_4}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000101"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_5}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000110"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_6}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000111"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_7}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_8}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_9}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001010"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_10}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001011"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_11}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001100"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_12}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001101"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_13}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001110"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_14}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001111"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_15}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000010000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_16}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000010001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_17}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000010010"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_18}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000010011"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_19}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000010100"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_20}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{rd_addr_pipe_21}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00838 \textcolor{keyword}{  --use read\_latency to select which pipeline stage drives valid}
00839   \textcolor{vhdlchar}{read_valid} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000010"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000011"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000100"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000101"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000110"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000111"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{8}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001010"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{10}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001011"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{11}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001100"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{12}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001101"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{13}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001110"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{14}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001111"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000010000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{16}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000010001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{17}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000010010"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{18}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000010011"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{19}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000010100"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{20}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{21}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00840 \textcolor{keyword}{--synthesis translate\_off}
00841     \textcolor{vhdlchar}{txt_code} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{
      "010011000100110101010010"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{
      "010000010101001001000110"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"010"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{
      "010100000101001001000101"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"011"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{
      "010000010100001101010100"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"100"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{
      "001000000101011101010010"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"101"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{
      "001000000101001001000100"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"110"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{
      "010000100101001101010100"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"111"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{
      "010011100100111101010000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"010000100100000101000100"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00842 \textcolor{keyword}{--synthesis translate\_on}
00843 
00844 \textcolor{keywordflow}{end} \textcolor{vhdlchar}{europa};
00845 
\end{DoxyCode}
