
C3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004134  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e0  080042e4  080042e4  000142e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080044c4  080044c4  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  080044c4  080044c4  000144c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080044cc  080044cc  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080044cc  080044cc  000144cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080044d0  080044d0  000144d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080044d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020074  2**0
                  CONTENTS
 10 .bss          00004034  20000074  20000074  00020074  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200040a8  200040a8  00020074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000de71  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002260  00000000  00000000  0002df15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b50  00000000  00000000  00030178  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000a78  00000000  00000000  00030cc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025676  00000000  00000000  00031740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000cd09  00000000  00000000  00056db6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e3de2  00000000  00000000  00063abf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001478a1  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003108  00000000  00000000  001478f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000074 	.word	0x20000074
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080042cc 	.word	0x080042cc

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000078 	.word	0x20000078
 80001ec:	080042cc 	.word	0x080042cc

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002b4:	f000 b974 	b.w	80005a0 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	4604      	mov	r4, r0
 80002d8:	468e      	mov	lr, r1
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d14d      	bne.n	800037a <__udivmoddi4+0xaa>
 80002de:	428a      	cmp	r2, r1
 80002e0:	4694      	mov	ip, r2
 80002e2:	d969      	bls.n	80003b8 <__udivmoddi4+0xe8>
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	b152      	cbz	r2, 8000300 <__udivmoddi4+0x30>
 80002ea:	fa01 f302 	lsl.w	r3, r1, r2
 80002ee:	f1c2 0120 	rsb	r1, r2, #32
 80002f2:	fa20 f101 	lsr.w	r1, r0, r1
 80002f6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002fa:	ea41 0e03 	orr.w	lr, r1, r3
 80002fe:	4094      	lsls	r4, r2
 8000300:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000304:	0c21      	lsrs	r1, r4, #16
 8000306:	fbbe f6f8 	udiv	r6, lr, r8
 800030a:	fa1f f78c 	uxth.w	r7, ip
 800030e:	fb08 e316 	mls	r3, r8, r6, lr
 8000312:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000316:	fb06 f107 	mul.w	r1, r6, r7
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000326:	f080 811f 	bcs.w	8000568 <__udivmoddi4+0x298>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 811c 	bls.w	8000568 <__udivmoddi4+0x298>
 8000330:	3e02      	subs	r6, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a5b      	subs	r3, r3, r1
 8000336:	b2a4      	uxth	r4, r4
 8000338:	fbb3 f0f8 	udiv	r0, r3, r8
 800033c:	fb08 3310 	mls	r3, r8, r0, r3
 8000340:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000344:	fb00 f707 	mul.w	r7, r0, r7
 8000348:	42a7      	cmp	r7, r4
 800034a:	d90a      	bls.n	8000362 <__udivmoddi4+0x92>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000354:	f080 810a 	bcs.w	800056c <__udivmoddi4+0x29c>
 8000358:	42a7      	cmp	r7, r4
 800035a:	f240 8107 	bls.w	800056c <__udivmoddi4+0x29c>
 800035e:	4464      	add	r4, ip
 8000360:	3802      	subs	r0, #2
 8000362:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000366:	1be4      	subs	r4, r4, r7
 8000368:	2600      	movs	r6, #0
 800036a:	b11d      	cbz	r5, 8000374 <__udivmoddi4+0xa4>
 800036c:	40d4      	lsrs	r4, r2
 800036e:	2300      	movs	r3, #0
 8000370:	e9c5 4300 	strd	r4, r3, [r5]
 8000374:	4631      	mov	r1, r6
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d909      	bls.n	8000392 <__udivmoddi4+0xc2>
 800037e:	2d00      	cmp	r5, #0
 8000380:	f000 80ef 	beq.w	8000562 <__udivmoddi4+0x292>
 8000384:	2600      	movs	r6, #0
 8000386:	e9c5 0100 	strd	r0, r1, [r5]
 800038a:	4630      	mov	r0, r6
 800038c:	4631      	mov	r1, r6
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	fab3 f683 	clz	r6, r3
 8000396:	2e00      	cmp	r6, #0
 8000398:	d14a      	bne.n	8000430 <__udivmoddi4+0x160>
 800039a:	428b      	cmp	r3, r1
 800039c:	d302      	bcc.n	80003a4 <__udivmoddi4+0xd4>
 800039e:	4282      	cmp	r2, r0
 80003a0:	f200 80f9 	bhi.w	8000596 <__udivmoddi4+0x2c6>
 80003a4:	1a84      	subs	r4, r0, r2
 80003a6:	eb61 0303 	sbc.w	r3, r1, r3
 80003aa:	2001      	movs	r0, #1
 80003ac:	469e      	mov	lr, r3
 80003ae:	2d00      	cmp	r5, #0
 80003b0:	d0e0      	beq.n	8000374 <__udivmoddi4+0xa4>
 80003b2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003b6:	e7dd      	b.n	8000374 <__udivmoddi4+0xa4>
 80003b8:	b902      	cbnz	r2, 80003bc <__udivmoddi4+0xec>
 80003ba:	deff      	udf	#255	; 0xff
 80003bc:	fab2 f282 	clz	r2, r2
 80003c0:	2a00      	cmp	r2, #0
 80003c2:	f040 8092 	bne.w	80004ea <__udivmoddi4+0x21a>
 80003c6:	eba1 010c 	sub.w	r1, r1, ip
 80003ca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ce:	fa1f fe8c 	uxth.w	lr, ip
 80003d2:	2601      	movs	r6, #1
 80003d4:	0c20      	lsrs	r0, r4, #16
 80003d6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003da:	fb07 1113 	mls	r1, r7, r3, r1
 80003de:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003e2:	fb0e f003 	mul.w	r0, lr, r3
 80003e6:	4288      	cmp	r0, r1
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x12c>
 80003ea:	eb1c 0101 	adds.w	r1, ip, r1
 80003ee:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x12a>
 80003f4:	4288      	cmp	r0, r1
 80003f6:	f200 80cb 	bhi.w	8000590 <__udivmoddi4+0x2c0>
 80003fa:	4643      	mov	r3, r8
 80003fc:	1a09      	subs	r1, r1, r0
 80003fe:	b2a4      	uxth	r4, r4
 8000400:	fbb1 f0f7 	udiv	r0, r1, r7
 8000404:	fb07 1110 	mls	r1, r7, r0, r1
 8000408:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800040c:	fb0e fe00 	mul.w	lr, lr, r0
 8000410:	45a6      	cmp	lr, r4
 8000412:	d908      	bls.n	8000426 <__udivmoddi4+0x156>
 8000414:	eb1c 0404 	adds.w	r4, ip, r4
 8000418:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x154>
 800041e:	45a6      	cmp	lr, r4
 8000420:	f200 80bb 	bhi.w	800059a <__udivmoddi4+0x2ca>
 8000424:	4608      	mov	r0, r1
 8000426:	eba4 040e 	sub.w	r4, r4, lr
 800042a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800042e:	e79c      	b.n	800036a <__udivmoddi4+0x9a>
 8000430:	f1c6 0720 	rsb	r7, r6, #32
 8000434:	40b3      	lsls	r3, r6
 8000436:	fa22 fc07 	lsr.w	ip, r2, r7
 800043a:	ea4c 0c03 	orr.w	ip, ip, r3
 800043e:	fa20 f407 	lsr.w	r4, r0, r7
 8000442:	fa01 f306 	lsl.w	r3, r1, r6
 8000446:	431c      	orrs	r4, r3
 8000448:	40f9      	lsrs	r1, r7
 800044a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800044e:	fa00 f306 	lsl.w	r3, r0, r6
 8000452:	fbb1 f8f9 	udiv	r8, r1, r9
 8000456:	0c20      	lsrs	r0, r4, #16
 8000458:	fa1f fe8c 	uxth.w	lr, ip
 800045c:	fb09 1118 	mls	r1, r9, r8, r1
 8000460:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000464:	fb08 f00e 	mul.w	r0, r8, lr
 8000468:	4288      	cmp	r0, r1
 800046a:	fa02 f206 	lsl.w	r2, r2, r6
 800046e:	d90b      	bls.n	8000488 <__udivmoddi4+0x1b8>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000478:	f080 8088 	bcs.w	800058c <__udivmoddi4+0x2bc>
 800047c:	4288      	cmp	r0, r1
 800047e:	f240 8085 	bls.w	800058c <__udivmoddi4+0x2bc>
 8000482:	f1a8 0802 	sub.w	r8, r8, #2
 8000486:	4461      	add	r1, ip
 8000488:	1a09      	subs	r1, r1, r0
 800048a:	b2a4      	uxth	r4, r4
 800048c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000490:	fb09 1110 	mls	r1, r9, r0, r1
 8000494:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000498:	fb00 fe0e 	mul.w	lr, r0, lr
 800049c:	458e      	cmp	lr, r1
 800049e:	d908      	bls.n	80004b2 <__udivmoddi4+0x1e2>
 80004a0:	eb1c 0101 	adds.w	r1, ip, r1
 80004a4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004a8:	d26c      	bcs.n	8000584 <__udivmoddi4+0x2b4>
 80004aa:	458e      	cmp	lr, r1
 80004ac:	d96a      	bls.n	8000584 <__udivmoddi4+0x2b4>
 80004ae:	3802      	subs	r0, #2
 80004b0:	4461      	add	r1, ip
 80004b2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004b6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ba:	eba1 010e 	sub.w	r1, r1, lr
 80004be:	42a1      	cmp	r1, r4
 80004c0:	46c8      	mov	r8, r9
 80004c2:	46a6      	mov	lr, r4
 80004c4:	d356      	bcc.n	8000574 <__udivmoddi4+0x2a4>
 80004c6:	d053      	beq.n	8000570 <__udivmoddi4+0x2a0>
 80004c8:	b15d      	cbz	r5, 80004e2 <__udivmoddi4+0x212>
 80004ca:	ebb3 0208 	subs.w	r2, r3, r8
 80004ce:	eb61 010e 	sbc.w	r1, r1, lr
 80004d2:	fa01 f707 	lsl.w	r7, r1, r7
 80004d6:	fa22 f306 	lsr.w	r3, r2, r6
 80004da:	40f1      	lsrs	r1, r6
 80004dc:	431f      	orrs	r7, r3
 80004de:	e9c5 7100 	strd	r7, r1, [r5]
 80004e2:	2600      	movs	r6, #0
 80004e4:	4631      	mov	r1, r6
 80004e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	40d8      	lsrs	r0, r3
 80004f0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f4:	fa21 f303 	lsr.w	r3, r1, r3
 80004f8:	4091      	lsls	r1, r2
 80004fa:	4301      	orrs	r1, r0
 80004fc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000500:	fa1f fe8c 	uxth.w	lr, ip
 8000504:	fbb3 f0f7 	udiv	r0, r3, r7
 8000508:	fb07 3610 	mls	r6, r7, r0, r3
 800050c:	0c0b      	lsrs	r3, r1, #16
 800050e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000512:	fb00 f60e 	mul.w	r6, r0, lr
 8000516:	429e      	cmp	r6, r3
 8000518:	fa04 f402 	lsl.w	r4, r4, r2
 800051c:	d908      	bls.n	8000530 <__udivmoddi4+0x260>
 800051e:	eb1c 0303 	adds.w	r3, ip, r3
 8000522:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000526:	d22f      	bcs.n	8000588 <__udivmoddi4+0x2b8>
 8000528:	429e      	cmp	r6, r3
 800052a:	d92d      	bls.n	8000588 <__udivmoddi4+0x2b8>
 800052c:	3802      	subs	r0, #2
 800052e:	4463      	add	r3, ip
 8000530:	1b9b      	subs	r3, r3, r6
 8000532:	b289      	uxth	r1, r1
 8000534:	fbb3 f6f7 	udiv	r6, r3, r7
 8000538:	fb07 3316 	mls	r3, r7, r6, r3
 800053c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000540:	fb06 f30e 	mul.w	r3, r6, lr
 8000544:	428b      	cmp	r3, r1
 8000546:	d908      	bls.n	800055a <__udivmoddi4+0x28a>
 8000548:	eb1c 0101 	adds.w	r1, ip, r1
 800054c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000550:	d216      	bcs.n	8000580 <__udivmoddi4+0x2b0>
 8000552:	428b      	cmp	r3, r1
 8000554:	d914      	bls.n	8000580 <__udivmoddi4+0x2b0>
 8000556:	3e02      	subs	r6, #2
 8000558:	4461      	add	r1, ip
 800055a:	1ac9      	subs	r1, r1, r3
 800055c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000560:	e738      	b.n	80003d4 <__udivmoddi4+0x104>
 8000562:	462e      	mov	r6, r5
 8000564:	4628      	mov	r0, r5
 8000566:	e705      	b.n	8000374 <__udivmoddi4+0xa4>
 8000568:	4606      	mov	r6, r0
 800056a:	e6e3      	b.n	8000334 <__udivmoddi4+0x64>
 800056c:	4618      	mov	r0, r3
 800056e:	e6f8      	b.n	8000362 <__udivmoddi4+0x92>
 8000570:	454b      	cmp	r3, r9
 8000572:	d2a9      	bcs.n	80004c8 <__udivmoddi4+0x1f8>
 8000574:	ebb9 0802 	subs.w	r8, r9, r2
 8000578:	eb64 0e0c 	sbc.w	lr, r4, ip
 800057c:	3801      	subs	r0, #1
 800057e:	e7a3      	b.n	80004c8 <__udivmoddi4+0x1f8>
 8000580:	4646      	mov	r6, r8
 8000582:	e7ea      	b.n	800055a <__udivmoddi4+0x28a>
 8000584:	4620      	mov	r0, r4
 8000586:	e794      	b.n	80004b2 <__udivmoddi4+0x1e2>
 8000588:	4640      	mov	r0, r8
 800058a:	e7d1      	b.n	8000530 <__udivmoddi4+0x260>
 800058c:	46d0      	mov	r8, sl
 800058e:	e77b      	b.n	8000488 <__udivmoddi4+0x1b8>
 8000590:	3b02      	subs	r3, #2
 8000592:	4461      	add	r1, ip
 8000594:	e732      	b.n	80003fc <__udivmoddi4+0x12c>
 8000596:	4630      	mov	r0, r6
 8000598:	e709      	b.n	80003ae <__udivmoddi4+0xde>
 800059a:	4464      	add	r4, ip
 800059c:	3802      	subs	r0, #2
 800059e:	e742      	b.n	8000426 <__udivmoddi4+0x156>

080005a0 <__aeabi_idiv0>:
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop

080005a4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005a4:	b480      	push	{r7}
 80005a6:	b085      	sub	sp, #20
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	60f8      	str	r0, [r7, #12]
 80005ac:	60b9      	str	r1, [r7, #8]
 80005ae:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005b0:	68fb      	ldr	r3, [r7, #12]
 80005b2:	4a07      	ldr	r2, [pc, #28]	; (80005d0 <vApplicationGetIdleTaskMemory+0x2c>)
 80005b4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005b6:	68bb      	ldr	r3, [r7, #8]
 80005b8:	4a06      	ldr	r2, [pc, #24]	; (80005d4 <vApplicationGetIdleTaskMemory+0x30>)
 80005ba:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	2280      	movs	r2, #128	; 0x80
 80005c0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005c2:	bf00      	nop
 80005c4:	3714      	adds	r7, #20
 80005c6:	46bd      	mov	sp, r7
 80005c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop
 80005d0:	20000090 	.word	0x20000090
 80005d4:	200000e4 	.word	0x200000e4

080005d8 <vPrintString>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void vPrintString( const char *pcString )
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b082      	sub	sp, #8
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
	/* Print the string, using a critical section as a crude method of mutual
	exclusion. */
	taskENTER_CRITICAL();
 80005e0:	f002 ff08 	bl	80033f4 <vPortEnterCritical>

		HAL_UART_Transmit(&huart3, (uint8_t *)pcString, (uint16_t) strlen((char *)pcString), 10);
 80005e4:	6878      	ldr	r0, [r7, #4]
 80005e6:	f7ff fe03 	bl	80001f0 <strlen>
 80005ea:	4603      	mov	r3, r0
 80005ec:	b29a      	uxth	r2, r3
 80005ee:	230a      	movs	r3, #10
 80005f0:	6879      	ldr	r1, [r7, #4]
 80005f2:	4804      	ldr	r0, [pc, #16]	; (8000604 <vPrintString+0x2c>)
 80005f4:	f001 fbd1 	bl	8001d9a <HAL_UART_Transmit>

	taskEXIT_CRITICAL();
 80005f8:	f002 ff2c 	bl	8003454 <vPortExitCritical>
}
 80005fc:	bf00      	nop
 80005fe:	3708      	adds	r7, #8
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}
 8000604:	200002f4 	.word	0x200002f4

08000608 <get_diff>:


TickType_t get_diff( void )
{
 8000608:	b480      	push	{r7}
 800060a:	b083      	sub	sp, #12
 800060c:	af00      	add	r7, sp, #0
    TickType_t tiempo;

    tiempo = keys_data.time_diff;
 800060e:	4b05      	ldr	r3, [pc, #20]	; (8000624 <get_diff+0x1c>)
 8000610:	68db      	ldr	r3, [r3, #12]
 8000612:	607b      	str	r3, [r7, #4]

    return tiempo;
 8000614:	687b      	ldr	r3, [r7, #4]
}
 8000616:	4618      	mov	r0, r3
 8000618:	370c      	adds	r7, #12
 800061a:	46bd      	mov	sp, r7
 800061c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000620:	4770      	bx	lr
 8000622:	bf00      	nop
 8000624:	200002e4 	.word	0x200002e4

08000628 <clear_diff>:


void clear_diff( void )
{
 8000628:	b480      	push	{r7}
 800062a:	af00      	add	r7, sp, #0
    keys_data.time_diff = KEYS_INVALID_TIME;
 800062c:	4b04      	ldr	r3, [pc, #16]	; (8000640 <clear_diff+0x18>)
 800062e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000632:	60da      	str	r2, [r3, #12]
}
 8000634:	bf00      	nop
 8000636:	46bd      	mov	sp, r7
 8000638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063c:	4770      	bx	lr
 800063e:	bf00      	nop
 8000640:	200002e4 	.word	0x200002e4

08000644 <task_tecla_led>:


// Implementacion de funcion de la tarea
void task_tecla_led( void* taskParmPtr )
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b092      	sub	sp, #72	; 0x48
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
    // ---------- CONFIGURACIONES ------------------------------
	char buffer [50];

	tecla_led_state_t tecla_led_state = TECLA;
 800064c:	2300      	movs	r3, #0
 800064e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	TickType_t dif;

	keys_data.state          = STATE_BUTTON_UP;  		// Set initial state
 8000652:	4b65      	ldr	r3, [pc, #404]	; (80007e8 <task_tecla_led+0x1a4>)
 8000654:	2200      	movs	r2, #0
 8000656:	701a      	strb	r2, [r3, #0]
    keys_data.time_down      = KEYS_INVALID_TIME;
 8000658:	4b63      	ldr	r3, [pc, #396]	; (80007e8 <task_tecla_led+0x1a4>)
 800065a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800065e:	605a      	str	r2, [r3, #4]
    keys_data.time_up        = KEYS_INVALID_TIME;
 8000660:	4b61      	ldr	r3, [pc, #388]	; (80007e8 <task_tecla_led+0x1a4>)
 8000662:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000666:	609a      	str	r2, [r3, #8]
    keys_data.time_diff      = KEYS_INVALID_TIME;
 8000668:	4b5f      	ldr	r3, [pc, #380]	; (80007e8 <task_tecla_led+0x1a4>)
 800066a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800066e:	60da      	str	r2, [r3, #12]

    vPrintString( "      Task: task_tecla_led\r\n" );
 8000670:	485e      	ldr	r0, [pc, #376]	; (80007ec <task_tecla_led+0x1a8>)
 8000672:	f7ff ffb1 	bl	80005d8 <vPrintString>

	// ---------- REPETIR POR SIEMPRE --------------------------
    while( 1 )
    {
    	if( tecla_led_state == TECLA)
 8000676:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800067a:	2b00      	cmp	r3, #0
 800067c:	d179      	bne.n	8000772 <task_tecla_led+0x12e>
    	{
    		switch( keys_data.state )
 800067e:	4b5a      	ldr	r3, [pc, #360]	; (80007e8 <task_tecla_led+0x1a4>)
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	2b03      	cmp	r3, #3
 8000684:	d868      	bhi.n	8000758 <task_tecla_led+0x114>
 8000686:	a201      	add	r2, pc, #4	; (adr r2, 800068c <task_tecla_led+0x48>)
 8000688:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800068c:	0800069d 	.word	0x0800069d
 8000690:	080006f1 	.word	0x080006f1
 8000694:	080006bb 	.word	0x080006bb
 8000698:	0800070f 	.word	0x0800070f
    		{
            	case STATE_BUTTON_UP:
            		/* CHECK TRANSITION CONDITIONS */
            		if (HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin))
 800069c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006a0:	4853      	ldr	r0, [pc, #332]	; (80007f0 <task_tecla_led+0x1ac>)
 80006a2:	f000 fe63 	bl	800136c <HAL_GPIO_ReadPin>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d05c      	beq.n	8000766 <task_tecla_led+0x122>
            		{
            			keys_data.state = STATE_BUTTON_FALLING;
 80006ac:	4b4e      	ldr	r3, [pc, #312]	; (80007e8 <task_tecla_led+0x1a4>)
 80006ae:	2202      	movs	r2, #2
 80006b0:	701a      	strb	r2, [r3, #0]
            			vPrintString( "            keys_data.state: STATE_BUTTON_FALLING\r\n" );
 80006b2:	4850      	ldr	r0, [pc, #320]	; (80007f4 <task_tecla_led+0x1b0>)
 80006b4:	f7ff ff90 	bl	80005d8 <vPrintString>
            		}
            		break;
 80006b8:	e055      	b.n	8000766 <task_tecla_led+0x122>

            	case STATE_BUTTON_FALLING:
            		/* ENTRY */

            		/* CHECK TRANSITION CONDITIONS */
            		if (HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin))
 80006ba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006be:	484c      	ldr	r0, [pc, #304]	; (80007f0 <task_tecla_led+0x1ac>)
 80006c0:	f000 fe54 	bl	800136c <HAL_GPIO_ReadPin>
 80006c4:	4603      	mov	r3, r0
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d00b      	beq.n	80006e2 <task_tecla_led+0x9e>
            		{
            			keys_data.state = STATE_BUTTON_DOWN;
 80006ca:	4b47      	ldr	r3, [pc, #284]	; (80007e8 <task_tecla_led+0x1a4>)
 80006cc:	2201      	movs	r2, #1
 80006ce:	701a      	strb	r2, [r3, #0]
            			vPrintString( "            keys_data.state: STATE_BUTTON_DOWN\r\n" );
 80006d0:	4849      	ldr	r0, [pc, #292]	; (80007f8 <task_tecla_led+0x1b4>)
 80006d2:	f7ff ff81 	bl	80005d8 <vPrintString>

            			/* ACCION DEL EVENTO !*/
            			keys_data.time_down = xTaskGetTickCount();
 80006d6:	f002 fae1 	bl	8002c9c <xTaskGetTickCount>
 80006da:	4603      	mov	r3, r0
 80006dc:	4a42      	ldr	r2, [pc, #264]	; (80007e8 <task_tecla_led+0x1a4>)
 80006de:	6053      	str	r3, [r2, #4]
            			keys_data.state = STATE_BUTTON_UP;
                    	vPrintString( "            keys_data.state: STATE_BUTTON_UP\r\n" );
            		}

            		/* LEAVE */
            		break;
 80006e0:	e044      	b.n	800076c <task_tecla_led+0x128>
            			keys_data.state = STATE_BUTTON_UP;
 80006e2:	4b41      	ldr	r3, [pc, #260]	; (80007e8 <task_tecla_led+0x1a4>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	701a      	strb	r2, [r3, #0]
                    	vPrintString( "            keys_data.state: STATE_BUTTON_UP\r\n" );
 80006e8:	4844      	ldr	r0, [pc, #272]	; (80007fc <task_tecla_led+0x1b8>)
 80006ea:	f7ff ff75 	bl	80005d8 <vPrintString>
            		break;
 80006ee:	e03d      	b.n	800076c <task_tecla_led+0x128>

            	case STATE_BUTTON_DOWN:
            		/* CHECK TRANSITION CONDITIONS */
            		if (!HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin))
 80006f0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006f4:	483e      	ldr	r0, [pc, #248]	; (80007f0 <task_tecla_led+0x1ac>)
 80006f6:	f000 fe39 	bl	800136c <HAL_GPIO_ReadPin>
 80006fa:	4603      	mov	r3, r0
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d134      	bne.n	800076a <task_tecla_led+0x126>
            		{
            			keys_data.state = STATE_BUTTON_RISING;
 8000700:	4b39      	ldr	r3, [pc, #228]	; (80007e8 <task_tecla_led+0x1a4>)
 8000702:	2203      	movs	r2, #3
 8000704:	701a      	strb	r2, [r3, #0]
            			vPrintString( "            keys_data.state: STATE_BUTTON_RISING\r\n" );
 8000706:	483e      	ldr	r0, [pc, #248]	; (8000800 <task_tecla_led+0x1bc>)
 8000708:	f7ff ff66 	bl	80005d8 <vPrintString>
            		}
            		break;
 800070c:	e02d      	b.n	800076a <task_tecla_led+0x126>
            	case STATE_BUTTON_RISING:
            		/* ENTRY */

            		/* CHECK TRANSITION CONDITIONS */

            		if (!HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin))
 800070e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000712:	4837      	ldr	r0, [pc, #220]	; (80007f0 <task_tecla_led+0x1ac>)
 8000714:	f000 fe2a 	bl	800136c <HAL_GPIO_ReadPin>
 8000718:	4603      	mov	r3, r0
 800071a:	2b00      	cmp	r3, #0
 800071c:	d115      	bne.n	800074a <task_tecla_led+0x106>
            		{
            			tecla_led_state = LED;
 800071e:	2301      	movs	r3, #1
 8000720:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

            			keys_data.state = STATE_BUTTON_UP;
 8000724:	4b30      	ldr	r3, [pc, #192]	; (80007e8 <task_tecla_led+0x1a4>)
 8000726:	2200      	movs	r2, #0
 8000728:	701a      	strb	r2, [r3, #0]
            			vPrintString( "            keys_data.state: STATE_BUTTON_UP\r\n" );
 800072a:	4834      	ldr	r0, [pc, #208]	; (80007fc <task_tecla_led+0x1b8>)
 800072c:	f7ff ff54 	bl	80005d8 <vPrintString>

            			/* ACCION DEL EVENTO ! */
            			keys_data.time_up    = xTaskGetTickCount();
 8000730:	f002 fab4 	bl	8002c9c <xTaskGetTickCount>
 8000734:	4603      	mov	r3, r0
 8000736:	4a2c      	ldr	r2, [pc, #176]	; (80007e8 <task_tecla_led+0x1a4>)
 8000738:	6093      	str	r3, [r2, #8]
            			keys_data.time_diff  = keys_data.time_up - keys_data.time_down;
 800073a:	4b2b      	ldr	r3, [pc, #172]	; (80007e8 <task_tecla_led+0x1a4>)
 800073c:	689a      	ldr	r2, [r3, #8]
 800073e:	4b2a      	ldr	r3, [pc, #168]	; (80007e8 <task_tecla_led+0x1a4>)
 8000740:	685b      	ldr	r3, [r3, #4]
 8000742:	1ad3      	subs	r3, r2, r3
 8000744:	4a28      	ldr	r2, [pc, #160]	; (80007e8 <task_tecla_led+0x1a4>)
 8000746:	60d3      	str	r3, [r2, #12]
            			keys_data.state = STATE_BUTTON_DOWN;
            			vPrintString( "            keys_data.state: STATE_BUTTON_DOWN\r\n" );
            		}

            		/* LEAVE */
            		break;
 8000748:	e010      	b.n	800076c <task_tecla_led+0x128>
            			keys_data.state = STATE_BUTTON_DOWN;
 800074a:	4b27      	ldr	r3, [pc, #156]	; (80007e8 <task_tecla_led+0x1a4>)
 800074c:	2201      	movs	r2, #1
 800074e:	701a      	strb	r2, [r3, #0]
            			vPrintString( "            keys_data.state: STATE_BUTTON_DOWN\r\n" );
 8000750:	4829      	ldr	r0, [pc, #164]	; (80007f8 <task_tecla_led+0x1b4>)
 8000752:	f7ff ff41 	bl	80005d8 <vPrintString>
            		break;
 8000756:	e009      	b.n	800076c <task_tecla_led+0x128>

            	default:
            		keys_data.state = STATE_BUTTON_UP;
 8000758:	4b23      	ldr	r3, [pc, #140]	; (80007e8 <task_tecla_led+0x1a4>)
 800075a:	2200      	movs	r2, #0
 800075c:	701a      	strb	r2, [r3, #0]
            		vPrintString( "            keys_data.state: STATE_BUTTON_UP\r\n" );
 800075e:	4827      	ldr	r0, [pc, #156]	; (80007fc <task_tecla_led+0x1b8>)
 8000760:	f7ff ff3a 	bl	80005d8 <vPrintString>

            		break;
 8000764:	e002      	b.n	800076c <task_tecla_led+0x128>
            		break;
 8000766:	bf00      	nop
 8000768:	e000      	b.n	800076c <task_tecla_led+0x128>
            		break;
 800076a:	bf00      	nop
    		}
    		// Envia la tarea al estado bloqueado durante DEBOUNCE_TIME_MS
    		vTaskDelay( DEBOUNCE_TIME_MS / portTICK_RATE_MS );
 800076c:	2028      	movs	r0, #40	; 0x28
 800076e:	f002 f957 	bl	8002a20 <vTaskDelay>
    	}

    	if( tecla_led_state == LED)
 8000772:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8000776:	2b01      	cmp	r3, #1
 8000778:	f47f af7d 	bne.w	8000676 <task_tecla_led+0x32>
    	{
            dif = get_diff();
 800077c:	f7ff ff44 	bl	8000608 <get_diff>
 8000780:	6438      	str	r0, [r7, #64]	; 0x40

            if( dif != KEYS_INVALID_TIME )
 8000782:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000784:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000788:	d028      	beq.n	80007dc <task_tecla_led+0x198>
            {
                if( dif > LED_RATE_MS )
 800078a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800078c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000790:	d902      	bls.n	8000798 <task_tecla_led+0x154>
                {
                    dif = LED_RATE_MS;
 8000792:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000796:	643b      	str	r3, [r7, #64]	; 0x40
                }
    			tecla_led_state = TECLA;
 8000798:	2300      	movs	r3, #0
 800079a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

        		sprintf( buffer, "            led_state: Encendido - dif %u\r\n", (unsigned int)dif );
 800079e:	f107 030c 	add.w	r3, r7, #12
 80007a2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80007a4:	4917      	ldr	r1, [pc, #92]	; (8000804 <task_tecla_led+0x1c0>)
 80007a6:	4618      	mov	r0, r3
 80007a8:	f003 f930 	bl	8003a0c <siprintf>
        		vPrintString( buffer );
 80007ac:	f107 030c 	add.w	r3, r7, #12
 80007b0:	4618      	mov	r0, r3
 80007b2:	f7ff ff11 	bl	80005d8 <vPrintString>
            	HAL_GPIO_WritePin( LD1_GPIO_Port, LD1_Pin, GPIO_PIN_SET );
 80007b6:	2201      	movs	r2, #1
 80007b8:	2101      	movs	r1, #1
 80007ba:	4813      	ldr	r0, [pc, #76]	; (8000808 <task_tecla_led+0x1c4>)
 80007bc:	f000 fdee 	bl	800139c <HAL_GPIO_WritePin>

                // Envia la tarea al estado bloqueado durante dif
                vTaskDelay( dif / portTICK_RATE_MS );
 80007c0:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80007c2:	f002 f92d 	bl	8002a20 <vTaskDelay>

            	vPrintString( "            led_state: Apagado\r\n" );
 80007c6:	4811      	ldr	r0, [pc, #68]	; (800080c <task_tecla_led+0x1c8>)
 80007c8:	f7ff ff06 	bl	80005d8 <vPrintString>
            	HAL_GPIO_WritePin( LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET );
 80007cc:	2200      	movs	r2, #0
 80007ce:	2101      	movs	r1, #1
 80007d0:	480d      	ldr	r0, [pc, #52]	; (8000808 <task_tecla_led+0x1c4>)
 80007d2:	f000 fde3 	bl	800139c <HAL_GPIO_WritePin>

                clear_diff();
 80007d6:	f7ff ff27 	bl	8000628 <clear_diff>
 80007da:	e74c      	b.n	8000676 <task_tecla_led+0x32>
            }
            else
            {
                // Envia la tarea al estado bloqueado durante LED_RATE_MS
                vTaskDelay( LED_RATE_MS / portTICK_RATE_MS );
 80007dc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80007e0:	f002 f91e 	bl	8002a20 <vTaskDelay>
    	if( tecla_led_state == TECLA)
 80007e4:	e747      	b.n	8000676 <task_tecla_led+0x32>
 80007e6:	bf00      	nop
 80007e8:	200002e4 	.word	0x200002e4
 80007ec:	080042f0 	.word	0x080042f0
 80007f0:	40020800 	.word	0x40020800
 80007f4:	08004310 	.word	0x08004310
 80007f8:	08004344 	.word	0x08004344
 80007fc:	08004378 	.word	0x08004378
 8000800:	080043a8 	.word	0x080043a8
 8000804:	080043dc 	.word	0x080043dc
 8000808:	40020400 	.word	0x40020400
 800080c:	08004408 	.word	0x08004408

08000810 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main( void )
{
 8000810:	b5b0      	push	{r4, r5, r7, lr}
 8000812:	b08c      	sub	sp, #48	; 0x30
 8000814:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000816:	f000 faa5 	bl	8000d64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800081a:	f000 f849 	bl	80008b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800081e:	f000 f8db 	bl	80009d8 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000822:	f000 f8af 	bl	8000984 <MX_USART3_UART_Init>

  /* USER CODE BEGIN 2 */
	vPrintString( "Main: Ejercicio C_3.\r\n" );
 8000826:	481d      	ldr	r0, [pc, #116]	; (800089c <main+0x8c>)
 8000828:	f7ff fed6 	bl	80005d8 <vPrintString>

  /* USER CODE END 2 */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800082c:	4b1c      	ldr	r3, [pc, #112]	; (80008a0 <main+0x90>)
 800082e:	463c      	mov	r4, r7
 8000830:	461d      	mov	r5, r3
 8000832:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000834:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000836:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800083a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800083e:	463b      	mov	r3, r7
 8000840:	2100      	movs	r1, #0
 8000842:	4618      	mov	r0, r3
 8000844:	f001 fe3d 	bl	80024c2 <osThreadCreate>
 8000848:	4603      	mov	r3, r0
 800084a:	4a16      	ldr	r2, [pc, #88]	; (80008a4 <main+0x94>)
 800084c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */

    // Crear tareas en freeRTOS
    BaseType_t res =
    	xTaskCreate (
 800084e:	2300      	movs	r3, #0
 8000850:	9301      	str	r3, [sp, #4]
 8000852:	2301      	movs	r3, #1
 8000854:	9300      	str	r3, [sp, #0]
 8000856:	2300      	movs	r3, #0
 8000858:	f44f 7280 	mov.w	r2, #256	; 0x100
 800085c:	4912      	ldr	r1, [pc, #72]	; (80008a8 <main+0x98>)
 800085e:	4813      	ldr	r0, [pc, #76]	; (80008ac <main+0x9c>)
 8000860:	f001 ffa0 	bl	80027a4 <xTaskCreate>
 8000864:	6278      	str	r0, [r7, #36]	; 0x24
    //{
    //	gpioWrite( LEDR, ON );
    //	vPrintString( "Error al crear las tareas.\r\n" );
    //	while(TRUE);						// VER ESTE LINK: https://pbs.twimg.com/media/BafQje7CcAAN5en.jpg
    //}
    configASSERT( res == pdPASS);	// gestion de errores
 8000866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000868:	2b01      	cmp	r3, #1
 800086a:	d00a      	beq.n	8000882 <main+0x72>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800086c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000870:	f383 8811 	msr	BASEPRI, r3
 8000874:	f3bf 8f6f 	isb	sy
 8000878:	f3bf 8f4f 	dsb	sy
 800087c:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800087e:	bf00      	nop
 8000880:	e7fe      	b.n	8000880 <main+0x70>

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000882:	f001 fe17 	bl	80024b4 <osKernelStart>
	__asm volatile
 8000886:	f04f 0350 	mov.w	r3, #80	; 0x50
 800088a:	f383 8811 	msr	BASEPRI, r3
 800088e:	f3bf 8f6f 	isb	sy
 8000892:	f3bf 8f4f 	dsb	sy
 8000896:	61fb      	str	r3, [r7, #28]
}
 8000898:	bf00      	nop
  // ---------- REPETIR POR SIEMPRE --------------------------
  //while( TRUE )
  //{
  // Si cae en este while 1 significa que no pudo iniciar el scheduler
  //}
  configASSERT( 0 );
 800089a:	e7fe      	b.n	800089a <main+0x8a>
 800089c:	0800442c 	.word	0x0800442c
 80008a0:	08004454 	.word	0x08004454
 80008a4:	20000338 	.word	0x20000338
 80008a8:	08004444 	.word	0x08004444
 80008ac:	08000645 	.word	0x08000645

080008b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b094      	sub	sp, #80	; 0x50
 80008b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008b6:	f107 0320 	add.w	r3, r7, #32
 80008ba:	2230      	movs	r2, #48	; 0x30
 80008bc:	2100      	movs	r1, #0
 80008be:	4618      	mov	r0, r3
 80008c0:	f003 f89c 	bl	80039fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008c4:	f107 030c 	add.w	r3, r7, #12
 80008c8:	2200      	movs	r2, #0
 80008ca:	601a      	str	r2, [r3, #0]
 80008cc:	605a      	str	r2, [r3, #4]
 80008ce:	609a      	str	r2, [r3, #8]
 80008d0:	60da      	str	r2, [r3, #12]
 80008d2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008d4:	2300      	movs	r3, #0
 80008d6:	60bb      	str	r3, [r7, #8]
 80008d8:	4b28      	ldr	r3, [pc, #160]	; (800097c <SystemClock_Config+0xcc>)
 80008da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008dc:	4a27      	ldr	r2, [pc, #156]	; (800097c <SystemClock_Config+0xcc>)
 80008de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008e2:	6413      	str	r3, [r2, #64]	; 0x40
 80008e4:	4b25      	ldr	r3, [pc, #148]	; (800097c <SystemClock_Config+0xcc>)
 80008e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008ec:	60bb      	str	r3, [r7, #8]
 80008ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80008f0:	2300      	movs	r3, #0
 80008f2:	607b      	str	r3, [r7, #4]
 80008f4:	4b22      	ldr	r3, [pc, #136]	; (8000980 <SystemClock_Config+0xd0>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	4a21      	ldr	r2, [pc, #132]	; (8000980 <SystemClock_Config+0xd0>)
 80008fa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80008fe:	6013      	str	r3, [r2, #0]
 8000900:	4b1f      	ldr	r3, [pc, #124]	; (8000980 <SystemClock_Config+0xd0>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000908:	607b      	str	r3, [r7, #4]
 800090a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800090c:	2301      	movs	r3, #1
 800090e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000910:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000914:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000916:	2302      	movs	r3, #2
 8000918:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800091a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800091e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000920:	2304      	movs	r3, #4
 8000922:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000924:	23a8      	movs	r3, #168	; 0xa8
 8000926:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000928:	2302      	movs	r3, #2
 800092a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800092c:	2307      	movs	r3, #7
 800092e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000930:	f107 0320 	add.w	r3, r7, #32
 8000934:	4618      	mov	r0, r3
 8000936:	f000 fd4b 	bl	80013d0 <HAL_RCC_OscConfig>
 800093a:	4603      	mov	r3, r0
 800093c:	2b00      	cmp	r3, #0
 800093e:	d001      	beq.n	8000944 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000940:	f000 f900 	bl	8000b44 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000944:	230f      	movs	r3, #15
 8000946:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000948:	2302      	movs	r3, #2
 800094a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800094c:	2300      	movs	r3, #0
 800094e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000950:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000954:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000956:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800095a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800095c:	f107 030c 	add.w	r3, r7, #12
 8000960:	2105      	movs	r1, #5
 8000962:	4618      	mov	r0, r3
 8000964:	f000 ffac 	bl	80018c0 <HAL_RCC_ClockConfig>
 8000968:	4603      	mov	r3, r0
 800096a:	2b00      	cmp	r3, #0
 800096c:	d001      	beq.n	8000972 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800096e:	f000 f8e9 	bl	8000b44 <Error_Handler>
  }
}
 8000972:	bf00      	nop
 8000974:	3750      	adds	r7, #80	; 0x50
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	40023800 	.word	0x40023800
 8000980:	40007000 	.word	0x40007000

08000984 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000988:	4b11      	ldr	r3, [pc, #68]	; (80009d0 <MX_USART3_UART_Init+0x4c>)
 800098a:	4a12      	ldr	r2, [pc, #72]	; (80009d4 <MX_USART3_UART_Init+0x50>)
 800098c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800098e:	4b10      	ldr	r3, [pc, #64]	; (80009d0 <MX_USART3_UART_Init+0x4c>)
 8000990:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000994:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000996:	4b0e      	ldr	r3, [pc, #56]	; (80009d0 <MX_USART3_UART_Init+0x4c>)
 8000998:	2200      	movs	r2, #0
 800099a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800099c:	4b0c      	ldr	r3, [pc, #48]	; (80009d0 <MX_USART3_UART_Init+0x4c>)
 800099e:	2200      	movs	r2, #0
 80009a0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80009a2:	4b0b      	ldr	r3, [pc, #44]	; (80009d0 <MX_USART3_UART_Init+0x4c>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80009a8:	4b09      	ldr	r3, [pc, #36]	; (80009d0 <MX_USART3_UART_Init+0x4c>)
 80009aa:	220c      	movs	r2, #12
 80009ac:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009ae:	4b08      	ldr	r3, [pc, #32]	; (80009d0 <MX_USART3_UART_Init+0x4c>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80009b4:	4b06      	ldr	r3, [pc, #24]	; (80009d0 <MX_USART3_UART_Init+0x4c>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80009ba:	4805      	ldr	r0, [pc, #20]	; (80009d0 <MX_USART3_UART_Init+0x4c>)
 80009bc:	f001 f9a0 	bl	8001d00 <HAL_UART_Init>
 80009c0:	4603      	mov	r3, r0
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d001      	beq.n	80009ca <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80009c6:	f000 f8bd 	bl	8000b44 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80009ca:	bf00      	nop
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	200002f4 	.word	0x200002f4
 80009d4:	40004800 	.word	0x40004800

080009d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b08c      	sub	sp, #48	; 0x30
 80009dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009de:	f107 031c 	add.w	r3, r7, #28
 80009e2:	2200      	movs	r2, #0
 80009e4:	601a      	str	r2, [r3, #0]
 80009e6:	605a      	str	r2, [r3, #4]
 80009e8:	609a      	str	r2, [r3, #8]
 80009ea:	60da      	str	r2, [r3, #12]
 80009ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009ee:	2300      	movs	r3, #0
 80009f0:	61bb      	str	r3, [r7, #24]
 80009f2:	4b4c      	ldr	r3, [pc, #304]	; (8000b24 <MX_GPIO_Init+0x14c>)
 80009f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009f6:	4a4b      	ldr	r2, [pc, #300]	; (8000b24 <MX_GPIO_Init+0x14c>)
 80009f8:	f043 0304 	orr.w	r3, r3, #4
 80009fc:	6313      	str	r3, [r2, #48]	; 0x30
 80009fe:	4b49      	ldr	r3, [pc, #292]	; (8000b24 <MX_GPIO_Init+0x14c>)
 8000a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a02:	f003 0304 	and.w	r3, r3, #4
 8000a06:	61bb      	str	r3, [r7, #24]
 8000a08:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	617b      	str	r3, [r7, #20]
 8000a0e:	4b45      	ldr	r3, [pc, #276]	; (8000b24 <MX_GPIO_Init+0x14c>)
 8000a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a12:	4a44      	ldr	r2, [pc, #272]	; (8000b24 <MX_GPIO_Init+0x14c>)
 8000a14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a18:	6313      	str	r3, [r2, #48]	; 0x30
 8000a1a:	4b42      	ldr	r3, [pc, #264]	; (8000b24 <MX_GPIO_Init+0x14c>)
 8000a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a22:	617b      	str	r3, [r7, #20]
 8000a24:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a26:	2300      	movs	r3, #0
 8000a28:	613b      	str	r3, [r7, #16]
 8000a2a:	4b3e      	ldr	r3, [pc, #248]	; (8000b24 <MX_GPIO_Init+0x14c>)
 8000a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a2e:	4a3d      	ldr	r2, [pc, #244]	; (8000b24 <MX_GPIO_Init+0x14c>)
 8000a30:	f043 0301 	orr.w	r3, r3, #1
 8000a34:	6313      	str	r3, [r2, #48]	; 0x30
 8000a36:	4b3b      	ldr	r3, [pc, #236]	; (8000b24 <MX_GPIO_Init+0x14c>)
 8000a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a3a:	f003 0301 	and.w	r3, r3, #1
 8000a3e:	613b      	str	r3, [r7, #16]
 8000a40:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a42:	2300      	movs	r3, #0
 8000a44:	60fb      	str	r3, [r7, #12]
 8000a46:	4b37      	ldr	r3, [pc, #220]	; (8000b24 <MX_GPIO_Init+0x14c>)
 8000a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a4a:	4a36      	ldr	r2, [pc, #216]	; (8000b24 <MX_GPIO_Init+0x14c>)
 8000a4c:	f043 0302 	orr.w	r3, r3, #2
 8000a50:	6313      	str	r3, [r2, #48]	; 0x30
 8000a52:	4b34      	ldr	r3, [pc, #208]	; (8000b24 <MX_GPIO_Init+0x14c>)
 8000a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a56:	f003 0302 	and.w	r3, r3, #2
 8000a5a:	60fb      	str	r3, [r7, #12]
 8000a5c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a5e:	2300      	movs	r3, #0
 8000a60:	60bb      	str	r3, [r7, #8]
 8000a62:	4b30      	ldr	r3, [pc, #192]	; (8000b24 <MX_GPIO_Init+0x14c>)
 8000a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a66:	4a2f      	ldr	r2, [pc, #188]	; (8000b24 <MX_GPIO_Init+0x14c>)
 8000a68:	f043 0308 	orr.w	r3, r3, #8
 8000a6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a6e:	4b2d      	ldr	r3, [pc, #180]	; (8000b24 <MX_GPIO_Init+0x14c>)
 8000a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a72:	f003 0308 	and.w	r3, r3, #8
 8000a76:	60bb      	str	r3, [r7, #8]
 8000a78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	607b      	str	r3, [r7, #4]
 8000a7e:	4b29      	ldr	r3, [pc, #164]	; (8000b24 <MX_GPIO_Init+0x14c>)
 8000a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a82:	4a28      	ldr	r2, [pc, #160]	; (8000b24 <MX_GPIO_Init+0x14c>)
 8000a84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a88:	6313      	str	r3, [r2, #48]	; 0x30
 8000a8a:	4b26      	ldr	r3, [pc, #152]	; (8000b24 <MX_GPIO_Init+0x14c>)
 8000a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a92:	607b      	str	r3, [r7, #4]
 8000a94:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000a96:	2200      	movs	r2, #0
 8000a98:	f244 0181 	movw	r1, #16513	; 0x4081
 8000a9c:	4822      	ldr	r0, [pc, #136]	; (8000b28 <MX_GPIO_Init+0x150>)
 8000a9e:	f000 fc7d 	bl	800139c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	2140      	movs	r1, #64	; 0x40
 8000aa6:	4821      	ldr	r0, [pc, #132]	; (8000b2c <MX_GPIO_Init+0x154>)
 8000aa8:	f000 fc78 	bl	800139c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000aac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ab0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ab2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000ab6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000abc:	f107 031c 	add.w	r3, r7, #28
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	481b      	ldr	r0, [pc, #108]	; (8000b30 <MX_GPIO_Init+0x158>)
 8000ac4:	f000 faa6 	bl	8001014 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000ac8:	f244 0381 	movw	r3, #16513	; 0x4081
 8000acc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ace:	2301      	movs	r3, #1
 8000ad0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ada:	f107 031c 	add.w	r3, r7, #28
 8000ade:	4619      	mov	r1, r3
 8000ae0:	4811      	ldr	r0, [pc, #68]	; (8000b28 <MX_GPIO_Init+0x150>)
 8000ae2:	f000 fa97 	bl	8001014 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000ae6:	2340      	movs	r3, #64	; 0x40
 8000ae8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aea:	2301      	movs	r3, #1
 8000aec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aee:	2300      	movs	r3, #0
 8000af0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af2:	2300      	movs	r3, #0
 8000af4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000af6:	f107 031c 	add.w	r3, r7, #28
 8000afa:	4619      	mov	r1, r3
 8000afc:	480b      	ldr	r0, [pc, #44]	; (8000b2c <MX_GPIO_Init+0x154>)
 8000afe:	f000 fa89 	bl	8001014 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000b02:	2380      	movs	r3, #128	; 0x80
 8000b04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b06:	2300      	movs	r3, #0
 8000b08:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000b0e:	f107 031c 	add.w	r3, r7, #28
 8000b12:	4619      	mov	r1, r3
 8000b14:	4805      	ldr	r0, [pc, #20]	; (8000b2c <MX_GPIO_Init+0x154>)
 8000b16:	f000 fa7d 	bl	8001014 <HAL_GPIO_Init>

}
 8000b1a:	bf00      	nop
 8000b1c:	3730      	adds	r7, #48	; 0x30
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	40023800 	.word	0x40023800
 8000b28:	40020400 	.word	0x40020400
 8000b2c:	40021800 	.word	0x40021800
 8000b30:	40020800 	.word	0x40020800

08000b34 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b082      	sub	sp, #8
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000b3c:	2001      	movs	r0, #1
 8000b3e:	f001 fd0c 	bl	800255a <osDelay>
 8000b42:	e7fb      	b.n	8000b3c <StartDefaultTask+0x8>

08000b44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b44:	b480      	push	{r7}
 8000b46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b48:	b672      	cpsid	i
}
 8000b4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b4c:	e7fe      	b.n	8000b4c <Error_Handler+0x8>
	...

08000b50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b082      	sub	sp, #8
 8000b54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b56:	2300      	movs	r3, #0
 8000b58:	607b      	str	r3, [r7, #4]
 8000b5a:	4b12      	ldr	r3, [pc, #72]	; (8000ba4 <HAL_MspInit+0x54>)
 8000b5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b5e:	4a11      	ldr	r2, [pc, #68]	; (8000ba4 <HAL_MspInit+0x54>)
 8000b60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b64:	6453      	str	r3, [r2, #68]	; 0x44
 8000b66:	4b0f      	ldr	r3, [pc, #60]	; (8000ba4 <HAL_MspInit+0x54>)
 8000b68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b6e:	607b      	str	r3, [r7, #4]
 8000b70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b72:	2300      	movs	r3, #0
 8000b74:	603b      	str	r3, [r7, #0]
 8000b76:	4b0b      	ldr	r3, [pc, #44]	; (8000ba4 <HAL_MspInit+0x54>)
 8000b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b7a:	4a0a      	ldr	r2, [pc, #40]	; (8000ba4 <HAL_MspInit+0x54>)
 8000b7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b80:	6413      	str	r3, [r2, #64]	; 0x40
 8000b82:	4b08      	ldr	r3, [pc, #32]	; (8000ba4 <HAL_MspInit+0x54>)
 8000b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b8a:	603b      	str	r3, [r7, #0]
 8000b8c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000b8e:	2200      	movs	r2, #0
 8000b90:	210f      	movs	r1, #15
 8000b92:	f06f 0001 	mvn.w	r0, #1
 8000b96:	f000 fa14 	bl	8000fc2 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b9a:	bf00      	nop
 8000b9c:	3708      	adds	r7, #8
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	bf00      	nop
 8000ba4:	40023800 	.word	0x40023800

08000ba8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b08a      	sub	sp, #40	; 0x28
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bb0:	f107 0314 	add.w	r3, r7, #20
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	601a      	str	r2, [r3, #0]
 8000bb8:	605a      	str	r2, [r3, #4]
 8000bba:	609a      	str	r2, [r3, #8]
 8000bbc:	60da      	str	r2, [r3, #12]
 8000bbe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	4a19      	ldr	r2, [pc, #100]	; (8000c2c <HAL_UART_MspInit+0x84>)
 8000bc6:	4293      	cmp	r3, r2
 8000bc8:	d12c      	bne.n	8000c24 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000bca:	2300      	movs	r3, #0
 8000bcc:	613b      	str	r3, [r7, #16]
 8000bce:	4b18      	ldr	r3, [pc, #96]	; (8000c30 <HAL_UART_MspInit+0x88>)
 8000bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bd2:	4a17      	ldr	r2, [pc, #92]	; (8000c30 <HAL_UART_MspInit+0x88>)
 8000bd4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000bd8:	6413      	str	r3, [r2, #64]	; 0x40
 8000bda:	4b15      	ldr	r3, [pc, #84]	; (8000c30 <HAL_UART_MspInit+0x88>)
 8000bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bde:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000be2:	613b      	str	r3, [r7, #16]
 8000be4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000be6:	2300      	movs	r3, #0
 8000be8:	60fb      	str	r3, [r7, #12]
 8000bea:	4b11      	ldr	r3, [pc, #68]	; (8000c30 <HAL_UART_MspInit+0x88>)
 8000bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bee:	4a10      	ldr	r2, [pc, #64]	; (8000c30 <HAL_UART_MspInit+0x88>)
 8000bf0:	f043 0308 	orr.w	r3, r3, #8
 8000bf4:	6313      	str	r3, [r2, #48]	; 0x30
 8000bf6:	4b0e      	ldr	r3, [pc, #56]	; (8000c30 <HAL_UART_MspInit+0x88>)
 8000bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bfa:	f003 0308 	and.w	r3, r3, #8
 8000bfe:	60fb      	str	r3, [r7, #12]
 8000c00:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000c02:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000c06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c08:	2302      	movs	r3, #2
 8000c0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c10:	2303      	movs	r3, #3
 8000c12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000c14:	2307      	movs	r3, #7
 8000c16:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c18:	f107 0314 	add.w	r3, r7, #20
 8000c1c:	4619      	mov	r1, r3
 8000c1e:	4805      	ldr	r0, [pc, #20]	; (8000c34 <HAL_UART_MspInit+0x8c>)
 8000c20:	f000 f9f8 	bl	8001014 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000c24:	bf00      	nop
 8000c26:	3728      	adds	r7, #40	; 0x28
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}
 8000c2c:	40004800 	.word	0x40004800
 8000c30:	40023800 	.word	0x40023800
 8000c34:	40020c00 	.word	0x40020c00

08000c38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c3c:	e7fe      	b.n	8000c3c <NMI_Handler+0x4>

08000c3e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c3e:	b480      	push	{r7}
 8000c40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c42:	e7fe      	b.n	8000c42 <HardFault_Handler+0x4>

08000c44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c44:	b480      	push	{r7}
 8000c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c48:	e7fe      	b.n	8000c48 <MemManage_Handler+0x4>

08000c4a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c4a:	b480      	push	{r7}
 8000c4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c4e:	e7fe      	b.n	8000c4e <BusFault_Handler+0x4>

08000c50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c54:	e7fe      	b.n	8000c54 <UsageFault_Handler+0x4>

08000c56 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c56:	b480      	push	{r7}
 8000c58:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c5a:	bf00      	nop
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c62:	4770      	bx	lr

08000c64 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c68:	f000 f8ce 	bl	8000e08 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000c6c:	f002 fa10 	bl	8003090 <xTaskGetSchedulerState>
 8000c70:	4603      	mov	r3, r0
 8000c72:	2b01      	cmp	r3, #1
 8000c74:	d001      	beq.n	8000c7a <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000c76:	f002 fc4f 	bl	8003518 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c7a:	bf00      	nop
 8000c7c:	bd80      	pop	{r7, pc}
	...

08000c80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b086      	sub	sp, #24
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c88:	4a14      	ldr	r2, [pc, #80]	; (8000cdc <_sbrk+0x5c>)
 8000c8a:	4b15      	ldr	r3, [pc, #84]	; (8000ce0 <_sbrk+0x60>)
 8000c8c:	1ad3      	subs	r3, r2, r3
 8000c8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c90:	697b      	ldr	r3, [r7, #20]
 8000c92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c94:	4b13      	ldr	r3, [pc, #76]	; (8000ce4 <_sbrk+0x64>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d102      	bne.n	8000ca2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c9c:	4b11      	ldr	r3, [pc, #68]	; (8000ce4 <_sbrk+0x64>)
 8000c9e:	4a12      	ldr	r2, [pc, #72]	; (8000ce8 <_sbrk+0x68>)
 8000ca0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ca2:	4b10      	ldr	r3, [pc, #64]	; (8000ce4 <_sbrk+0x64>)
 8000ca4:	681a      	ldr	r2, [r3, #0]
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	4413      	add	r3, r2
 8000caa:	693a      	ldr	r2, [r7, #16]
 8000cac:	429a      	cmp	r2, r3
 8000cae:	d207      	bcs.n	8000cc0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cb0:	f002 fe6c 	bl	800398c <__errno>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	220c      	movs	r2, #12
 8000cb8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000cbe:	e009      	b.n	8000cd4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cc0:	4b08      	ldr	r3, [pc, #32]	; (8000ce4 <_sbrk+0x64>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cc6:	4b07      	ldr	r3, [pc, #28]	; (8000ce4 <_sbrk+0x64>)
 8000cc8:	681a      	ldr	r2, [r3, #0]
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	4413      	add	r3, r2
 8000cce:	4a05      	ldr	r2, [pc, #20]	; (8000ce4 <_sbrk+0x64>)
 8000cd0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cd2:	68fb      	ldr	r3, [r7, #12]
}
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	3718      	adds	r7, #24
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd80      	pop	{r7, pc}
 8000cdc:	20030000 	.word	0x20030000
 8000ce0:	00000400 	.word	0x00000400
 8000ce4:	2000033c 	.word	0x2000033c
 8000ce8:	200040a8 	.word	0x200040a8

08000cec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cf0:	4b06      	ldr	r3, [pc, #24]	; (8000d0c <SystemInit+0x20>)
 8000cf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cf6:	4a05      	ldr	r2, [pc, #20]	; (8000d0c <SystemInit+0x20>)
 8000cf8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000cfc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d00:	bf00      	nop
 8000d02:	46bd      	mov	sp, r7
 8000d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d08:	4770      	bx	lr
 8000d0a:	bf00      	nop
 8000d0c:	e000ed00 	.word	0xe000ed00

08000d10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8000d10:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d48 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d14:	480d      	ldr	r0, [pc, #52]	; (8000d4c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000d16:	490e      	ldr	r1, [pc, #56]	; (8000d50 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000d18:	4a0e      	ldr	r2, [pc, #56]	; (8000d54 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000d1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d1c:	e002      	b.n	8000d24 <LoopCopyDataInit>

08000d1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d22:	3304      	adds	r3, #4

08000d24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d28:	d3f9      	bcc.n	8000d1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d2a:	4a0b      	ldr	r2, [pc, #44]	; (8000d58 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000d2c:	4c0b      	ldr	r4, [pc, #44]	; (8000d5c <LoopFillZerobss+0x26>)
  movs r3, #0
 8000d2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d30:	e001      	b.n	8000d36 <LoopFillZerobss>

08000d32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d34:	3204      	adds	r2, #4

08000d36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d38:	d3fb      	bcc.n	8000d32 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000d3a:	f7ff ffd7 	bl	8000cec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d3e:	f002 fe2b 	bl	8003998 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d42:	f7ff fd65 	bl	8000810 <main>
  bx  lr    
 8000d46:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8000d48:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8000d4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d50:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000d54:	080044d4 	.word	0x080044d4
  ldr r2, =_sbss
 8000d58:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000d5c:	200040a8 	.word	0x200040a8

08000d60 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d60:	e7fe      	b.n	8000d60 <ADC_IRQHandler>
	...

08000d64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d68:	4b0e      	ldr	r3, [pc, #56]	; (8000da4 <HAL_Init+0x40>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4a0d      	ldr	r2, [pc, #52]	; (8000da4 <HAL_Init+0x40>)
 8000d6e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d72:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d74:	4b0b      	ldr	r3, [pc, #44]	; (8000da4 <HAL_Init+0x40>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	4a0a      	ldr	r2, [pc, #40]	; (8000da4 <HAL_Init+0x40>)
 8000d7a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d7e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d80:	4b08      	ldr	r3, [pc, #32]	; (8000da4 <HAL_Init+0x40>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	4a07      	ldr	r2, [pc, #28]	; (8000da4 <HAL_Init+0x40>)
 8000d86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d8a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d8c:	2003      	movs	r0, #3
 8000d8e:	f000 f90d 	bl	8000fac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d92:	200f      	movs	r0, #15
 8000d94:	f000 f808 	bl	8000da8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d98:	f7ff feda 	bl	8000b50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d9c:	2300      	movs	r3, #0
}
 8000d9e:	4618      	mov	r0, r3
 8000da0:	bd80      	pop	{r7, pc}
 8000da2:	bf00      	nop
 8000da4:	40023c00 	.word	0x40023c00

08000da8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b082      	sub	sp, #8
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000db0:	4b12      	ldr	r3, [pc, #72]	; (8000dfc <HAL_InitTick+0x54>)
 8000db2:	681a      	ldr	r2, [r3, #0]
 8000db4:	4b12      	ldr	r3, [pc, #72]	; (8000e00 <HAL_InitTick+0x58>)
 8000db6:	781b      	ldrb	r3, [r3, #0]
 8000db8:	4619      	mov	r1, r3
 8000dba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dbe:	fbb3 f3f1 	udiv	r3, r3, r1
 8000dc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	f000 f917 	bl	8000ffa <HAL_SYSTICK_Config>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d001      	beq.n	8000dd6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000dd2:	2301      	movs	r3, #1
 8000dd4:	e00e      	b.n	8000df4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	2b0f      	cmp	r3, #15
 8000dda:	d80a      	bhi.n	8000df2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ddc:	2200      	movs	r2, #0
 8000dde:	6879      	ldr	r1, [r7, #4]
 8000de0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000de4:	f000 f8ed 	bl	8000fc2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000de8:	4a06      	ldr	r2, [pc, #24]	; (8000e04 <HAL_InitTick+0x5c>)
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000dee:	2300      	movs	r3, #0
 8000df0:	e000      	b.n	8000df4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000df2:	2301      	movs	r3, #1
}
 8000df4:	4618      	mov	r0, r3
 8000df6:	3708      	adds	r7, #8
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bd80      	pop	{r7, pc}
 8000dfc:	20000000 	.word	0x20000000
 8000e00:	20000008 	.word	0x20000008
 8000e04:	20000004 	.word	0x20000004

08000e08 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e0c:	4b06      	ldr	r3, [pc, #24]	; (8000e28 <HAL_IncTick+0x20>)
 8000e0e:	781b      	ldrb	r3, [r3, #0]
 8000e10:	461a      	mov	r2, r3
 8000e12:	4b06      	ldr	r3, [pc, #24]	; (8000e2c <HAL_IncTick+0x24>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	4413      	add	r3, r2
 8000e18:	4a04      	ldr	r2, [pc, #16]	; (8000e2c <HAL_IncTick+0x24>)
 8000e1a:	6013      	str	r3, [r2, #0]
}
 8000e1c:	bf00      	nop
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e24:	4770      	bx	lr
 8000e26:	bf00      	nop
 8000e28:	20000008 	.word	0x20000008
 8000e2c:	20000340 	.word	0x20000340

08000e30 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0
  return uwTick;
 8000e34:	4b03      	ldr	r3, [pc, #12]	; (8000e44 <HAL_GetTick+0x14>)
 8000e36:	681b      	ldr	r3, [r3, #0]
}
 8000e38:	4618      	mov	r0, r3
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop
 8000e44:	20000340 	.word	0x20000340

08000e48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	b085      	sub	sp, #20
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	f003 0307 	and.w	r3, r3, #7
 8000e56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e58:	4b0c      	ldr	r3, [pc, #48]	; (8000e8c <__NVIC_SetPriorityGrouping+0x44>)
 8000e5a:	68db      	ldr	r3, [r3, #12]
 8000e5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e5e:	68ba      	ldr	r2, [r7, #8]
 8000e60:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e64:	4013      	ands	r3, r2
 8000e66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e6c:	68bb      	ldr	r3, [r7, #8]
 8000e6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e70:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e7a:	4a04      	ldr	r2, [pc, #16]	; (8000e8c <__NVIC_SetPriorityGrouping+0x44>)
 8000e7c:	68bb      	ldr	r3, [r7, #8]
 8000e7e:	60d3      	str	r3, [r2, #12]
}
 8000e80:	bf00      	nop
 8000e82:	3714      	adds	r7, #20
 8000e84:	46bd      	mov	sp, r7
 8000e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8a:	4770      	bx	lr
 8000e8c:	e000ed00 	.word	0xe000ed00

08000e90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e94:	4b04      	ldr	r3, [pc, #16]	; (8000ea8 <__NVIC_GetPriorityGrouping+0x18>)
 8000e96:	68db      	ldr	r3, [r3, #12]
 8000e98:	0a1b      	lsrs	r3, r3, #8
 8000e9a:	f003 0307 	and.w	r3, r3, #7
}
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea6:	4770      	bx	lr
 8000ea8:	e000ed00 	.word	0xe000ed00

08000eac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b083      	sub	sp, #12
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	6039      	str	r1, [r7, #0]
 8000eb6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000eb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	db0a      	blt.n	8000ed6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	b2da      	uxtb	r2, r3
 8000ec4:	490c      	ldr	r1, [pc, #48]	; (8000ef8 <__NVIC_SetPriority+0x4c>)
 8000ec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eca:	0112      	lsls	r2, r2, #4
 8000ecc:	b2d2      	uxtb	r2, r2
 8000ece:	440b      	add	r3, r1
 8000ed0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ed4:	e00a      	b.n	8000eec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	b2da      	uxtb	r2, r3
 8000eda:	4908      	ldr	r1, [pc, #32]	; (8000efc <__NVIC_SetPriority+0x50>)
 8000edc:	79fb      	ldrb	r3, [r7, #7]
 8000ede:	f003 030f 	and.w	r3, r3, #15
 8000ee2:	3b04      	subs	r3, #4
 8000ee4:	0112      	lsls	r2, r2, #4
 8000ee6:	b2d2      	uxtb	r2, r2
 8000ee8:	440b      	add	r3, r1
 8000eea:	761a      	strb	r2, [r3, #24]
}
 8000eec:	bf00      	nop
 8000eee:	370c      	adds	r7, #12
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef6:	4770      	bx	lr
 8000ef8:	e000e100 	.word	0xe000e100
 8000efc:	e000ed00 	.word	0xe000ed00

08000f00 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b089      	sub	sp, #36	; 0x24
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	60f8      	str	r0, [r7, #12]
 8000f08:	60b9      	str	r1, [r7, #8]
 8000f0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	f003 0307 	and.w	r3, r3, #7
 8000f12:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f14:	69fb      	ldr	r3, [r7, #28]
 8000f16:	f1c3 0307 	rsb	r3, r3, #7
 8000f1a:	2b04      	cmp	r3, #4
 8000f1c:	bf28      	it	cs
 8000f1e:	2304      	movcs	r3, #4
 8000f20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f22:	69fb      	ldr	r3, [r7, #28]
 8000f24:	3304      	adds	r3, #4
 8000f26:	2b06      	cmp	r3, #6
 8000f28:	d902      	bls.n	8000f30 <NVIC_EncodePriority+0x30>
 8000f2a:	69fb      	ldr	r3, [r7, #28]
 8000f2c:	3b03      	subs	r3, #3
 8000f2e:	e000      	b.n	8000f32 <NVIC_EncodePriority+0x32>
 8000f30:	2300      	movs	r3, #0
 8000f32:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f34:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000f38:	69bb      	ldr	r3, [r7, #24]
 8000f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3e:	43da      	mvns	r2, r3
 8000f40:	68bb      	ldr	r3, [r7, #8]
 8000f42:	401a      	ands	r2, r3
 8000f44:	697b      	ldr	r3, [r7, #20]
 8000f46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f48:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000f4c:	697b      	ldr	r3, [r7, #20]
 8000f4e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f52:	43d9      	mvns	r1, r3
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f58:	4313      	orrs	r3, r2
         );
}
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	3724      	adds	r7, #36	; 0x24
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr
	...

08000f68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	3b01      	subs	r3, #1
 8000f74:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f78:	d301      	bcc.n	8000f7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	e00f      	b.n	8000f9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f7e:	4a0a      	ldr	r2, [pc, #40]	; (8000fa8 <SysTick_Config+0x40>)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	3b01      	subs	r3, #1
 8000f84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f86:	210f      	movs	r1, #15
 8000f88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000f8c:	f7ff ff8e 	bl	8000eac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f90:	4b05      	ldr	r3, [pc, #20]	; (8000fa8 <SysTick_Config+0x40>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f96:	4b04      	ldr	r3, [pc, #16]	; (8000fa8 <SysTick_Config+0x40>)
 8000f98:	2207      	movs	r2, #7
 8000f9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f9c:	2300      	movs	r3, #0
}
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	3708      	adds	r7, #8
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	e000e010 	.word	0xe000e010

08000fac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fb4:	6878      	ldr	r0, [r7, #4]
 8000fb6:	f7ff ff47 	bl	8000e48 <__NVIC_SetPriorityGrouping>
}
 8000fba:	bf00      	nop
 8000fbc:	3708      	adds	r7, #8
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}

08000fc2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fc2:	b580      	push	{r7, lr}
 8000fc4:	b086      	sub	sp, #24
 8000fc6:	af00      	add	r7, sp, #0
 8000fc8:	4603      	mov	r3, r0
 8000fca:	60b9      	str	r1, [r7, #8]
 8000fcc:	607a      	str	r2, [r7, #4]
 8000fce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000fd4:	f7ff ff5c 	bl	8000e90 <__NVIC_GetPriorityGrouping>
 8000fd8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fda:	687a      	ldr	r2, [r7, #4]
 8000fdc:	68b9      	ldr	r1, [r7, #8]
 8000fde:	6978      	ldr	r0, [r7, #20]
 8000fe0:	f7ff ff8e 	bl	8000f00 <NVIC_EncodePriority>
 8000fe4:	4602      	mov	r2, r0
 8000fe6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fea:	4611      	mov	r1, r2
 8000fec:	4618      	mov	r0, r3
 8000fee:	f7ff ff5d 	bl	8000eac <__NVIC_SetPriority>
}
 8000ff2:	bf00      	nop
 8000ff4:	3718      	adds	r7, #24
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}

08000ffa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ffa:	b580      	push	{r7, lr}
 8000ffc:	b082      	sub	sp, #8
 8000ffe:	af00      	add	r7, sp, #0
 8001000:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001002:	6878      	ldr	r0, [r7, #4]
 8001004:	f7ff ffb0 	bl	8000f68 <SysTick_Config>
 8001008:	4603      	mov	r3, r0
}
 800100a:	4618      	mov	r0, r3
 800100c:	3708      	adds	r7, #8
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
	...

08001014 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001014:	b480      	push	{r7}
 8001016:	b089      	sub	sp, #36	; 0x24
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
 800101c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800101e:	2300      	movs	r3, #0
 8001020:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001022:	2300      	movs	r3, #0
 8001024:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001026:	2300      	movs	r3, #0
 8001028:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800102a:	2300      	movs	r3, #0
 800102c:	61fb      	str	r3, [r7, #28]
 800102e:	e177      	b.n	8001320 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001030:	2201      	movs	r2, #1
 8001032:	69fb      	ldr	r3, [r7, #28]
 8001034:	fa02 f303 	lsl.w	r3, r2, r3
 8001038:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	697a      	ldr	r2, [r7, #20]
 8001040:	4013      	ands	r3, r2
 8001042:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001044:	693a      	ldr	r2, [r7, #16]
 8001046:	697b      	ldr	r3, [r7, #20]
 8001048:	429a      	cmp	r2, r3
 800104a:	f040 8166 	bne.w	800131a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800104e:	683b      	ldr	r3, [r7, #0]
 8001050:	685b      	ldr	r3, [r3, #4]
 8001052:	f003 0303 	and.w	r3, r3, #3
 8001056:	2b01      	cmp	r3, #1
 8001058:	d005      	beq.n	8001066 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	685b      	ldr	r3, [r3, #4]
 800105e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001062:	2b02      	cmp	r3, #2
 8001064:	d130      	bne.n	80010c8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	689b      	ldr	r3, [r3, #8]
 800106a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800106c:	69fb      	ldr	r3, [r7, #28]
 800106e:	005b      	lsls	r3, r3, #1
 8001070:	2203      	movs	r2, #3
 8001072:	fa02 f303 	lsl.w	r3, r2, r3
 8001076:	43db      	mvns	r3, r3
 8001078:	69ba      	ldr	r2, [r7, #24]
 800107a:	4013      	ands	r3, r2
 800107c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	68da      	ldr	r2, [r3, #12]
 8001082:	69fb      	ldr	r3, [r7, #28]
 8001084:	005b      	lsls	r3, r3, #1
 8001086:	fa02 f303 	lsl.w	r3, r2, r3
 800108a:	69ba      	ldr	r2, [r7, #24]
 800108c:	4313      	orrs	r3, r2
 800108e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	69ba      	ldr	r2, [r7, #24]
 8001094:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	685b      	ldr	r3, [r3, #4]
 800109a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800109c:	2201      	movs	r2, #1
 800109e:	69fb      	ldr	r3, [r7, #28]
 80010a0:	fa02 f303 	lsl.w	r3, r2, r3
 80010a4:	43db      	mvns	r3, r3
 80010a6:	69ba      	ldr	r2, [r7, #24]
 80010a8:	4013      	ands	r3, r2
 80010aa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	685b      	ldr	r3, [r3, #4]
 80010b0:	091b      	lsrs	r3, r3, #4
 80010b2:	f003 0201 	and.w	r2, r3, #1
 80010b6:	69fb      	ldr	r3, [r7, #28]
 80010b8:	fa02 f303 	lsl.w	r3, r2, r3
 80010bc:	69ba      	ldr	r2, [r7, #24]
 80010be:	4313      	orrs	r3, r2
 80010c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	69ba      	ldr	r2, [r7, #24]
 80010c6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	f003 0303 	and.w	r3, r3, #3
 80010d0:	2b03      	cmp	r3, #3
 80010d2:	d017      	beq.n	8001104 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	68db      	ldr	r3, [r3, #12]
 80010d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80010da:	69fb      	ldr	r3, [r7, #28]
 80010dc:	005b      	lsls	r3, r3, #1
 80010de:	2203      	movs	r2, #3
 80010e0:	fa02 f303 	lsl.w	r3, r2, r3
 80010e4:	43db      	mvns	r3, r3
 80010e6:	69ba      	ldr	r2, [r7, #24]
 80010e8:	4013      	ands	r3, r2
 80010ea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	689a      	ldr	r2, [r3, #8]
 80010f0:	69fb      	ldr	r3, [r7, #28]
 80010f2:	005b      	lsls	r3, r3, #1
 80010f4:	fa02 f303 	lsl.w	r3, r2, r3
 80010f8:	69ba      	ldr	r2, [r7, #24]
 80010fa:	4313      	orrs	r3, r2
 80010fc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	69ba      	ldr	r2, [r7, #24]
 8001102:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	f003 0303 	and.w	r3, r3, #3
 800110c:	2b02      	cmp	r3, #2
 800110e:	d123      	bne.n	8001158 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001110:	69fb      	ldr	r3, [r7, #28]
 8001112:	08da      	lsrs	r2, r3, #3
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	3208      	adds	r2, #8
 8001118:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800111c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800111e:	69fb      	ldr	r3, [r7, #28]
 8001120:	f003 0307 	and.w	r3, r3, #7
 8001124:	009b      	lsls	r3, r3, #2
 8001126:	220f      	movs	r2, #15
 8001128:	fa02 f303 	lsl.w	r3, r2, r3
 800112c:	43db      	mvns	r3, r3
 800112e:	69ba      	ldr	r2, [r7, #24]
 8001130:	4013      	ands	r3, r2
 8001132:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	691a      	ldr	r2, [r3, #16]
 8001138:	69fb      	ldr	r3, [r7, #28]
 800113a:	f003 0307 	and.w	r3, r3, #7
 800113e:	009b      	lsls	r3, r3, #2
 8001140:	fa02 f303 	lsl.w	r3, r2, r3
 8001144:	69ba      	ldr	r2, [r7, #24]
 8001146:	4313      	orrs	r3, r2
 8001148:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800114a:	69fb      	ldr	r3, [r7, #28]
 800114c:	08da      	lsrs	r2, r3, #3
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	3208      	adds	r2, #8
 8001152:	69b9      	ldr	r1, [r7, #24]
 8001154:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800115e:	69fb      	ldr	r3, [r7, #28]
 8001160:	005b      	lsls	r3, r3, #1
 8001162:	2203      	movs	r2, #3
 8001164:	fa02 f303 	lsl.w	r3, r2, r3
 8001168:	43db      	mvns	r3, r3
 800116a:	69ba      	ldr	r2, [r7, #24]
 800116c:	4013      	ands	r3, r2
 800116e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	685b      	ldr	r3, [r3, #4]
 8001174:	f003 0203 	and.w	r2, r3, #3
 8001178:	69fb      	ldr	r3, [r7, #28]
 800117a:	005b      	lsls	r3, r3, #1
 800117c:	fa02 f303 	lsl.w	r3, r2, r3
 8001180:	69ba      	ldr	r2, [r7, #24]
 8001182:	4313      	orrs	r3, r2
 8001184:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	69ba      	ldr	r2, [r7, #24]
 800118a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001194:	2b00      	cmp	r3, #0
 8001196:	f000 80c0 	beq.w	800131a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800119a:	2300      	movs	r3, #0
 800119c:	60fb      	str	r3, [r7, #12]
 800119e:	4b66      	ldr	r3, [pc, #408]	; (8001338 <HAL_GPIO_Init+0x324>)
 80011a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011a2:	4a65      	ldr	r2, [pc, #404]	; (8001338 <HAL_GPIO_Init+0x324>)
 80011a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011a8:	6453      	str	r3, [r2, #68]	; 0x44
 80011aa:	4b63      	ldr	r3, [pc, #396]	; (8001338 <HAL_GPIO_Init+0x324>)
 80011ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011b2:	60fb      	str	r3, [r7, #12]
 80011b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80011b6:	4a61      	ldr	r2, [pc, #388]	; (800133c <HAL_GPIO_Init+0x328>)
 80011b8:	69fb      	ldr	r3, [r7, #28]
 80011ba:	089b      	lsrs	r3, r3, #2
 80011bc:	3302      	adds	r3, #2
 80011be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80011c4:	69fb      	ldr	r3, [r7, #28]
 80011c6:	f003 0303 	and.w	r3, r3, #3
 80011ca:	009b      	lsls	r3, r3, #2
 80011cc:	220f      	movs	r2, #15
 80011ce:	fa02 f303 	lsl.w	r3, r2, r3
 80011d2:	43db      	mvns	r3, r3
 80011d4:	69ba      	ldr	r2, [r7, #24]
 80011d6:	4013      	ands	r3, r2
 80011d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	4a58      	ldr	r2, [pc, #352]	; (8001340 <HAL_GPIO_Init+0x32c>)
 80011de:	4293      	cmp	r3, r2
 80011e0:	d037      	beq.n	8001252 <HAL_GPIO_Init+0x23e>
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	4a57      	ldr	r2, [pc, #348]	; (8001344 <HAL_GPIO_Init+0x330>)
 80011e6:	4293      	cmp	r3, r2
 80011e8:	d031      	beq.n	800124e <HAL_GPIO_Init+0x23a>
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	4a56      	ldr	r2, [pc, #344]	; (8001348 <HAL_GPIO_Init+0x334>)
 80011ee:	4293      	cmp	r3, r2
 80011f0:	d02b      	beq.n	800124a <HAL_GPIO_Init+0x236>
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	4a55      	ldr	r2, [pc, #340]	; (800134c <HAL_GPIO_Init+0x338>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d025      	beq.n	8001246 <HAL_GPIO_Init+0x232>
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	4a54      	ldr	r2, [pc, #336]	; (8001350 <HAL_GPIO_Init+0x33c>)
 80011fe:	4293      	cmp	r3, r2
 8001200:	d01f      	beq.n	8001242 <HAL_GPIO_Init+0x22e>
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	4a53      	ldr	r2, [pc, #332]	; (8001354 <HAL_GPIO_Init+0x340>)
 8001206:	4293      	cmp	r3, r2
 8001208:	d019      	beq.n	800123e <HAL_GPIO_Init+0x22a>
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	4a52      	ldr	r2, [pc, #328]	; (8001358 <HAL_GPIO_Init+0x344>)
 800120e:	4293      	cmp	r3, r2
 8001210:	d013      	beq.n	800123a <HAL_GPIO_Init+0x226>
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	4a51      	ldr	r2, [pc, #324]	; (800135c <HAL_GPIO_Init+0x348>)
 8001216:	4293      	cmp	r3, r2
 8001218:	d00d      	beq.n	8001236 <HAL_GPIO_Init+0x222>
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	4a50      	ldr	r2, [pc, #320]	; (8001360 <HAL_GPIO_Init+0x34c>)
 800121e:	4293      	cmp	r3, r2
 8001220:	d007      	beq.n	8001232 <HAL_GPIO_Init+0x21e>
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	4a4f      	ldr	r2, [pc, #316]	; (8001364 <HAL_GPIO_Init+0x350>)
 8001226:	4293      	cmp	r3, r2
 8001228:	d101      	bne.n	800122e <HAL_GPIO_Init+0x21a>
 800122a:	2309      	movs	r3, #9
 800122c:	e012      	b.n	8001254 <HAL_GPIO_Init+0x240>
 800122e:	230a      	movs	r3, #10
 8001230:	e010      	b.n	8001254 <HAL_GPIO_Init+0x240>
 8001232:	2308      	movs	r3, #8
 8001234:	e00e      	b.n	8001254 <HAL_GPIO_Init+0x240>
 8001236:	2307      	movs	r3, #7
 8001238:	e00c      	b.n	8001254 <HAL_GPIO_Init+0x240>
 800123a:	2306      	movs	r3, #6
 800123c:	e00a      	b.n	8001254 <HAL_GPIO_Init+0x240>
 800123e:	2305      	movs	r3, #5
 8001240:	e008      	b.n	8001254 <HAL_GPIO_Init+0x240>
 8001242:	2304      	movs	r3, #4
 8001244:	e006      	b.n	8001254 <HAL_GPIO_Init+0x240>
 8001246:	2303      	movs	r3, #3
 8001248:	e004      	b.n	8001254 <HAL_GPIO_Init+0x240>
 800124a:	2302      	movs	r3, #2
 800124c:	e002      	b.n	8001254 <HAL_GPIO_Init+0x240>
 800124e:	2301      	movs	r3, #1
 8001250:	e000      	b.n	8001254 <HAL_GPIO_Init+0x240>
 8001252:	2300      	movs	r3, #0
 8001254:	69fa      	ldr	r2, [r7, #28]
 8001256:	f002 0203 	and.w	r2, r2, #3
 800125a:	0092      	lsls	r2, r2, #2
 800125c:	4093      	lsls	r3, r2
 800125e:	69ba      	ldr	r2, [r7, #24]
 8001260:	4313      	orrs	r3, r2
 8001262:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001264:	4935      	ldr	r1, [pc, #212]	; (800133c <HAL_GPIO_Init+0x328>)
 8001266:	69fb      	ldr	r3, [r7, #28]
 8001268:	089b      	lsrs	r3, r3, #2
 800126a:	3302      	adds	r3, #2
 800126c:	69ba      	ldr	r2, [r7, #24]
 800126e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001272:	4b3d      	ldr	r3, [pc, #244]	; (8001368 <HAL_GPIO_Init+0x354>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001278:	693b      	ldr	r3, [r7, #16]
 800127a:	43db      	mvns	r3, r3
 800127c:	69ba      	ldr	r2, [r7, #24]
 800127e:	4013      	ands	r3, r2
 8001280:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001282:	683b      	ldr	r3, [r7, #0]
 8001284:	685b      	ldr	r3, [r3, #4]
 8001286:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800128a:	2b00      	cmp	r3, #0
 800128c:	d003      	beq.n	8001296 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800128e:	69ba      	ldr	r2, [r7, #24]
 8001290:	693b      	ldr	r3, [r7, #16]
 8001292:	4313      	orrs	r3, r2
 8001294:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001296:	4a34      	ldr	r2, [pc, #208]	; (8001368 <HAL_GPIO_Init+0x354>)
 8001298:	69bb      	ldr	r3, [r7, #24]
 800129a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800129c:	4b32      	ldr	r3, [pc, #200]	; (8001368 <HAL_GPIO_Init+0x354>)
 800129e:	685b      	ldr	r3, [r3, #4]
 80012a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012a2:	693b      	ldr	r3, [r7, #16]
 80012a4:	43db      	mvns	r3, r3
 80012a6:	69ba      	ldr	r2, [r7, #24]
 80012a8:	4013      	ands	r3, r2
 80012aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d003      	beq.n	80012c0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80012b8:	69ba      	ldr	r2, [r7, #24]
 80012ba:	693b      	ldr	r3, [r7, #16]
 80012bc:	4313      	orrs	r3, r2
 80012be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80012c0:	4a29      	ldr	r2, [pc, #164]	; (8001368 <HAL_GPIO_Init+0x354>)
 80012c2:	69bb      	ldr	r3, [r7, #24]
 80012c4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012c6:	4b28      	ldr	r3, [pc, #160]	; (8001368 <HAL_GPIO_Init+0x354>)
 80012c8:	689b      	ldr	r3, [r3, #8]
 80012ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012cc:	693b      	ldr	r3, [r7, #16]
 80012ce:	43db      	mvns	r3, r3
 80012d0:	69ba      	ldr	r2, [r7, #24]
 80012d2:	4013      	ands	r3, r2
 80012d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	685b      	ldr	r3, [r3, #4]
 80012da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d003      	beq.n	80012ea <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80012e2:	69ba      	ldr	r2, [r7, #24]
 80012e4:	693b      	ldr	r3, [r7, #16]
 80012e6:	4313      	orrs	r3, r2
 80012e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80012ea:	4a1f      	ldr	r2, [pc, #124]	; (8001368 <HAL_GPIO_Init+0x354>)
 80012ec:	69bb      	ldr	r3, [r7, #24]
 80012ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80012f0:	4b1d      	ldr	r3, [pc, #116]	; (8001368 <HAL_GPIO_Init+0x354>)
 80012f2:	68db      	ldr	r3, [r3, #12]
 80012f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012f6:	693b      	ldr	r3, [r7, #16]
 80012f8:	43db      	mvns	r3, r3
 80012fa:	69ba      	ldr	r2, [r7, #24]
 80012fc:	4013      	ands	r3, r2
 80012fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001308:	2b00      	cmp	r3, #0
 800130a:	d003      	beq.n	8001314 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800130c:	69ba      	ldr	r2, [r7, #24]
 800130e:	693b      	ldr	r3, [r7, #16]
 8001310:	4313      	orrs	r3, r2
 8001312:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001314:	4a14      	ldr	r2, [pc, #80]	; (8001368 <HAL_GPIO_Init+0x354>)
 8001316:	69bb      	ldr	r3, [r7, #24]
 8001318:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800131a:	69fb      	ldr	r3, [r7, #28]
 800131c:	3301      	adds	r3, #1
 800131e:	61fb      	str	r3, [r7, #28]
 8001320:	69fb      	ldr	r3, [r7, #28]
 8001322:	2b0f      	cmp	r3, #15
 8001324:	f67f ae84 	bls.w	8001030 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001328:	bf00      	nop
 800132a:	bf00      	nop
 800132c:	3724      	adds	r7, #36	; 0x24
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop
 8001338:	40023800 	.word	0x40023800
 800133c:	40013800 	.word	0x40013800
 8001340:	40020000 	.word	0x40020000
 8001344:	40020400 	.word	0x40020400
 8001348:	40020800 	.word	0x40020800
 800134c:	40020c00 	.word	0x40020c00
 8001350:	40021000 	.word	0x40021000
 8001354:	40021400 	.word	0x40021400
 8001358:	40021800 	.word	0x40021800
 800135c:	40021c00 	.word	0x40021c00
 8001360:	40022000 	.word	0x40022000
 8001364:	40022400 	.word	0x40022400
 8001368:	40013c00 	.word	0x40013c00

0800136c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800136c:	b480      	push	{r7}
 800136e:	b085      	sub	sp, #20
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
 8001374:	460b      	mov	r3, r1
 8001376:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	691a      	ldr	r2, [r3, #16]
 800137c:	887b      	ldrh	r3, [r7, #2]
 800137e:	4013      	ands	r3, r2
 8001380:	2b00      	cmp	r3, #0
 8001382:	d002      	beq.n	800138a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001384:	2301      	movs	r3, #1
 8001386:	73fb      	strb	r3, [r7, #15]
 8001388:	e001      	b.n	800138e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800138a:	2300      	movs	r3, #0
 800138c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800138e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001390:	4618      	mov	r0, r3
 8001392:	3714      	adds	r7, #20
 8001394:	46bd      	mov	sp, r7
 8001396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139a:	4770      	bx	lr

0800139c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800139c:	b480      	push	{r7}
 800139e:	b083      	sub	sp, #12
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
 80013a4:	460b      	mov	r3, r1
 80013a6:	807b      	strh	r3, [r7, #2]
 80013a8:	4613      	mov	r3, r2
 80013aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80013ac:	787b      	ldrb	r3, [r7, #1]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d003      	beq.n	80013ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80013b2:	887a      	ldrh	r2, [r7, #2]
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80013b8:	e003      	b.n	80013c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80013ba:	887b      	ldrh	r3, [r7, #2]
 80013bc:	041a      	lsls	r2, r3, #16
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	619a      	str	r2, [r3, #24]
}
 80013c2:	bf00      	nop
 80013c4:	370c      	adds	r7, #12
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr
	...

080013d0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b086      	sub	sp, #24
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d101      	bne.n	80013e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80013de:	2301      	movs	r3, #1
 80013e0:	e267      	b.n	80018b2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f003 0301 	and.w	r3, r3, #1
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d075      	beq.n	80014da <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80013ee:	4b88      	ldr	r3, [pc, #544]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 80013f0:	689b      	ldr	r3, [r3, #8]
 80013f2:	f003 030c 	and.w	r3, r3, #12
 80013f6:	2b04      	cmp	r3, #4
 80013f8:	d00c      	beq.n	8001414 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80013fa:	4b85      	ldr	r3, [pc, #532]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 80013fc:	689b      	ldr	r3, [r3, #8]
 80013fe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001402:	2b08      	cmp	r3, #8
 8001404:	d112      	bne.n	800142c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001406:	4b82      	ldr	r3, [pc, #520]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800140e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001412:	d10b      	bne.n	800142c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001414:	4b7e      	ldr	r3, [pc, #504]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800141c:	2b00      	cmp	r3, #0
 800141e:	d05b      	beq.n	80014d8 <HAL_RCC_OscConfig+0x108>
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d157      	bne.n	80014d8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001428:	2301      	movs	r3, #1
 800142a:	e242      	b.n	80018b2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	685b      	ldr	r3, [r3, #4]
 8001430:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001434:	d106      	bne.n	8001444 <HAL_RCC_OscConfig+0x74>
 8001436:	4b76      	ldr	r3, [pc, #472]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	4a75      	ldr	r2, [pc, #468]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 800143c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001440:	6013      	str	r3, [r2, #0]
 8001442:	e01d      	b.n	8001480 <HAL_RCC_OscConfig+0xb0>
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800144c:	d10c      	bne.n	8001468 <HAL_RCC_OscConfig+0x98>
 800144e:	4b70      	ldr	r3, [pc, #448]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	4a6f      	ldr	r2, [pc, #444]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 8001454:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001458:	6013      	str	r3, [r2, #0]
 800145a:	4b6d      	ldr	r3, [pc, #436]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4a6c      	ldr	r2, [pc, #432]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 8001460:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001464:	6013      	str	r3, [r2, #0]
 8001466:	e00b      	b.n	8001480 <HAL_RCC_OscConfig+0xb0>
 8001468:	4b69      	ldr	r3, [pc, #420]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a68      	ldr	r2, [pc, #416]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 800146e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001472:	6013      	str	r3, [r2, #0]
 8001474:	4b66      	ldr	r3, [pc, #408]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4a65      	ldr	r2, [pc, #404]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 800147a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800147e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	685b      	ldr	r3, [r3, #4]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d013      	beq.n	80014b0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001488:	f7ff fcd2 	bl	8000e30 <HAL_GetTick>
 800148c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800148e:	e008      	b.n	80014a2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001490:	f7ff fcce 	bl	8000e30 <HAL_GetTick>
 8001494:	4602      	mov	r2, r0
 8001496:	693b      	ldr	r3, [r7, #16]
 8001498:	1ad3      	subs	r3, r2, r3
 800149a:	2b64      	cmp	r3, #100	; 0x64
 800149c:	d901      	bls.n	80014a2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800149e:	2303      	movs	r3, #3
 80014a0:	e207      	b.n	80018b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014a2:	4b5b      	ldr	r3, [pc, #364]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d0f0      	beq.n	8001490 <HAL_RCC_OscConfig+0xc0>
 80014ae:	e014      	b.n	80014da <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014b0:	f7ff fcbe 	bl	8000e30 <HAL_GetTick>
 80014b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014b6:	e008      	b.n	80014ca <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014b8:	f7ff fcba 	bl	8000e30 <HAL_GetTick>
 80014bc:	4602      	mov	r2, r0
 80014be:	693b      	ldr	r3, [r7, #16]
 80014c0:	1ad3      	subs	r3, r2, r3
 80014c2:	2b64      	cmp	r3, #100	; 0x64
 80014c4:	d901      	bls.n	80014ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80014c6:	2303      	movs	r3, #3
 80014c8:	e1f3      	b.n	80018b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014ca:	4b51      	ldr	r3, [pc, #324]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d1f0      	bne.n	80014b8 <HAL_RCC_OscConfig+0xe8>
 80014d6:	e000      	b.n	80014da <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f003 0302 	and.w	r3, r3, #2
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d063      	beq.n	80015ae <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80014e6:	4b4a      	ldr	r3, [pc, #296]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 80014e8:	689b      	ldr	r3, [r3, #8]
 80014ea:	f003 030c 	and.w	r3, r3, #12
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d00b      	beq.n	800150a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80014f2:	4b47      	ldr	r3, [pc, #284]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 80014f4:	689b      	ldr	r3, [r3, #8]
 80014f6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80014fa:	2b08      	cmp	r3, #8
 80014fc:	d11c      	bne.n	8001538 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80014fe:	4b44      	ldr	r3, [pc, #272]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 8001500:	685b      	ldr	r3, [r3, #4]
 8001502:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001506:	2b00      	cmp	r3, #0
 8001508:	d116      	bne.n	8001538 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800150a:	4b41      	ldr	r3, [pc, #260]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f003 0302 	and.w	r3, r3, #2
 8001512:	2b00      	cmp	r3, #0
 8001514:	d005      	beq.n	8001522 <HAL_RCC_OscConfig+0x152>
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	68db      	ldr	r3, [r3, #12]
 800151a:	2b01      	cmp	r3, #1
 800151c:	d001      	beq.n	8001522 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800151e:	2301      	movs	r3, #1
 8001520:	e1c7      	b.n	80018b2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001522:	4b3b      	ldr	r3, [pc, #236]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	691b      	ldr	r3, [r3, #16]
 800152e:	00db      	lsls	r3, r3, #3
 8001530:	4937      	ldr	r1, [pc, #220]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 8001532:	4313      	orrs	r3, r2
 8001534:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001536:	e03a      	b.n	80015ae <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	68db      	ldr	r3, [r3, #12]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d020      	beq.n	8001582 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001540:	4b34      	ldr	r3, [pc, #208]	; (8001614 <HAL_RCC_OscConfig+0x244>)
 8001542:	2201      	movs	r2, #1
 8001544:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001546:	f7ff fc73 	bl	8000e30 <HAL_GetTick>
 800154a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800154c:	e008      	b.n	8001560 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800154e:	f7ff fc6f 	bl	8000e30 <HAL_GetTick>
 8001552:	4602      	mov	r2, r0
 8001554:	693b      	ldr	r3, [r7, #16]
 8001556:	1ad3      	subs	r3, r2, r3
 8001558:	2b02      	cmp	r3, #2
 800155a:	d901      	bls.n	8001560 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800155c:	2303      	movs	r3, #3
 800155e:	e1a8      	b.n	80018b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001560:	4b2b      	ldr	r3, [pc, #172]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f003 0302 	and.w	r3, r3, #2
 8001568:	2b00      	cmp	r3, #0
 800156a:	d0f0      	beq.n	800154e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800156c:	4b28      	ldr	r3, [pc, #160]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	691b      	ldr	r3, [r3, #16]
 8001578:	00db      	lsls	r3, r3, #3
 800157a:	4925      	ldr	r1, [pc, #148]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 800157c:	4313      	orrs	r3, r2
 800157e:	600b      	str	r3, [r1, #0]
 8001580:	e015      	b.n	80015ae <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001582:	4b24      	ldr	r3, [pc, #144]	; (8001614 <HAL_RCC_OscConfig+0x244>)
 8001584:	2200      	movs	r2, #0
 8001586:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001588:	f7ff fc52 	bl	8000e30 <HAL_GetTick>
 800158c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800158e:	e008      	b.n	80015a2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001590:	f7ff fc4e 	bl	8000e30 <HAL_GetTick>
 8001594:	4602      	mov	r2, r0
 8001596:	693b      	ldr	r3, [r7, #16]
 8001598:	1ad3      	subs	r3, r2, r3
 800159a:	2b02      	cmp	r3, #2
 800159c:	d901      	bls.n	80015a2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800159e:	2303      	movs	r3, #3
 80015a0:	e187      	b.n	80018b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015a2:	4b1b      	ldr	r3, [pc, #108]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f003 0302 	and.w	r3, r3, #2
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d1f0      	bne.n	8001590 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f003 0308 	and.w	r3, r3, #8
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d036      	beq.n	8001628 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	695b      	ldr	r3, [r3, #20]
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d016      	beq.n	80015f0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015c2:	4b15      	ldr	r3, [pc, #84]	; (8001618 <HAL_RCC_OscConfig+0x248>)
 80015c4:	2201      	movs	r2, #1
 80015c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015c8:	f7ff fc32 	bl	8000e30 <HAL_GetTick>
 80015cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015ce:	e008      	b.n	80015e2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015d0:	f7ff fc2e 	bl	8000e30 <HAL_GetTick>
 80015d4:	4602      	mov	r2, r0
 80015d6:	693b      	ldr	r3, [r7, #16]
 80015d8:	1ad3      	subs	r3, r2, r3
 80015da:	2b02      	cmp	r3, #2
 80015dc:	d901      	bls.n	80015e2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80015de:	2303      	movs	r3, #3
 80015e0:	e167      	b.n	80018b2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015e2:	4b0b      	ldr	r3, [pc, #44]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 80015e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80015e6:	f003 0302 	and.w	r3, r3, #2
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d0f0      	beq.n	80015d0 <HAL_RCC_OscConfig+0x200>
 80015ee:	e01b      	b.n	8001628 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015f0:	4b09      	ldr	r3, [pc, #36]	; (8001618 <HAL_RCC_OscConfig+0x248>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015f6:	f7ff fc1b 	bl	8000e30 <HAL_GetTick>
 80015fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015fc:	e00e      	b.n	800161c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015fe:	f7ff fc17 	bl	8000e30 <HAL_GetTick>
 8001602:	4602      	mov	r2, r0
 8001604:	693b      	ldr	r3, [r7, #16]
 8001606:	1ad3      	subs	r3, r2, r3
 8001608:	2b02      	cmp	r3, #2
 800160a:	d907      	bls.n	800161c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800160c:	2303      	movs	r3, #3
 800160e:	e150      	b.n	80018b2 <HAL_RCC_OscConfig+0x4e2>
 8001610:	40023800 	.word	0x40023800
 8001614:	42470000 	.word	0x42470000
 8001618:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800161c:	4b88      	ldr	r3, [pc, #544]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 800161e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001620:	f003 0302 	and.w	r3, r3, #2
 8001624:	2b00      	cmp	r3, #0
 8001626:	d1ea      	bne.n	80015fe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f003 0304 	and.w	r3, r3, #4
 8001630:	2b00      	cmp	r3, #0
 8001632:	f000 8097 	beq.w	8001764 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001636:	2300      	movs	r3, #0
 8001638:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800163a:	4b81      	ldr	r3, [pc, #516]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 800163c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800163e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001642:	2b00      	cmp	r3, #0
 8001644:	d10f      	bne.n	8001666 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001646:	2300      	movs	r3, #0
 8001648:	60bb      	str	r3, [r7, #8]
 800164a:	4b7d      	ldr	r3, [pc, #500]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 800164c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800164e:	4a7c      	ldr	r2, [pc, #496]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 8001650:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001654:	6413      	str	r3, [r2, #64]	; 0x40
 8001656:	4b7a      	ldr	r3, [pc, #488]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 8001658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800165a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800165e:	60bb      	str	r3, [r7, #8]
 8001660:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001662:	2301      	movs	r3, #1
 8001664:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001666:	4b77      	ldr	r3, [pc, #476]	; (8001844 <HAL_RCC_OscConfig+0x474>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800166e:	2b00      	cmp	r3, #0
 8001670:	d118      	bne.n	80016a4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001672:	4b74      	ldr	r3, [pc, #464]	; (8001844 <HAL_RCC_OscConfig+0x474>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4a73      	ldr	r2, [pc, #460]	; (8001844 <HAL_RCC_OscConfig+0x474>)
 8001678:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800167c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800167e:	f7ff fbd7 	bl	8000e30 <HAL_GetTick>
 8001682:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001684:	e008      	b.n	8001698 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001686:	f7ff fbd3 	bl	8000e30 <HAL_GetTick>
 800168a:	4602      	mov	r2, r0
 800168c:	693b      	ldr	r3, [r7, #16]
 800168e:	1ad3      	subs	r3, r2, r3
 8001690:	2b02      	cmp	r3, #2
 8001692:	d901      	bls.n	8001698 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001694:	2303      	movs	r3, #3
 8001696:	e10c      	b.n	80018b2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001698:	4b6a      	ldr	r3, [pc, #424]	; (8001844 <HAL_RCC_OscConfig+0x474>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d0f0      	beq.n	8001686 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	689b      	ldr	r3, [r3, #8]
 80016a8:	2b01      	cmp	r3, #1
 80016aa:	d106      	bne.n	80016ba <HAL_RCC_OscConfig+0x2ea>
 80016ac:	4b64      	ldr	r3, [pc, #400]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 80016ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016b0:	4a63      	ldr	r2, [pc, #396]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 80016b2:	f043 0301 	orr.w	r3, r3, #1
 80016b6:	6713      	str	r3, [r2, #112]	; 0x70
 80016b8:	e01c      	b.n	80016f4 <HAL_RCC_OscConfig+0x324>
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	689b      	ldr	r3, [r3, #8]
 80016be:	2b05      	cmp	r3, #5
 80016c0:	d10c      	bne.n	80016dc <HAL_RCC_OscConfig+0x30c>
 80016c2:	4b5f      	ldr	r3, [pc, #380]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 80016c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016c6:	4a5e      	ldr	r2, [pc, #376]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 80016c8:	f043 0304 	orr.w	r3, r3, #4
 80016cc:	6713      	str	r3, [r2, #112]	; 0x70
 80016ce:	4b5c      	ldr	r3, [pc, #368]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 80016d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016d2:	4a5b      	ldr	r2, [pc, #364]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 80016d4:	f043 0301 	orr.w	r3, r3, #1
 80016d8:	6713      	str	r3, [r2, #112]	; 0x70
 80016da:	e00b      	b.n	80016f4 <HAL_RCC_OscConfig+0x324>
 80016dc:	4b58      	ldr	r3, [pc, #352]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 80016de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016e0:	4a57      	ldr	r2, [pc, #348]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 80016e2:	f023 0301 	bic.w	r3, r3, #1
 80016e6:	6713      	str	r3, [r2, #112]	; 0x70
 80016e8:	4b55      	ldr	r3, [pc, #340]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 80016ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016ec:	4a54      	ldr	r2, [pc, #336]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 80016ee:	f023 0304 	bic.w	r3, r3, #4
 80016f2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	689b      	ldr	r3, [r3, #8]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d015      	beq.n	8001728 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016fc:	f7ff fb98 	bl	8000e30 <HAL_GetTick>
 8001700:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001702:	e00a      	b.n	800171a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001704:	f7ff fb94 	bl	8000e30 <HAL_GetTick>
 8001708:	4602      	mov	r2, r0
 800170a:	693b      	ldr	r3, [r7, #16]
 800170c:	1ad3      	subs	r3, r2, r3
 800170e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001712:	4293      	cmp	r3, r2
 8001714:	d901      	bls.n	800171a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001716:	2303      	movs	r3, #3
 8001718:	e0cb      	b.n	80018b2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800171a:	4b49      	ldr	r3, [pc, #292]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 800171c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800171e:	f003 0302 	and.w	r3, r3, #2
 8001722:	2b00      	cmp	r3, #0
 8001724:	d0ee      	beq.n	8001704 <HAL_RCC_OscConfig+0x334>
 8001726:	e014      	b.n	8001752 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001728:	f7ff fb82 	bl	8000e30 <HAL_GetTick>
 800172c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800172e:	e00a      	b.n	8001746 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001730:	f7ff fb7e 	bl	8000e30 <HAL_GetTick>
 8001734:	4602      	mov	r2, r0
 8001736:	693b      	ldr	r3, [r7, #16]
 8001738:	1ad3      	subs	r3, r2, r3
 800173a:	f241 3288 	movw	r2, #5000	; 0x1388
 800173e:	4293      	cmp	r3, r2
 8001740:	d901      	bls.n	8001746 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001742:	2303      	movs	r3, #3
 8001744:	e0b5      	b.n	80018b2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001746:	4b3e      	ldr	r3, [pc, #248]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 8001748:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800174a:	f003 0302 	and.w	r3, r3, #2
 800174e:	2b00      	cmp	r3, #0
 8001750:	d1ee      	bne.n	8001730 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001752:	7dfb      	ldrb	r3, [r7, #23]
 8001754:	2b01      	cmp	r3, #1
 8001756:	d105      	bne.n	8001764 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001758:	4b39      	ldr	r3, [pc, #228]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 800175a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800175c:	4a38      	ldr	r2, [pc, #224]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 800175e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001762:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	699b      	ldr	r3, [r3, #24]
 8001768:	2b00      	cmp	r3, #0
 800176a:	f000 80a1 	beq.w	80018b0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800176e:	4b34      	ldr	r3, [pc, #208]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 8001770:	689b      	ldr	r3, [r3, #8]
 8001772:	f003 030c 	and.w	r3, r3, #12
 8001776:	2b08      	cmp	r3, #8
 8001778:	d05c      	beq.n	8001834 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	699b      	ldr	r3, [r3, #24]
 800177e:	2b02      	cmp	r3, #2
 8001780:	d141      	bne.n	8001806 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001782:	4b31      	ldr	r3, [pc, #196]	; (8001848 <HAL_RCC_OscConfig+0x478>)
 8001784:	2200      	movs	r2, #0
 8001786:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001788:	f7ff fb52 	bl	8000e30 <HAL_GetTick>
 800178c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800178e:	e008      	b.n	80017a2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001790:	f7ff fb4e 	bl	8000e30 <HAL_GetTick>
 8001794:	4602      	mov	r2, r0
 8001796:	693b      	ldr	r3, [r7, #16]
 8001798:	1ad3      	subs	r3, r2, r3
 800179a:	2b02      	cmp	r3, #2
 800179c:	d901      	bls.n	80017a2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800179e:	2303      	movs	r3, #3
 80017a0:	e087      	b.n	80018b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017a2:	4b27      	ldr	r3, [pc, #156]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d1f0      	bne.n	8001790 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	69da      	ldr	r2, [r3, #28]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	6a1b      	ldr	r3, [r3, #32]
 80017b6:	431a      	orrs	r2, r3
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017bc:	019b      	lsls	r3, r3, #6
 80017be:	431a      	orrs	r2, r3
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017c4:	085b      	lsrs	r3, r3, #1
 80017c6:	3b01      	subs	r3, #1
 80017c8:	041b      	lsls	r3, r3, #16
 80017ca:	431a      	orrs	r2, r3
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017d0:	061b      	lsls	r3, r3, #24
 80017d2:	491b      	ldr	r1, [pc, #108]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 80017d4:	4313      	orrs	r3, r2
 80017d6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80017d8:	4b1b      	ldr	r3, [pc, #108]	; (8001848 <HAL_RCC_OscConfig+0x478>)
 80017da:	2201      	movs	r2, #1
 80017dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017de:	f7ff fb27 	bl	8000e30 <HAL_GetTick>
 80017e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017e4:	e008      	b.n	80017f8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017e6:	f7ff fb23 	bl	8000e30 <HAL_GetTick>
 80017ea:	4602      	mov	r2, r0
 80017ec:	693b      	ldr	r3, [r7, #16]
 80017ee:	1ad3      	subs	r3, r2, r3
 80017f0:	2b02      	cmp	r3, #2
 80017f2:	d901      	bls.n	80017f8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80017f4:	2303      	movs	r3, #3
 80017f6:	e05c      	b.n	80018b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017f8:	4b11      	ldr	r3, [pc, #68]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001800:	2b00      	cmp	r3, #0
 8001802:	d0f0      	beq.n	80017e6 <HAL_RCC_OscConfig+0x416>
 8001804:	e054      	b.n	80018b0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001806:	4b10      	ldr	r3, [pc, #64]	; (8001848 <HAL_RCC_OscConfig+0x478>)
 8001808:	2200      	movs	r2, #0
 800180a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800180c:	f7ff fb10 	bl	8000e30 <HAL_GetTick>
 8001810:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001812:	e008      	b.n	8001826 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001814:	f7ff fb0c 	bl	8000e30 <HAL_GetTick>
 8001818:	4602      	mov	r2, r0
 800181a:	693b      	ldr	r3, [r7, #16]
 800181c:	1ad3      	subs	r3, r2, r3
 800181e:	2b02      	cmp	r3, #2
 8001820:	d901      	bls.n	8001826 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001822:	2303      	movs	r3, #3
 8001824:	e045      	b.n	80018b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001826:	4b06      	ldr	r3, [pc, #24]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800182e:	2b00      	cmp	r3, #0
 8001830:	d1f0      	bne.n	8001814 <HAL_RCC_OscConfig+0x444>
 8001832:	e03d      	b.n	80018b0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	699b      	ldr	r3, [r3, #24]
 8001838:	2b01      	cmp	r3, #1
 800183a:	d107      	bne.n	800184c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800183c:	2301      	movs	r3, #1
 800183e:	e038      	b.n	80018b2 <HAL_RCC_OscConfig+0x4e2>
 8001840:	40023800 	.word	0x40023800
 8001844:	40007000 	.word	0x40007000
 8001848:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800184c:	4b1b      	ldr	r3, [pc, #108]	; (80018bc <HAL_RCC_OscConfig+0x4ec>)
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	699b      	ldr	r3, [r3, #24]
 8001856:	2b01      	cmp	r3, #1
 8001858:	d028      	beq.n	80018ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001864:	429a      	cmp	r2, r3
 8001866:	d121      	bne.n	80018ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001872:	429a      	cmp	r2, r3
 8001874:	d11a      	bne.n	80018ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001876:	68fa      	ldr	r2, [r7, #12]
 8001878:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800187c:	4013      	ands	r3, r2
 800187e:	687a      	ldr	r2, [r7, #4]
 8001880:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001882:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001884:	4293      	cmp	r3, r2
 8001886:	d111      	bne.n	80018ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001892:	085b      	lsrs	r3, r3, #1
 8001894:	3b01      	subs	r3, #1
 8001896:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001898:	429a      	cmp	r2, r3
 800189a:	d107      	bne.n	80018ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018a6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80018a8:	429a      	cmp	r2, r3
 80018aa:	d001      	beq.n	80018b0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80018ac:	2301      	movs	r3, #1
 80018ae:	e000      	b.n	80018b2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80018b0:	2300      	movs	r3, #0
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	3718      	adds	r7, #24
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	40023800 	.word	0x40023800

080018c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b084      	sub	sp, #16
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
 80018c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d101      	bne.n	80018d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80018d0:	2301      	movs	r3, #1
 80018d2:	e0cc      	b.n	8001a6e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80018d4:	4b68      	ldr	r3, [pc, #416]	; (8001a78 <HAL_RCC_ClockConfig+0x1b8>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f003 030f 	and.w	r3, r3, #15
 80018dc:	683a      	ldr	r2, [r7, #0]
 80018de:	429a      	cmp	r2, r3
 80018e0:	d90c      	bls.n	80018fc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018e2:	4b65      	ldr	r3, [pc, #404]	; (8001a78 <HAL_RCC_ClockConfig+0x1b8>)
 80018e4:	683a      	ldr	r2, [r7, #0]
 80018e6:	b2d2      	uxtb	r2, r2
 80018e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018ea:	4b63      	ldr	r3, [pc, #396]	; (8001a78 <HAL_RCC_ClockConfig+0x1b8>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f003 030f 	and.w	r3, r3, #15
 80018f2:	683a      	ldr	r2, [r7, #0]
 80018f4:	429a      	cmp	r2, r3
 80018f6:	d001      	beq.n	80018fc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80018f8:	2301      	movs	r3, #1
 80018fa:	e0b8      	b.n	8001a6e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f003 0302 	and.w	r3, r3, #2
 8001904:	2b00      	cmp	r3, #0
 8001906:	d020      	beq.n	800194a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f003 0304 	and.w	r3, r3, #4
 8001910:	2b00      	cmp	r3, #0
 8001912:	d005      	beq.n	8001920 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001914:	4b59      	ldr	r3, [pc, #356]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 8001916:	689b      	ldr	r3, [r3, #8]
 8001918:	4a58      	ldr	r2, [pc, #352]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 800191a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800191e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f003 0308 	and.w	r3, r3, #8
 8001928:	2b00      	cmp	r3, #0
 800192a:	d005      	beq.n	8001938 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800192c:	4b53      	ldr	r3, [pc, #332]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 800192e:	689b      	ldr	r3, [r3, #8]
 8001930:	4a52      	ldr	r2, [pc, #328]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 8001932:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001936:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001938:	4b50      	ldr	r3, [pc, #320]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 800193a:	689b      	ldr	r3, [r3, #8]
 800193c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	689b      	ldr	r3, [r3, #8]
 8001944:	494d      	ldr	r1, [pc, #308]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 8001946:	4313      	orrs	r3, r2
 8001948:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f003 0301 	and.w	r3, r3, #1
 8001952:	2b00      	cmp	r3, #0
 8001954:	d044      	beq.n	80019e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	685b      	ldr	r3, [r3, #4]
 800195a:	2b01      	cmp	r3, #1
 800195c:	d107      	bne.n	800196e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800195e:	4b47      	ldr	r3, [pc, #284]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001966:	2b00      	cmp	r3, #0
 8001968:	d119      	bne.n	800199e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800196a:	2301      	movs	r3, #1
 800196c:	e07f      	b.n	8001a6e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	2b02      	cmp	r3, #2
 8001974:	d003      	beq.n	800197e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800197a:	2b03      	cmp	r3, #3
 800197c:	d107      	bne.n	800198e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800197e:	4b3f      	ldr	r3, [pc, #252]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001986:	2b00      	cmp	r3, #0
 8001988:	d109      	bne.n	800199e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800198a:	2301      	movs	r3, #1
 800198c:	e06f      	b.n	8001a6e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800198e:	4b3b      	ldr	r3, [pc, #236]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f003 0302 	and.w	r3, r3, #2
 8001996:	2b00      	cmp	r3, #0
 8001998:	d101      	bne.n	800199e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800199a:	2301      	movs	r3, #1
 800199c:	e067      	b.n	8001a6e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800199e:	4b37      	ldr	r3, [pc, #220]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 80019a0:	689b      	ldr	r3, [r3, #8]
 80019a2:	f023 0203 	bic.w	r2, r3, #3
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	4934      	ldr	r1, [pc, #208]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 80019ac:	4313      	orrs	r3, r2
 80019ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80019b0:	f7ff fa3e 	bl	8000e30 <HAL_GetTick>
 80019b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019b6:	e00a      	b.n	80019ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019b8:	f7ff fa3a 	bl	8000e30 <HAL_GetTick>
 80019bc:	4602      	mov	r2, r0
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	1ad3      	subs	r3, r2, r3
 80019c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d901      	bls.n	80019ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80019ca:	2303      	movs	r3, #3
 80019cc:	e04f      	b.n	8001a6e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019ce:	4b2b      	ldr	r3, [pc, #172]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 80019d0:	689b      	ldr	r3, [r3, #8]
 80019d2:	f003 020c 	and.w	r2, r3, #12
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	009b      	lsls	r3, r3, #2
 80019dc:	429a      	cmp	r2, r3
 80019de:	d1eb      	bne.n	80019b8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80019e0:	4b25      	ldr	r3, [pc, #148]	; (8001a78 <HAL_RCC_ClockConfig+0x1b8>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f003 030f 	and.w	r3, r3, #15
 80019e8:	683a      	ldr	r2, [r7, #0]
 80019ea:	429a      	cmp	r2, r3
 80019ec:	d20c      	bcs.n	8001a08 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019ee:	4b22      	ldr	r3, [pc, #136]	; (8001a78 <HAL_RCC_ClockConfig+0x1b8>)
 80019f0:	683a      	ldr	r2, [r7, #0]
 80019f2:	b2d2      	uxtb	r2, r2
 80019f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019f6:	4b20      	ldr	r3, [pc, #128]	; (8001a78 <HAL_RCC_ClockConfig+0x1b8>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f003 030f 	and.w	r3, r3, #15
 80019fe:	683a      	ldr	r2, [r7, #0]
 8001a00:	429a      	cmp	r2, r3
 8001a02:	d001      	beq.n	8001a08 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001a04:	2301      	movs	r3, #1
 8001a06:	e032      	b.n	8001a6e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f003 0304 	and.w	r3, r3, #4
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d008      	beq.n	8001a26 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a14:	4b19      	ldr	r3, [pc, #100]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 8001a16:	689b      	ldr	r3, [r3, #8]
 8001a18:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	68db      	ldr	r3, [r3, #12]
 8001a20:	4916      	ldr	r1, [pc, #88]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 8001a22:	4313      	orrs	r3, r2
 8001a24:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f003 0308 	and.w	r3, r3, #8
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d009      	beq.n	8001a46 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a32:	4b12      	ldr	r3, [pc, #72]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 8001a34:	689b      	ldr	r3, [r3, #8]
 8001a36:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	691b      	ldr	r3, [r3, #16]
 8001a3e:	00db      	lsls	r3, r3, #3
 8001a40:	490e      	ldr	r1, [pc, #56]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 8001a42:	4313      	orrs	r3, r2
 8001a44:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001a46:	f000 f821 	bl	8001a8c <HAL_RCC_GetSysClockFreq>
 8001a4a:	4602      	mov	r2, r0
 8001a4c:	4b0b      	ldr	r3, [pc, #44]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 8001a4e:	689b      	ldr	r3, [r3, #8]
 8001a50:	091b      	lsrs	r3, r3, #4
 8001a52:	f003 030f 	and.w	r3, r3, #15
 8001a56:	490a      	ldr	r1, [pc, #40]	; (8001a80 <HAL_RCC_ClockConfig+0x1c0>)
 8001a58:	5ccb      	ldrb	r3, [r1, r3]
 8001a5a:	fa22 f303 	lsr.w	r3, r2, r3
 8001a5e:	4a09      	ldr	r2, [pc, #36]	; (8001a84 <HAL_RCC_ClockConfig+0x1c4>)
 8001a60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001a62:	4b09      	ldr	r3, [pc, #36]	; (8001a88 <HAL_RCC_ClockConfig+0x1c8>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4618      	mov	r0, r3
 8001a68:	f7ff f99e 	bl	8000da8 <HAL_InitTick>

  return HAL_OK;
 8001a6c:	2300      	movs	r3, #0
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	3710      	adds	r7, #16
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	40023c00 	.word	0x40023c00
 8001a7c:	40023800 	.word	0x40023800
 8001a80:	08004478 	.word	0x08004478
 8001a84:	20000000 	.word	0x20000000
 8001a88:	20000004 	.word	0x20000004

08001a8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a90:	b094      	sub	sp, #80	; 0x50
 8001a92:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001a94:	2300      	movs	r3, #0
 8001a96:	647b      	str	r3, [r7, #68]	; 0x44
 8001a98:	2300      	movs	r3, #0
 8001a9a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001aa4:	4b79      	ldr	r3, [pc, #484]	; (8001c8c <HAL_RCC_GetSysClockFreq+0x200>)
 8001aa6:	689b      	ldr	r3, [r3, #8]
 8001aa8:	f003 030c 	and.w	r3, r3, #12
 8001aac:	2b08      	cmp	r3, #8
 8001aae:	d00d      	beq.n	8001acc <HAL_RCC_GetSysClockFreq+0x40>
 8001ab0:	2b08      	cmp	r3, #8
 8001ab2:	f200 80e1 	bhi.w	8001c78 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d002      	beq.n	8001ac0 <HAL_RCC_GetSysClockFreq+0x34>
 8001aba:	2b04      	cmp	r3, #4
 8001abc:	d003      	beq.n	8001ac6 <HAL_RCC_GetSysClockFreq+0x3a>
 8001abe:	e0db      	b.n	8001c78 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001ac0:	4b73      	ldr	r3, [pc, #460]	; (8001c90 <HAL_RCC_GetSysClockFreq+0x204>)
 8001ac2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001ac4:	e0db      	b.n	8001c7e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001ac6:	4b73      	ldr	r3, [pc, #460]	; (8001c94 <HAL_RCC_GetSysClockFreq+0x208>)
 8001ac8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001aca:	e0d8      	b.n	8001c7e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001acc:	4b6f      	ldr	r3, [pc, #444]	; (8001c8c <HAL_RCC_GetSysClockFreq+0x200>)
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001ad4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001ad6:	4b6d      	ldr	r3, [pc, #436]	; (8001c8c <HAL_RCC_GetSysClockFreq+0x200>)
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d063      	beq.n	8001baa <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ae2:	4b6a      	ldr	r3, [pc, #424]	; (8001c8c <HAL_RCC_GetSysClockFreq+0x200>)
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	099b      	lsrs	r3, r3, #6
 8001ae8:	2200      	movs	r2, #0
 8001aea:	63bb      	str	r3, [r7, #56]	; 0x38
 8001aec:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001aee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001af0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001af4:	633b      	str	r3, [r7, #48]	; 0x30
 8001af6:	2300      	movs	r3, #0
 8001af8:	637b      	str	r3, [r7, #52]	; 0x34
 8001afa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001afe:	4622      	mov	r2, r4
 8001b00:	462b      	mov	r3, r5
 8001b02:	f04f 0000 	mov.w	r0, #0
 8001b06:	f04f 0100 	mov.w	r1, #0
 8001b0a:	0159      	lsls	r1, r3, #5
 8001b0c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b10:	0150      	lsls	r0, r2, #5
 8001b12:	4602      	mov	r2, r0
 8001b14:	460b      	mov	r3, r1
 8001b16:	4621      	mov	r1, r4
 8001b18:	1a51      	subs	r1, r2, r1
 8001b1a:	6139      	str	r1, [r7, #16]
 8001b1c:	4629      	mov	r1, r5
 8001b1e:	eb63 0301 	sbc.w	r3, r3, r1
 8001b22:	617b      	str	r3, [r7, #20]
 8001b24:	f04f 0200 	mov.w	r2, #0
 8001b28:	f04f 0300 	mov.w	r3, #0
 8001b2c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001b30:	4659      	mov	r1, fp
 8001b32:	018b      	lsls	r3, r1, #6
 8001b34:	4651      	mov	r1, sl
 8001b36:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001b3a:	4651      	mov	r1, sl
 8001b3c:	018a      	lsls	r2, r1, #6
 8001b3e:	4651      	mov	r1, sl
 8001b40:	ebb2 0801 	subs.w	r8, r2, r1
 8001b44:	4659      	mov	r1, fp
 8001b46:	eb63 0901 	sbc.w	r9, r3, r1
 8001b4a:	f04f 0200 	mov.w	r2, #0
 8001b4e:	f04f 0300 	mov.w	r3, #0
 8001b52:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001b56:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001b5a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001b5e:	4690      	mov	r8, r2
 8001b60:	4699      	mov	r9, r3
 8001b62:	4623      	mov	r3, r4
 8001b64:	eb18 0303 	adds.w	r3, r8, r3
 8001b68:	60bb      	str	r3, [r7, #8]
 8001b6a:	462b      	mov	r3, r5
 8001b6c:	eb49 0303 	adc.w	r3, r9, r3
 8001b70:	60fb      	str	r3, [r7, #12]
 8001b72:	f04f 0200 	mov.w	r2, #0
 8001b76:	f04f 0300 	mov.w	r3, #0
 8001b7a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001b7e:	4629      	mov	r1, r5
 8001b80:	024b      	lsls	r3, r1, #9
 8001b82:	4621      	mov	r1, r4
 8001b84:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001b88:	4621      	mov	r1, r4
 8001b8a:	024a      	lsls	r2, r1, #9
 8001b8c:	4610      	mov	r0, r2
 8001b8e:	4619      	mov	r1, r3
 8001b90:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001b92:	2200      	movs	r2, #0
 8001b94:	62bb      	str	r3, [r7, #40]	; 0x28
 8001b96:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001b98:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001b9c:	f7fe fb80 	bl	80002a0 <__aeabi_uldivmod>
 8001ba0:	4602      	mov	r2, r0
 8001ba2:	460b      	mov	r3, r1
 8001ba4:	4613      	mov	r3, r2
 8001ba6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001ba8:	e058      	b.n	8001c5c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001baa:	4b38      	ldr	r3, [pc, #224]	; (8001c8c <HAL_RCC_GetSysClockFreq+0x200>)
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	099b      	lsrs	r3, r3, #6
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	4611      	mov	r1, r2
 8001bb6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001bba:	623b      	str	r3, [r7, #32]
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	627b      	str	r3, [r7, #36]	; 0x24
 8001bc0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001bc4:	4642      	mov	r2, r8
 8001bc6:	464b      	mov	r3, r9
 8001bc8:	f04f 0000 	mov.w	r0, #0
 8001bcc:	f04f 0100 	mov.w	r1, #0
 8001bd0:	0159      	lsls	r1, r3, #5
 8001bd2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001bd6:	0150      	lsls	r0, r2, #5
 8001bd8:	4602      	mov	r2, r0
 8001bda:	460b      	mov	r3, r1
 8001bdc:	4641      	mov	r1, r8
 8001bde:	ebb2 0a01 	subs.w	sl, r2, r1
 8001be2:	4649      	mov	r1, r9
 8001be4:	eb63 0b01 	sbc.w	fp, r3, r1
 8001be8:	f04f 0200 	mov.w	r2, #0
 8001bec:	f04f 0300 	mov.w	r3, #0
 8001bf0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001bf4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001bf8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001bfc:	ebb2 040a 	subs.w	r4, r2, sl
 8001c00:	eb63 050b 	sbc.w	r5, r3, fp
 8001c04:	f04f 0200 	mov.w	r2, #0
 8001c08:	f04f 0300 	mov.w	r3, #0
 8001c0c:	00eb      	lsls	r3, r5, #3
 8001c0e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001c12:	00e2      	lsls	r2, r4, #3
 8001c14:	4614      	mov	r4, r2
 8001c16:	461d      	mov	r5, r3
 8001c18:	4643      	mov	r3, r8
 8001c1a:	18e3      	adds	r3, r4, r3
 8001c1c:	603b      	str	r3, [r7, #0]
 8001c1e:	464b      	mov	r3, r9
 8001c20:	eb45 0303 	adc.w	r3, r5, r3
 8001c24:	607b      	str	r3, [r7, #4]
 8001c26:	f04f 0200 	mov.w	r2, #0
 8001c2a:	f04f 0300 	mov.w	r3, #0
 8001c2e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001c32:	4629      	mov	r1, r5
 8001c34:	028b      	lsls	r3, r1, #10
 8001c36:	4621      	mov	r1, r4
 8001c38:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001c3c:	4621      	mov	r1, r4
 8001c3e:	028a      	lsls	r2, r1, #10
 8001c40:	4610      	mov	r0, r2
 8001c42:	4619      	mov	r1, r3
 8001c44:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c46:	2200      	movs	r2, #0
 8001c48:	61bb      	str	r3, [r7, #24]
 8001c4a:	61fa      	str	r2, [r7, #28]
 8001c4c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c50:	f7fe fb26 	bl	80002a0 <__aeabi_uldivmod>
 8001c54:	4602      	mov	r2, r0
 8001c56:	460b      	mov	r3, r1
 8001c58:	4613      	mov	r3, r2
 8001c5a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001c5c:	4b0b      	ldr	r3, [pc, #44]	; (8001c8c <HAL_RCC_GetSysClockFreq+0x200>)
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	0c1b      	lsrs	r3, r3, #16
 8001c62:	f003 0303 	and.w	r3, r3, #3
 8001c66:	3301      	adds	r3, #1
 8001c68:	005b      	lsls	r3, r3, #1
 8001c6a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001c6c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001c6e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c70:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c74:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001c76:	e002      	b.n	8001c7e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001c78:	4b05      	ldr	r3, [pc, #20]	; (8001c90 <HAL_RCC_GetSysClockFreq+0x204>)
 8001c7a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001c7c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001c7e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	3750      	adds	r7, #80	; 0x50
 8001c84:	46bd      	mov	sp, r7
 8001c86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001c8a:	bf00      	nop
 8001c8c:	40023800 	.word	0x40023800
 8001c90:	00f42400 	.word	0x00f42400
 8001c94:	007a1200 	.word	0x007a1200

08001c98 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c9c:	4b03      	ldr	r3, [pc, #12]	; (8001cac <HAL_RCC_GetHCLKFreq+0x14>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	20000000 	.word	0x20000000

08001cb0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001cb4:	f7ff fff0 	bl	8001c98 <HAL_RCC_GetHCLKFreq>
 8001cb8:	4602      	mov	r2, r0
 8001cba:	4b05      	ldr	r3, [pc, #20]	; (8001cd0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001cbc:	689b      	ldr	r3, [r3, #8]
 8001cbe:	0a9b      	lsrs	r3, r3, #10
 8001cc0:	f003 0307 	and.w	r3, r3, #7
 8001cc4:	4903      	ldr	r1, [pc, #12]	; (8001cd4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001cc6:	5ccb      	ldrb	r3, [r1, r3]
 8001cc8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ccc:	4618      	mov	r0, r3
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	40023800 	.word	0x40023800
 8001cd4:	08004488 	.word	0x08004488

08001cd8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001cdc:	f7ff ffdc 	bl	8001c98 <HAL_RCC_GetHCLKFreq>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	4b05      	ldr	r3, [pc, #20]	; (8001cf8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ce4:	689b      	ldr	r3, [r3, #8]
 8001ce6:	0b5b      	lsrs	r3, r3, #13
 8001ce8:	f003 0307 	and.w	r3, r3, #7
 8001cec:	4903      	ldr	r1, [pc, #12]	; (8001cfc <HAL_RCC_GetPCLK2Freq+0x24>)
 8001cee:	5ccb      	ldrb	r3, [r1, r3]
 8001cf0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	40023800 	.word	0x40023800
 8001cfc:	08004488 	.word	0x08004488

08001d00 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b082      	sub	sp, #8
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d101      	bne.n	8001d12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	e03f      	b.n	8001d92 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d18:	b2db      	uxtb	r3, r3
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d106      	bne.n	8001d2c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2200      	movs	r2, #0
 8001d22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001d26:	6878      	ldr	r0, [r7, #4]
 8001d28:	f7fe ff3e 	bl	8000ba8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2224      	movs	r2, #36	; 0x24
 8001d30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	68da      	ldr	r2, [r3, #12]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001d42:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001d44:	6878      	ldr	r0, [r7, #4]
 8001d46:	f000 f929 	bl	8001f9c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	691a      	ldr	r2, [r3, #16]
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001d58:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	695a      	ldr	r2, [r3, #20]
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001d68:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	68da      	ldr	r2, [r3, #12]
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001d78:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2220      	movs	r2, #32
 8001d84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2220      	movs	r2, #32
 8001d8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001d90:	2300      	movs	r3, #0
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	3708      	adds	r7, #8
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}

08001d9a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001d9a:	b580      	push	{r7, lr}
 8001d9c:	b08a      	sub	sp, #40	; 0x28
 8001d9e:	af02      	add	r7, sp, #8
 8001da0:	60f8      	str	r0, [r7, #12]
 8001da2:	60b9      	str	r1, [r7, #8]
 8001da4:	603b      	str	r3, [r7, #0]
 8001da6:	4613      	mov	r3, r2
 8001da8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001daa:	2300      	movs	r3, #0
 8001dac:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001db4:	b2db      	uxtb	r3, r3
 8001db6:	2b20      	cmp	r3, #32
 8001db8:	d17c      	bne.n	8001eb4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001dba:	68bb      	ldr	r3, [r7, #8]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d002      	beq.n	8001dc6 <HAL_UART_Transmit+0x2c>
 8001dc0:	88fb      	ldrh	r3, [r7, #6]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d101      	bne.n	8001dca <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	e075      	b.n	8001eb6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001dd0:	2b01      	cmp	r3, #1
 8001dd2:	d101      	bne.n	8001dd8 <HAL_UART_Transmit+0x3e>
 8001dd4:	2302      	movs	r3, #2
 8001dd6:	e06e      	b.n	8001eb6 <HAL_UART_Transmit+0x11c>
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	2201      	movs	r2, #1
 8001ddc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	2200      	movs	r2, #0
 8001de4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	2221      	movs	r2, #33	; 0x21
 8001dea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001dee:	f7ff f81f 	bl	8000e30 <HAL_GetTick>
 8001df2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	88fa      	ldrh	r2, [r7, #6]
 8001df8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	88fa      	ldrh	r2, [r7, #6]
 8001dfe:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	689b      	ldr	r3, [r3, #8]
 8001e04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e08:	d108      	bne.n	8001e1c <HAL_UART_Transmit+0x82>
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	691b      	ldr	r3, [r3, #16]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d104      	bne.n	8001e1c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001e12:	2300      	movs	r3, #0
 8001e14:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001e16:	68bb      	ldr	r3, [r7, #8]
 8001e18:	61bb      	str	r3, [r7, #24]
 8001e1a:	e003      	b.n	8001e24 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001e1c:	68bb      	ldr	r3, [r7, #8]
 8001e1e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001e20:	2300      	movs	r3, #0
 8001e22:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	2200      	movs	r2, #0
 8001e28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001e2c:	e02a      	b.n	8001e84 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	9300      	str	r3, [sp, #0]
 8001e32:	697b      	ldr	r3, [r7, #20]
 8001e34:	2200      	movs	r2, #0
 8001e36:	2180      	movs	r1, #128	; 0x80
 8001e38:	68f8      	ldr	r0, [r7, #12]
 8001e3a:	f000 f840 	bl	8001ebe <UART_WaitOnFlagUntilTimeout>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d001      	beq.n	8001e48 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001e44:	2303      	movs	r3, #3
 8001e46:	e036      	b.n	8001eb6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001e48:	69fb      	ldr	r3, [r7, #28]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d10b      	bne.n	8001e66 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001e4e:	69bb      	ldr	r3, [r7, #24]
 8001e50:	881b      	ldrh	r3, [r3, #0]
 8001e52:	461a      	mov	r2, r3
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001e5c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001e5e:	69bb      	ldr	r3, [r7, #24]
 8001e60:	3302      	adds	r3, #2
 8001e62:	61bb      	str	r3, [r7, #24]
 8001e64:	e007      	b.n	8001e76 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001e66:	69fb      	ldr	r3, [r7, #28]
 8001e68:	781a      	ldrb	r2, [r3, #0]
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001e70:	69fb      	ldr	r3, [r7, #28]
 8001e72:	3301      	adds	r3, #1
 8001e74:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001e7a:	b29b      	uxth	r3, r3
 8001e7c:	3b01      	subs	r3, #1
 8001e7e:	b29a      	uxth	r2, r3
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001e88:	b29b      	uxth	r3, r3
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d1cf      	bne.n	8001e2e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	9300      	str	r3, [sp, #0]
 8001e92:	697b      	ldr	r3, [r7, #20]
 8001e94:	2200      	movs	r2, #0
 8001e96:	2140      	movs	r1, #64	; 0x40
 8001e98:	68f8      	ldr	r0, [r7, #12]
 8001e9a:	f000 f810 	bl	8001ebe <UART_WaitOnFlagUntilTimeout>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d001      	beq.n	8001ea8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001ea4:	2303      	movs	r3, #3
 8001ea6:	e006      	b.n	8001eb6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	2220      	movs	r2, #32
 8001eac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	e000      	b.n	8001eb6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001eb4:	2302      	movs	r3, #2
  }
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	3720      	adds	r7, #32
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}

08001ebe <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001ebe:	b580      	push	{r7, lr}
 8001ec0:	b090      	sub	sp, #64	; 0x40
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	60f8      	str	r0, [r7, #12]
 8001ec6:	60b9      	str	r1, [r7, #8]
 8001ec8:	603b      	str	r3, [r7, #0]
 8001eca:	4613      	mov	r3, r2
 8001ecc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001ece:	e050      	b.n	8001f72 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001ed0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001ed2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001ed6:	d04c      	beq.n	8001f72 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001ed8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d007      	beq.n	8001eee <UART_WaitOnFlagUntilTimeout+0x30>
 8001ede:	f7fe ffa7 	bl	8000e30 <HAL_GetTick>
 8001ee2:	4602      	mov	r2, r0
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	1ad3      	subs	r3, r2, r3
 8001ee8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001eea:	429a      	cmp	r2, r3
 8001eec:	d241      	bcs.n	8001f72 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	330c      	adds	r3, #12
 8001ef4:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001ef6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ef8:	e853 3f00 	ldrex	r3, [r3]
 8001efc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f00:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001f04:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	330c      	adds	r3, #12
 8001f0c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001f0e:	637a      	str	r2, [r7, #52]	; 0x34
 8001f10:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f12:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001f14:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001f16:	e841 2300 	strex	r3, r2, [r1]
 8001f1a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8001f1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d1e5      	bne.n	8001eee <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	3314      	adds	r3, #20
 8001f28:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f2a:	697b      	ldr	r3, [r7, #20]
 8001f2c:	e853 3f00 	ldrex	r3, [r3]
 8001f30:	613b      	str	r3, [r7, #16]
   return(result);
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	f023 0301 	bic.w	r3, r3, #1
 8001f38:	63bb      	str	r3, [r7, #56]	; 0x38
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	3314      	adds	r3, #20
 8001f40:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001f42:	623a      	str	r2, [r7, #32]
 8001f44:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f46:	69f9      	ldr	r1, [r7, #28]
 8001f48:	6a3a      	ldr	r2, [r7, #32]
 8001f4a:	e841 2300 	strex	r3, r2, [r1]
 8001f4e:	61bb      	str	r3, [r7, #24]
   return(result);
 8001f50:	69bb      	ldr	r3, [r7, #24]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d1e5      	bne.n	8001f22 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	2220      	movs	r2, #32
 8001f5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	2220      	movs	r2, #32
 8001f62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	2200      	movs	r2, #0
 8001f6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8001f6e:	2303      	movs	r3, #3
 8001f70:	e00f      	b.n	8001f92 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	68bb      	ldr	r3, [r7, #8]
 8001f7a:	4013      	ands	r3, r2
 8001f7c:	68ba      	ldr	r2, [r7, #8]
 8001f7e:	429a      	cmp	r2, r3
 8001f80:	bf0c      	ite	eq
 8001f82:	2301      	moveq	r3, #1
 8001f84:	2300      	movne	r3, #0
 8001f86:	b2db      	uxtb	r3, r3
 8001f88:	461a      	mov	r2, r3
 8001f8a:	79fb      	ldrb	r3, [r7, #7]
 8001f8c:	429a      	cmp	r2, r3
 8001f8e:	d09f      	beq.n	8001ed0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001f90:	2300      	movs	r3, #0
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	3740      	adds	r7, #64	; 0x40
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
	...

08001f9c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001f9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001fa0:	b0c0      	sub	sp, #256	; 0x100
 8001fa2:	af00      	add	r7, sp, #0
 8001fa4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001fa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	691b      	ldr	r3, [r3, #16]
 8001fb0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8001fb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fb8:	68d9      	ldr	r1, [r3, #12]
 8001fba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fbe:	681a      	ldr	r2, [r3, #0]
 8001fc0:	ea40 0301 	orr.w	r3, r0, r1
 8001fc4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001fc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fca:	689a      	ldr	r2, [r3, #8]
 8001fcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fd0:	691b      	ldr	r3, [r3, #16]
 8001fd2:	431a      	orrs	r2, r3
 8001fd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fd8:	695b      	ldr	r3, [r3, #20]
 8001fda:	431a      	orrs	r2, r3
 8001fdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fe0:	69db      	ldr	r3, [r3, #28]
 8001fe2:	4313      	orrs	r3, r2
 8001fe4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8001fe8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	68db      	ldr	r3, [r3, #12]
 8001ff0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8001ff4:	f021 010c 	bic.w	r1, r1, #12
 8001ff8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ffc:	681a      	ldr	r2, [r3, #0]
 8001ffe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002002:	430b      	orrs	r3, r1
 8002004:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002006:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	695b      	ldr	r3, [r3, #20]
 800200e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002012:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002016:	6999      	ldr	r1, [r3, #24]
 8002018:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800201c:	681a      	ldr	r2, [r3, #0]
 800201e:	ea40 0301 	orr.w	r3, r0, r1
 8002022:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002024:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002028:	681a      	ldr	r2, [r3, #0]
 800202a:	4b8f      	ldr	r3, [pc, #572]	; (8002268 <UART_SetConfig+0x2cc>)
 800202c:	429a      	cmp	r2, r3
 800202e:	d005      	beq.n	800203c <UART_SetConfig+0xa0>
 8002030:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002034:	681a      	ldr	r2, [r3, #0]
 8002036:	4b8d      	ldr	r3, [pc, #564]	; (800226c <UART_SetConfig+0x2d0>)
 8002038:	429a      	cmp	r2, r3
 800203a:	d104      	bne.n	8002046 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800203c:	f7ff fe4c 	bl	8001cd8 <HAL_RCC_GetPCLK2Freq>
 8002040:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002044:	e003      	b.n	800204e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002046:	f7ff fe33 	bl	8001cb0 <HAL_RCC_GetPCLK1Freq>
 800204a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800204e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002052:	69db      	ldr	r3, [r3, #28]
 8002054:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002058:	f040 810c 	bne.w	8002274 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800205c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002060:	2200      	movs	r2, #0
 8002062:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002066:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800206a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800206e:	4622      	mov	r2, r4
 8002070:	462b      	mov	r3, r5
 8002072:	1891      	adds	r1, r2, r2
 8002074:	65b9      	str	r1, [r7, #88]	; 0x58
 8002076:	415b      	adcs	r3, r3
 8002078:	65fb      	str	r3, [r7, #92]	; 0x5c
 800207a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800207e:	4621      	mov	r1, r4
 8002080:	eb12 0801 	adds.w	r8, r2, r1
 8002084:	4629      	mov	r1, r5
 8002086:	eb43 0901 	adc.w	r9, r3, r1
 800208a:	f04f 0200 	mov.w	r2, #0
 800208e:	f04f 0300 	mov.w	r3, #0
 8002092:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002096:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800209a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800209e:	4690      	mov	r8, r2
 80020a0:	4699      	mov	r9, r3
 80020a2:	4623      	mov	r3, r4
 80020a4:	eb18 0303 	adds.w	r3, r8, r3
 80020a8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80020ac:	462b      	mov	r3, r5
 80020ae:	eb49 0303 	adc.w	r3, r9, r3
 80020b2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80020b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020ba:	685b      	ldr	r3, [r3, #4]
 80020bc:	2200      	movs	r2, #0
 80020be:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80020c2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80020c6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80020ca:	460b      	mov	r3, r1
 80020cc:	18db      	adds	r3, r3, r3
 80020ce:	653b      	str	r3, [r7, #80]	; 0x50
 80020d0:	4613      	mov	r3, r2
 80020d2:	eb42 0303 	adc.w	r3, r2, r3
 80020d6:	657b      	str	r3, [r7, #84]	; 0x54
 80020d8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80020dc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80020e0:	f7fe f8de 	bl	80002a0 <__aeabi_uldivmod>
 80020e4:	4602      	mov	r2, r0
 80020e6:	460b      	mov	r3, r1
 80020e8:	4b61      	ldr	r3, [pc, #388]	; (8002270 <UART_SetConfig+0x2d4>)
 80020ea:	fba3 2302 	umull	r2, r3, r3, r2
 80020ee:	095b      	lsrs	r3, r3, #5
 80020f0:	011c      	lsls	r4, r3, #4
 80020f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80020f6:	2200      	movs	r2, #0
 80020f8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80020fc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002100:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002104:	4642      	mov	r2, r8
 8002106:	464b      	mov	r3, r9
 8002108:	1891      	adds	r1, r2, r2
 800210a:	64b9      	str	r1, [r7, #72]	; 0x48
 800210c:	415b      	adcs	r3, r3
 800210e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002110:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002114:	4641      	mov	r1, r8
 8002116:	eb12 0a01 	adds.w	sl, r2, r1
 800211a:	4649      	mov	r1, r9
 800211c:	eb43 0b01 	adc.w	fp, r3, r1
 8002120:	f04f 0200 	mov.w	r2, #0
 8002124:	f04f 0300 	mov.w	r3, #0
 8002128:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800212c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002130:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002134:	4692      	mov	sl, r2
 8002136:	469b      	mov	fp, r3
 8002138:	4643      	mov	r3, r8
 800213a:	eb1a 0303 	adds.w	r3, sl, r3
 800213e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002142:	464b      	mov	r3, r9
 8002144:	eb4b 0303 	adc.w	r3, fp, r3
 8002148:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800214c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	2200      	movs	r2, #0
 8002154:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002158:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800215c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002160:	460b      	mov	r3, r1
 8002162:	18db      	adds	r3, r3, r3
 8002164:	643b      	str	r3, [r7, #64]	; 0x40
 8002166:	4613      	mov	r3, r2
 8002168:	eb42 0303 	adc.w	r3, r2, r3
 800216c:	647b      	str	r3, [r7, #68]	; 0x44
 800216e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002172:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002176:	f7fe f893 	bl	80002a0 <__aeabi_uldivmod>
 800217a:	4602      	mov	r2, r0
 800217c:	460b      	mov	r3, r1
 800217e:	4611      	mov	r1, r2
 8002180:	4b3b      	ldr	r3, [pc, #236]	; (8002270 <UART_SetConfig+0x2d4>)
 8002182:	fba3 2301 	umull	r2, r3, r3, r1
 8002186:	095b      	lsrs	r3, r3, #5
 8002188:	2264      	movs	r2, #100	; 0x64
 800218a:	fb02 f303 	mul.w	r3, r2, r3
 800218e:	1acb      	subs	r3, r1, r3
 8002190:	00db      	lsls	r3, r3, #3
 8002192:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002196:	4b36      	ldr	r3, [pc, #216]	; (8002270 <UART_SetConfig+0x2d4>)
 8002198:	fba3 2302 	umull	r2, r3, r3, r2
 800219c:	095b      	lsrs	r3, r3, #5
 800219e:	005b      	lsls	r3, r3, #1
 80021a0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80021a4:	441c      	add	r4, r3
 80021a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80021aa:	2200      	movs	r2, #0
 80021ac:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80021b0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80021b4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80021b8:	4642      	mov	r2, r8
 80021ba:	464b      	mov	r3, r9
 80021bc:	1891      	adds	r1, r2, r2
 80021be:	63b9      	str	r1, [r7, #56]	; 0x38
 80021c0:	415b      	adcs	r3, r3
 80021c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80021c4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80021c8:	4641      	mov	r1, r8
 80021ca:	1851      	adds	r1, r2, r1
 80021cc:	6339      	str	r1, [r7, #48]	; 0x30
 80021ce:	4649      	mov	r1, r9
 80021d0:	414b      	adcs	r3, r1
 80021d2:	637b      	str	r3, [r7, #52]	; 0x34
 80021d4:	f04f 0200 	mov.w	r2, #0
 80021d8:	f04f 0300 	mov.w	r3, #0
 80021dc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80021e0:	4659      	mov	r1, fp
 80021e2:	00cb      	lsls	r3, r1, #3
 80021e4:	4651      	mov	r1, sl
 80021e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80021ea:	4651      	mov	r1, sl
 80021ec:	00ca      	lsls	r2, r1, #3
 80021ee:	4610      	mov	r0, r2
 80021f0:	4619      	mov	r1, r3
 80021f2:	4603      	mov	r3, r0
 80021f4:	4642      	mov	r2, r8
 80021f6:	189b      	adds	r3, r3, r2
 80021f8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80021fc:	464b      	mov	r3, r9
 80021fe:	460a      	mov	r2, r1
 8002200:	eb42 0303 	adc.w	r3, r2, r3
 8002204:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002208:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800220c:	685b      	ldr	r3, [r3, #4]
 800220e:	2200      	movs	r2, #0
 8002210:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002214:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002218:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800221c:	460b      	mov	r3, r1
 800221e:	18db      	adds	r3, r3, r3
 8002220:	62bb      	str	r3, [r7, #40]	; 0x28
 8002222:	4613      	mov	r3, r2
 8002224:	eb42 0303 	adc.w	r3, r2, r3
 8002228:	62fb      	str	r3, [r7, #44]	; 0x2c
 800222a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800222e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002232:	f7fe f835 	bl	80002a0 <__aeabi_uldivmod>
 8002236:	4602      	mov	r2, r0
 8002238:	460b      	mov	r3, r1
 800223a:	4b0d      	ldr	r3, [pc, #52]	; (8002270 <UART_SetConfig+0x2d4>)
 800223c:	fba3 1302 	umull	r1, r3, r3, r2
 8002240:	095b      	lsrs	r3, r3, #5
 8002242:	2164      	movs	r1, #100	; 0x64
 8002244:	fb01 f303 	mul.w	r3, r1, r3
 8002248:	1ad3      	subs	r3, r2, r3
 800224a:	00db      	lsls	r3, r3, #3
 800224c:	3332      	adds	r3, #50	; 0x32
 800224e:	4a08      	ldr	r2, [pc, #32]	; (8002270 <UART_SetConfig+0x2d4>)
 8002250:	fba2 2303 	umull	r2, r3, r2, r3
 8002254:	095b      	lsrs	r3, r3, #5
 8002256:	f003 0207 	and.w	r2, r3, #7
 800225a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4422      	add	r2, r4
 8002262:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002264:	e105      	b.n	8002472 <UART_SetConfig+0x4d6>
 8002266:	bf00      	nop
 8002268:	40011000 	.word	0x40011000
 800226c:	40011400 	.word	0x40011400
 8002270:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002274:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002278:	2200      	movs	r2, #0
 800227a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800227e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002282:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002286:	4642      	mov	r2, r8
 8002288:	464b      	mov	r3, r9
 800228a:	1891      	adds	r1, r2, r2
 800228c:	6239      	str	r1, [r7, #32]
 800228e:	415b      	adcs	r3, r3
 8002290:	627b      	str	r3, [r7, #36]	; 0x24
 8002292:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002296:	4641      	mov	r1, r8
 8002298:	1854      	adds	r4, r2, r1
 800229a:	4649      	mov	r1, r9
 800229c:	eb43 0501 	adc.w	r5, r3, r1
 80022a0:	f04f 0200 	mov.w	r2, #0
 80022a4:	f04f 0300 	mov.w	r3, #0
 80022a8:	00eb      	lsls	r3, r5, #3
 80022aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80022ae:	00e2      	lsls	r2, r4, #3
 80022b0:	4614      	mov	r4, r2
 80022b2:	461d      	mov	r5, r3
 80022b4:	4643      	mov	r3, r8
 80022b6:	18e3      	adds	r3, r4, r3
 80022b8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80022bc:	464b      	mov	r3, r9
 80022be:	eb45 0303 	adc.w	r3, r5, r3
 80022c2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80022c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	2200      	movs	r2, #0
 80022ce:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80022d2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80022d6:	f04f 0200 	mov.w	r2, #0
 80022da:	f04f 0300 	mov.w	r3, #0
 80022de:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80022e2:	4629      	mov	r1, r5
 80022e4:	008b      	lsls	r3, r1, #2
 80022e6:	4621      	mov	r1, r4
 80022e8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80022ec:	4621      	mov	r1, r4
 80022ee:	008a      	lsls	r2, r1, #2
 80022f0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80022f4:	f7fd ffd4 	bl	80002a0 <__aeabi_uldivmod>
 80022f8:	4602      	mov	r2, r0
 80022fa:	460b      	mov	r3, r1
 80022fc:	4b60      	ldr	r3, [pc, #384]	; (8002480 <UART_SetConfig+0x4e4>)
 80022fe:	fba3 2302 	umull	r2, r3, r3, r2
 8002302:	095b      	lsrs	r3, r3, #5
 8002304:	011c      	lsls	r4, r3, #4
 8002306:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800230a:	2200      	movs	r2, #0
 800230c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002310:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002314:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002318:	4642      	mov	r2, r8
 800231a:	464b      	mov	r3, r9
 800231c:	1891      	adds	r1, r2, r2
 800231e:	61b9      	str	r1, [r7, #24]
 8002320:	415b      	adcs	r3, r3
 8002322:	61fb      	str	r3, [r7, #28]
 8002324:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002328:	4641      	mov	r1, r8
 800232a:	1851      	adds	r1, r2, r1
 800232c:	6139      	str	r1, [r7, #16]
 800232e:	4649      	mov	r1, r9
 8002330:	414b      	adcs	r3, r1
 8002332:	617b      	str	r3, [r7, #20]
 8002334:	f04f 0200 	mov.w	r2, #0
 8002338:	f04f 0300 	mov.w	r3, #0
 800233c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002340:	4659      	mov	r1, fp
 8002342:	00cb      	lsls	r3, r1, #3
 8002344:	4651      	mov	r1, sl
 8002346:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800234a:	4651      	mov	r1, sl
 800234c:	00ca      	lsls	r2, r1, #3
 800234e:	4610      	mov	r0, r2
 8002350:	4619      	mov	r1, r3
 8002352:	4603      	mov	r3, r0
 8002354:	4642      	mov	r2, r8
 8002356:	189b      	adds	r3, r3, r2
 8002358:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800235c:	464b      	mov	r3, r9
 800235e:	460a      	mov	r2, r1
 8002360:	eb42 0303 	adc.w	r3, r2, r3
 8002364:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002368:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	2200      	movs	r2, #0
 8002370:	67bb      	str	r3, [r7, #120]	; 0x78
 8002372:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002374:	f04f 0200 	mov.w	r2, #0
 8002378:	f04f 0300 	mov.w	r3, #0
 800237c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002380:	4649      	mov	r1, r9
 8002382:	008b      	lsls	r3, r1, #2
 8002384:	4641      	mov	r1, r8
 8002386:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800238a:	4641      	mov	r1, r8
 800238c:	008a      	lsls	r2, r1, #2
 800238e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002392:	f7fd ff85 	bl	80002a0 <__aeabi_uldivmod>
 8002396:	4602      	mov	r2, r0
 8002398:	460b      	mov	r3, r1
 800239a:	4b39      	ldr	r3, [pc, #228]	; (8002480 <UART_SetConfig+0x4e4>)
 800239c:	fba3 1302 	umull	r1, r3, r3, r2
 80023a0:	095b      	lsrs	r3, r3, #5
 80023a2:	2164      	movs	r1, #100	; 0x64
 80023a4:	fb01 f303 	mul.w	r3, r1, r3
 80023a8:	1ad3      	subs	r3, r2, r3
 80023aa:	011b      	lsls	r3, r3, #4
 80023ac:	3332      	adds	r3, #50	; 0x32
 80023ae:	4a34      	ldr	r2, [pc, #208]	; (8002480 <UART_SetConfig+0x4e4>)
 80023b0:	fba2 2303 	umull	r2, r3, r2, r3
 80023b4:	095b      	lsrs	r3, r3, #5
 80023b6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80023ba:	441c      	add	r4, r3
 80023bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80023c0:	2200      	movs	r2, #0
 80023c2:	673b      	str	r3, [r7, #112]	; 0x70
 80023c4:	677a      	str	r2, [r7, #116]	; 0x74
 80023c6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80023ca:	4642      	mov	r2, r8
 80023cc:	464b      	mov	r3, r9
 80023ce:	1891      	adds	r1, r2, r2
 80023d0:	60b9      	str	r1, [r7, #8]
 80023d2:	415b      	adcs	r3, r3
 80023d4:	60fb      	str	r3, [r7, #12]
 80023d6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80023da:	4641      	mov	r1, r8
 80023dc:	1851      	adds	r1, r2, r1
 80023de:	6039      	str	r1, [r7, #0]
 80023e0:	4649      	mov	r1, r9
 80023e2:	414b      	adcs	r3, r1
 80023e4:	607b      	str	r3, [r7, #4]
 80023e6:	f04f 0200 	mov.w	r2, #0
 80023ea:	f04f 0300 	mov.w	r3, #0
 80023ee:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80023f2:	4659      	mov	r1, fp
 80023f4:	00cb      	lsls	r3, r1, #3
 80023f6:	4651      	mov	r1, sl
 80023f8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80023fc:	4651      	mov	r1, sl
 80023fe:	00ca      	lsls	r2, r1, #3
 8002400:	4610      	mov	r0, r2
 8002402:	4619      	mov	r1, r3
 8002404:	4603      	mov	r3, r0
 8002406:	4642      	mov	r2, r8
 8002408:	189b      	adds	r3, r3, r2
 800240a:	66bb      	str	r3, [r7, #104]	; 0x68
 800240c:	464b      	mov	r3, r9
 800240e:	460a      	mov	r2, r1
 8002410:	eb42 0303 	adc.w	r3, r2, r3
 8002414:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002416:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	2200      	movs	r2, #0
 800241e:	663b      	str	r3, [r7, #96]	; 0x60
 8002420:	667a      	str	r2, [r7, #100]	; 0x64
 8002422:	f04f 0200 	mov.w	r2, #0
 8002426:	f04f 0300 	mov.w	r3, #0
 800242a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800242e:	4649      	mov	r1, r9
 8002430:	008b      	lsls	r3, r1, #2
 8002432:	4641      	mov	r1, r8
 8002434:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002438:	4641      	mov	r1, r8
 800243a:	008a      	lsls	r2, r1, #2
 800243c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002440:	f7fd ff2e 	bl	80002a0 <__aeabi_uldivmod>
 8002444:	4602      	mov	r2, r0
 8002446:	460b      	mov	r3, r1
 8002448:	4b0d      	ldr	r3, [pc, #52]	; (8002480 <UART_SetConfig+0x4e4>)
 800244a:	fba3 1302 	umull	r1, r3, r3, r2
 800244e:	095b      	lsrs	r3, r3, #5
 8002450:	2164      	movs	r1, #100	; 0x64
 8002452:	fb01 f303 	mul.w	r3, r1, r3
 8002456:	1ad3      	subs	r3, r2, r3
 8002458:	011b      	lsls	r3, r3, #4
 800245a:	3332      	adds	r3, #50	; 0x32
 800245c:	4a08      	ldr	r2, [pc, #32]	; (8002480 <UART_SetConfig+0x4e4>)
 800245e:	fba2 2303 	umull	r2, r3, r2, r3
 8002462:	095b      	lsrs	r3, r3, #5
 8002464:	f003 020f 	and.w	r2, r3, #15
 8002468:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4422      	add	r2, r4
 8002470:	609a      	str	r2, [r3, #8]
}
 8002472:	bf00      	nop
 8002474:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002478:	46bd      	mov	sp, r7
 800247a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800247e:	bf00      	nop
 8002480:	51eb851f 	.word	0x51eb851f

08002484 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8002484:	b480      	push	{r7}
 8002486:	b085      	sub	sp, #20
 8002488:	af00      	add	r7, sp, #0
 800248a:	4603      	mov	r3, r0
 800248c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800248e:	2300      	movs	r3, #0
 8002490:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8002492:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002496:	2b84      	cmp	r3, #132	; 0x84
 8002498:	d005      	beq.n	80024a6 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800249a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	4413      	add	r3, r2
 80024a2:	3303      	adds	r3, #3
 80024a4:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80024a6:	68fb      	ldr	r3, [r7, #12]
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	3714      	adds	r7, #20
 80024ac:	46bd      	mov	sp, r7
 80024ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b2:	4770      	bx	lr

080024b4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80024b8:	f000 fae6 	bl	8002a88 <vTaskStartScheduler>
  
  return osOK;
 80024bc:	2300      	movs	r3, #0
}
 80024be:	4618      	mov	r0, r3
 80024c0:	bd80      	pop	{r7, pc}

080024c2 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80024c2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024c4:	b089      	sub	sp, #36	; 0x24
 80024c6:	af04      	add	r7, sp, #16
 80024c8:	6078      	str	r0, [r7, #4]
 80024ca:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	695b      	ldr	r3, [r3, #20]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d020      	beq.n	8002516 <osThreadCreate+0x54>
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	699b      	ldr	r3, [r3, #24]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d01c      	beq.n	8002516 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	685c      	ldr	r4, [r3, #4]
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681d      	ldr	r5, [r3, #0]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	691e      	ldr	r6, [r3, #16]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80024ee:	4618      	mov	r0, r3
 80024f0:	f7ff ffc8 	bl	8002484 <makeFreeRtosPriority>
 80024f4:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	695b      	ldr	r3, [r3, #20]
 80024fa:	687a      	ldr	r2, [r7, #4]
 80024fc:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80024fe:	9202      	str	r2, [sp, #8]
 8002500:	9301      	str	r3, [sp, #4]
 8002502:	9100      	str	r1, [sp, #0]
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	4632      	mov	r2, r6
 8002508:	4629      	mov	r1, r5
 800250a:	4620      	mov	r0, r4
 800250c:	f000 f8ed 	bl	80026ea <xTaskCreateStatic>
 8002510:	4603      	mov	r3, r0
 8002512:	60fb      	str	r3, [r7, #12]
 8002514:	e01c      	b.n	8002550 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	685c      	ldr	r4, [r3, #4]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002522:	b29e      	uxth	r6, r3
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800252a:	4618      	mov	r0, r3
 800252c:	f7ff ffaa 	bl	8002484 <makeFreeRtosPriority>
 8002530:	4602      	mov	r2, r0
 8002532:	f107 030c 	add.w	r3, r7, #12
 8002536:	9301      	str	r3, [sp, #4]
 8002538:	9200      	str	r2, [sp, #0]
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	4632      	mov	r2, r6
 800253e:	4629      	mov	r1, r5
 8002540:	4620      	mov	r0, r4
 8002542:	f000 f92f 	bl	80027a4 <xTaskCreate>
 8002546:	4603      	mov	r3, r0
 8002548:	2b01      	cmp	r3, #1
 800254a:	d001      	beq.n	8002550 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800254c:	2300      	movs	r3, #0
 800254e:	e000      	b.n	8002552 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8002550:	68fb      	ldr	r3, [r7, #12]
}
 8002552:	4618      	mov	r0, r3
 8002554:	3714      	adds	r7, #20
 8002556:	46bd      	mov	sp, r7
 8002558:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800255a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800255a:	b580      	push	{r7, lr}
 800255c:	b084      	sub	sp, #16
 800255e:	af00      	add	r7, sp, #0
 8002560:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d001      	beq.n	8002570 <osDelay+0x16>
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	e000      	b.n	8002572 <osDelay+0x18>
 8002570:	2301      	movs	r3, #1
 8002572:	4618      	mov	r0, r3
 8002574:	f000 fa54 	bl	8002a20 <vTaskDelay>
  
  return osOK;
 8002578:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800257a:	4618      	mov	r0, r3
 800257c:	3710      	adds	r7, #16
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}

08002582 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002582:	b480      	push	{r7}
 8002584:	b083      	sub	sp, #12
 8002586:	af00      	add	r7, sp, #0
 8002588:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	f103 0208 	add.w	r2, r3, #8
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800259a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	f103 0208 	add.w	r2, r3, #8
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	f103 0208 	add.w	r2, r3, #8
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2200      	movs	r2, #0
 80025b4:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80025b6:	bf00      	nop
 80025b8:	370c      	adds	r7, #12
 80025ba:	46bd      	mov	sp, r7
 80025bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c0:	4770      	bx	lr

080025c2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80025c2:	b480      	push	{r7}
 80025c4:	b083      	sub	sp, #12
 80025c6:	af00      	add	r7, sp, #0
 80025c8:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2200      	movs	r2, #0
 80025ce:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80025d0:	bf00      	nop
 80025d2:	370c      	adds	r7, #12
 80025d4:	46bd      	mov	sp, r7
 80025d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025da:	4770      	bx	lr

080025dc <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80025dc:	b480      	push	{r7}
 80025de:	b085      	sub	sp, #20
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
 80025e4:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	68fa      	ldr	r2, [r7, #12]
 80025f0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	689a      	ldr	r2, [r3, #8]
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	689b      	ldr	r3, [r3, #8]
 80025fe:	683a      	ldr	r2, [r7, #0]
 8002600:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	683a      	ldr	r2, [r7, #0]
 8002606:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	687a      	ldr	r2, [r7, #4]
 800260c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	1c5a      	adds	r2, r3, #1
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	601a      	str	r2, [r3, #0]
}
 8002618:	bf00      	nop
 800261a:	3714      	adds	r7, #20
 800261c:	46bd      	mov	sp, r7
 800261e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002622:	4770      	bx	lr

08002624 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002624:	b480      	push	{r7}
 8002626:	b085      	sub	sp, #20
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
 800262c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800263a:	d103      	bne.n	8002644 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	691b      	ldr	r3, [r3, #16]
 8002640:	60fb      	str	r3, [r7, #12]
 8002642:	e00c      	b.n	800265e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	3308      	adds	r3, #8
 8002648:	60fb      	str	r3, [r7, #12]
 800264a:	e002      	b.n	8002652 <vListInsert+0x2e>
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	60fb      	str	r3, [r7, #12]
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	68ba      	ldr	r2, [r7, #8]
 800265a:	429a      	cmp	r2, r3
 800265c:	d2f6      	bcs.n	800264c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	685a      	ldr	r2, [r3, #4]
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	683a      	ldr	r2, [r7, #0]
 800266c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	68fa      	ldr	r2, [r7, #12]
 8002672:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	683a      	ldr	r2, [r7, #0]
 8002678:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	687a      	ldr	r2, [r7, #4]
 800267e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	1c5a      	adds	r2, r3, #1
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	601a      	str	r2, [r3, #0]
}
 800268a:	bf00      	nop
 800268c:	3714      	adds	r7, #20
 800268e:	46bd      	mov	sp, r7
 8002690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002694:	4770      	bx	lr

08002696 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002696:	b480      	push	{r7}
 8002698:	b085      	sub	sp, #20
 800269a:	af00      	add	r7, sp, #0
 800269c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	691b      	ldr	r3, [r3, #16]
 80026a2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	687a      	ldr	r2, [r7, #4]
 80026aa:	6892      	ldr	r2, [r2, #8]
 80026ac:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	687a      	ldr	r2, [r7, #4]
 80026b4:	6852      	ldr	r2, [r2, #4]
 80026b6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	687a      	ldr	r2, [r7, #4]
 80026be:	429a      	cmp	r2, r3
 80026c0:	d103      	bne.n	80026ca <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	689a      	ldr	r2, [r3, #8]
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2200      	movs	r2, #0
 80026ce:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	1e5a      	subs	r2, r3, #1
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
}
 80026de:	4618      	mov	r0, r3
 80026e0:	3714      	adds	r7, #20
 80026e2:	46bd      	mov	sp, r7
 80026e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e8:	4770      	bx	lr

080026ea <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80026ea:	b580      	push	{r7, lr}
 80026ec:	b08e      	sub	sp, #56	; 0x38
 80026ee:	af04      	add	r7, sp, #16
 80026f0:	60f8      	str	r0, [r7, #12]
 80026f2:	60b9      	str	r1, [r7, #8]
 80026f4:	607a      	str	r2, [r7, #4]
 80026f6:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80026f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d10a      	bne.n	8002714 <xTaskCreateStatic+0x2a>
	__asm volatile
 80026fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002702:	f383 8811 	msr	BASEPRI, r3
 8002706:	f3bf 8f6f 	isb	sy
 800270a:	f3bf 8f4f 	dsb	sy
 800270e:	623b      	str	r3, [r7, #32]
}
 8002710:	bf00      	nop
 8002712:	e7fe      	b.n	8002712 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8002714:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002716:	2b00      	cmp	r3, #0
 8002718:	d10a      	bne.n	8002730 <xTaskCreateStatic+0x46>
	__asm volatile
 800271a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800271e:	f383 8811 	msr	BASEPRI, r3
 8002722:	f3bf 8f6f 	isb	sy
 8002726:	f3bf 8f4f 	dsb	sy
 800272a:	61fb      	str	r3, [r7, #28]
}
 800272c:	bf00      	nop
 800272e:	e7fe      	b.n	800272e <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002730:	2354      	movs	r3, #84	; 0x54
 8002732:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	2b54      	cmp	r3, #84	; 0x54
 8002738:	d00a      	beq.n	8002750 <xTaskCreateStatic+0x66>
	__asm volatile
 800273a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800273e:	f383 8811 	msr	BASEPRI, r3
 8002742:	f3bf 8f6f 	isb	sy
 8002746:	f3bf 8f4f 	dsb	sy
 800274a:	61bb      	str	r3, [r7, #24]
}
 800274c:	bf00      	nop
 800274e:	e7fe      	b.n	800274e <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8002750:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002752:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002754:	2b00      	cmp	r3, #0
 8002756:	d01e      	beq.n	8002796 <xTaskCreateStatic+0xac>
 8002758:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800275a:	2b00      	cmp	r3, #0
 800275c:	d01b      	beq.n	8002796 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800275e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002760:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002764:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002766:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800276a:	2202      	movs	r2, #2
 800276c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002770:	2300      	movs	r3, #0
 8002772:	9303      	str	r3, [sp, #12]
 8002774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002776:	9302      	str	r3, [sp, #8]
 8002778:	f107 0314 	add.w	r3, r7, #20
 800277c:	9301      	str	r3, [sp, #4]
 800277e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002780:	9300      	str	r3, [sp, #0]
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	687a      	ldr	r2, [r7, #4]
 8002786:	68b9      	ldr	r1, [r7, #8]
 8002788:	68f8      	ldr	r0, [r7, #12]
 800278a:	f000 f850 	bl	800282e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800278e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002790:	f000 f8dc 	bl	800294c <prvAddNewTaskToReadyList>
 8002794:	e001      	b.n	800279a <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8002796:	2300      	movs	r3, #0
 8002798:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800279a:	697b      	ldr	r3, [r7, #20]
	}
 800279c:	4618      	mov	r0, r3
 800279e:	3728      	adds	r7, #40	; 0x28
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bd80      	pop	{r7, pc}

080027a4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b08c      	sub	sp, #48	; 0x30
 80027a8:	af04      	add	r7, sp, #16
 80027aa:	60f8      	str	r0, [r7, #12]
 80027ac:	60b9      	str	r1, [r7, #8]
 80027ae:	603b      	str	r3, [r7, #0]
 80027b0:	4613      	mov	r3, r2
 80027b2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80027b4:	88fb      	ldrh	r3, [r7, #6]
 80027b6:	009b      	lsls	r3, r3, #2
 80027b8:	4618      	mov	r0, r3
 80027ba:	f000 fefd 	bl	80035b8 <pvPortMalloc>
 80027be:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d00e      	beq.n	80027e4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80027c6:	2054      	movs	r0, #84	; 0x54
 80027c8:	f000 fef6 	bl	80035b8 <pvPortMalloc>
 80027cc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80027ce:	69fb      	ldr	r3, [r7, #28]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d003      	beq.n	80027dc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80027d4:	69fb      	ldr	r3, [r7, #28]
 80027d6:	697a      	ldr	r2, [r7, #20]
 80027d8:	631a      	str	r2, [r3, #48]	; 0x30
 80027da:	e005      	b.n	80027e8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80027dc:	6978      	ldr	r0, [r7, #20]
 80027de:	f000 ffb7 	bl	8003750 <vPortFree>
 80027e2:	e001      	b.n	80027e8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80027e4:	2300      	movs	r3, #0
 80027e6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80027e8:	69fb      	ldr	r3, [r7, #28]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d017      	beq.n	800281e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80027ee:	69fb      	ldr	r3, [r7, #28]
 80027f0:	2200      	movs	r2, #0
 80027f2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80027f6:	88fa      	ldrh	r2, [r7, #6]
 80027f8:	2300      	movs	r3, #0
 80027fa:	9303      	str	r3, [sp, #12]
 80027fc:	69fb      	ldr	r3, [r7, #28]
 80027fe:	9302      	str	r3, [sp, #8]
 8002800:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002802:	9301      	str	r3, [sp, #4]
 8002804:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002806:	9300      	str	r3, [sp, #0]
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	68b9      	ldr	r1, [r7, #8]
 800280c:	68f8      	ldr	r0, [r7, #12]
 800280e:	f000 f80e 	bl	800282e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002812:	69f8      	ldr	r0, [r7, #28]
 8002814:	f000 f89a 	bl	800294c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002818:	2301      	movs	r3, #1
 800281a:	61bb      	str	r3, [r7, #24]
 800281c:	e002      	b.n	8002824 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800281e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002822:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002824:	69bb      	ldr	r3, [r7, #24]
	}
 8002826:	4618      	mov	r0, r3
 8002828:	3720      	adds	r7, #32
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}

0800282e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800282e:	b580      	push	{r7, lr}
 8002830:	b088      	sub	sp, #32
 8002832:	af00      	add	r7, sp, #0
 8002834:	60f8      	str	r0, [r7, #12]
 8002836:	60b9      	str	r1, [r7, #8]
 8002838:	607a      	str	r2, [r7, #4]
 800283a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800283c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800283e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	009b      	lsls	r3, r3, #2
 8002844:	461a      	mov	r2, r3
 8002846:	21a5      	movs	r1, #165	; 0xa5
 8002848:	f001 f8d8 	bl	80039fc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800284c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800284e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002856:	3b01      	subs	r3, #1
 8002858:	009b      	lsls	r3, r3, #2
 800285a:	4413      	add	r3, r2
 800285c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800285e:	69bb      	ldr	r3, [r7, #24]
 8002860:	f023 0307 	bic.w	r3, r3, #7
 8002864:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002866:	69bb      	ldr	r3, [r7, #24]
 8002868:	f003 0307 	and.w	r3, r3, #7
 800286c:	2b00      	cmp	r3, #0
 800286e:	d00a      	beq.n	8002886 <prvInitialiseNewTask+0x58>
	__asm volatile
 8002870:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002874:	f383 8811 	msr	BASEPRI, r3
 8002878:	f3bf 8f6f 	isb	sy
 800287c:	f3bf 8f4f 	dsb	sy
 8002880:	617b      	str	r3, [r7, #20]
}
 8002882:	bf00      	nop
 8002884:	e7fe      	b.n	8002884 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8002886:	68bb      	ldr	r3, [r7, #8]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d01f      	beq.n	80028cc <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800288c:	2300      	movs	r3, #0
 800288e:	61fb      	str	r3, [r7, #28]
 8002890:	e012      	b.n	80028b8 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002892:	68ba      	ldr	r2, [r7, #8]
 8002894:	69fb      	ldr	r3, [r7, #28]
 8002896:	4413      	add	r3, r2
 8002898:	7819      	ldrb	r1, [r3, #0]
 800289a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800289c:	69fb      	ldr	r3, [r7, #28]
 800289e:	4413      	add	r3, r2
 80028a0:	3334      	adds	r3, #52	; 0x34
 80028a2:	460a      	mov	r2, r1
 80028a4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80028a6:	68ba      	ldr	r2, [r7, #8]
 80028a8:	69fb      	ldr	r3, [r7, #28]
 80028aa:	4413      	add	r3, r2
 80028ac:	781b      	ldrb	r3, [r3, #0]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d006      	beq.n	80028c0 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80028b2:	69fb      	ldr	r3, [r7, #28]
 80028b4:	3301      	adds	r3, #1
 80028b6:	61fb      	str	r3, [r7, #28]
 80028b8:	69fb      	ldr	r3, [r7, #28]
 80028ba:	2b0f      	cmp	r3, #15
 80028bc:	d9e9      	bls.n	8002892 <prvInitialiseNewTask+0x64>
 80028be:	e000      	b.n	80028c2 <prvInitialiseNewTask+0x94>
			{
				break;
 80028c0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80028c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028c4:	2200      	movs	r2, #0
 80028c6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80028ca:	e003      	b.n	80028d4 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80028cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028ce:	2200      	movs	r2, #0
 80028d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80028d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028d6:	2b06      	cmp	r3, #6
 80028d8:	d901      	bls.n	80028de <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80028da:	2306      	movs	r3, #6
 80028dc:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80028de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028e0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80028e2:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80028e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80028e8:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80028ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028ec:	2200      	movs	r2, #0
 80028ee:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80028f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028f2:	3304      	adds	r3, #4
 80028f4:	4618      	mov	r0, r3
 80028f6:	f7ff fe64 	bl	80025c2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80028fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028fc:	3318      	adds	r3, #24
 80028fe:	4618      	mov	r0, r3
 8002900:	f7ff fe5f 	bl	80025c2 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002904:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002906:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002908:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800290a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800290c:	f1c3 0207 	rsb	r2, r3, #7
 8002910:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002912:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002914:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002916:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002918:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800291a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800291c:	2200      	movs	r2, #0
 800291e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002920:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002922:	2200      	movs	r2, #0
 8002924:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002928:	683a      	ldr	r2, [r7, #0]
 800292a:	68f9      	ldr	r1, [r7, #12]
 800292c:	69b8      	ldr	r0, [r7, #24]
 800292e:	f000 fc33 	bl	8003198 <pxPortInitialiseStack>
 8002932:	4602      	mov	r2, r0
 8002934:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002936:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8002938:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800293a:	2b00      	cmp	r3, #0
 800293c:	d002      	beq.n	8002944 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800293e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002940:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002942:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002944:	bf00      	nop
 8002946:	3720      	adds	r7, #32
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}

0800294c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b082      	sub	sp, #8
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002954:	f000 fd4e 	bl	80033f4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002958:	4b2a      	ldr	r3, [pc, #168]	; (8002a04 <prvAddNewTaskToReadyList+0xb8>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	3301      	adds	r3, #1
 800295e:	4a29      	ldr	r2, [pc, #164]	; (8002a04 <prvAddNewTaskToReadyList+0xb8>)
 8002960:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8002962:	4b29      	ldr	r3, [pc, #164]	; (8002a08 <prvAddNewTaskToReadyList+0xbc>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d109      	bne.n	800297e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800296a:	4a27      	ldr	r2, [pc, #156]	; (8002a08 <prvAddNewTaskToReadyList+0xbc>)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002970:	4b24      	ldr	r3, [pc, #144]	; (8002a04 <prvAddNewTaskToReadyList+0xb8>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	2b01      	cmp	r3, #1
 8002976:	d110      	bne.n	800299a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002978:	f000 facc 	bl	8002f14 <prvInitialiseTaskLists>
 800297c:	e00d      	b.n	800299a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800297e:	4b23      	ldr	r3, [pc, #140]	; (8002a0c <prvAddNewTaskToReadyList+0xc0>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d109      	bne.n	800299a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002986:	4b20      	ldr	r3, [pc, #128]	; (8002a08 <prvAddNewTaskToReadyList+0xbc>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002990:	429a      	cmp	r2, r3
 8002992:	d802      	bhi.n	800299a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002994:	4a1c      	ldr	r2, [pc, #112]	; (8002a08 <prvAddNewTaskToReadyList+0xbc>)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800299a:	4b1d      	ldr	r3, [pc, #116]	; (8002a10 <prvAddNewTaskToReadyList+0xc4>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	3301      	adds	r3, #1
 80029a0:	4a1b      	ldr	r2, [pc, #108]	; (8002a10 <prvAddNewTaskToReadyList+0xc4>)
 80029a2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029a8:	2201      	movs	r2, #1
 80029aa:	409a      	lsls	r2, r3
 80029ac:	4b19      	ldr	r3, [pc, #100]	; (8002a14 <prvAddNewTaskToReadyList+0xc8>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4313      	orrs	r3, r2
 80029b2:	4a18      	ldr	r2, [pc, #96]	; (8002a14 <prvAddNewTaskToReadyList+0xc8>)
 80029b4:	6013      	str	r3, [r2, #0]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029ba:	4613      	mov	r3, r2
 80029bc:	009b      	lsls	r3, r3, #2
 80029be:	4413      	add	r3, r2
 80029c0:	009b      	lsls	r3, r3, #2
 80029c2:	4a15      	ldr	r2, [pc, #84]	; (8002a18 <prvAddNewTaskToReadyList+0xcc>)
 80029c4:	441a      	add	r2, r3
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	3304      	adds	r3, #4
 80029ca:	4619      	mov	r1, r3
 80029cc:	4610      	mov	r0, r2
 80029ce:	f7ff fe05 	bl	80025dc <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80029d2:	f000 fd3f 	bl	8003454 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80029d6:	4b0d      	ldr	r3, [pc, #52]	; (8002a0c <prvAddNewTaskToReadyList+0xc0>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d00e      	beq.n	80029fc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80029de:	4b0a      	ldr	r3, [pc, #40]	; (8002a08 <prvAddNewTaskToReadyList+0xbc>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d207      	bcs.n	80029fc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80029ec:	4b0b      	ldr	r3, [pc, #44]	; (8002a1c <prvAddNewTaskToReadyList+0xd0>)
 80029ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80029f2:	601a      	str	r2, [r3, #0]
 80029f4:	f3bf 8f4f 	dsb	sy
 80029f8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80029fc:	bf00      	nop
 80029fe:	3708      	adds	r7, #8
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}
 8002a04:	20000444 	.word	0x20000444
 8002a08:	20000344 	.word	0x20000344
 8002a0c:	20000450 	.word	0x20000450
 8002a10:	20000460 	.word	0x20000460
 8002a14:	2000044c 	.word	0x2000044c
 8002a18:	20000348 	.word	0x20000348
 8002a1c:	e000ed04 	.word	0xe000ed04

08002a20 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b084      	sub	sp, #16
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d017      	beq.n	8002a62 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8002a32:	4b13      	ldr	r3, [pc, #76]	; (8002a80 <vTaskDelay+0x60>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d00a      	beq.n	8002a50 <vTaskDelay+0x30>
	__asm volatile
 8002a3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a3e:	f383 8811 	msr	BASEPRI, r3
 8002a42:	f3bf 8f6f 	isb	sy
 8002a46:	f3bf 8f4f 	dsb	sy
 8002a4a:	60bb      	str	r3, [r7, #8]
}
 8002a4c:	bf00      	nop
 8002a4e:	e7fe      	b.n	8002a4e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8002a50:	f000 f87a 	bl	8002b48 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002a54:	2100      	movs	r1, #0
 8002a56:	6878      	ldr	r0, [r7, #4]
 8002a58:	f000 fb38 	bl	80030cc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002a5c:	f000 f882 	bl	8002b64 <xTaskResumeAll>
 8002a60:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d107      	bne.n	8002a78 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8002a68:	4b06      	ldr	r3, [pc, #24]	; (8002a84 <vTaskDelay+0x64>)
 8002a6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a6e:	601a      	str	r2, [r3, #0]
 8002a70:	f3bf 8f4f 	dsb	sy
 8002a74:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002a78:	bf00      	nop
 8002a7a:	3710      	adds	r7, #16
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}
 8002a80:	2000046c 	.word	0x2000046c
 8002a84:	e000ed04 	.word	0xe000ed04

08002a88 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b08a      	sub	sp, #40	; 0x28
 8002a8c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8002a92:	2300      	movs	r3, #0
 8002a94:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8002a96:	463a      	mov	r2, r7
 8002a98:	1d39      	adds	r1, r7, #4
 8002a9a:	f107 0308 	add.w	r3, r7, #8
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f7fd fd80 	bl	80005a4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8002aa4:	6839      	ldr	r1, [r7, #0]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	68ba      	ldr	r2, [r7, #8]
 8002aaa:	9202      	str	r2, [sp, #8]
 8002aac:	9301      	str	r3, [sp, #4]
 8002aae:	2300      	movs	r3, #0
 8002ab0:	9300      	str	r3, [sp, #0]
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	460a      	mov	r2, r1
 8002ab6:	491e      	ldr	r1, [pc, #120]	; (8002b30 <vTaskStartScheduler+0xa8>)
 8002ab8:	481e      	ldr	r0, [pc, #120]	; (8002b34 <vTaskStartScheduler+0xac>)
 8002aba:	f7ff fe16 	bl	80026ea <xTaskCreateStatic>
 8002abe:	4603      	mov	r3, r0
 8002ac0:	4a1d      	ldr	r2, [pc, #116]	; (8002b38 <vTaskStartScheduler+0xb0>)
 8002ac2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8002ac4:	4b1c      	ldr	r3, [pc, #112]	; (8002b38 <vTaskStartScheduler+0xb0>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d002      	beq.n	8002ad2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8002acc:	2301      	movs	r3, #1
 8002ace:	617b      	str	r3, [r7, #20]
 8002ad0:	e001      	b.n	8002ad6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	2b01      	cmp	r3, #1
 8002ada:	d116      	bne.n	8002b0a <vTaskStartScheduler+0x82>
	__asm volatile
 8002adc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ae0:	f383 8811 	msr	BASEPRI, r3
 8002ae4:	f3bf 8f6f 	isb	sy
 8002ae8:	f3bf 8f4f 	dsb	sy
 8002aec:	613b      	str	r3, [r7, #16]
}
 8002aee:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002af0:	4b12      	ldr	r3, [pc, #72]	; (8002b3c <vTaskStartScheduler+0xb4>)
 8002af2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002af6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8002af8:	4b11      	ldr	r3, [pc, #68]	; (8002b40 <vTaskStartScheduler+0xb8>)
 8002afa:	2201      	movs	r2, #1
 8002afc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002afe:	4b11      	ldr	r3, [pc, #68]	; (8002b44 <vTaskStartScheduler+0xbc>)
 8002b00:	2200      	movs	r2, #0
 8002b02:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002b04:	f000 fbd4 	bl	80032b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8002b08:	e00e      	b.n	8002b28 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002b0a:	697b      	ldr	r3, [r7, #20]
 8002b0c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002b10:	d10a      	bne.n	8002b28 <vTaskStartScheduler+0xa0>
	__asm volatile
 8002b12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b16:	f383 8811 	msr	BASEPRI, r3
 8002b1a:	f3bf 8f6f 	isb	sy
 8002b1e:	f3bf 8f4f 	dsb	sy
 8002b22:	60fb      	str	r3, [r7, #12]
}
 8002b24:	bf00      	nop
 8002b26:	e7fe      	b.n	8002b26 <vTaskStartScheduler+0x9e>
}
 8002b28:	bf00      	nop
 8002b2a:	3718      	adds	r7, #24
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bd80      	pop	{r7, pc}
 8002b30:	08004470 	.word	0x08004470
 8002b34:	08002ee5 	.word	0x08002ee5
 8002b38:	20000468 	.word	0x20000468
 8002b3c:	20000464 	.word	0x20000464
 8002b40:	20000450 	.word	0x20000450
 8002b44:	20000448 	.word	0x20000448

08002b48 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002b48:	b480      	push	{r7}
 8002b4a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8002b4c:	4b04      	ldr	r3, [pc, #16]	; (8002b60 <vTaskSuspendAll+0x18>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	3301      	adds	r3, #1
 8002b52:	4a03      	ldr	r2, [pc, #12]	; (8002b60 <vTaskSuspendAll+0x18>)
 8002b54:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8002b56:	bf00      	nop
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5e:	4770      	bx	lr
 8002b60:	2000046c 	.word	0x2000046c

08002b64 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b084      	sub	sp, #16
 8002b68:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002b72:	4b41      	ldr	r3, [pc, #260]	; (8002c78 <xTaskResumeAll+0x114>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d10a      	bne.n	8002b90 <xTaskResumeAll+0x2c>
	__asm volatile
 8002b7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b7e:	f383 8811 	msr	BASEPRI, r3
 8002b82:	f3bf 8f6f 	isb	sy
 8002b86:	f3bf 8f4f 	dsb	sy
 8002b8a:	603b      	str	r3, [r7, #0]
}
 8002b8c:	bf00      	nop
 8002b8e:	e7fe      	b.n	8002b8e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002b90:	f000 fc30 	bl	80033f4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002b94:	4b38      	ldr	r3, [pc, #224]	; (8002c78 <xTaskResumeAll+0x114>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	3b01      	subs	r3, #1
 8002b9a:	4a37      	ldr	r2, [pc, #220]	; (8002c78 <xTaskResumeAll+0x114>)
 8002b9c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002b9e:	4b36      	ldr	r3, [pc, #216]	; (8002c78 <xTaskResumeAll+0x114>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d161      	bne.n	8002c6a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002ba6:	4b35      	ldr	r3, [pc, #212]	; (8002c7c <xTaskResumeAll+0x118>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d05d      	beq.n	8002c6a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002bae:	e02e      	b.n	8002c0e <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002bb0:	4b33      	ldr	r3, [pc, #204]	; (8002c80 <xTaskResumeAll+0x11c>)
 8002bb2:	68db      	ldr	r3, [r3, #12]
 8002bb4:	68db      	ldr	r3, [r3, #12]
 8002bb6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	3318      	adds	r3, #24
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f7ff fd6a 	bl	8002696 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	3304      	adds	r3, #4
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f7ff fd65 	bl	8002696 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bd0:	2201      	movs	r2, #1
 8002bd2:	409a      	lsls	r2, r3
 8002bd4:	4b2b      	ldr	r3, [pc, #172]	; (8002c84 <xTaskResumeAll+0x120>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	4a2a      	ldr	r2, [pc, #168]	; (8002c84 <xTaskResumeAll+0x120>)
 8002bdc:	6013      	str	r3, [r2, #0]
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002be2:	4613      	mov	r3, r2
 8002be4:	009b      	lsls	r3, r3, #2
 8002be6:	4413      	add	r3, r2
 8002be8:	009b      	lsls	r3, r3, #2
 8002bea:	4a27      	ldr	r2, [pc, #156]	; (8002c88 <xTaskResumeAll+0x124>)
 8002bec:	441a      	add	r2, r3
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	3304      	adds	r3, #4
 8002bf2:	4619      	mov	r1, r3
 8002bf4:	4610      	mov	r0, r2
 8002bf6:	f7ff fcf1 	bl	80025dc <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bfe:	4b23      	ldr	r3, [pc, #140]	; (8002c8c <xTaskResumeAll+0x128>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c04:	429a      	cmp	r2, r3
 8002c06:	d302      	bcc.n	8002c0e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8002c08:	4b21      	ldr	r3, [pc, #132]	; (8002c90 <xTaskResumeAll+0x12c>)
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002c0e:	4b1c      	ldr	r3, [pc, #112]	; (8002c80 <xTaskResumeAll+0x11c>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d1cc      	bne.n	8002bb0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d001      	beq.n	8002c20 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8002c1c:	f000 fa18 	bl	8003050 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002c20:	4b1c      	ldr	r3, [pc, #112]	; (8002c94 <xTaskResumeAll+0x130>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d010      	beq.n	8002c4e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8002c2c:	f000 f846 	bl	8002cbc <xTaskIncrementTick>
 8002c30:	4603      	mov	r3, r0
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d002      	beq.n	8002c3c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8002c36:	4b16      	ldr	r3, [pc, #88]	; (8002c90 <xTaskResumeAll+0x12c>)
 8002c38:	2201      	movs	r2, #1
 8002c3a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	3b01      	subs	r3, #1
 8002c40:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d1f1      	bne.n	8002c2c <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8002c48:	4b12      	ldr	r3, [pc, #72]	; (8002c94 <xTaskResumeAll+0x130>)
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002c4e:	4b10      	ldr	r3, [pc, #64]	; (8002c90 <xTaskResumeAll+0x12c>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d009      	beq.n	8002c6a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002c56:	2301      	movs	r3, #1
 8002c58:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002c5a:	4b0f      	ldr	r3, [pc, #60]	; (8002c98 <xTaskResumeAll+0x134>)
 8002c5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c60:	601a      	str	r2, [r3, #0]
 8002c62:	f3bf 8f4f 	dsb	sy
 8002c66:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002c6a:	f000 fbf3 	bl	8003454 <vPortExitCritical>

	return xAlreadyYielded;
 8002c6e:	68bb      	ldr	r3, [r7, #8]
}
 8002c70:	4618      	mov	r0, r3
 8002c72:	3710      	adds	r7, #16
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bd80      	pop	{r7, pc}
 8002c78:	2000046c 	.word	0x2000046c
 8002c7c:	20000444 	.word	0x20000444
 8002c80:	20000404 	.word	0x20000404
 8002c84:	2000044c 	.word	0x2000044c
 8002c88:	20000348 	.word	0x20000348
 8002c8c:	20000344 	.word	0x20000344
 8002c90:	20000458 	.word	0x20000458
 8002c94:	20000454 	.word	0x20000454
 8002c98:	e000ed04 	.word	0xe000ed04

08002c9c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	b083      	sub	sp, #12
 8002ca0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8002ca2:	4b05      	ldr	r3, [pc, #20]	; (8002cb8 <xTaskGetTickCount+0x1c>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8002ca8:	687b      	ldr	r3, [r7, #4]
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	370c      	adds	r7, #12
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb4:	4770      	bx	lr
 8002cb6:	bf00      	nop
 8002cb8:	20000448 	.word	0x20000448

08002cbc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b086      	sub	sp, #24
 8002cc0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002cc6:	4b4e      	ldr	r3, [pc, #312]	; (8002e00 <xTaskIncrementTick+0x144>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	f040 808e 	bne.w	8002dec <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002cd0:	4b4c      	ldr	r3, [pc, #304]	; (8002e04 <xTaskIncrementTick+0x148>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	3301      	adds	r3, #1
 8002cd6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002cd8:	4a4a      	ldr	r2, [pc, #296]	; (8002e04 <xTaskIncrementTick+0x148>)
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d120      	bne.n	8002d26 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8002ce4:	4b48      	ldr	r3, [pc, #288]	; (8002e08 <xTaskIncrementTick+0x14c>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d00a      	beq.n	8002d04 <xTaskIncrementTick+0x48>
	__asm volatile
 8002cee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cf2:	f383 8811 	msr	BASEPRI, r3
 8002cf6:	f3bf 8f6f 	isb	sy
 8002cfa:	f3bf 8f4f 	dsb	sy
 8002cfe:	603b      	str	r3, [r7, #0]
}
 8002d00:	bf00      	nop
 8002d02:	e7fe      	b.n	8002d02 <xTaskIncrementTick+0x46>
 8002d04:	4b40      	ldr	r3, [pc, #256]	; (8002e08 <xTaskIncrementTick+0x14c>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	60fb      	str	r3, [r7, #12]
 8002d0a:	4b40      	ldr	r3, [pc, #256]	; (8002e0c <xTaskIncrementTick+0x150>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4a3e      	ldr	r2, [pc, #248]	; (8002e08 <xTaskIncrementTick+0x14c>)
 8002d10:	6013      	str	r3, [r2, #0]
 8002d12:	4a3e      	ldr	r2, [pc, #248]	; (8002e0c <xTaskIncrementTick+0x150>)
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	6013      	str	r3, [r2, #0]
 8002d18:	4b3d      	ldr	r3, [pc, #244]	; (8002e10 <xTaskIncrementTick+0x154>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	3301      	adds	r3, #1
 8002d1e:	4a3c      	ldr	r2, [pc, #240]	; (8002e10 <xTaskIncrementTick+0x154>)
 8002d20:	6013      	str	r3, [r2, #0]
 8002d22:	f000 f995 	bl	8003050 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002d26:	4b3b      	ldr	r3, [pc, #236]	; (8002e14 <xTaskIncrementTick+0x158>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	693a      	ldr	r2, [r7, #16]
 8002d2c:	429a      	cmp	r2, r3
 8002d2e:	d348      	bcc.n	8002dc2 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002d30:	4b35      	ldr	r3, [pc, #212]	; (8002e08 <xTaskIncrementTick+0x14c>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d104      	bne.n	8002d44 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002d3a:	4b36      	ldr	r3, [pc, #216]	; (8002e14 <xTaskIncrementTick+0x158>)
 8002d3c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002d40:	601a      	str	r2, [r3, #0]
					break;
 8002d42:	e03e      	b.n	8002dc2 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002d44:	4b30      	ldr	r3, [pc, #192]	; (8002e08 <xTaskIncrementTick+0x14c>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	68db      	ldr	r3, [r3, #12]
 8002d4a:	68db      	ldr	r3, [r3, #12]
 8002d4c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002d4e:	68bb      	ldr	r3, [r7, #8]
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002d54:	693a      	ldr	r2, [r7, #16]
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	429a      	cmp	r2, r3
 8002d5a:	d203      	bcs.n	8002d64 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002d5c:	4a2d      	ldr	r2, [pc, #180]	; (8002e14 <xTaskIncrementTick+0x158>)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002d62:	e02e      	b.n	8002dc2 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	3304      	adds	r3, #4
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f7ff fc94 	bl	8002696 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002d6e:	68bb      	ldr	r3, [r7, #8]
 8002d70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d004      	beq.n	8002d80 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002d76:	68bb      	ldr	r3, [r7, #8]
 8002d78:	3318      	adds	r3, #24
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f7ff fc8b 	bl	8002696 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002d80:	68bb      	ldr	r3, [r7, #8]
 8002d82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d84:	2201      	movs	r2, #1
 8002d86:	409a      	lsls	r2, r3
 8002d88:	4b23      	ldr	r3, [pc, #140]	; (8002e18 <xTaskIncrementTick+0x15c>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	4a22      	ldr	r2, [pc, #136]	; (8002e18 <xTaskIncrementTick+0x15c>)
 8002d90:	6013      	str	r3, [r2, #0]
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d96:	4613      	mov	r3, r2
 8002d98:	009b      	lsls	r3, r3, #2
 8002d9a:	4413      	add	r3, r2
 8002d9c:	009b      	lsls	r3, r3, #2
 8002d9e:	4a1f      	ldr	r2, [pc, #124]	; (8002e1c <xTaskIncrementTick+0x160>)
 8002da0:	441a      	add	r2, r3
 8002da2:	68bb      	ldr	r3, [r7, #8]
 8002da4:	3304      	adds	r3, #4
 8002da6:	4619      	mov	r1, r3
 8002da8:	4610      	mov	r0, r2
 8002daa:	f7ff fc17 	bl	80025dc <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002dae:	68bb      	ldr	r3, [r7, #8]
 8002db0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002db2:	4b1b      	ldr	r3, [pc, #108]	; (8002e20 <xTaskIncrementTick+0x164>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002db8:	429a      	cmp	r2, r3
 8002dba:	d3b9      	bcc.n	8002d30 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002dc0:	e7b6      	b.n	8002d30 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002dc2:	4b17      	ldr	r3, [pc, #92]	; (8002e20 <xTaskIncrementTick+0x164>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002dc8:	4914      	ldr	r1, [pc, #80]	; (8002e1c <xTaskIncrementTick+0x160>)
 8002dca:	4613      	mov	r3, r2
 8002dcc:	009b      	lsls	r3, r3, #2
 8002dce:	4413      	add	r3, r2
 8002dd0:	009b      	lsls	r3, r3, #2
 8002dd2:	440b      	add	r3, r1
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	d901      	bls.n	8002dde <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8002dde:	4b11      	ldr	r3, [pc, #68]	; (8002e24 <xTaskIncrementTick+0x168>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d007      	beq.n	8002df6 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8002de6:	2301      	movs	r3, #1
 8002de8:	617b      	str	r3, [r7, #20]
 8002dea:	e004      	b.n	8002df6 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8002dec:	4b0e      	ldr	r3, [pc, #56]	; (8002e28 <xTaskIncrementTick+0x16c>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	3301      	adds	r3, #1
 8002df2:	4a0d      	ldr	r2, [pc, #52]	; (8002e28 <xTaskIncrementTick+0x16c>)
 8002df4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8002df6:	697b      	ldr	r3, [r7, #20]
}
 8002df8:	4618      	mov	r0, r3
 8002dfa:	3718      	adds	r7, #24
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}
 8002e00:	2000046c 	.word	0x2000046c
 8002e04:	20000448 	.word	0x20000448
 8002e08:	200003fc 	.word	0x200003fc
 8002e0c:	20000400 	.word	0x20000400
 8002e10:	2000045c 	.word	0x2000045c
 8002e14:	20000464 	.word	0x20000464
 8002e18:	2000044c 	.word	0x2000044c
 8002e1c:	20000348 	.word	0x20000348
 8002e20:	20000344 	.word	0x20000344
 8002e24:	20000458 	.word	0x20000458
 8002e28:	20000454 	.word	0x20000454

08002e2c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b087      	sub	sp, #28
 8002e30:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002e32:	4b27      	ldr	r3, [pc, #156]	; (8002ed0 <vTaskSwitchContext+0xa4>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d003      	beq.n	8002e42 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002e3a:	4b26      	ldr	r3, [pc, #152]	; (8002ed4 <vTaskSwitchContext+0xa8>)
 8002e3c:	2201      	movs	r2, #1
 8002e3e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002e40:	e03f      	b.n	8002ec2 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8002e42:	4b24      	ldr	r3, [pc, #144]	; (8002ed4 <vTaskSwitchContext+0xa8>)
 8002e44:	2200      	movs	r2, #0
 8002e46:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002e48:	4b23      	ldr	r3, [pc, #140]	; (8002ed8 <vTaskSwitchContext+0xac>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	fab3 f383 	clz	r3, r3
 8002e54:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8002e56:	7afb      	ldrb	r3, [r7, #11]
 8002e58:	f1c3 031f 	rsb	r3, r3, #31
 8002e5c:	617b      	str	r3, [r7, #20]
 8002e5e:	491f      	ldr	r1, [pc, #124]	; (8002edc <vTaskSwitchContext+0xb0>)
 8002e60:	697a      	ldr	r2, [r7, #20]
 8002e62:	4613      	mov	r3, r2
 8002e64:	009b      	lsls	r3, r3, #2
 8002e66:	4413      	add	r3, r2
 8002e68:	009b      	lsls	r3, r3, #2
 8002e6a:	440b      	add	r3, r1
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d10a      	bne.n	8002e88 <vTaskSwitchContext+0x5c>
	__asm volatile
 8002e72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e76:	f383 8811 	msr	BASEPRI, r3
 8002e7a:	f3bf 8f6f 	isb	sy
 8002e7e:	f3bf 8f4f 	dsb	sy
 8002e82:	607b      	str	r3, [r7, #4]
}
 8002e84:	bf00      	nop
 8002e86:	e7fe      	b.n	8002e86 <vTaskSwitchContext+0x5a>
 8002e88:	697a      	ldr	r2, [r7, #20]
 8002e8a:	4613      	mov	r3, r2
 8002e8c:	009b      	lsls	r3, r3, #2
 8002e8e:	4413      	add	r3, r2
 8002e90:	009b      	lsls	r3, r3, #2
 8002e92:	4a12      	ldr	r2, [pc, #72]	; (8002edc <vTaskSwitchContext+0xb0>)
 8002e94:	4413      	add	r3, r2
 8002e96:	613b      	str	r3, [r7, #16]
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	685a      	ldr	r2, [r3, #4]
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	605a      	str	r2, [r3, #4]
 8002ea2:	693b      	ldr	r3, [r7, #16]
 8002ea4:	685a      	ldr	r2, [r3, #4]
 8002ea6:	693b      	ldr	r3, [r7, #16]
 8002ea8:	3308      	adds	r3, #8
 8002eaa:	429a      	cmp	r2, r3
 8002eac:	d104      	bne.n	8002eb8 <vTaskSwitchContext+0x8c>
 8002eae:	693b      	ldr	r3, [r7, #16]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	685a      	ldr	r2, [r3, #4]
 8002eb4:	693b      	ldr	r3, [r7, #16]
 8002eb6:	605a      	str	r2, [r3, #4]
 8002eb8:	693b      	ldr	r3, [r7, #16]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	68db      	ldr	r3, [r3, #12]
 8002ebe:	4a08      	ldr	r2, [pc, #32]	; (8002ee0 <vTaskSwitchContext+0xb4>)
 8002ec0:	6013      	str	r3, [r2, #0]
}
 8002ec2:	bf00      	nop
 8002ec4:	371c      	adds	r7, #28
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr
 8002ece:	bf00      	nop
 8002ed0:	2000046c 	.word	0x2000046c
 8002ed4:	20000458 	.word	0x20000458
 8002ed8:	2000044c 	.word	0x2000044c
 8002edc:	20000348 	.word	0x20000348
 8002ee0:	20000344 	.word	0x20000344

08002ee4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b082      	sub	sp, #8
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002eec:	f000 f852 	bl	8002f94 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002ef0:	4b06      	ldr	r3, [pc, #24]	; (8002f0c <prvIdleTask+0x28>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	d9f9      	bls.n	8002eec <prvIdleTask+0x8>
			{
				taskYIELD();
 8002ef8:	4b05      	ldr	r3, [pc, #20]	; (8002f10 <prvIdleTask+0x2c>)
 8002efa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002efe:	601a      	str	r2, [r3, #0]
 8002f00:	f3bf 8f4f 	dsb	sy
 8002f04:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8002f08:	e7f0      	b.n	8002eec <prvIdleTask+0x8>
 8002f0a:	bf00      	nop
 8002f0c:	20000348 	.word	0x20000348
 8002f10:	e000ed04 	.word	0xe000ed04

08002f14 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b082      	sub	sp, #8
 8002f18:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	607b      	str	r3, [r7, #4]
 8002f1e:	e00c      	b.n	8002f3a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002f20:	687a      	ldr	r2, [r7, #4]
 8002f22:	4613      	mov	r3, r2
 8002f24:	009b      	lsls	r3, r3, #2
 8002f26:	4413      	add	r3, r2
 8002f28:	009b      	lsls	r3, r3, #2
 8002f2a:	4a12      	ldr	r2, [pc, #72]	; (8002f74 <prvInitialiseTaskLists+0x60>)
 8002f2c:	4413      	add	r3, r2
 8002f2e:	4618      	mov	r0, r3
 8002f30:	f7ff fb27 	bl	8002582 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	3301      	adds	r3, #1
 8002f38:	607b      	str	r3, [r7, #4]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2b06      	cmp	r3, #6
 8002f3e:	d9ef      	bls.n	8002f20 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002f40:	480d      	ldr	r0, [pc, #52]	; (8002f78 <prvInitialiseTaskLists+0x64>)
 8002f42:	f7ff fb1e 	bl	8002582 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002f46:	480d      	ldr	r0, [pc, #52]	; (8002f7c <prvInitialiseTaskLists+0x68>)
 8002f48:	f7ff fb1b 	bl	8002582 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002f4c:	480c      	ldr	r0, [pc, #48]	; (8002f80 <prvInitialiseTaskLists+0x6c>)
 8002f4e:	f7ff fb18 	bl	8002582 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002f52:	480c      	ldr	r0, [pc, #48]	; (8002f84 <prvInitialiseTaskLists+0x70>)
 8002f54:	f7ff fb15 	bl	8002582 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002f58:	480b      	ldr	r0, [pc, #44]	; (8002f88 <prvInitialiseTaskLists+0x74>)
 8002f5a:	f7ff fb12 	bl	8002582 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002f5e:	4b0b      	ldr	r3, [pc, #44]	; (8002f8c <prvInitialiseTaskLists+0x78>)
 8002f60:	4a05      	ldr	r2, [pc, #20]	; (8002f78 <prvInitialiseTaskLists+0x64>)
 8002f62:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002f64:	4b0a      	ldr	r3, [pc, #40]	; (8002f90 <prvInitialiseTaskLists+0x7c>)
 8002f66:	4a05      	ldr	r2, [pc, #20]	; (8002f7c <prvInitialiseTaskLists+0x68>)
 8002f68:	601a      	str	r2, [r3, #0]
}
 8002f6a:	bf00      	nop
 8002f6c:	3708      	adds	r7, #8
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}
 8002f72:	bf00      	nop
 8002f74:	20000348 	.word	0x20000348
 8002f78:	200003d4 	.word	0x200003d4
 8002f7c:	200003e8 	.word	0x200003e8
 8002f80:	20000404 	.word	0x20000404
 8002f84:	20000418 	.word	0x20000418
 8002f88:	20000430 	.word	0x20000430
 8002f8c:	200003fc 	.word	0x200003fc
 8002f90:	20000400 	.word	0x20000400

08002f94 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b082      	sub	sp, #8
 8002f98:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002f9a:	e019      	b.n	8002fd0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8002f9c:	f000 fa2a 	bl	80033f4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002fa0:	4b10      	ldr	r3, [pc, #64]	; (8002fe4 <prvCheckTasksWaitingTermination+0x50>)
 8002fa2:	68db      	ldr	r3, [r3, #12]
 8002fa4:	68db      	ldr	r3, [r3, #12]
 8002fa6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	3304      	adds	r3, #4
 8002fac:	4618      	mov	r0, r3
 8002fae:	f7ff fb72 	bl	8002696 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8002fb2:	4b0d      	ldr	r3, [pc, #52]	; (8002fe8 <prvCheckTasksWaitingTermination+0x54>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	3b01      	subs	r3, #1
 8002fb8:	4a0b      	ldr	r2, [pc, #44]	; (8002fe8 <prvCheckTasksWaitingTermination+0x54>)
 8002fba:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002fbc:	4b0b      	ldr	r3, [pc, #44]	; (8002fec <prvCheckTasksWaitingTermination+0x58>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	3b01      	subs	r3, #1
 8002fc2:	4a0a      	ldr	r2, [pc, #40]	; (8002fec <prvCheckTasksWaitingTermination+0x58>)
 8002fc4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8002fc6:	f000 fa45 	bl	8003454 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8002fca:	6878      	ldr	r0, [r7, #4]
 8002fcc:	f000 f810 	bl	8002ff0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002fd0:	4b06      	ldr	r3, [pc, #24]	; (8002fec <prvCheckTasksWaitingTermination+0x58>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d1e1      	bne.n	8002f9c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8002fd8:	bf00      	nop
 8002fda:	bf00      	nop
 8002fdc:	3708      	adds	r7, #8
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}
 8002fe2:	bf00      	nop
 8002fe4:	20000418 	.word	0x20000418
 8002fe8:	20000444 	.word	0x20000444
 8002fec:	2000042c 	.word	0x2000042c

08002ff0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b084      	sub	sp, #16
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d108      	bne.n	8003014 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003006:	4618      	mov	r0, r3
 8003008:	f000 fba2 	bl	8003750 <vPortFree>
				vPortFree( pxTCB );
 800300c:	6878      	ldr	r0, [r7, #4]
 800300e:	f000 fb9f 	bl	8003750 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003012:	e018      	b.n	8003046 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800301a:	2b01      	cmp	r3, #1
 800301c:	d103      	bne.n	8003026 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800301e:	6878      	ldr	r0, [r7, #4]
 8003020:	f000 fb96 	bl	8003750 <vPortFree>
	}
 8003024:	e00f      	b.n	8003046 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800302c:	2b02      	cmp	r3, #2
 800302e:	d00a      	beq.n	8003046 <prvDeleteTCB+0x56>
	__asm volatile
 8003030:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003034:	f383 8811 	msr	BASEPRI, r3
 8003038:	f3bf 8f6f 	isb	sy
 800303c:	f3bf 8f4f 	dsb	sy
 8003040:	60fb      	str	r3, [r7, #12]
}
 8003042:	bf00      	nop
 8003044:	e7fe      	b.n	8003044 <prvDeleteTCB+0x54>
	}
 8003046:	bf00      	nop
 8003048:	3710      	adds	r7, #16
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}
	...

08003050 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003050:	b480      	push	{r7}
 8003052:	b083      	sub	sp, #12
 8003054:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003056:	4b0c      	ldr	r3, [pc, #48]	; (8003088 <prvResetNextTaskUnblockTime+0x38>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d104      	bne.n	800306a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003060:	4b0a      	ldr	r3, [pc, #40]	; (800308c <prvResetNextTaskUnblockTime+0x3c>)
 8003062:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003066:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003068:	e008      	b.n	800307c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800306a:	4b07      	ldr	r3, [pc, #28]	; (8003088 <prvResetNextTaskUnblockTime+0x38>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	68db      	ldr	r3, [r3, #12]
 8003070:	68db      	ldr	r3, [r3, #12]
 8003072:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	4a04      	ldr	r2, [pc, #16]	; (800308c <prvResetNextTaskUnblockTime+0x3c>)
 800307a:	6013      	str	r3, [r2, #0]
}
 800307c:	bf00      	nop
 800307e:	370c      	adds	r7, #12
 8003080:	46bd      	mov	sp, r7
 8003082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003086:	4770      	bx	lr
 8003088:	200003fc 	.word	0x200003fc
 800308c:	20000464 	.word	0x20000464

08003090 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003090:	b480      	push	{r7}
 8003092:	b083      	sub	sp, #12
 8003094:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003096:	4b0b      	ldr	r3, [pc, #44]	; (80030c4 <xTaskGetSchedulerState+0x34>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d102      	bne.n	80030a4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800309e:	2301      	movs	r3, #1
 80030a0:	607b      	str	r3, [r7, #4]
 80030a2:	e008      	b.n	80030b6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80030a4:	4b08      	ldr	r3, [pc, #32]	; (80030c8 <xTaskGetSchedulerState+0x38>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d102      	bne.n	80030b2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80030ac:	2302      	movs	r3, #2
 80030ae:	607b      	str	r3, [r7, #4]
 80030b0:	e001      	b.n	80030b6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80030b2:	2300      	movs	r3, #0
 80030b4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80030b6:	687b      	ldr	r3, [r7, #4]
	}
 80030b8:	4618      	mov	r0, r3
 80030ba:	370c      	adds	r7, #12
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr
 80030c4:	20000450 	.word	0x20000450
 80030c8:	2000046c 	.word	0x2000046c

080030cc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b084      	sub	sp, #16
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
 80030d4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80030d6:	4b29      	ldr	r3, [pc, #164]	; (800317c <prvAddCurrentTaskToDelayedList+0xb0>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80030dc:	4b28      	ldr	r3, [pc, #160]	; (8003180 <prvAddCurrentTaskToDelayedList+0xb4>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	3304      	adds	r3, #4
 80030e2:	4618      	mov	r0, r3
 80030e4:	f7ff fad7 	bl	8002696 <uxListRemove>
 80030e8:	4603      	mov	r3, r0
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d10b      	bne.n	8003106 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80030ee:	4b24      	ldr	r3, [pc, #144]	; (8003180 <prvAddCurrentTaskToDelayedList+0xb4>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030f4:	2201      	movs	r2, #1
 80030f6:	fa02 f303 	lsl.w	r3, r2, r3
 80030fa:	43da      	mvns	r2, r3
 80030fc:	4b21      	ldr	r3, [pc, #132]	; (8003184 <prvAddCurrentTaskToDelayedList+0xb8>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4013      	ands	r3, r2
 8003102:	4a20      	ldr	r2, [pc, #128]	; (8003184 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003104:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800310c:	d10a      	bne.n	8003124 <prvAddCurrentTaskToDelayedList+0x58>
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d007      	beq.n	8003124 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003114:	4b1a      	ldr	r3, [pc, #104]	; (8003180 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	3304      	adds	r3, #4
 800311a:	4619      	mov	r1, r3
 800311c:	481a      	ldr	r0, [pc, #104]	; (8003188 <prvAddCurrentTaskToDelayedList+0xbc>)
 800311e:	f7ff fa5d 	bl	80025dc <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003122:	e026      	b.n	8003172 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003124:	68fa      	ldr	r2, [r7, #12]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	4413      	add	r3, r2
 800312a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800312c:	4b14      	ldr	r3, [pc, #80]	; (8003180 <prvAddCurrentTaskToDelayedList+0xb4>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	68ba      	ldr	r2, [r7, #8]
 8003132:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003134:	68ba      	ldr	r2, [r7, #8]
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	429a      	cmp	r2, r3
 800313a:	d209      	bcs.n	8003150 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800313c:	4b13      	ldr	r3, [pc, #76]	; (800318c <prvAddCurrentTaskToDelayedList+0xc0>)
 800313e:	681a      	ldr	r2, [r3, #0]
 8003140:	4b0f      	ldr	r3, [pc, #60]	; (8003180 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	3304      	adds	r3, #4
 8003146:	4619      	mov	r1, r3
 8003148:	4610      	mov	r0, r2
 800314a:	f7ff fa6b 	bl	8002624 <vListInsert>
}
 800314e:	e010      	b.n	8003172 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003150:	4b0f      	ldr	r3, [pc, #60]	; (8003190 <prvAddCurrentTaskToDelayedList+0xc4>)
 8003152:	681a      	ldr	r2, [r3, #0]
 8003154:	4b0a      	ldr	r3, [pc, #40]	; (8003180 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	3304      	adds	r3, #4
 800315a:	4619      	mov	r1, r3
 800315c:	4610      	mov	r0, r2
 800315e:	f7ff fa61 	bl	8002624 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003162:	4b0c      	ldr	r3, [pc, #48]	; (8003194 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	68ba      	ldr	r2, [r7, #8]
 8003168:	429a      	cmp	r2, r3
 800316a:	d202      	bcs.n	8003172 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800316c:	4a09      	ldr	r2, [pc, #36]	; (8003194 <prvAddCurrentTaskToDelayedList+0xc8>)
 800316e:	68bb      	ldr	r3, [r7, #8]
 8003170:	6013      	str	r3, [r2, #0]
}
 8003172:	bf00      	nop
 8003174:	3710      	adds	r7, #16
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}
 800317a:	bf00      	nop
 800317c:	20000448 	.word	0x20000448
 8003180:	20000344 	.word	0x20000344
 8003184:	2000044c 	.word	0x2000044c
 8003188:	20000430 	.word	0x20000430
 800318c:	20000400 	.word	0x20000400
 8003190:	200003fc 	.word	0x200003fc
 8003194:	20000464 	.word	0x20000464

08003198 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003198:	b480      	push	{r7}
 800319a:	b085      	sub	sp, #20
 800319c:	af00      	add	r7, sp, #0
 800319e:	60f8      	str	r0, [r7, #12]
 80031a0:	60b9      	str	r1, [r7, #8]
 80031a2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	3b04      	subs	r3, #4
 80031a8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80031b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	3b04      	subs	r3, #4
 80031b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80031b8:	68bb      	ldr	r3, [r7, #8]
 80031ba:	f023 0201 	bic.w	r2, r3, #1
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	3b04      	subs	r3, #4
 80031c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80031c8:	4a0c      	ldr	r2, [pc, #48]	; (80031fc <pxPortInitialiseStack+0x64>)
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	3b14      	subs	r3, #20
 80031d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80031d4:	687a      	ldr	r2, [r7, #4]
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	3b04      	subs	r3, #4
 80031de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	f06f 0202 	mvn.w	r2, #2
 80031e6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	3b20      	subs	r3, #32
 80031ec:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80031ee:	68fb      	ldr	r3, [r7, #12]
}
 80031f0:	4618      	mov	r0, r3
 80031f2:	3714      	adds	r7, #20
 80031f4:	46bd      	mov	sp, r7
 80031f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fa:	4770      	bx	lr
 80031fc:	08003201 	.word	0x08003201

08003200 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003200:	b480      	push	{r7}
 8003202:	b085      	sub	sp, #20
 8003204:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8003206:	2300      	movs	r3, #0
 8003208:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800320a:	4b12      	ldr	r3, [pc, #72]	; (8003254 <prvTaskExitError+0x54>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003212:	d00a      	beq.n	800322a <prvTaskExitError+0x2a>
	__asm volatile
 8003214:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003218:	f383 8811 	msr	BASEPRI, r3
 800321c:	f3bf 8f6f 	isb	sy
 8003220:	f3bf 8f4f 	dsb	sy
 8003224:	60fb      	str	r3, [r7, #12]
}
 8003226:	bf00      	nop
 8003228:	e7fe      	b.n	8003228 <prvTaskExitError+0x28>
	__asm volatile
 800322a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800322e:	f383 8811 	msr	BASEPRI, r3
 8003232:	f3bf 8f6f 	isb	sy
 8003236:	f3bf 8f4f 	dsb	sy
 800323a:	60bb      	str	r3, [r7, #8]
}
 800323c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800323e:	bf00      	nop
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d0fc      	beq.n	8003240 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003246:	bf00      	nop
 8003248:	bf00      	nop
 800324a:	3714      	adds	r7, #20
 800324c:	46bd      	mov	sp, r7
 800324e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003252:	4770      	bx	lr
 8003254:	2000000c 	.word	0x2000000c
	...

08003260 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003260:	4b07      	ldr	r3, [pc, #28]	; (8003280 <pxCurrentTCBConst2>)
 8003262:	6819      	ldr	r1, [r3, #0]
 8003264:	6808      	ldr	r0, [r1, #0]
 8003266:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800326a:	f380 8809 	msr	PSP, r0
 800326e:	f3bf 8f6f 	isb	sy
 8003272:	f04f 0000 	mov.w	r0, #0
 8003276:	f380 8811 	msr	BASEPRI, r0
 800327a:	4770      	bx	lr
 800327c:	f3af 8000 	nop.w

08003280 <pxCurrentTCBConst2>:
 8003280:	20000344 	.word	0x20000344
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003284:	bf00      	nop
 8003286:	bf00      	nop

08003288 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8003288:	4808      	ldr	r0, [pc, #32]	; (80032ac <prvPortStartFirstTask+0x24>)
 800328a:	6800      	ldr	r0, [r0, #0]
 800328c:	6800      	ldr	r0, [r0, #0]
 800328e:	f380 8808 	msr	MSP, r0
 8003292:	f04f 0000 	mov.w	r0, #0
 8003296:	f380 8814 	msr	CONTROL, r0
 800329a:	b662      	cpsie	i
 800329c:	b661      	cpsie	f
 800329e:	f3bf 8f4f 	dsb	sy
 80032a2:	f3bf 8f6f 	isb	sy
 80032a6:	df00      	svc	0
 80032a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80032aa:	bf00      	nop
 80032ac:	e000ed08 	.word	0xe000ed08

080032b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b086      	sub	sp, #24
 80032b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80032b6:	4b46      	ldr	r3, [pc, #280]	; (80033d0 <xPortStartScheduler+0x120>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a46      	ldr	r2, [pc, #280]	; (80033d4 <xPortStartScheduler+0x124>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d10a      	bne.n	80032d6 <xPortStartScheduler+0x26>
	__asm volatile
 80032c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032c4:	f383 8811 	msr	BASEPRI, r3
 80032c8:	f3bf 8f6f 	isb	sy
 80032cc:	f3bf 8f4f 	dsb	sy
 80032d0:	613b      	str	r3, [r7, #16]
}
 80032d2:	bf00      	nop
 80032d4:	e7fe      	b.n	80032d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80032d6:	4b3e      	ldr	r3, [pc, #248]	; (80033d0 <xPortStartScheduler+0x120>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4a3f      	ldr	r2, [pc, #252]	; (80033d8 <xPortStartScheduler+0x128>)
 80032dc:	4293      	cmp	r3, r2
 80032de:	d10a      	bne.n	80032f6 <xPortStartScheduler+0x46>
	__asm volatile
 80032e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032e4:	f383 8811 	msr	BASEPRI, r3
 80032e8:	f3bf 8f6f 	isb	sy
 80032ec:	f3bf 8f4f 	dsb	sy
 80032f0:	60fb      	str	r3, [r7, #12]
}
 80032f2:	bf00      	nop
 80032f4:	e7fe      	b.n	80032f4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80032f6:	4b39      	ldr	r3, [pc, #228]	; (80033dc <xPortStartScheduler+0x12c>)
 80032f8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80032fa:	697b      	ldr	r3, [r7, #20]
 80032fc:	781b      	ldrb	r3, [r3, #0]
 80032fe:	b2db      	uxtb	r3, r3
 8003300:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003302:	697b      	ldr	r3, [r7, #20]
 8003304:	22ff      	movs	r2, #255	; 0xff
 8003306:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	781b      	ldrb	r3, [r3, #0]
 800330c:	b2db      	uxtb	r3, r3
 800330e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003310:	78fb      	ldrb	r3, [r7, #3]
 8003312:	b2db      	uxtb	r3, r3
 8003314:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003318:	b2da      	uxtb	r2, r3
 800331a:	4b31      	ldr	r3, [pc, #196]	; (80033e0 <xPortStartScheduler+0x130>)
 800331c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800331e:	4b31      	ldr	r3, [pc, #196]	; (80033e4 <xPortStartScheduler+0x134>)
 8003320:	2207      	movs	r2, #7
 8003322:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003324:	e009      	b.n	800333a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8003326:	4b2f      	ldr	r3, [pc, #188]	; (80033e4 <xPortStartScheduler+0x134>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	3b01      	subs	r3, #1
 800332c:	4a2d      	ldr	r2, [pc, #180]	; (80033e4 <xPortStartScheduler+0x134>)
 800332e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003330:	78fb      	ldrb	r3, [r7, #3]
 8003332:	b2db      	uxtb	r3, r3
 8003334:	005b      	lsls	r3, r3, #1
 8003336:	b2db      	uxtb	r3, r3
 8003338:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800333a:	78fb      	ldrb	r3, [r7, #3]
 800333c:	b2db      	uxtb	r3, r3
 800333e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003342:	2b80      	cmp	r3, #128	; 0x80
 8003344:	d0ef      	beq.n	8003326 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003346:	4b27      	ldr	r3, [pc, #156]	; (80033e4 <xPortStartScheduler+0x134>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f1c3 0307 	rsb	r3, r3, #7
 800334e:	2b04      	cmp	r3, #4
 8003350:	d00a      	beq.n	8003368 <xPortStartScheduler+0xb8>
	__asm volatile
 8003352:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003356:	f383 8811 	msr	BASEPRI, r3
 800335a:	f3bf 8f6f 	isb	sy
 800335e:	f3bf 8f4f 	dsb	sy
 8003362:	60bb      	str	r3, [r7, #8]
}
 8003364:	bf00      	nop
 8003366:	e7fe      	b.n	8003366 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003368:	4b1e      	ldr	r3, [pc, #120]	; (80033e4 <xPortStartScheduler+0x134>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	021b      	lsls	r3, r3, #8
 800336e:	4a1d      	ldr	r2, [pc, #116]	; (80033e4 <xPortStartScheduler+0x134>)
 8003370:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003372:	4b1c      	ldr	r3, [pc, #112]	; (80033e4 <xPortStartScheduler+0x134>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800337a:	4a1a      	ldr	r2, [pc, #104]	; (80033e4 <xPortStartScheduler+0x134>)
 800337c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	b2da      	uxtb	r2, r3
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003386:	4b18      	ldr	r3, [pc, #96]	; (80033e8 <xPortStartScheduler+0x138>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4a17      	ldr	r2, [pc, #92]	; (80033e8 <xPortStartScheduler+0x138>)
 800338c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003390:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003392:	4b15      	ldr	r3, [pc, #84]	; (80033e8 <xPortStartScheduler+0x138>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4a14      	ldr	r2, [pc, #80]	; (80033e8 <xPortStartScheduler+0x138>)
 8003398:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800339c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800339e:	f000 f8dd 	bl	800355c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80033a2:	4b12      	ldr	r3, [pc, #72]	; (80033ec <xPortStartScheduler+0x13c>)
 80033a4:	2200      	movs	r2, #0
 80033a6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80033a8:	f000 f8fc 	bl	80035a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80033ac:	4b10      	ldr	r3, [pc, #64]	; (80033f0 <xPortStartScheduler+0x140>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a0f      	ldr	r2, [pc, #60]	; (80033f0 <xPortStartScheduler+0x140>)
 80033b2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80033b6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80033b8:	f7ff ff66 	bl	8003288 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80033bc:	f7ff fd36 	bl	8002e2c <vTaskSwitchContext>
	prvTaskExitError();
 80033c0:	f7ff ff1e 	bl	8003200 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80033c4:	2300      	movs	r3, #0
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	3718      	adds	r7, #24
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}
 80033ce:	bf00      	nop
 80033d0:	e000ed00 	.word	0xe000ed00
 80033d4:	410fc271 	.word	0x410fc271
 80033d8:	410fc270 	.word	0x410fc270
 80033dc:	e000e400 	.word	0xe000e400
 80033e0:	20000470 	.word	0x20000470
 80033e4:	20000474 	.word	0x20000474
 80033e8:	e000ed20 	.word	0xe000ed20
 80033ec:	2000000c 	.word	0x2000000c
 80033f0:	e000ef34 	.word	0xe000ef34

080033f4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80033f4:	b480      	push	{r7}
 80033f6:	b083      	sub	sp, #12
 80033f8:	af00      	add	r7, sp, #0
	__asm volatile
 80033fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033fe:	f383 8811 	msr	BASEPRI, r3
 8003402:	f3bf 8f6f 	isb	sy
 8003406:	f3bf 8f4f 	dsb	sy
 800340a:	607b      	str	r3, [r7, #4]
}
 800340c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800340e:	4b0f      	ldr	r3, [pc, #60]	; (800344c <vPortEnterCritical+0x58>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	3301      	adds	r3, #1
 8003414:	4a0d      	ldr	r2, [pc, #52]	; (800344c <vPortEnterCritical+0x58>)
 8003416:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003418:	4b0c      	ldr	r3, [pc, #48]	; (800344c <vPortEnterCritical+0x58>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	2b01      	cmp	r3, #1
 800341e:	d10f      	bne.n	8003440 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003420:	4b0b      	ldr	r3, [pc, #44]	; (8003450 <vPortEnterCritical+0x5c>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	b2db      	uxtb	r3, r3
 8003426:	2b00      	cmp	r3, #0
 8003428:	d00a      	beq.n	8003440 <vPortEnterCritical+0x4c>
	__asm volatile
 800342a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800342e:	f383 8811 	msr	BASEPRI, r3
 8003432:	f3bf 8f6f 	isb	sy
 8003436:	f3bf 8f4f 	dsb	sy
 800343a:	603b      	str	r3, [r7, #0]
}
 800343c:	bf00      	nop
 800343e:	e7fe      	b.n	800343e <vPortEnterCritical+0x4a>
	}
}
 8003440:	bf00      	nop
 8003442:	370c      	adds	r7, #12
 8003444:	46bd      	mov	sp, r7
 8003446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344a:	4770      	bx	lr
 800344c:	2000000c 	.word	0x2000000c
 8003450:	e000ed04 	.word	0xe000ed04

08003454 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003454:	b480      	push	{r7}
 8003456:	b083      	sub	sp, #12
 8003458:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800345a:	4b12      	ldr	r3, [pc, #72]	; (80034a4 <vPortExitCritical+0x50>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d10a      	bne.n	8003478 <vPortExitCritical+0x24>
	__asm volatile
 8003462:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003466:	f383 8811 	msr	BASEPRI, r3
 800346a:	f3bf 8f6f 	isb	sy
 800346e:	f3bf 8f4f 	dsb	sy
 8003472:	607b      	str	r3, [r7, #4]
}
 8003474:	bf00      	nop
 8003476:	e7fe      	b.n	8003476 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8003478:	4b0a      	ldr	r3, [pc, #40]	; (80034a4 <vPortExitCritical+0x50>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	3b01      	subs	r3, #1
 800347e:	4a09      	ldr	r2, [pc, #36]	; (80034a4 <vPortExitCritical+0x50>)
 8003480:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003482:	4b08      	ldr	r3, [pc, #32]	; (80034a4 <vPortExitCritical+0x50>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d105      	bne.n	8003496 <vPortExitCritical+0x42>
 800348a:	2300      	movs	r3, #0
 800348c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003494:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8003496:	bf00      	nop
 8003498:	370c      	adds	r7, #12
 800349a:	46bd      	mov	sp, r7
 800349c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a0:	4770      	bx	lr
 80034a2:	bf00      	nop
 80034a4:	2000000c 	.word	0x2000000c
	...

080034b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80034b0:	f3ef 8009 	mrs	r0, PSP
 80034b4:	f3bf 8f6f 	isb	sy
 80034b8:	4b15      	ldr	r3, [pc, #84]	; (8003510 <pxCurrentTCBConst>)
 80034ba:	681a      	ldr	r2, [r3, #0]
 80034bc:	f01e 0f10 	tst.w	lr, #16
 80034c0:	bf08      	it	eq
 80034c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80034c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80034ca:	6010      	str	r0, [r2, #0]
 80034cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80034d0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80034d4:	f380 8811 	msr	BASEPRI, r0
 80034d8:	f3bf 8f4f 	dsb	sy
 80034dc:	f3bf 8f6f 	isb	sy
 80034e0:	f7ff fca4 	bl	8002e2c <vTaskSwitchContext>
 80034e4:	f04f 0000 	mov.w	r0, #0
 80034e8:	f380 8811 	msr	BASEPRI, r0
 80034ec:	bc09      	pop	{r0, r3}
 80034ee:	6819      	ldr	r1, [r3, #0]
 80034f0:	6808      	ldr	r0, [r1, #0]
 80034f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80034f6:	f01e 0f10 	tst.w	lr, #16
 80034fa:	bf08      	it	eq
 80034fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003500:	f380 8809 	msr	PSP, r0
 8003504:	f3bf 8f6f 	isb	sy
 8003508:	4770      	bx	lr
 800350a:	bf00      	nop
 800350c:	f3af 8000 	nop.w

08003510 <pxCurrentTCBConst>:
 8003510:	20000344 	.word	0x20000344
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003514:	bf00      	nop
 8003516:	bf00      	nop

08003518 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b082      	sub	sp, #8
 800351c:	af00      	add	r7, sp, #0
	__asm volatile
 800351e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003522:	f383 8811 	msr	BASEPRI, r3
 8003526:	f3bf 8f6f 	isb	sy
 800352a:	f3bf 8f4f 	dsb	sy
 800352e:	607b      	str	r3, [r7, #4]
}
 8003530:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003532:	f7ff fbc3 	bl	8002cbc <xTaskIncrementTick>
 8003536:	4603      	mov	r3, r0
 8003538:	2b00      	cmp	r3, #0
 800353a:	d003      	beq.n	8003544 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800353c:	4b06      	ldr	r3, [pc, #24]	; (8003558 <xPortSysTickHandler+0x40>)
 800353e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003542:	601a      	str	r2, [r3, #0]
 8003544:	2300      	movs	r3, #0
 8003546:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	f383 8811 	msr	BASEPRI, r3
}
 800354e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8003550:	bf00      	nop
 8003552:	3708      	adds	r7, #8
 8003554:	46bd      	mov	sp, r7
 8003556:	bd80      	pop	{r7, pc}
 8003558:	e000ed04 	.word	0xe000ed04

0800355c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800355c:	b480      	push	{r7}
 800355e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003560:	4b0b      	ldr	r3, [pc, #44]	; (8003590 <vPortSetupTimerInterrupt+0x34>)
 8003562:	2200      	movs	r2, #0
 8003564:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003566:	4b0b      	ldr	r3, [pc, #44]	; (8003594 <vPortSetupTimerInterrupt+0x38>)
 8003568:	2200      	movs	r2, #0
 800356a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800356c:	4b0a      	ldr	r3, [pc, #40]	; (8003598 <vPortSetupTimerInterrupt+0x3c>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a0a      	ldr	r2, [pc, #40]	; (800359c <vPortSetupTimerInterrupt+0x40>)
 8003572:	fba2 2303 	umull	r2, r3, r2, r3
 8003576:	099b      	lsrs	r3, r3, #6
 8003578:	4a09      	ldr	r2, [pc, #36]	; (80035a0 <vPortSetupTimerInterrupt+0x44>)
 800357a:	3b01      	subs	r3, #1
 800357c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800357e:	4b04      	ldr	r3, [pc, #16]	; (8003590 <vPortSetupTimerInterrupt+0x34>)
 8003580:	2207      	movs	r2, #7
 8003582:	601a      	str	r2, [r3, #0]
}
 8003584:	bf00      	nop
 8003586:	46bd      	mov	sp, r7
 8003588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358c:	4770      	bx	lr
 800358e:	bf00      	nop
 8003590:	e000e010 	.word	0xe000e010
 8003594:	e000e018 	.word	0xe000e018
 8003598:	20000000 	.word	0x20000000
 800359c:	10624dd3 	.word	0x10624dd3
 80035a0:	e000e014 	.word	0xe000e014

080035a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80035a4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80035b4 <vPortEnableVFP+0x10>
 80035a8:	6801      	ldr	r1, [r0, #0]
 80035aa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80035ae:	6001      	str	r1, [r0, #0]
 80035b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80035b2:	bf00      	nop
 80035b4:	e000ed88 	.word	0xe000ed88

080035b8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b08a      	sub	sp, #40	; 0x28
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80035c0:	2300      	movs	r3, #0
 80035c2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80035c4:	f7ff fac0 	bl	8002b48 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80035c8:	4b5b      	ldr	r3, [pc, #364]	; (8003738 <pvPortMalloc+0x180>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d101      	bne.n	80035d4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80035d0:	f000 f920 	bl	8003814 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80035d4:	4b59      	ldr	r3, [pc, #356]	; (800373c <pvPortMalloc+0x184>)
 80035d6:	681a      	ldr	r2, [r3, #0]
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	4013      	ands	r3, r2
 80035dc:	2b00      	cmp	r3, #0
 80035de:	f040 8093 	bne.w	8003708 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d01d      	beq.n	8003624 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80035e8:	2208      	movs	r2, #8
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	4413      	add	r3, r2
 80035ee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	f003 0307 	and.w	r3, r3, #7
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d014      	beq.n	8003624 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	f023 0307 	bic.w	r3, r3, #7
 8003600:	3308      	adds	r3, #8
 8003602:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	f003 0307 	and.w	r3, r3, #7
 800360a:	2b00      	cmp	r3, #0
 800360c:	d00a      	beq.n	8003624 <pvPortMalloc+0x6c>
	__asm volatile
 800360e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003612:	f383 8811 	msr	BASEPRI, r3
 8003616:	f3bf 8f6f 	isb	sy
 800361a:	f3bf 8f4f 	dsb	sy
 800361e:	617b      	str	r3, [r7, #20]
}
 8003620:	bf00      	nop
 8003622:	e7fe      	b.n	8003622 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d06e      	beq.n	8003708 <pvPortMalloc+0x150>
 800362a:	4b45      	ldr	r3, [pc, #276]	; (8003740 <pvPortMalloc+0x188>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	687a      	ldr	r2, [r7, #4]
 8003630:	429a      	cmp	r2, r3
 8003632:	d869      	bhi.n	8003708 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8003634:	4b43      	ldr	r3, [pc, #268]	; (8003744 <pvPortMalloc+0x18c>)
 8003636:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8003638:	4b42      	ldr	r3, [pc, #264]	; (8003744 <pvPortMalloc+0x18c>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800363e:	e004      	b.n	800364a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8003640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003642:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8003644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800364a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	687a      	ldr	r2, [r7, #4]
 8003650:	429a      	cmp	r2, r3
 8003652:	d903      	bls.n	800365c <pvPortMalloc+0xa4>
 8003654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d1f1      	bne.n	8003640 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800365c:	4b36      	ldr	r3, [pc, #216]	; (8003738 <pvPortMalloc+0x180>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003662:	429a      	cmp	r2, r3
 8003664:	d050      	beq.n	8003708 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003666:	6a3b      	ldr	r3, [r7, #32]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	2208      	movs	r2, #8
 800366c:	4413      	add	r3, r2
 800366e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	6a3b      	ldr	r3, [r7, #32]
 8003676:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800367a:	685a      	ldr	r2, [r3, #4]
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	1ad2      	subs	r2, r2, r3
 8003680:	2308      	movs	r3, #8
 8003682:	005b      	lsls	r3, r3, #1
 8003684:	429a      	cmp	r2, r3
 8003686:	d91f      	bls.n	80036c8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003688:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	4413      	add	r3, r2
 800368e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003690:	69bb      	ldr	r3, [r7, #24]
 8003692:	f003 0307 	and.w	r3, r3, #7
 8003696:	2b00      	cmp	r3, #0
 8003698:	d00a      	beq.n	80036b0 <pvPortMalloc+0xf8>
	__asm volatile
 800369a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800369e:	f383 8811 	msr	BASEPRI, r3
 80036a2:	f3bf 8f6f 	isb	sy
 80036a6:	f3bf 8f4f 	dsb	sy
 80036aa:	613b      	str	r3, [r7, #16]
}
 80036ac:	bf00      	nop
 80036ae:	e7fe      	b.n	80036ae <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80036b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036b2:	685a      	ldr	r2, [r3, #4]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	1ad2      	subs	r2, r2, r3
 80036b8:	69bb      	ldr	r3, [r7, #24]
 80036ba:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80036bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036be:	687a      	ldr	r2, [r7, #4]
 80036c0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80036c2:	69b8      	ldr	r0, [r7, #24]
 80036c4:	f000 f908 	bl	80038d8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80036c8:	4b1d      	ldr	r3, [pc, #116]	; (8003740 <pvPortMalloc+0x188>)
 80036ca:	681a      	ldr	r2, [r3, #0]
 80036cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	1ad3      	subs	r3, r2, r3
 80036d2:	4a1b      	ldr	r2, [pc, #108]	; (8003740 <pvPortMalloc+0x188>)
 80036d4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80036d6:	4b1a      	ldr	r3, [pc, #104]	; (8003740 <pvPortMalloc+0x188>)
 80036d8:	681a      	ldr	r2, [r3, #0]
 80036da:	4b1b      	ldr	r3, [pc, #108]	; (8003748 <pvPortMalloc+0x190>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	429a      	cmp	r2, r3
 80036e0:	d203      	bcs.n	80036ea <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80036e2:	4b17      	ldr	r3, [pc, #92]	; (8003740 <pvPortMalloc+0x188>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a18      	ldr	r2, [pc, #96]	; (8003748 <pvPortMalloc+0x190>)
 80036e8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80036ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ec:	685a      	ldr	r2, [r3, #4]
 80036ee:	4b13      	ldr	r3, [pc, #76]	; (800373c <pvPortMalloc+0x184>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	431a      	orrs	r2, r3
 80036f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036f6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80036f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036fa:	2200      	movs	r2, #0
 80036fc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80036fe:	4b13      	ldr	r3, [pc, #76]	; (800374c <pvPortMalloc+0x194>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	3301      	adds	r3, #1
 8003704:	4a11      	ldr	r2, [pc, #68]	; (800374c <pvPortMalloc+0x194>)
 8003706:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003708:	f7ff fa2c 	bl	8002b64 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800370c:	69fb      	ldr	r3, [r7, #28]
 800370e:	f003 0307 	and.w	r3, r3, #7
 8003712:	2b00      	cmp	r3, #0
 8003714:	d00a      	beq.n	800372c <pvPortMalloc+0x174>
	__asm volatile
 8003716:	f04f 0350 	mov.w	r3, #80	; 0x50
 800371a:	f383 8811 	msr	BASEPRI, r3
 800371e:	f3bf 8f6f 	isb	sy
 8003722:	f3bf 8f4f 	dsb	sy
 8003726:	60fb      	str	r3, [r7, #12]
}
 8003728:	bf00      	nop
 800372a:	e7fe      	b.n	800372a <pvPortMalloc+0x172>
	return pvReturn;
 800372c:	69fb      	ldr	r3, [r7, #28]
}
 800372e:	4618      	mov	r0, r3
 8003730:	3728      	adds	r7, #40	; 0x28
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}
 8003736:	bf00      	nop
 8003738:	20004080 	.word	0x20004080
 800373c:	20004094 	.word	0x20004094
 8003740:	20004084 	.word	0x20004084
 8003744:	20004078 	.word	0x20004078
 8003748:	20004088 	.word	0x20004088
 800374c:	2000408c 	.word	0x2000408c

08003750 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b086      	sub	sp, #24
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d04d      	beq.n	80037fe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8003762:	2308      	movs	r3, #8
 8003764:	425b      	negs	r3, r3
 8003766:	697a      	ldr	r2, [r7, #20]
 8003768:	4413      	add	r3, r2
 800376a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800376c:	697b      	ldr	r3, [r7, #20]
 800376e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003770:	693b      	ldr	r3, [r7, #16]
 8003772:	685a      	ldr	r2, [r3, #4]
 8003774:	4b24      	ldr	r3, [pc, #144]	; (8003808 <vPortFree+0xb8>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4013      	ands	r3, r2
 800377a:	2b00      	cmp	r3, #0
 800377c:	d10a      	bne.n	8003794 <vPortFree+0x44>
	__asm volatile
 800377e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003782:	f383 8811 	msr	BASEPRI, r3
 8003786:	f3bf 8f6f 	isb	sy
 800378a:	f3bf 8f4f 	dsb	sy
 800378e:	60fb      	str	r3, [r7, #12]
}
 8003790:	bf00      	nop
 8003792:	e7fe      	b.n	8003792 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003794:	693b      	ldr	r3, [r7, #16]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d00a      	beq.n	80037b2 <vPortFree+0x62>
	__asm volatile
 800379c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037a0:	f383 8811 	msr	BASEPRI, r3
 80037a4:	f3bf 8f6f 	isb	sy
 80037a8:	f3bf 8f4f 	dsb	sy
 80037ac:	60bb      	str	r3, [r7, #8]
}
 80037ae:	bf00      	nop
 80037b0:	e7fe      	b.n	80037b0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80037b2:	693b      	ldr	r3, [r7, #16]
 80037b4:	685a      	ldr	r2, [r3, #4]
 80037b6:	4b14      	ldr	r3, [pc, #80]	; (8003808 <vPortFree+0xb8>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4013      	ands	r3, r2
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d01e      	beq.n	80037fe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80037c0:	693b      	ldr	r3, [r7, #16]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d11a      	bne.n	80037fe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80037c8:	693b      	ldr	r3, [r7, #16]
 80037ca:	685a      	ldr	r2, [r3, #4]
 80037cc:	4b0e      	ldr	r3, [pc, #56]	; (8003808 <vPortFree+0xb8>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	43db      	mvns	r3, r3
 80037d2:	401a      	ands	r2, r3
 80037d4:	693b      	ldr	r3, [r7, #16]
 80037d6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80037d8:	f7ff f9b6 	bl	8002b48 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80037dc:	693b      	ldr	r3, [r7, #16]
 80037de:	685a      	ldr	r2, [r3, #4]
 80037e0:	4b0a      	ldr	r3, [pc, #40]	; (800380c <vPortFree+0xbc>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4413      	add	r3, r2
 80037e6:	4a09      	ldr	r2, [pc, #36]	; (800380c <vPortFree+0xbc>)
 80037e8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80037ea:	6938      	ldr	r0, [r7, #16]
 80037ec:	f000 f874 	bl	80038d8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80037f0:	4b07      	ldr	r3, [pc, #28]	; (8003810 <vPortFree+0xc0>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	3301      	adds	r3, #1
 80037f6:	4a06      	ldr	r2, [pc, #24]	; (8003810 <vPortFree+0xc0>)
 80037f8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80037fa:	f7ff f9b3 	bl	8002b64 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80037fe:	bf00      	nop
 8003800:	3718      	adds	r7, #24
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}
 8003806:	bf00      	nop
 8003808:	20004094 	.word	0x20004094
 800380c:	20004084 	.word	0x20004084
 8003810:	20004090 	.word	0x20004090

08003814 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8003814:	b480      	push	{r7}
 8003816:	b085      	sub	sp, #20
 8003818:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800381a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800381e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8003820:	4b27      	ldr	r3, [pc, #156]	; (80038c0 <prvHeapInit+0xac>)
 8003822:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	f003 0307 	and.w	r3, r3, #7
 800382a:	2b00      	cmp	r3, #0
 800382c:	d00c      	beq.n	8003848 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	3307      	adds	r3, #7
 8003832:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	f023 0307 	bic.w	r3, r3, #7
 800383a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800383c:	68ba      	ldr	r2, [r7, #8]
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	1ad3      	subs	r3, r2, r3
 8003842:	4a1f      	ldr	r2, [pc, #124]	; (80038c0 <prvHeapInit+0xac>)
 8003844:	4413      	add	r3, r2
 8003846:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800384c:	4a1d      	ldr	r2, [pc, #116]	; (80038c4 <prvHeapInit+0xb0>)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8003852:	4b1c      	ldr	r3, [pc, #112]	; (80038c4 <prvHeapInit+0xb0>)
 8003854:	2200      	movs	r2, #0
 8003856:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	68ba      	ldr	r2, [r7, #8]
 800385c:	4413      	add	r3, r2
 800385e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8003860:	2208      	movs	r2, #8
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	1a9b      	subs	r3, r3, r2
 8003866:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	f023 0307 	bic.w	r3, r3, #7
 800386e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	4a15      	ldr	r2, [pc, #84]	; (80038c8 <prvHeapInit+0xb4>)
 8003874:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8003876:	4b14      	ldr	r3, [pc, #80]	; (80038c8 <prvHeapInit+0xb4>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	2200      	movs	r2, #0
 800387c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800387e:	4b12      	ldr	r3, [pc, #72]	; (80038c8 <prvHeapInit+0xb4>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	2200      	movs	r2, #0
 8003884:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	68fa      	ldr	r2, [r7, #12]
 800388e:	1ad2      	subs	r2, r2, r3
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003894:	4b0c      	ldr	r3, [pc, #48]	; (80038c8 <prvHeapInit+0xb4>)
 8003896:	681a      	ldr	r2, [r3, #0]
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	4a0a      	ldr	r2, [pc, #40]	; (80038cc <prvHeapInit+0xb8>)
 80038a2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	4a09      	ldr	r2, [pc, #36]	; (80038d0 <prvHeapInit+0xbc>)
 80038aa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80038ac:	4b09      	ldr	r3, [pc, #36]	; (80038d4 <prvHeapInit+0xc0>)
 80038ae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80038b2:	601a      	str	r2, [r3, #0]
}
 80038b4:	bf00      	nop
 80038b6:	3714      	adds	r7, #20
 80038b8:	46bd      	mov	sp, r7
 80038ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038be:	4770      	bx	lr
 80038c0:	20000478 	.word	0x20000478
 80038c4:	20004078 	.word	0x20004078
 80038c8:	20004080 	.word	0x20004080
 80038cc:	20004088 	.word	0x20004088
 80038d0:	20004084 	.word	0x20004084
 80038d4:	20004094 	.word	0x20004094

080038d8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80038d8:	b480      	push	{r7}
 80038da:	b085      	sub	sp, #20
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80038e0:	4b28      	ldr	r3, [pc, #160]	; (8003984 <prvInsertBlockIntoFreeList+0xac>)
 80038e2:	60fb      	str	r3, [r7, #12]
 80038e4:	e002      	b.n	80038ec <prvInsertBlockIntoFreeList+0x14>
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	60fb      	str	r3, [r7, #12]
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	687a      	ldr	r2, [r7, #4]
 80038f2:	429a      	cmp	r2, r3
 80038f4:	d8f7      	bhi.n	80038e6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	68ba      	ldr	r2, [r7, #8]
 8003900:	4413      	add	r3, r2
 8003902:	687a      	ldr	r2, [r7, #4]
 8003904:	429a      	cmp	r2, r3
 8003906:	d108      	bne.n	800391a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	685a      	ldr	r2, [r3, #4]
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	441a      	add	r2, r3
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	68ba      	ldr	r2, [r7, #8]
 8003924:	441a      	add	r2, r3
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	429a      	cmp	r2, r3
 800392c:	d118      	bne.n	8003960 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681a      	ldr	r2, [r3, #0]
 8003932:	4b15      	ldr	r3, [pc, #84]	; (8003988 <prvInsertBlockIntoFreeList+0xb0>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	429a      	cmp	r2, r3
 8003938:	d00d      	beq.n	8003956 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	685a      	ldr	r2, [r3, #4]
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	441a      	add	r2, r3
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	681a      	ldr	r2, [r3, #0]
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	601a      	str	r2, [r3, #0]
 8003954:	e008      	b.n	8003968 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003956:	4b0c      	ldr	r3, [pc, #48]	; (8003988 <prvInsertBlockIntoFreeList+0xb0>)
 8003958:	681a      	ldr	r2, [r3, #0]
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	601a      	str	r2, [r3, #0]
 800395e:	e003      	b.n	8003968 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681a      	ldr	r2, [r3, #0]
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003968:	68fa      	ldr	r2, [r7, #12]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	429a      	cmp	r2, r3
 800396e:	d002      	beq.n	8003976 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	687a      	ldr	r2, [r7, #4]
 8003974:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003976:	bf00      	nop
 8003978:	3714      	adds	r7, #20
 800397a:	46bd      	mov	sp, r7
 800397c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003980:	4770      	bx	lr
 8003982:	bf00      	nop
 8003984:	20004078 	.word	0x20004078
 8003988:	20004080 	.word	0x20004080

0800398c <__errno>:
 800398c:	4b01      	ldr	r3, [pc, #4]	; (8003994 <__errno+0x8>)
 800398e:	6818      	ldr	r0, [r3, #0]
 8003990:	4770      	bx	lr
 8003992:	bf00      	nop
 8003994:	20000010 	.word	0x20000010

08003998 <__libc_init_array>:
 8003998:	b570      	push	{r4, r5, r6, lr}
 800399a:	4d0d      	ldr	r5, [pc, #52]	; (80039d0 <__libc_init_array+0x38>)
 800399c:	4c0d      	ldr	r4, [pc, #52]	; (80039d4 <__libc_init_array+0x3c>)
 800399e:	1b64      	subs	r4, r4, r5
 80039a0:	10a4      	asrs	r4, r4, #2
 80039a2:	2600      	movs	r6, #0
 80039a4:	42a6      	cmp	r6, r4
 80039a6:	d109      	bne.n	80039bc <__libc_init_array+0x24>
 80039a8:	4d0b      	ldr	r5, [pc, #44]	; (80039d8 <__libc_init_array+0x40>)
 80039aa:	4c0c      	ldr	r4, [pc, #48]	; (80039dc <__libc_init_array+0x44>)
 80039ac:	f000 fc8e 	bl	80042cc <_init>
 80039b0:	1b64      	subs	r4, r4, r5
 80039b2:	10a4      	asrs	r4, r4, #2
 80039b4:	2600      	movs	r6, #0
 80039b6:	42a6      	cmp	r6, r4
 80039b8:	d105      	bne.n	80039c6 <__libc_init_array+0x2e>
 80039ba:	bd70      	pop	{r4, r5, r6, pc}
 80039bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80039c0:	4798      	blx	r3
 80039c2:	3601      	adds	r6, #1
 80039c4:	e7ee      	b.n	80039a4 <__libc_init_array+0xc>
 80039c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80039ca:	4798      	blx	r3
 80039cc:	3601      	adds	r6, #1
 80039ce:	e7f2      	b.n	80039b6 <__libc_init_array+0x1e>
 80039d0:	080044cc 	.word	0x080044cc
 80039d4:	080044cc 	.word	0x080044cc
 80039d8:	080044cc 	.word	0x080044cc
 80039dc:	080044d0 	.word	0x080044d0

080039e0 <memcpy>:
 80039e0:	440a      	add	r2, r1
 80039e2:	4291      	cmp	r1, r2
 80039e4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80039e8:	d100      	bne.n	80039ec <memcpy+0xc>
 80039ea:	4770      	bx	lr
 80039ec:	b510      	push	{r4, lr}
 80039ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 80039f2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80039f6:	4291      	cmp	r1, r2
 80039f8:	d1f9      	bne.n	80039ee <memcpy+0xe>
 80039fa:	bd10      	pop	{r4, pc}

080039fc <memset>:
 80039fc:	4402      	add	r2, r0
 80039fe:	4603      	mov	r3, r0
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d100      	bne.n	8003a06 <memset+0xa>
 8003a04:	4770      	bx	lr
 8003a06:	f803 1b01 	strb.w	r1, [r3], #1
 8003a0a:	e7f9      	b.n	8003a00 <memset+0x4>

08003a0c <siprintf>:
 8003a0c:	b40e      	push	{r1, r2, r3}
 8003a0e:	b500      	push	{lr}
 8003a10:	b09c      	sub	sp, #112	; 0x70
 8003a12:	ab1d      	add	r3, sp, #116	; 0x74
 8003a14:	9002      	str	r0, [sp, #8]
 8003a16:	9006      	str	r0, [sp, #24]
 8003a18:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003a1c:	4809      	ldr	r0, [pc, #36]	; (8003a44 <siprintf+0x38>)
 8003a1e:	9107      	str	r1, [sp, #28]
 8003a20:	9104      	str	r1, [sp, #16]
 8003a22:	4909      	ldr	r1, [pc, #36]	; (8003a48 <siprintf+0x3c>)
 8003a24:	f853 2b04 	ldr.w	r2, [r3], #4
 8003a28:	9105      	str	r1, [sp, #20]
 8003a2a:	6800      	ldr	r0, [r0, #0]
 8003a2c:	9301      	str	r3, [sp, #4]
 8003a2e:	a902      	add	r1, sp, #8
 8003a30:	f000 f868 	bl	8003b04 <_svfiprintf_r>
 8003a34:	9b02      	ldr	r3, [sp, #8]
 8003a36:	2200      	movs	r2, #0
 8003a38:	701a      	strb	r2, [r3, #0]
 8003a3a:	b01c      	add	sp, #112	; 0x70
 8003a3c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003a40:	b003      	add	sp, #12
 8003a42:	4770      	bx	lr
 8003a44:	20000010 	.word	0x20000010
 8003a48:	ffff0208 	.word	0xffff0208

08003a4c <__ssputs_r>:
 8003a4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003a50:	688e      	ldr	r6, [r1, #8]
 8003a52:	429e      	cmp	r6, r3
 8003a54:	4682      	mov	sl, r0
 8003a56:	460c      	mov	r4, r1
 8003a58:	4690      	mov	r8, r2
 8003a5a:	461f      	mov	r7, r3
 8003a5c:	d838      	bhi.n	8003ad0 <__ssputs_r+0x84>
 8003a5e:	898a      	ldrh	r2, [r1, #12]
 8003a60:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003a64:	d032      	beq.n	8003acc <__ssputs_r+0x80>
 8003a66:	6825      	ldr	r5, [r4, #0]
 8003a68:	6909      	ldr	r1, [r1, #16]
 8003a6a:	eba5 0901 	sub.w	r9, r5, r1
 8003a6e:	6965      	ldr	r5, [r4, #20]
 8003a70:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003a74:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003a78:	3301      	adds	r3, #1
 8003a7a:	444b      	add	r3, r9
 8003a7c:	106d      	asrs	r5, r5, #1
 8003a7e:	429d      	cmp	r5, r3
 8003a80:	bf38      	it	cc
 8003a82:	461d      	movcc	r5, r3
 8003a84:	0553      	lsls	r3, r2, #21
 8003a86:	d531      	bpl.n	8003aec <__ssputs_r+0xa0>
 8003a88:	4629      	mov	r1, r5
 8003a8a:	f000 fb55 	bl	8004138 <_malloc_r>
 8003a8e:	4606      	mov	r6, r0
 8003a90:	b950      	cbnz	r0, 8003aa8 <__ssputs_r+0x5c>
 8003a92:	230c      	movs	r3, #12
 8003a94:	f8ca 3000 	str.w	r3, [sl]
 8003a98:	89a3      	ldrh	r3, [r4, #12]
 8003a9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a9e:	81a3      	strh	r3, [r4, #12]
 8003aa0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003aa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003aa8:	6921      	ldr	r1, [r4, #16]
 8003aaa:	464a      	mov	r2, r9
 8003aac:	f7ff ff98 	bl	80039e0 <memcpy>
 8003ab0:	89a3      	ldrh	r3, [r4, #12]
 8003ab2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003ab6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003aba:	81a3      	strh	r3, [r4, #12]
 8003abc:	6126      	str	r6, [r4, #16]
 8003abe:	6165      	str	r5, [r4, #20]
 8003ac0:	444e      	add	r6, r9
 8003ac2:	eba5 0509 	sub.w	r5, r5, r9
 8003ac6:	6026      	str	r6, [r4, #0]
 8003ac8:	60a5      	str	r5, [r4, #8]
 8003aca:	463e      	mov	r6, r7
 8003acc:	42be      	cmp	r6, r7
 8003ace:	d900      	bls.n	8003ad2 <__ssputs_r+0x86>
 8003ad0:	463e      	mov	r6, r7
 8003ad2:	6820      	ldr	r0, [r4, #0]
 8003ad4:	4632      	mov	r2, r6
 8003ad6:	4641      	mov	r1, r8
 8003ad8:	f000 faa8 	bl	800402c <memmove>
 8003adc:	68a3      	ldr	r3, [r4, #8]
 8003ade:	1b9b      	subs	r3, r3, r6
 8003ae0:	60a3      	str	r3, [r4, #8]
 8003ae2:	6823      	ldr	r3, [r4, #0]
 8003ae4:	4433      	add	r3, r6
 8003ae6:	6023      	str	r3, [r4, #0]
 8003ae8:	2000      	movs	r0, #0
 8003aea:	e7db      	b.n	8003aa4 <__ssputs_r+0x58>
 8003aec:	462a      	mov	r2, r5
 8003aee:	f000 fb97 	bl	8004220 <_realloc_r>
 8003af2:	4606      	mov	r6, r0
 8003af4:	2800      	cmp	r0, #0
 8003af6:	d1e1      	bne.n	8003abc <__ssputs_r+0x70>
 8003af8:	6921      	ldr	r1, [r4, #16]
 8003afa:	4650      	mov	r0, sl
 8003afc:	f000 fab0 	bl	8004060 <_free_r>
 8003b00:	e7c7      	b.n	8003a92 <__ssputs_r+0x46>
	...

08003b04 <_svfiprintf_r>:
 8003b04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b08:	4698      	mov	r8, r3
 8003b0a:	898b      	ldrh	r3, [r1, #12]
 8003b0c:	061b      	lsls	r3, r3, #24
 8003b0e:	b09d      	sub	sp, #116	; 0x74
 8003b10:	4607      	mov	r7, r0
 8003b12:	460d      	mov	r5, r1
 8003b14:	4614      	mov	r4, r2
 8003b16:	d50e      	bpl.n	8003b36 <_svfiprintf_r+0x32>
 8003b18:	690b      	ldr	r3, [r1, #16]
 8003b1a:	b963      	cbnz	r3, 8003b36 <_svfiprintf_r+0x32>
 8003b1c:	2140      	movs	r1, #64	; 0x40
 8003b1e:	f000 fb0b 	bl	8004138 <_malloc_r>
 8003b22:	6028      	str	r0, [r5, #0]
 8003b24:	6128      	str	r0, [r5, #16]
 8003b26:	b920      	cbnz	r0, 8003b32 <_svfiprintf_r+0x2e>
 8003b28:	230c      	movs	r3, #12
 8003b2a:	603b      	str	r3, [r7, #0]
 8003b2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003b30:	e0d1      	b.n	8003cd6 <_svfiprintf_r+0x1d2>
 8003b32:	2340      	movs	r3, #64	; 0x40
 8003b34:	616b      	str	r3, [r5, #20]
 8003b36:	2300      	movs	r3, #0
 8003b38:	9309      	str	r3, [sp, #36]	; 0x24
 8003b3a:	2320      	movs	r3, #32
 8003b3c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003b40:	f8cd 800c 	str.w	r8, [sp, #12]
 8003b44:	2330      	movs	r3, #48	; 0x30
 8003b46:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8003cf0 <_svfiprintf_r+0x1ec>
 8003b4a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003b4e:	f04f 0901 	mov.w	r9, #1
 8003b52:	4623      	mov	r3, r4
 8003b54:	469a      	mov	sl, r3
 8003b56:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003b5a:	b10a      	cbz	r2, 8003b60 <_svfiprintf_r+0x5c>
 8003b5c:	2a25      	cmp	r2, #37	; 0x25
 8003b5e:	d1f9      	bne.n	8003b54 <_svfiprintf_r+0x50>
 8003b60:	ebba 0b04 	subs.w	fp, sl, r4
 8003b64:	d00b      	beq.n	8003b7e <_svfiprintf_r+0x7a>
 8003b66:	465b      	mov	r3, fp
 8003b68:	4622      	mov	r2, r4
 8003b6a:	4629      	mov	r1, r5
 8003b6c:	4638      	mov	r0, r7
 8003b6e:	f7ff ff6d 	bl	8003a4c <__ssputs_r>
 8003b72:	3001      	adds	r0, #1
 8003b74:	f000 80aa 	beq.w	8003ccc <_svfiprintf_r+0x1c8>
 8003b78:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003b7a:	445a      	add	r2, fp
 8003b7c:	9209      	str	r2, [sp, #36]	; 0x24
 8003b7e:	f89a 3000 	ldrb.w	r3, [sl]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	f000 80a2 	beq.w	8003ccc <_svfiprintf_r+0x1c8>
 8003b88:	2300      	movs	r3, #0
 8003b8a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003b8e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003b92:	f10a 0a01 	add.w	sl, sl, #1
 8003b96:	9304      	str	r3, [sp, #16]
 8003b98:	9307      	str	r3, [sp, #28]
 8003b9a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003b9e:	931a      	str	r3, [sp, #104]	; 0x68
 8003ba0:	4654      	mov	r4, sl
 8003ba2:	2205      	movs	r2, #5
 8003ba4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ba8:	4851      	ldr	r0, [pc, #324]	; (8003cf0 <_svfiprintf_r+0x1ec>)
 8003baa:	f7fc fb29 	bl	8000200 <memchr>
 8003bae:	9a04      	ldr	r2, [sp, #16]
 8003bb0:	b9d8      	cbnz	r0, 8003bea <_svfiprintf_r+0xe6>
 8003bb2:	06d0      	lsls	r0, r2, #27
 8003bb4:	bf44      	itt	mi
 8003bb6:	2320      	movmi	r3, #32
 8003bb8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003bbc:	0711      	lsls	r1, r2, #28
 8003bbe:	bf44      	itt	mi
 8003bc0:	232b      	movmi	r3, #43	; 0x2b
 8003bc2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003bc6:	f89a 3000 	ldrb.w	r3, [sl]
 8003bca:	2b2a      	cmp	r3, #42	; 0x2a
 8003bcc:	d015      	beq.n	8003bfa <_svfiprintf_r+0xf6>
 8003bce:	9a07      	ldr	r2, [sp, #28]
 8003bd0:	4654      	mov	r4, sl
 8003bd2:	2000      	movs	r0, #0
 8003bd4:	f04f 0c0a 	mov.w	ip, #10
 8003bd8:	4621      	mov	r1, r4
 8003bda:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003bde:	3b30      	subs	r3, #48	; 0x30
 8003be0:	2b09      	cmp	r3, #9
 8003be2:	d94e      	bls.n	8003c82 <_svfiprintf_r+0x17e>
 8003be4:	b1b0      	cbz	r0, 8003c14 <_svfiprintf_r+0x110>
 8003be6:	9207      	str	r2, [sp, #28]
 8003be8:	e014      	b.n	8003c14 <_svfiprintf_r+0x110>
 8003bea:	eba0 0308 	sub.w	r3, r0, r8
 8003bee:	fa09 f303 	lsl.w	r3, r9, r3
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	9304      	str	r3, [sp, #16]
 8003bf6:	46a2      	mov	sl, r4
 8003bf8:	e7d2      	b.n	8003ba0 <_svfiprintf_r+0x9c>
 8003bfa:	9b03      	ldr	r3, [sp, #12]
 8003bfc:	1d19      	adds	r1, r3, #4
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	9103      	str	r1, [sp, #12]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	bfbb      	ittet	lt
 8003c06:	425b      	neglt	r3, r3
 8003c08:	f042 0202 	orrlt.w	r2, r2, #2
 8003c0c:	9307      	strge	r3, [sp, #28]
 8003c0e:	9307      	strlt	r3, [sp, #28]
 8003c10:	bfb8      	it	lt
 8003c12:	9204      	strlt	r2, [sp, #16]
 8003c14:	7823      	ldrb	r3, [r4, #0]
 8003c16:	2b2e      	cmp	r3, #46	; 0x2e
 8003c18:	d10c      	bne.n	8003c34 <_svfiprintf_r+0x130>
 8003c1a:	7863      	ldrb	r3, [r4, #1]
 8003c1c:	2b2a      	cmp	r3, #42	; 0x2a
 8003c1e:	d135      	bne.n	8003c8c <_svfiprintf_r+0x188>
 8003c20:	9b03      	ldr	r3, [sp, #12]
 8003c22:	1d1a      	adds	r2, r3, #4
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	9203      	str	r2, [sp, #12]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	bfb8      	it	lt
 8003c2c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8003c30:	3402      	adds	r4, #2
 8003c32:	9305      	str	r3, [sp, #20]
 8003c34:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003d00 <_svfiprintf_r+0x1fc>
 8003c38:	7821      	ldrb	r1, [r4, #0]
 8003c3a:	2203      	movs	r2, #3
 8003c3c:	4650      	mov	r0, sl
 8003c3e:	f7fc fadf 	bl	8000200 <memchr>
 8003c42:	b140      	cbz	r0, 8003c56 <_svfiprintf_r+0x152>
 8003c44:	2340      	movs	r3, #64	; 0x40
 8003c46:	eba0 000a 	sub.w	r0, r0, sl
 8003c4a:	fa03 f000 	lsl.w	r0, r3, r0
 8003c4e:	9b04      	ldr	r3, [sp, #16]
 8003c50:	4303      	orrs	r3, r0
 8003c52:	3401      	adds	r4, #1
 8003c54:	9304      	str	r3, [sp, #16]
 8003c56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c5a:	4826      	ldr	r0, [pc, #152]	; (8003cf4 <_svfiprintf_r+0x1f0>)
 8003c5c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003c60:	2206      	movs	r2, #6
 8003c62:	f7fc facd 	bl	8000200 <memchr>
 8003c66:	2800      	cmp	r0, #0
 8003c68:	d038      	beq.n	8003cdc <_svfiprintf_r+0x1d8>
 8003c6a:	4b23      	ldr	r3, [pc, #140]	; (8003cf8 <_svfiprintf_r+0x1f4>)
 8003c6c:	bb1b      	cbnz	r3, 8003cb6 <_svfiprintf_r+0x1b2>
 8003c6e:	9b03      	ldr	r3, [sp, #12]
 8003c70:	3307      	adds	r3, #7
 8003c72:	f023 0307 	bic.w	r3, r3, #7
 8003c76:	3308      	adds	r3, #8
 8003c78:	9303      	str	r3, [sp, #12]
 8003c7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c7c:	4433      	add	r3, r6
 8003c7e:	9309      	str	r3, [sp, #36]	; 0x24
 8003c80:	e767      	b.n	8003b52 <_svfiprintf_r+0x4e>
 8003c82:	fb0c 3202 	mla	r2, ip, r2, r3
 8003c86:	460c      	mov	r4, r1
 8003c88:	2001      	movs	r0, #1
 8003c8a:	e7a5      	b.n	8003bd8 <_svfiprintf_r+0xd4>
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	3401      	adds	r4, #1
 8003c90:	9305      	str	r3, [sp, #20]
 8003c92:	4619      	mov	r1, r3
 8003c94:	f04f 0c0a 	mov.w	ip, #10
 8003c98:	4620      	mov	r0, r4
 8003c9a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003c9e:	3a30      	subs	r2, #48	; 0x30
 8003ca0:	2a09      	cmp	r2, #9
 8003ca2:	d903      	bls.n	8003cac <_svfiprintf_r+0x1a8>
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d0c5      	beq.n	8003c34 <_svfiprintf_r+0x130>
 8003ca8:	9105      	str	r1, [sp, #20]
 8003caa:	e7c3      	b.n	8003c34 <_svfiprintf_r+0x130>
 8003cac:	fb0c 2101 	mla	r1, ip, r1, r2
 8003cb0:	4604      	mov	r4, r0
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	e7f0      	b.n	8003c98 <_svfiprintf_r+0x194>
 8003cb6:	ab03      	add	r3, sp, #12
 8003cb8:	9300      	str	r3, [sp, #0]
 8003cba:	462a      	mov	r2, r5
 8003cbc:	4b0f      	ldr	r3, [pc, #60]	; (8003cfc <_svfiprintf_r+0x1f8>)
 8003cbe:	a904      	add	r1, sp, #16
 8003cc0:	4638      	mov	r0, r7
 8003cc2:	f3af 8000 	nop.w
 8003cc6:	1c42      	adds	r2, r0, #1
 8003cc8:	4606      	mov	r6, r0
 8003cca:	d1d6      	bne.n	8003c7a <_svfiprintf_r+0x176>
 8003ccc:	89ab      	ldrh	r3, [r5, #12]
 8003cce:	065b      	lsls	r3, r3, #25
 8003cd0:	f53f af2c 	bmi.w	8003b2c <_svfiprintf_r+0x28>
 8003cd4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003cd6:	b01d      	add	sp, #116	; 0x74
 8003cd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003cdc:	ab03      	add	r3, sp, #12
 8003cde:	9300      	str	r3, [sp, #0]
 8003ce0:	462a      	mov	r2, r5
 8003ce2:	4b06      	ldr	r3, [pc, #24]	; (8003cfc <_svfiprintf_r+0x1f8>)
 8003ce4:	a904      	add	r1, sp, #16
 8003ce6:	4638      	mov	r0, r7
 8003ce8:	f000 f87a 	bl	8003de0 <_printf_i>
 8003cec:	e7eb      	b.n	8003cc6 <_svfiprintf_r+0x1c2>
 8003cee:	bf00      	nop
 8003cf0:	08004490 	.word	0x08004490
 8003cf4:	0800449a 	.word	0x0800449a
 8003cf8:	00000000 	.word	0x00000000
 8003cfc:	08003a4d 	.word	0x08003a4d
 8003d00:	08004496 	.word	0x08004496

08003d04 <_printf_common>:
 8003d04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d08:	4616      	mov	r6, r2
 8003d0a:	4699      	mov	r9, r3
 8003d0c:	688a      	ldr	r2, [r1, #8]
 8003d0e:	690b      	ldr	r3, [r1, #16]
 8003d10:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003d14:	4293      	cmp	r3, r2
 8003d16:	bfb8      	it	lt
 8003d18:	4613      	movlt	r3, r2
 8003d1a:	6033      	str	r3, [r6, #0]
 8003d1c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003d20:	4607      	mov	r7, r0
 8003d22:	460c      	mov	r4, r1
 8003d24:	b10a      	cbz	r2, 8003d2a <_printf_common+0x26>
 8003d26:	3301      	adds	r3, #1
 8003d28:	6033      	str	r3, [r6, #0]
 8003d2a:	6823      	ldr	r3, [r4, #0]
 8003d2c:	0699      	lsls	r1, r3, #26
 8003d2e:	bf42      	ittt	mi
 8003d30:	6833      	ldrmi	r3, [r6, #0]
 8003d32:	3302      	addmi	r3, #2
 8003d34:	6033      	strmi	r3, [r6, #0]
 8003d36:	6825      	ldr	r5, [r4, #0]
 8003d38:	f015 0506 	ands.w	r5, r5, #6
 8003d3c:	d106      	bne.n	8003d4c <_printf_common+0x48>
 8003d3e:	f104 0a19 	add.w	sl, r4, #25
 8003d42:	68e3      	ldr	r3, [r4, #12]
 8003d44:	6832      	ldr	r2, [r6, #0]
 8003d46:	1a9b      	subs	r3, r3, r2
 8003d48:	42ab      	cmp	r3, r5
 8003d4a:	dc26      	bgt.n	8003d9a <_printf_common+0x96>
 8003d4c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003d50:	1e13      	subs	r3, r2, #0
 8003d52:	6822      	ldr	r2, [r4, #0]
 8003d54:	bf18      	it	ne
 8003d56:	2301      	movne	r3, #1
 8003d58:	0692      	lsls	r2, r2, #26
 8003d5a:	d42b      	bmi.n	8003db4 <_printf_common+0xb0>
 8003d5c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003d60:	4649      	mov	r1, r9
 8003d62:	4638      	mov	r0, r7
 8003d64:	47c0      	blx	r8
 8003d66:	3001      	adds	r0, #1
 8003d68:	d01e      	beq.n	8003da8 <_printf_common+0xa4>
 8003d6a:	6823      	ldr	r3, [r4, #0]
 8003d6c:	68e5      	ldr	r5, [r4, #12]
 8003d6e:	6832      	ldr	r2, [r6, #0]
 8003d70:	f003 0306 	and.w	r3, r3, #6
 8003d74:	2b04      	cmp	r3, #4
 8003d76:	bf08      	it	eq
 8003d78:	1aad      	subeq	r5, r5, r2
 8003d7a:	68a3      	ldr	r3, [r4, #8]
 8003d7c:	6922      	ldr	r2, [r4, #16]
 8003d7e:	bf0c      	ite	eq
 8003d80:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003d84:	2500      	movne	r5, #0
 8003d86:	4293      	cmp	r3, r2
 8003d88:	bfc4      	itt	gt
 8003d8a:	1a9b      	subgt	r3, r3, r2
 8003d8c:	18ed      	addgt	r5, r5, r3
 8003d8e:	2600      	movs	r6, #0
 8003d90:	341a      	adds	r4, #26
 8003d92:	42b5      	cmp	r5, r6
 8003d94:	d11a      	bne.n	8003dcc <_printf_common+0xc8>
 8003d96:	2000      	movs	r0, #0
 8003d98:	e008      	b.n	8003dac <_printf_common+0xa8>
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	4652      	mov	r2, sl
 8003d9e:	4649      	mov	r1, r9
 8003da0:	4638      	mov	r0, r7
 8003da2:	47c0      	blx	r8
 8003da4:	3001      	adds	r0, #1
 8003da6:	d103      	bne.n	8003db0 <_printf_common+0xac>
 8003da8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003dac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003db0:	3501      	adds	r5, #1
 8003db2:	e7c6      	b.n	8003d42 <_printf_common+0x3e>
 8003db4:	18e1      	adds	r1, r4, r3
 8003db6:	1c5a      	adds	r2, r3, #1
 8003db8:	2030      	movs	r0, #48	; 0x30
 8003dba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003dbe:	4422      	add	r2, r4
 8003dc0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003dc4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003dc8:	3302      	adds	r3, #2
 8003dca:	e7c7      	b.n	8003d5c <_printf_common+0x58>
 8003dcc:	2301      	movs	r3, #1
 8003dce:	4622      	mov	r2, r4
 8003dd0:	4649      	mov	r1, r9
 8003dd2:	4638      	mov	r0, r7
 8003dd4:	47c0      	blx	r8
 8003dd6:	3001      	adds	r0, #1
 8003dd8:	d0e6      	beq.n	8003da8 <_printf_common+0xa4>
 8003dda:	3601      	adds	r6, #1
 8003ddc:	e7d9      	b.n	8003d92 <_printf_common+0x8e>
	...

08003de0 <_printf_i>:
 8003de0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003de4:	7e0f      	ldrb	r7, [r1, #24]
 8003de6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003de8:	2f78      	cmp	r7, #120	; 0x78
 8003dea:	4691      	mov	r9, r2
 8003dec:	4680      	mov	r8, r0
 8003dee:	460c      	mov	r4, r1
 8003df0:	469a      	mov	sl, r3
 8003df2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003df6:	d807      	bhi.n	8003e08 <_printf_i+0x28>
 8003df8:	2f62      	cmp	r7, #98	; 0x62
 8003dfa:	d80a      	bhi.n	8003e12 <_printf_i+0x32>
 8003dfc:	2f00      	cmp	r7, #0
 8003dfe:	f000 80d8 	beq.w	8003fb2 <_printf_i+0x1d2>
 8003e02:	2f58      	cmp	r7, #88	; 0x58
 8003e04:	f000 80a3 	beq.w	8003f4e <_printf_i+0x16e>
 8003e08:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003e0c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003e10:	e03a      	b.n	8003e88 <_printf_i+0xa8>
 8003e12:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003e16:	2b15      	cmp	r3, #21
 8003e18:	d8f6      	bhi.n	8003e08 <_printf_i+0x28>
 8003e1a:	a101      	add	r1, pc, #4	; (adr r1, 8003e20 <_printf_i+0x40>)
 8003e1c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003e20:	08003e79 	.word	0x08003e79
 8003e24:	08003e8d 	.word	0x08003e8d
 8003e28:	08003e09 	.word	0x08003e09
 8003e2c:	08003e09 	.word	0x08003e09
 8003e30:	08003e09 	.word	0x08003e09
 8003e34:	08003e09 	.word	0x08003e09
 8003e38:	08003e8d 	.word	0x08003e8d
 8003e3c:	08003e09 	.word	0x08003e09
 8003e40:	08003e09 	.word	0x08003e09
 8003e44:	08003e09 	.word	0x08003e09
 8003e48:	08003e09 	.word	0x08003e09
 8003e4c:	08003f99 	.word	0x08003f99
 8003e50:	08003ebd 	.word	0x08003ebd
 8003e54:	08003f7b 	.word	0x08003f7b
 8003e58:	08003e09 	.word	0x08003e09
 8003e5c:	08003e09 	.word	0x08003e09
 8003e60:	08003fbb 	.word	0x08003fbb
 8003e64:	08003e09 	.word	0x08003e09
 8003e68:	08003ebd 	.word	0x08003ebd
 8003e6c:	08003e09 	.word	0x08003e09
 8003e70:	08003e09 	.word	0x08003e09
 8003e74:	08003f83 	.word	0x08003f83
 8003e78:	682b      	ldr	r3, [r5, #0]
 8003e7a:	1d1a      	adds	r2, r3, #4
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	602a      	str	r2, [r5, #0]
 8003e80:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003e84:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003e88:	2301      	movs	r3, #1
 8003e8a:	e0a3      	b.n	8003fd4 <_printf_i+0x1f4>
 8003e8c:	6820      	ldr	r0, [r4, #0]
 8003e8e:	6829      	ldr	r1, [r5, #0]
 8003e90:	0606      	lsls	r6, r0, #24
 8003e92:	f101 0304 	add.w	r3, r1, #4
 8003e96:	d50a      	bpl.n	8003eae <_printf_i+0xce>
 8003e98:	680e      	ldr	r6, [r1, #0]
 8003e9a:	602b      	str	r3, [r5, #0]
 8003e9c:	2e00      	cmp	r6, #0
 8003e9e:	da03      	bge.n	8003ea8 <_printf_i+0xc8>
 8003ea0:	232d      	movs	r3, #45	; 0x2d
 8003ea2:	4276      	negs	r6, r6
 8003ea4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003ea8:	485e      	ldr	r0, [pc, #376]	; (8004024 <_printf_i+0x244>)
 8003eaa:	230a      	movs	r3, #10
 8003eac:	e019      	b.n	8003ee2 <_printf_i+0x102>
 8003eae:	680e      	ldr	r6, [r1, #0]
 8003eb0:	602b      	str	r3, [r5, #0]
 8003eb2:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003eb6:	bf18      	it	ne
 8003eb8:	b236      	sxthne	r6, r6
 8003eba:	e7ef      	b.n	8003e9c <_printf_i+0xbc>
 8003ebc:	682b      	ldr	r3, [r5, #0]
 8003ebe:	6820      	ldr	r0, [r4, #0]
 8003ec0:	1d19      	adds	r1, r3, #4
 8003ec2:	6029      	str	r1, [r5, #0]
 8003ec4:	0601      	lsls	r1, r0, #24
 8003ec6:	d501      	bpl.n	8003ecc <_printf_i+0xec>
 8003ec8:	681e      	ldr	r6, [r3, #0]
 8003eca:	e002      	b.n	8003ed2 <_printf_i+0xf2>
 8003ecc:	0646      	lsls	r6, r0, #25
 8003ece:	d5fb      	bpl.n	8003ec8 <_printf_i+0xe8>
 8003ed0:	881e      	ldrh	r6, [r3, #0]
 8003ed2:	4854      	ldr	r0, [pc, #336]	; (8004024 <_printf_i+0x244>)
 8003ed4:	2f6f      	cmp	r7, #111	; 0x6f
 8003ed6:	bf0c      	ite	eq
 8003ed8:	2308      	moveq	r3, #8
 8003eda:	230a      	movne	r3, #10
 8003edc:	2100      	movs	r1, #0
 8003ede:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003ee2:	6865      	ldr	r5, [r4, #4]
 8003ee4:	60a5      	str	r5, [r4, #8]
 8003ee6:	2d00      	cmp	r5, #0
 8003ee8:	bfa2      	ittt	ge
 8003eea:	6821      	ldrge	r1, [r4, #0]
 8003eec:	f021 0104 	bicge.w	r1, r1, #4
 8003ef0:	6021      	strge	r1, [r4, #0]
 8003ef2:	b90e      	cbnz	r6, 8003ef8 <_printf_i+0x118>
 8003ef4:	2d00      	cmp	r5, #0
 8003ef6:	d04d      	beq.n	8003f94 <_printf_i+0x1b4>
 8003ef8:	4615      	mov	r5, r2
 8003efa:	fbb6 f1f3 	udiv	r1, r6, r3
 8003efe:	fb03 6711 	mls	r7, r3, r1, r6
 8003f02:	5dc7      	ldrb	r7, [r0, r7]
 8003f04:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003f08:	4637      	mov	r7, r6
 8003f0a:	42bb      	cmp	r3, r7
 8003f0c:	460e      	mov	r6, r1
 8003f0e:	d9f4      	bls.n	8003efa <_printf_i+0x11a>
 8003f10:	2b08      	cmp	r3, #8
 8003f12:	d10b      	bne.n	8003f2c <_printf_i+0x14c>
 8003f14:	6823      	ldr	r3, [r4, #0]
 8003f16:	07de      	lsls	r6, r3, #31
 8003f18:	d508      	bpl.n	8003f2c <_printf_i+0x14c>
 8003f1a:	6923      	ldr	r3, [r4, #16]
 8003f1c:	6861      	ldr	r1, [r4, #4]
 8003f1e:	4299      	cmp	r1, r3
 8003f20:	bfde      	ittt	le
 8003f22:	2330      	movle	r3, #48	; 0x30
 8003f24:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003f28:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8003f2c:	1b52      	subs	r2, r2, r5
 8003f2e:	6122      	str	r2, [r4, #16]
 8003f30:	f8cd a000 	str.w	sl, [sp]
 8003f34:	464b      	mov	r3, r9
 8003f36:	aa03      	add	r2, sp, #12
 8003f38:	4621      	mov	r1, r4
 8003f3a:	4640      	mov	r0, r8
 8003f3c:	f7ff fee2 	bl	8003d04 <_printf_common>
 8003f40:	3001      	adds	r0, #1
 8003f42:	d14c      	bne.n	8003fde <_printf_i+0x1fe>
 8003f44:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003f48:	b004      	add	sp, #16
 8003f4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f4e:	4835      	ldr	r0, [pc, #212]	; (8004024 <_printf_i+0x244>)
 8003f50:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003f54:	6829      	ldr	r1, [r5, #0]
 8003f56:	6823      	ldr	r3, [r4, #0]
 8003f58:	f851 6b04 	ldr.w	r6, [r1], #4
 8003f5c:	6029      	str	r1, [r5, #0]
 8003f5e:	061d      	lsls	r5, r3, #24
 8003f60:	d514      	bpl.n	8003f8c <_printf_i+0x1ac>
 8003f62:	07df      	lsls	r7, r3, #31
 8003f64:	bf44      	itt	mi
 8003f66:	f043 0320 	orrmi.w	r3, r3, #32
 8003f6a:	6023      	strmi	r3, [r4, #0]
 8003f6c:	b91e      	cbnz	r6, 8003f76 <_printf_i+0x196>
 8003f6e:	6823      	ldr	r3, [r4, #0]
 8003f70:	f023 0320 	bic.w	r3, r3, #32
 8003f74:	6023      	str	r3, [r4, #0]
 8003f76:	2310      	movs	r3, #16
 8003f78:	e7b0      	b.n	8003edc <_printf_i+0xfc>
 8003f7a:	6823      	ldr	r3, [r4, #0]
 8003f7c:	f043 0320 	orr.w	r3, r3, #32
 8003f80:	6023      	str	r3, [r4, #0]
 8003f82:	2378      	movs	r3, #120	; 0x78
 8003f84:	4828      	ldr	r0, [pc, #160]	; (8004028 <_printf_i+0x248>)
 8003f86:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003f8a:	e7e3      	b.n	8003f54 <_printf_i+0x174>
 8003f8c:	0659      	lsls	r1, r3, #25
 8003f8e:	bf48      	it	mi
 8003f90:	b2b6      	uxthmi	r6, r6
 8003f92:	e7e6      	b.n	8003f62 <_printf_i+0x182>
 8003f94:	4615      	mov	r5, r2
 8003f96:	e7bb      	b.n	8003f10 <_printf_i+0x130>
 8003f98:	682b      	ldr	r3, [r5, #0]
 8003f9a:	6826      	ldr	r6, [r4, #0]
 8003f9c:	6961      	ldr	r1, [r4, #20]
 8003f9e:	1d18      	adds	r0, r3, #4
 8003fa0:	6028      	str	r0, [r5, #0]
 8003fa2:	0635      	lsls	r5, r6, #24
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	d501      	bpl.n	8003fac <_printf_i+0x1cc>
 8003fa8:	6019      	str	r1, [r3, #0]
 8003faa:	e002      	b.n	8003fb2 <_printf_i+0x1d2>
 8003fac:	0670      	lsls	r0, r6, #25
 8003fae:	d5fb      	bpl.n	8003fa8 <_printf_i+0x1c8>
 8003fb0:	8019      	strh	r1, [r3, #0]
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	6123      	str	r3, [r4, #16]
 8003fb6:	4615      	mov	r5, r2
 8003fb8:	e7ba      	b.n	8003f30 <_printf_i+0x150>
 8003fba:	682b      	ldr	r3, [r5, #0]
 8003fbc:	1d1a      	adds	r2, r3, #4
 8003fbe:	602a      	str	r2, [r5, #0]
 8003fc0:	681d      	ldr	r5, [r3, #0]
 8003fc2:	6862      	ldr	r2, [r4, #4]
 8003fc4:	2100      	movs	r1, #0
 8003fc6:	4628      	mov	r0, r5
 8003fc8:	f7fc f91a 	bl	8000200 <memchr>
 8003fcc:	b108      	cbz	r0, 8003fd2 <_printf_i+0x1f2>
 8003fce:	1b40      	subs	r0, r0, r5
 8003fd0:	6060      	str	r0, [r4, #4]
 8003fd2:	6863      	ldr	r3, [r4, #4]
 8003fd4:	6123      	str	r3, [r4, #16]
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003fdc:	e7a8      	b.n	8003f30 <_printf_i+0x150>
 8003fde:	6923      	ldr	r3, [r4, #16]
 8003fe0:	462a      	mov	r2, r5
 8003fe2:	4649      	mov	r1, r9
 8003fe4:	4640      	mov	r0, r8
 8003fe6:	47d0      	blx	sl
 8003fe8:	3001      	adds	r0, #1
 8003fea:	d0ab      	beq.n	8003f44 <_printf_i+0x164>
 8003fec:	6823      	ldr	r3, [r4, #0]
 8003fee:	079b      	lsls	r3, r3, #30
 8003ff0:	d413      	bmi.n	800401a <_printf_i+0x23a>
 8003ff2:	68e0      	ldr	r0, [r4, #12]
 8003ff4:	9b03      	ldr	r3, [sp, #12]
 8003ff6:	4298      	cmp	r0, r3
 8003ff8:	bfb8      	it	lt
 8003ffa:	4618      	movlt	r0, r3
 8003ffc:	e7a4      	b.n	8003f48 <_printf_i+0x168>
 8003ffe:	2301      	movs	r3, #1
 8004000:	4632      	mov	r2, r6
 8004002:	4649      	mov	r1, r9
 8004004:	4640      	mov	r0, r8
 8004006:	47d0      	blx	sl
 8004008:	3001      	adds	r0, #1
 800400a:	d09b      	beq.n	8003f44 <_printf_i+0x164>
 800400c:	3501      	adds	r5, #1
 800400e:	68e3      	ldr	r3, [r4, #12]
 8004010:	9903      	ldr	r1, [sp, #12]
 8004012:	1a5b      	subs	r3, r3, r1
 8004014:	42ab      	cmp	r3, r5
 8004016:	dcf2      	bgt.n	8003ffe <_printf_i+0x21e>
 8004018:	e7eb      	b.n	8003ff2 <_printf_i+0x212>
 800401a:	2500      	movs	r5, #0
 800401c:	f104 0619 	add.w	r6, r4, #25
 8004020:	e7f5      	b.n	800400e <_printf_i+0x22e>
 8004022:	bf00      	nop
 8004024:	080044a1 	.word	0x080044a1
 8004028:	080044b2 	.word	0x080044b2

0800402c <memmove>:
 800402c:	4288      	cmp	r0, r1
 800402e:	b510      	push	{r4, lr}
 8004030:	eb01 0402 	add.w	r4, r1, r2
 8004034:	d902      	bls.n	800403c <memmove+0x10>
 8004036:	4284      	cmp	r4, r0
 8004038:	4623      	mov	r3, r4
 800403a:	d807      	bhi.n	800404c <memmove+0x20>
 800403c:	1e43      	subs	r3, r0, #1
 800403e:	42a1      	cmp	r1, r4
 8004040:	d008      	beq.n	8004054 <memmove+0x28>
 8004042:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004046:	f803 2f01 	strb.w	r2, [r3, #1]!
 800404a:	e7f8      	b.n	800403e <memmove+0x12>
 800404c:	4402      	add	r2, r0
 800404e:	4601      	mov	r1, r0
 8004050:	428a      	cmp	r2, r1
 8004052:	d100      	bne.n	8004056 <memmove+0x2a>
 8004054:	bd10      	pop	{r4, pc}
 8004056:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800405a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800405e:	e7f7      	b.n	8004050 <memmove+0x24>

08004060 <_free_r>:
 8004060:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004062:	2900      	cmp	r1, #0
 8004064:	d044      	beq.n	80040f0 <_free_r+0x90>
 8004066:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800406a:	9001      	str	r0, [sp, #4]
 800406c:	2b00      	cmp	r3, #0
 800406e:	f1a1 0404 	sub.w	r4, r1, #4
 8004072:	bfb8      	it	lt
 8004074:	18e4      	addlt	r4, r4, r3
 8004076:	f000 f913 	bl	80042a0 <__malloc_lock>
 800407a:	4a1e      	ldr	r2, [pc, #120]	; (80040f4 <_free_r+0x94>)
 800407c:	9801      	ldr	r0, [sp, #4]
 800407e:	6813      	ldr	r3, [r2, #0]
 8004080:	b933      	cbnz	r3, 8004090 <_free_r+0x30>
 8004082:	6063      	str	r3, [r4, #4]
 8004084:	6014      	str	r4, [r2, #0]
 8004086:	b003      	add	sp, #12
 8004088:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800408c:	f000 b90e 	b.w	80042ac <__malloc_unlock>
 8004090:	42a3      	cmp	r3, r4
 8004092:	d908      	bls.n	80040a6 <_free_r+0x46>
 8004094:	6825      	ldr	r5, [r4, #0]
 8004096:	1961      	adds	r1, r4, r5
 8004098:	428b      	cmp	r3, r1
 800409a:	bf01      	itttt	eq
 800409c:	6819      	ldreq	r1, [r3, #0]
 800409e:	685b      	ldreq	r3, [r3, #4]
 80040a0:	1949      	addeq	r1, r1, r5
 80040a2:	6021      	streq	r1, [r4, #0]
 80040a4:	e7ed      	b.n	8004082 <_free_r+0x22>
 80040a6:	461a      	mov	r2, r3
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	b10b      	cbz	r3, 80040b0 <_free_r+0x50>
 80040ac:	42a3      	cmp	r3, r4
 80040ae:	d9fa      	bls.n	80040a6 <_free_r+0x46>
 80040b0:	6811      	ldr	r1, [r2, #0]
 80040b2:	1855      	adds	r5, r2, r1
 80040b4:	42a5      	cmp	r5, r4
 80040b6:	d10b      	bne.n	80040d0 <_free_r+0x70>
 80040b8:	6824      	ldr	r4, [r4, #0]
 80040ba:	4421      	add	r1, r4
 80040bc:	1854      	adds	r4, r2, r1
 80040be:	42a3      	cmp	r3, r4
 80040c0:	6011      	str	r1, [r2, #0]
 80040c2:	d1e0      	bne.n	8004086 <_free_r+0x26>
 80040c4:	681c      	ldr	r4, [r3, #0]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	6053      	str	r3, [r2, #4]
 80040ca:	4421      	add	r1, r4
 80040cc:	6011      	str	r1, [r2, #0]
 80040ce:	e7da      	b.n	8004086 <_free_r+0x26>
 80040d0:	d902      	bls.n	80040d8 <_free_r+0x78>
 80040d2:	230c      	movs	r3, #12
 80040d4:	6003      	str	r3, [r0, #0]
 80040d6:	e7d6      	b.n	8004086 <_free_r+0x26>
 80040d8:	6825      	ldr	r5, [r4, #0]
 80040da:	1961      	adds	r1, r4, r5
 80040dc:	428b      	cmp	r3, r1
 80040de:	bf04      	itt	eq
 80040e0:	6819      	ldreq	r1, [r3, #0]
 80040e2:	685b      	ldreq	r3, [r3, #4]
 80040e4:	6063      	str	r3, [r4, #4]
 80040e6:	bf04      	itt	eq
 80040e8:	1949      	addeq	r1, r1, r5
 80040ea:	6021      	streq	r1, [r4, #0]
 80040ec:	6054      	str	r4, [r2, #4]
 80040ee:	e7ca      	b.n	8004086 <_free_r+0x26>
 80040f0:	b003      	add	sp, #12
 80040f2:	bd30      	pop	{r4, r5, pc}
 80040f4:	20004098 	.word	0x20004098

080040f8 <sbrk_aligned>:
 80040f8:	b570      	push	{r4, r5, r6, lr}
 80040fa:	4e0e      	ldr	r6, [pc, #56]	; (8004134 <sbrk_aligned+0x3c>)
 80040fc:	460c      	mov	r4, r1
 80040fe:	6831      	ldr	r1, [r6, #0]
 8004100:	4605      	mov	r5, r0
 8004102:	b911      	cbnz	r1, 800410a <sbrk_aligned+0x12>
 8004104:	f000 f8bc 	bl	8004280 <_sbrk_r>
 8004108:	6030      	str	r0, [r6, #0]
 800410a:	4621      	mov	r1, r4
 800410c:	4628      	mov	r0, r5
 800410e:	f000 f8b7 	bl	8004280 <_sbrk_r>
 8004112:	1c43      	adds	r3, r0, #1
 8004114:	d00a      	beq.n	800412c <sbrk_aligned+0x34>
 8004116:	1cc4      	adds	r4, r0, #3
 8004118:	f024 0403 	bic.w	r4, r4, #3
 800411c:	42a0      	cmp	r0, r4
 800411e:	d007      	beq.n	8004130 <sbrk_aligned+0x38>
 8004120:	1a21      	subs	r1, r4, r0
 8004122:	4628      	mov	r0, r5
 8004124:	f000 f8ac 	bl	8004280 <_sbrk_r>
 8004128:	3001      	adds	r0, #1
 800412a:	d101      	bne.n	8004130 <sbrk_aligned+0x38>
 800412c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8004130:	4620      	mov	r0, r4
 8004132:	bd70      	pop	{r4, r5, r6, pc}
 8004134:	2000409c 	.word	0x2000409c

08004138 <_malloc_r>:
 8004138:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800413c:	1ccd      	adds	r5, r1, #3
 800413e:	f025 0503 	bic.w	r5, r5, #3
 8004142:	3508      	adds	r5, #8
 8004144:	2d0c      	cmp	r5, #12
 8004146:	bf38      	it	cc
 8004148:	250c      	movcc	r5, #12
 800414a:	2d00      	cmp	r5, #0
 800414c:	4607      	mov	r7, r0
 800414e:	db01      	blt.n	8004154 <_malloc_r+0x1c>
 8004150:	42a9      	cmp	r1, r5
 8004152:	d905      	bls.n	8004160 <_malloc_r+0x28>
 8004154:	230c      	movs	r3, #12
 8004156:	603b      	str	r3, [r7, #0]
 8004158:	2600      	movs	r6, #0
 800415a:	4630      	mov	r0, r6
 800415c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004160:	4e2e      	ldr	r6, [pc, #184]	; (800421c <_malloc_r+0xe4>)
 8004162:	f000 f89d 	bl	80042a0 <__malloc_lock>
 8004166:	6833      	ldr	r3, [r6, #0]
 8004168:	461c      	mov	r4, r3
 800416a:	bb34      	cbnz	r4, 80041ba <_malloc_r+0x82>
 800416c:	4629      	mov	r1, r5
 800416e:	4638      	mov	r0, r7
 8004170:	f7ff ffc2 	bl	80040f8 <sbrk_aligned>
 8004174:	1c43      	adds	r3, r0, #1
 8004176:	4604      	mov	r4, r0
 8004178:	d14d      	bne.n	8004216 <_malloc_r+0xde>
 800417a:	6834      	ldr	r4, [r6, #0]
 800417c:	4626      	mov	r6, r4
 800417e:	2e00      	cmp	r6, #0
 8004180:	d140      	bne.n	8004204 <_malloc_r+0xcc>
 8004182:	6823      	ldr	r3, [r4, #0]
 8004184:	4631      	mov	r1, r6
 8004186:	4638      	mov	r0, r7
 8004188:	eb04 0803 	add.w	r8, r4, r3
 800418c:	f000 f878 	bl	8004280 <_sbrk_r>
 8004190:	4580      	cmp	r8, r0
 8004192:	d13a      	bne.n	800420a <_malloc_r+0xd2>
 8004194:	6821      	ldr	r1, [r4, #0]
 8004196:	3503      	adds	r5, #3
 8004198:	1a6d      	subs	r5, r5, r1
 800419a:	f025 0503 	bic.w	r5, r5, #3
 800419e:	3508      	adds	r5, #8
 80041a0:	2d0c      	cmp	r5, #12
 80041a2:	bf38      	it	cc
 80041a4:	250c      	movcc	r5, #12
 80041a6:	4629      	mov	r1, r5
 80041a8:	4638      	mov	r0, r7
 80041aa:	f7ff ffa5 	bl	80040f8 <sbrk_aligned>
 80041ae:	3001      	adds	r0, #1
 80041b0:	d02b      	beq.n	800420a <_malloc_r+0xd2>
 80041b2:	6823      	ldr	r3, [r4, #0]
 80041b4:	442b      	add	r3, r5
 80041b6:	6023      	str	r3, [r4, #0]
 80041b8:	e00e      	b.n	80041d8 <_malloc_r+0xa0>
 80041ba:	6822      	ldr	r2, [r4, #0]
 80041bc:	1b52      	subs	r2, r2, r5
 80041be:	d41e      	bmi.n	80041fe <_malloc_r+0xc6>
 80041c0:	2a0b      	cmp	r2, #11
 80041c2:	d916      	bls.n	80041f2 <_malloc_r+0xba>
 80041c4:	1961      	adds	r1, r4, r5
 80041c6:	42a3      	cmp	r3, r4
 80041c8:	6025      	str	r5, [r4, #0]
 80041ca:	bf18      	it	ne
 80041cc:	6059      	strne	r1, [r3, #4]
 80041ce:	6863      	ldr	r3, [r4, #4]
 80041d0:	bf08      	it	eq
 80041d2:	6031      	streq	r1, [r6, #0]
 80041d4:	5162      	str	r2, [r4, r5]
 80041d6:	604b      	str	r3, [r1, #4]
 80041d8:	4638      	mov	r0, r7
 80041da:	f104 060b 	add.w	r6, r4, #11
 80041de:	f000 f865 	bl	80042ac <__malloc_unlock>
 80041e2:	f026 0607 	bic.w	r6, r6, #7
 80041e6:	1d23      	adds	r3, r4, #4
 80041e8:	1af2      	subs	r2, r6, r3
 80041ea:	d0b6      	beq.n	800415a <_malloc_r+0x22>
 80041ec:	1b9b      	subs	r3, r3, r6
 80041ee:	50a3      	str	r3, [r4, r2]
 80041f0:	e7b3      	b.n	800415a <_malloc_r+0x22>
 80041f2:	6862      	ldr	r2, [r4, #4]
 80041f4:	42a3      	cmp	r3, r4
 80041f6:	bf0c      	ite	eq
 80041f8:	6032      	streq	r2, [r6, #0]
 80041fa:	605a      	strne	r2, [r3, #4]
 80041fc:	e7ec      	b.n	80041d8 <_malloc_r+0xa0>
 80041fe:	4623      	mov	r3, r4
 8004200:	6864      	ldr	r4, [r4, #4]
 8004202:	e7b2      	b.n	800416a <_malloc_r+0x32>
 8004204:	4634      	mov	r4, r6
 8004206:	6876      	ldr	r6, [r6, #4]
 8004208:	e7b9      	b.n	800417e <_malloc_r+0x46>
 800420a:	230c      	movs	r3, #12
 800420c:	603b      	str	r3, [r7, #0]
 800420e:	4638      	mov	r0, r7
 8004210:	f000 f84c 	bl	80042ac <__malloc_unlock>
 8004214:	e7a1      	b.n	800415a <_malloc_r+0x22>
 8004216:	6025      	str	r5, [r4, #0]
 8004218:	e7de      	b.n	80041d8 <_malloc_r+0xa0>
 800421a:	bf00      	nop
 800421c:	20004098 	.word	0x20004098

08004220 <_realloc_r>:
 8004220:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004224:	4680      	mov	r8, r0
 8004226:	4614      	mov	r4, r2
 8004228:	460e      	mov	r6, r1
 800422a:	b921      	cbnz	r1, 8004236 <_realloc_r+0x16>
 800422c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004230:	4611      	mov	r1, r2
 8004232:	f7ff bf81 	b.w	8004138 <_malloc_r>
 8004236:	b92a      	cbnz	r2, 8004244 <_realloc_r+0x24>
 8004238:	f7ff ff12 	bl	8004060 <_free_r>
 800423c:	4625      	mov	r5, r4
 800423e:	4628      	mov	r0, r5
 8004240:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004244:	f000 f838 	bl	80042b8 <_malloc_usable_size_r>
 8004248:	4284      	cmp	r4, r0
 800424a:	4607      	mov	r7, r0
 800424c:	d802      	bhi.n	8004254 <_realloc_r+0x34>
 800424e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004252:	d812      	bhi.n	800427a <_realloc_r+0x5a>
 8004254:	4621      	mov	r1, r4
 8004256:	4640      	mov	r0, r8
 8004258:	f7ff ff6e 	bl	8004138 <_malloc_r>
 800425c:	4605      	mov	r5, r0
 800425e:	2800      	cmp	r0, #0
 8004260:	d0ed      	beq.n	800423e <_realloc_r+0x1e>
 8004262:	42bc      	cmp	r4, r7
 8004264:	4622      	mov	r2, r4
 8004266:	4631      	mov	r1, r6
 8004268:	bf28      	it	cs
 800426a:	463a      	movcs	r2, r7
 800426c:	f7ff fbb8 	bl	80039e0 <memcpy>
 8004270:	4631      	mov	r1, r6
 8004272:	4640      	mov	r0, r8
 8004274:	f7ff fef4 	bl	8004060 <_free_r>
 8004278:	e7e1      	b.n	800423e <_realloc_r+0x1e>
 800427a:	4635      	mov	r5, r6
 800427c:	e7df      	b.n	800423e <_realloc_r+0x1e>
	...

08004280 <_sbrk_r>:
 8004280:	b538      	push	{r3, r4, r5, lr}
 8004282:	4d06      	ldr	r5, [pc, #24]	; (800429c <_sbrk_r+0x1c>)
 8004284:	2300      	movs	r3, #0
 8004286:	4604      	mov	r4, r0
 8004288:	4608      	mov	r0, r1
 800428a:	602b      	str	r3, [r5, #0]
 800428c:	f7fc fcf8 	bl	8000c80 <_sbrk>
 8004290:	1c43      	adds	r3, r0, #1
 8004292:	d102      	bne.n	800429a <_sbrk_r+0x1a>
 8004294:	682b      	ldr	r3, [r5, #0]
 8004296:	b103      	cbz	r3, 800429a <_sbrk_r+0x1a>
 8004298:	6023      	str	r3, [r4, #0]
 800429a:	bd38      	pop	{r3, r4, r5, pc}
 800429c:	200040a0 	.word	0x200040a0

080042a0 <__malloc_lock>:
 80042a0:	4801      	ldr	r0, [pc, #4]	; (80042a8 <__malloc_lock+0x8>)
 80042a2:	f000 b811 	b.w	80042c8 <__retarget_lock_acquire_recursive>
 80042a6:	bf00      	nop
 80042a8:	200040a4 	.word	0x200040a4

080042ac <__malloc_unlock>:
 80042ac:	4801      	ldr	r0, [pc, #4]	; (80042b4 <__malloc_unlock+0x8>)
 80042ae:	f000 b80c 	b.w	80042ca <__retarget_lock_release_recursive>
 80042b2:	bf00      	nop
 80042b4:	200040a4 	.word	0x200040a4

080042b8 <_malloc_usable_size_r>:
 80042b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80042bc:	1f18      	subs	r0, r3, #4
 80042be:	2b00      	cmp	r3, #0
 80042c0:	bfbc      	itt	lt
 80042c2:	580b      	ldrlt	r3, [r1, r0]
 80042c4:	18c0      	addlt	r0, r0, r3
 80042c6:	4770      	bx	lr

080042c8 <__retarget_lock_acquire_recursive>:
 80042c8:	4770      	bx	lr

080042ca <__retarget_lock_release_recursive>:
 80042ca:	4770      	bx	lr

080042cc <_init>:
 80042cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042ce:	bf00      	nop
 80042d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042d2:	bc08      	pop	{r3}
 80042d4:	469e      	mov	lr, r3
 80042d6:	4770      	bx	lr

080042d8 <_fini>:
 80042d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042da:	bf00      	nop
 80042dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042de:	bc08      	pop	{r3}
 80042e0:	469e      	mov	lr, r3
 80042e2:	4770      	bx	lr
