Running: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Kirti/Documents/verilog/delayTest/tb_isim_beh.exe -prj C:/Users/Kirti/Documents/verilog/delayTest/tb_beh.prj work.tb work.glbl 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Kirti/Documents/verilog/delayTest/delayTest.v" into library work
WARNING:HDLCompiler:98 - "C:/Users/Kirti/Documents/verilog/delayTest/delayTest.v" Line 27: out1 was previously declared with a range
Analyzing Verilog file "C:/Users/Kirti/Documents/verilog/delayTest/tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/Kirti/Documents/verilog/delayTest/tb.v" Line 38: Size mismatch in connection of port <out1>. Formal port size is 1-bit while actual signal size is 4-bit.
Completed static elaboration
Compiling module delayTest
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/Users/Kirti/Documents/verilog/delayTest/tb_isim_beh.exe
Fuse Memory Usage: 28064 KB
Fuse CPU Usage: 436 ms
