Loading plugins phase: Elapsed time ==> 0s.169ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\cante\Desktop\INGEGNERIA BIOMEDICA\V ANNO\LAB ELETTRONICA\PSoC\AY2021_II_PSoC_Basics\05-RGBLedDriver.cydsn\05-RGBLedDriver.cyprj -d CY8C5888LTI-LP097 -s C:\Users\cante\Desktop\INGEGNERIA BIOMEDICA\V ANNO\LAB ELETTRONICA\PSoC\AY2021_II_PSoC_Basics\05-RGBLedDriver.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.567ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.054ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  05-RGBLedDriver.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\cante\Desktop\INGEGNERIA BIOMEDICA\V ANNO\LAB ELETTRONICA\PSoC\AY2021_II_PSoC_Basics\05-RGBLedDriver.cydsn\05-RGBLedDriver.cyprj -dcpsoc3 05-RGBLedDriver.v -verilog
======================================================================

======================================================================
Compiling:  05-RGBLedDriver.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\cante\Desktop\INGEGNERIA BIOMEDICA\V ANNO\LAB ELETTRONICA\PSoC\AY2021_II_PSoC_Basics\05-RGBLedDriver.cydsn\05-RGBLedDriver.cyprj -dcpsoc3 05-RGBLedDriver.v -verilog
======================================================================

======================================================================
Compiling:  05-RGBLedDriver.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\cante\Desktop\INGEGNERIA BIOMEDICA\V ANNO\LAB ELETTRONICA\PSoC\AY2021_II_PSoC_Basics\05-RGBLedDriver.cydsn\05-RGBLedDriver.cyprj -dcpsoc3 -verilog 05-RGBLedDriver.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Apr 02 11:09:17 2021


======================================================================
Compiling:  05-RGBLedDriver.v
Program  :   vpp
Options  :    -yv2 -q10 05-RGBLedDriver.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Apr 02 11:09:17 2021

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file '05-RGBLedDriver.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  05-RGBLedDriver.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\cante\Desktop\INGEGNERIA BIOMEDICA\V ANNO\LAB ELETTRONICA\PSoC\AY2021_II_PSoC_Basics\05-RGBLedDriver.cydsn\05-RGBLedDriver.cyprj -dcpsoc3 -verilog 05-RGBLedDriver.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Apr 02 11:09:17 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\cante\Desktop\INGEGNERIA BIOMEDICA\V ANNO\LAB ELETTRONICA\PSoC\AY2021_II_PSoC_Basics\05-RGBLedDriver.cydsn\codegentemp\05-RGBLedDriver.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\cante\Desktop\INGEGNERIA BIOMEDICA\V ANNO\LAB ELETTRONICA\PSoC\AY2021_II_PSoC_Basics\05-RGBLedDriver.cydsn\codegentemp\05-RGBLedDriver.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  05-RGBLedDriver.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\cante\Desktop\INGEGNERIA BIOMEDICA\V ANNO\LAB ELETTRONICA\PSoC\AY2021_II_PSoC_Basics\05-RGBLedDriver.cydsn\05-RGBLedDriver.cyprj -dcpsoc3 -verilog 05-RGBLedDriver.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Apr 02 11:09:18 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\cante\Desktop\INGEGNERIA BIOMEDICA\V ANNO\LAB ELETTRONICA\PSoC\AY2021_II_PSoC_Basics\05-RGBLedDriver.cydsn\codegentemp\05-RGBLedDriver.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\cante\Desktop\INGEGNERIA BIOMEDICA\V ANNO\LAB ELETTRONICA\PSoC\AY2021_II_PSoC_Basics\05-RGBLedDriver.cydsn\codegentemp\05-RGBLedDriver.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_RG:PWMUDB:km_run\
	\PWM_RG:PWMUDB:ctrl_cmpmode2_2\
	\PWM_RG:PWMUDB:ctrl_cmpmode2_1\
	\PWM_RG:PWMUDB:ctrl_cmpmode2_0\
	\PWM_RG:PWMUDB:ctrl_cmpmode1_2\
	\PWM_RG:PWMUDB:ctrl_cmpmode1_1\
	\PWM_RG:PWMUDB:ctrl_cmpmode1_0\
	\PWM_RG:PWMUDB:capt_rising\
	\PWM_RG:PWMUDB:capt_falling\
	\PWM_RG:PWMUDB:trig_rise\
	\PWM_RG:PWMUDB:trig_fall\
	\PWM_RG:PWMUDB:sc_kill\
	\PWM_RG:PWMUDB:min_kill\
	\PWM_RG:PWMUDB:km_tc\
	\PWM_RG:PWMUDB:db_tc\
	\PWM_RG:PWMUDB:dith_sel\
	\PWM_RG:Net_101\
	\PWM_RG:Net_96\
	\PWM_RG:PWMUDB:MODULE_1:b_31\
	\PWM_RG:PWMUDB:MODULE_1:b_30\
	\PWM_RG:PWMUDB:MODULE_1:b_29\
	\PWM_RG:PWMUDB:MODULE_1:b_28\
	\PWM_RG:PWMUDB:MODULE_1:b_27\
	\PWM_RG:PWMUDB:MODULE_1:b_26\
	\PWM_RG:PWMUDB:MODULE_1:b_25\
	\PWM_RG:PWMUDB:MODULE_1:b_24\
	\PWM_RG:PWMUDB:MODULE_1:b_23\
	\PWM_RG:PWMUDB:MODULE_1:b_22\
	\PWM_RG:PWMUDB:MODULE_1:b_21\
	\PWM_RG:PWMUDB:MODULE_1:b_20\
	\PWM_RG:PWMUDB:MODULE_1:b_19\
	\PWM_RG:PWMUDB:MODULE_1:b_18\
	\PWM_RG:PWMUDB:MODULE_1:b_17\
	\PWM_RG:PWMUDB:MODULE_1:b_16\
	\PWM_RG:PWMUDB:MODULE_1:b_15\
	\PWM_RG:PWMUDB:MODULE_1:b_14\
	\PWM_RG:PWMUDB:MODULE_1:b_13\
	\PWM_RG:PWMUDB:MODULE_1:b_12\
	\PWM_RG:PWMUDB:MODULE_1:b_11\
	\PWM_RG:PWMUDB:MODULE_1:b_10\
	\PWM_RG:PWMUDB:MODULE_1:b_9\
	\PWM_RG:PWMUDB:MODULE_1:b_8\
	\PWM_RG:PWMUDB:MODULE_1:b_7\
	\PWM_RG:PWMUDB:MODULE_1:b_6\
	\PWM_RG:PWMUDB:MODULE_1:b_5\
	\PWM_RG:PWMUDB:MODULE_1:b_4\
	\PWM_RG:PWMUDB:MODULE_1:b_3\
	\PWM_RG:PWMUDB:MODULE_1:b_2\
	\PWM_RG:PWMUDB:MODULE_1:b_1\
	\PWM_RG:PWMUDB:MODULE_1:b_0\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1511
	Net_1507
	Net_1512
	\PWM_RG:Net_113\
	\PWM_RG:Net_107\
	\PWM_RG:Net_114\
	\PWM_B:PWMUDB:km_run\
	\PWM_B:PWMUDB:ctrl_cmpmode2_2\
	\PWM_B:PWMUDB:ctrl_cmpmode2_1\
	\PWM_B:PWMUDB:ctrl_cmpmode2_0\
	\PWM_B:PWMUDB:ctrl_cmpmode1_2\
	\PWM_B:PWMUDB:ctrl_cmpmode1_1\
	\PWM_B:PWMUDB:ctrl_cmpmode1_0\
	\PWM_B:PWMUDB:capt_rising\
	\PWM_B:PWMUDB:capt_falling\
	\PWM_B:PWMUDB:trig_rise\
	\PWM_B:PWMUDB:trig_fall\
	\PWM_B:PWMUDB:sc_kill\
	\PWM_B:PWMUDB:min_kill\
	\PWM_B:PWMUDB:km_tc\
	\PWM_B:PWMUDB:db_tc\
	\PWM_B:PWMUDB:dith_sel\
	\PWM_B:PWMUDB:compare2\
	\PWM_B:Net_101\
	Net_1580
	Net_1555
	\PWM_B:PWMUDB:MODULE_2:b_31\
	\PWM_B:PWMUDB:MODULE_2:b_30\
	\PWM_B:PWMUDB:MODULE_2:b_29\
	\PWM_B:PWMUDB:MODULE_2:b_28\
	\PWM_B:PWMUDB:MODULE_2:b_27\
	\PWM_B:PWMUDB:MODULE_2:b_26\
	\PWM_B:PWMUDB:MODULE_2:b_25\
	\PWM_B:PWMUDB:MODULE_2:b_24\
	\PWM_B:PWMUDB:MODULE_2:b_23\
	\PWM_B:PWMUDB:MODULE_2:b_22\
	\PWM_B:PWMUDB:MODULE_2:b_21\
	\PWM_B:PWMUDB:MODULE_2:b_20\
	\PWM_B:PWMUDB:MODULE_2:b_19\
	\PWM_B:PWMUDB:MODULE_2:b_18\
	\PWM_B:PWMUDB:MODULE_2:b_17\
	\PWM_B:PWMUDB:MODULE_2:b_16\
	\PWM_B:PWMUDB:MODULE_2:b_15\
	\PWM_B:PWMUDB:MODULE_2:b_14\
	\PWM_B:PWMUDB:MODULE_2:b_13\
	\PWM_B:PWMUDB:MODULE_2:b_12\
	\PWM_B:PWMUDB:MODULE_2:b_11\
	\PWM_B:PWMUDB:MODULE_2:b_10\
	\PWM_B:PWMUDB:MODULE_2:b_9\
	\PWM_B:PWMUDB:MODULE_2:b_8\
	\PWM_B:PWMUDB:MODULE_2:b_7\
	\PWM_B:PWMUDB:MODULE_2:b_6\
	\PWM_B:PWMUDB:MODULE_2:b_5\
	\PWM_B:PWMUDB:MODULE_2:b_4\
	\PWM_B:PWMUDB:MODULE_2:b_3\
	\PWM_B:PWMUDB:MODULE_2:b_2\
	\PWM_B:PWMUDB:MODULE_2:b_1\
	\PWM_B:PWMUDB:MODULE_2:b_0\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1550
	Net_1556
	\PWM_B:Net_113\
	\PWM_B:Net_107\
	\PWM_B:Net_114\

    Synthesized names
	\PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 267 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__GREEN_Led_net_0
Aliasing \PWM_RG:PWMUDB:hwCapture\ to zero
Aliasing \PWM_RG:PWMUDB:trig_out\ to tmpOE__GREEN_Led_net_0
Aliasing Net_1356 to zero
Aliasing \PWM_RG:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_RG:PWMUDB:ltch_kill_reg\\R\ to \PWM_RG:PWMUDB:runmode_enable\\R\
Aliasing \PWM_RG:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_RG:PWMUDB:min_kill_reg\\R\ to \PWM_RG:PWMUDB:runmode_enable\\R\
Aliasing \PWM_RG:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_RG:PWMUDB:final_kill\ to tmpOE__GREEN_Led_net_0
Aliasing \PWM_RG:PWMUDB:dith_count_1\\R\ to \PWM_RG:PWMUDB:runmode_enable\\R\
Aliasing \PWM_RG:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_RG:PWMUDB:dith_count_0\\R\ to \PWM_RG:PWMUDB:runmode_enable\\R\
Aliasing \PWM_RG:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_RG:PWMUDB:status_6\ to zero
Aliasing \PWM_RG:PWMUDB:status_4\ to zero
Aliasing \PWM_RG:PWMUDB:cmp1_status_reg\\R\ to \PWM_RG:PWMUDB:runmode_enable\\R\
Aliasing \PWM_RG:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_RG:PWMUDB:cmp2_status_reg\\R\ to \PWM_RG:PWMUDB:runmode_enable\\R\
Aliasing \PWM_RG:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_RG:PWMUDB:final_kill_reg\\R\ to \PWM_RG:PWMUDB:runmode_enable\\R\
Aliasing \PWM_RG:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_RG:PWMUDB:cs_addr_0\ to \PWM_RG:PWMUDB:runmode_enable\\R\
Aliasing \PWM_RG:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__GREEN_Led_net_0
Aliasing \PWM_B:PWMUDB:hwCapture\ to zero
Aliasing \PWM_B:PWMUDB:trig_out\ to tmpOE__GREEN_Led_net_0
Aliasing Net_1345 to zero
Aliasing \PWM_B:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_B:PWMUDB:ltch_kill_reg\\R\ to \PWM_B:PWMUDB:runmode_enable\\R\
Aliasing \PWM_B:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_B:PWMUDB:min_kill_reg\\R\ to \PWM_B:PWMUDB:runmode_enable\\R\
Aliasing \PWM_B:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_B:PWMUDB:final_kill\ to tmpOE__GREEN_Led_net_0
Aliasing \PWM_B:PWMUDB:dith_count_1\\R\ to \PWM_B:PWMUDB:runmode_enable\\R\
Aliasing \PWM_B:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_B:PWMUDB:dith_count_0\\R\ to \PWM_B:PWMUDB:runmode_enable\\R\
Aliasing \PWM_B:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_B:PWMUDB:status_6\ to zero
Aliasing \PWM_B:PWMUDB:status_4\ to zero
Aliasing \PWM_B:PWMUDB:cmp2\ to zero
Aliasing \PWM_B:PWMUDB:cmp1_status_reg\\R\ to \PWM_B:PWMUDB:runmode_enable\\R\
Aliasing \PWM_B:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_B:PWMUDB:cmp2_status_reg\\R\ to \PWM_B:PWMUDB:runmode_enable\\R\
Aliasing \PWM_B:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_B:PWMUDB:final_kill_reg\\R\ to \PWM_B:PWMUDB:runmode_enable\\R\
Aliasing \PWM_B:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_B:PWMUDB:cs_addr_0\ to \PWM_B:PWMUDB:runmode_enable\\R\
Aliasing \PWM_B:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_B:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__GREEN_Led_net_0
Aliasing tmpOE__RED_Led_net_0 to tmpOE__GREEN_Led_net_0
Aliasing tmpOE__BLU_Led_net_0 to tmpOE__GREEN_Led_net_0
Aliasing \PWM_RG:PWMUDB:min_kill_reg\\D\ to tmpOE__GREEN_Led_net_0
Aliasing \PWM_RG:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_RG:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_RG:PWMUDB:ltch_kill_reg\\D\ to tmpOE__GREEN_Led_net_0
Aliasing \PWM_RG:PWMUDB:tc_i_reg\\D\ to \PWM_RG:PWMUDB:status_2\
Aliasing \PWM_B:PWMUDB:min_kill_reg\\D\ to tmpOE__GREEN_Led_net_0
Aliasing \PWM_B:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_B:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_B:PWMUDB:ltch_kill_reg\\D\ to tmpOE__GREEN_Led_net_0
Aliasing \PWM_B:PWMUDB:prevCompare1\\D\ to \PWM_B:PWMUDB:pwm_temp\
Aliasing \PWM_B:PWMUDB:tc_i_reg\\D\ to \PWM_B:PWMUDB:status_2\
Removing Rhs of wire Net_404[4] = \PWM_RG:PWMUDB:pwm2_i_reg\[143]
Removing Lhs of wire one[10] = tmpOE__GREEN_Led_net_0[3]
Removing Lhs of wire \PWM_RG:PWMUDB:ctrl_enable\[35] = \PWM_RG:PWMUDB:control_7\[27]
Removing Lhs of wire \PWM_RG:PWMUDB:hwCapture\[45] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:hwEnable\[46] = \PWM_RG:PWMUDB:control_7\[27]
Removing Lhs of wire \PWM_RG:PWMUDB:trig_out\[50] = tmpOE__GREEN_Led_net_0[3]
Removing Lhs of wire \PWM_RG:PWMUDB:runmode_enable\\R\[52] = zero[9]
Removing Lhs of wire Net_1356[53] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:runmode_enable\\S\[54] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:final_enable\[55] = \PWM_RG:PWMUDB:runmode_enable\[51]
Removing Lhs of wire \PWM_RG:PWMUDB:ltch_kill_reg\\R\[59] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:ltch_kill_reg\\S\[60] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:min_kill_reg\\R\[61] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:min_kill_reg\\S\[62] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:final_kill\[65] = tmpOE__GREEN_Led_net_0[3]
Removing Lhs of wire \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_1\[69] = \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_1\[308]
Removing Lhs of wire \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_0\[71] = \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_0\[309]
Removing Lhs of wire \PWM_RG:PWMUDB:dith_count_1\\R\[72] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:dith_count_1\\S\[73] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:dith_count_0\\R\[74] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:dith_count_0\\S\[75] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:status_6\[78] = zero[9]
Removing Rhs of wire \PWM_RG:PWMUDB:status_5\[79] = \PWM_RG:PWMUDB:final_kill_reg\[94]
Removing Lhs of wire \PWM_RG:PWMUDB:status_4\[80] = zero[9]
Removing Rhs of wire \PWM_RG:PWMUDB:status_3\[81] = \PWM_RG:PWMUDB:fifo_full\[101]
Removing Rhs of wire \PWM_RG:PWMUDB:status_1\[83] = \PWM_RG:PWMUDB:cmp2_status_reg\[93]
Removing Rhs of wire \PWM_RG:PWMUDB:status_0\[84] = \PWM_RG:PWMUDB:cmp1_status_reg\[92]
Removing Lhs of wire \PWM_RG:PWMUDB:cmp1_status_reg\\R\[95] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:cmp1_status_reg\\S\[96] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:cmp2_status_reg\\R\[97] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:cmp2_status_reg\\S\[98] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:final_kill_reg\\R\[99] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:final_kill_reg\\S\[100] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:cs_addr_2\[102] = \PWM_RG:PWMUDB:tc_i\[57]
Removing Lhs of wire \PWM_RG:PWMUDB:cs_addr_1\[103] = \PWM_RG:PWMUDB:runmode_enable\[51]
Removing Lhs of wire \PWM_RG:PWMUDB:cs_addr_0\[104] = zero[9]
Removing Rhs of wire Net_376[148] = \PWM_RG:PWMUDB:pwm1_i_reg\[141]
Removing Lhs of wire \PWM_RG:PWMUDB:pwm_temp\[149] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_23\[190] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_22\[191] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_21\[192] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_20\[193] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_19\[194] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_18\[195] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_17\[196] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_16\[197] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_15\[198] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_14\[199] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_13\[200] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_12\[201] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_11\[202] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_10\[203] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_9\[204] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_8\[205] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_7\[206] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_6\[207] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_5\[208] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_4\[209] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_3\[210] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_2\[211] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_1\[212] = \PWM_RG:PWMUDB:MODIN1_1\[213]
Removing Lhs of wire \PWM_RG:PWMUDB:MODIN1_1\[213] = \PWM_RG:PWMUDB:dith_count_1\[68]
Removing Lhs of wire \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_0\[214] = \PWM_RG:PWMUDB:MODIN1_0\[215]
Removing Lhs of wire \PWM_RG:PWMUDB:MODIN1_0\[215] = \PWM_RG:PWMUDB:dith_count_0\[70]
Removing Lhs of wire \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[347] = tmpOE__GREEN_Led_net_0[3]
Removing Lhs of wire \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[348] = tmpOE__GREEN_Led_net_0[3]
Removing Lhs of wire \PWM_B:PWMUDB:ctrl_enable\[368] = \PWM_B:PWMUDB:control_7\[360]
Removing Lhs of wire \PWM_B:PWMUDB:hwCapture\[378] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:hwEnable\[379] = \PWM_B:PWMUDB:control_7\[360]
Removing Lhs of wire \PWM_B:PWMUDB:trig_out\[383] = tmpOE__GREEN_Led_net_0[3]
Removing Lhs of wire \PWM_B:PWMUDB:runmode_enable\\R\[385] = zero[9]
Removing Lhs of wire Net_1345[386] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:runmode_enable\\S\[387] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:final_enable\[388] = \PWM_B:PWMUDB:runmode_enable\[384]
Removing Lhs of wire \PWM_B:PWMUDB:ltch_kill_reg\\R\[392] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:ltch_kill_reg\\S\[393] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:min_kill_reg\\R\[394] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:min_kill_reg\\S\[395] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:final_kill\[398] = tmpOE__GREEN_Led_net_0[3]
Removing Lhs of wire \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_1\[402] = \PWM_B:PWMUDB:MODULE_2:g2:a0:s_1\[641]
Removing Lhs of wire \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_0\[404] = \PWM_B:PWMUDB:MODULE_2:g2:a0:s_0\[642]
Removing Lhs of wire \PWM_B:PWMUDB:dith_count_1\\R\[405] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:dith_count_1\\S\[406] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:dith_count_0\\R\[407] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:dith_count_0\\S\[408] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:status_6\[411] = zero[9]
Removing Rhs of wire \PWM_B:PWMUDB:status_5\[412] = \PWM_B:PWMUDB:final_kill_reg\[426]
Removing Lhs of wire \PWM_B:PWMUDB:status_4\[413] = zero[9]
Removing Rhs of wire \PWM_B:PWMUDB:status_3\[414] = \PWM_B:PWMUDB:fifo_full\[433]
Removing Rhs of wire \PWM_B:PWMUDB:status_1\[416] = \PWM_B:PWMUDB:cmp2_status_reg\[425]
Removing Rhs of wire \PWM_B:PWMUDB:status_0\[417] = \PWM_B:PWMUDB:cmp1_status_reg\[424]
Removing Lhs of wire \PWM_B:PWMUDB:cmp2_status\[422] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:cmp2\[423] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:cmp1_status_reg\\R\[427] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:cmp1_status_reg\\S\[428] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:cmp2_status_reg\\R\[429] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:cmp2_status_reg\\S\[430] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:final_kill_reg\\R\[431] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:final_kill_reg\\S\[432] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:cs_addr_2\[434] = \PWM_B:PWMUDB:tc_i\[390]
Removing Lhs of wire \PWM_B:PWMUDB:cs_addr_1\[435] = \PWM_B:PWMUDB:runmode_enable\[384]
Removing Lhs of wire \PWM_B:PWMUDB:cs_addr_0\[436] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:pwm1_i\[474] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:pwm2_i\[476] = zero[9]
Removing Rhs of wire \PWM_B:Net_96\[479] = \PWM_B:PWMUDB:pwm_i_reg\[471]
Removing Lhs of wire \PWM_B:PWMUDB:pwm_temp\[482] = \PWM_B:PWMUDB:cmp1\[420]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_23\[523] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_22\[524] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_21\[525] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_20\[526] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_19\[527] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_18\[528] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_17\[529] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_16\[530] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_15\[531] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_14\[532] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_13\[533] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_12\[534] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_11\[535] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_10\[536] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_9\[537] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_8\[538] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_7\[539] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_6\[540] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_5\[541] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_4\[542] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_3\[543] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_2\[544] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_1\[545] = \PWM_B:PWMUDB:MODIN2_1\[546]
Removing Lhs of wire \PWM_B:PWMUDB:MODIN2_1\[546] = \PWM_B:PWMUDB:dith_count_1\[401]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_0\[547] = \PWM_B:PWMUDB:MODIN2_0\[548]
Removing Lhs of wire \PWM_B:PWMUDB:MODIN2_0\[548] = \PWM_B:PWMUDB:dith_count_0\[403]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[680] = tmpOE__GREEN_Led_net_0[3]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[681] = tmpOE__GREEN_Led_net_0[3]
Removing Rhs of wire Net_211[682] = \PWM_B:Net_96\[479]
Removing Lhs of wire tmpOE__RED_Led_net_0[689] = tmpOE__GREEN_Led_net_0[3]
Removing Lhs of wire tmpOE__BLU_Led_net_0[699] = tmpOE__GREEN_Led_net_0[3]
Removing Lhs of wire \PWM_RG:PWMUDB:min_kill_reg\\D\[704] = tmpOE__GREEN_Led_net_0[3]
Removing Lhs of wire \PWM_RG:PWMUDB:prevCapture\\D\[705] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:trig_last\\D\[706] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:ltch_kill_reg\\D\[709] = tmpOE__GREEN_Led_net_0[3]
Removing Lhs of wire \PWM_RG:PWMUDB:prevCompare1\\D\[712] = \PWM_RG:PWMUDB:cmp1\[87]
Removing Lhs of wire \PWM_RG:PWMUDB:prevCompare2\\D\[713] = \PWM_RG:PWMUDB:cmp2\[90]
Removing Lhs of wire \PWM_RG:PWMUDB:cmp1_status_reg\\D\[714] = \PWM_RG:PWMUDB:cmp1_status\[88]
Removing Lhs of wire \PWM_RG:PWMUDB:cmp2_status_reg\\D\[715] = \PWM_RG:PWMUDB:cmp2_status\[91]
Removing Lhs of wire \PWM_RG:PWMUDB:pwm_i_reg\\D\[717] = \PWM_RG:PWMUDB:pwm_i\[140]
Removing Lhs of wire \PWM_RG:PWMUDB:pwm1_i_reg\\D\[718] = \PWM_RG:PWMUDB:pwm1_i\[142]
Removing Lhs of wire \PWM_RG:PWMUDB:pwm2_i_reg\\D\[719] = \PWM_RG:PWMUDB:pwm2_i\[144]
Removing Lhs of wire \PWM_RG:PWMUDB:tc_i_reg\\D\[720] = \PWM_RG:PWMUDB:status_2\[82]
Removing Lhs of wire \PWM_B:PWMUDB:min_kill_reg\\D\[721] = tmpOE__GREEN_Led_net_0[3]
Removing Lhs of wire \PWM_B:PWMUDB:prevCapture\\D\[722] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:trig_last\\D\[723] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:ltch_kill_reg\\D\[726] = tmpOE__GREEN_Led_net_0[3]
Removing Lhs of wire \PWM_B:PWMUDB:prevCompare1\\D\[729] = \PWM_B:PWMUDB:cmp1\[420]
Removing Lhs of wire \PWM_B:PWMUDB:cmp1_status_reg\\D\[730] = \PWM_B:PWMUDB:cmp1_status\[421]
Removing Lhs of wire \PWM_B:PWMUDB:cmp2_status_reg\\D\[731] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:pwm_i_reg\\D\[733] = \PWM_B:PWMUDB:pwm_i\[472]
Removing Lhs of wire \PWM_B:PWMUDB:pwm1_i_reg\\D\[734] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:pwm2_i_reg\\D\[735] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:tc_i_reg\\D\[736] = \PWM_B:PWMUDB:status_2\[415]

------------------------------------------------------
Aliased 0 equations, 160 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__GREEN_Led_net_0' (cost = 0):
tmpOE__GREEN_Led_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RG:PWMUDB:compare1\' (cost = 1):
\PWM_RG:PWMUDB:compare1\ <= ((not \PWM_RG:PWMUDB:cmp1_eq\ and not \PWM_RG:PWMUDB:cmp1_less\));

Note:  Expanding virtual equation for '\PWM_RG:PWMUDB:compare2\' (cost = 1):
\PWM_RG:PWMUDB:compare2\ <= ((not \PWM_RG:PWMUDB:cmp2_eq\ and not \PWM_RG:PWMUDB:cmp2_less\));

Note:  Expanding virtual equation for '\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_RG:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_RG:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_RG:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_RG:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_RG:PWMUDB:dith_count_1\ and \PWM_RG:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:compare1\' (cost = 1):
\PWM_B:PWMUDB:compare1\ <= ((not \PWM_B:PWMUDB:cmp1_eq\ and not \PWM_B:PWMUDB:cmp1_less\));

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_B:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_B:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_B:PWMUDB:dith_count_1\ and \PWM_B:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_RG:PWMUDB:cmp1\' (cost = 2):
\PWM_RG:PWMUDB:cmp1\ <= ((not \PWM_RG:PWMUDB:cmp1_eq\ and not \PWM_RG:PWMUDB:cmp1_less\));

Note:  Expanding virtual equation for '\PWM_RG:PWMUDB:cmp2\' (cost = 2):
\PWM_RG:PWMUDB:cmp2\ <= ((not \PWM_RG:PWMUDB:cmp2_eq\ and not \PWM_RG:PWMUDB:cmp2_less\));

Note:  Expanding virtual equation for '\PWM_RG:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_RG:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_RG:PWMUDB:dith_count_0\ and \PWM_RG:PWMUDB:dith_count_1\)
	OR (not \PWM_RG:PWMUDB:dith_count_1\ and \PWM_RG:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:cmp1\' (cost = 2):
\PWM_B:PWMUDB:cmp1\ <= ((not \PWM_B:PWMUDB:cmp1_eq\ and not \PWM_B:PWMUDB:cmp1_less\));

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_B:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_B:PWMUDB:dith_count_0\ and \PWM_B:PWMUDB:dith_count_1\)
	OR (not \PWM_B:PWMUDB:dith_count_1\ and \PWM_B:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 54 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_RG:PWMUDB:final_capture\ to zero
Aliasing \PWM_RG:PWMUDB:pwm_i\ to zero
Aliasing \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_B:PWMUDB:final_capture\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_RG:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_B:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM_RG:PWMUDB:final_capture\[106] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:pwm_i\[140] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[318] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[328] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[338] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:final_capture\[438] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[651] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[661] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[671] = zero[9]
Removing Lhs of wire \PWM_RG:PWMUDB:runmode_enable\\D\[707] = \PWM_RG:PWMUDB:control_7\[27]
Removing Lhs of wire \PWM_RG:PWMUDB:final_kill_reg\\D\[716] = zero[9]
Removing Lhs of wire \PWM_B:PWMUDB:runmode_enable\\D\[724] = \PWM_B:PWMUDB:control_7\[360]
Removing Lhs of wire \PWM_B:PWMUDB:final_kill_reg\\D\[732] = zero[9]

------------------------------------------------------
Aliased 0 equations, 13 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\cante\Desktop\INGEGNERIA BIOMEDICA\V ANNO\LAB ELETTRONICA\PSoC\AY2021_II_PSoC_Basics\05-RGBLedDriver.cydsn\05-RGBLedDriver.cyprj" -dcpsoc3 05-RGBLedDriver.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.678ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Friday, 02 April 2021 11:09:19
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\cante\Desktop\INGEGNERIA BIOMEDICA\V ANNO\LAB ELETTRONICA\PSoC\AY2021_II_PSoC_Basics\05-RGBLedDriver.cydsn\05-RGBLedDriver.cyprj -d CY8C5888LTI-LP097 05-RGBLedDriver.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.012ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_RG:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RG:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RG:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RG:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_B:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_B:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_B:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_B:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_B:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_B:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_PWM'. Fanout=2, Signal=Net_1229
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_RG:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM, EnableOut: Constant 1
    UDB Clk/Enable \PWM_B:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = GREEN_Led(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GREEN_Led(0)__PA ,
            pin_input => Net_404 ,
            annotation => Net_199 ,
            pad => GREEN_Led(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RED_Led(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RED_Led(0)__PA ,
            pin_input => Net_376 ,
            annotation => Net_197 ,
            pad => RED_Led(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BLU_Led(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BLU_Led(0)__PA ,
            pin_input => Net_211 ,
            annotation => Net_206 ,
            pad => BLU_Led(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM_RG:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RG:PWMUDB:runmode_enable\ * \PWM_RG:PWMUDB:tc_i\
        );
        Output = \PWM_RG:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_B:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_B:PWMUDB:runmode_enable\ * \PWM_B:PWMUDB:tc_i\
        );
        Output = \PWM_B:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_RG:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RG:PWMUDB:control_7\
        );
        Output = \PWM_RG:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_RG:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_RG:PWMUDB:cmp1_eq\ * !\PWM_RG:PWMUDB:cmp1_less\
        );
        Output = \PWM_RG:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_RG:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_RG:PWMUDB:cmp2_eq\ * !\PWM_RG:PWMUDB:cmp2_less\
        );
        Output = \PWM_RG:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_RG:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_RG:PWMUDB:prevCompare1\ * !\PWM_RG:PWMUDB:cmp1_eq\ * 
              !\PWM_RG:PWMUDB:cmp1_less\
        );
        Output = \PWM_RG:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_RG:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_RG:PWMUDB:prevCompare2\ * !\PWM_RG:PWMUDB:cmp2_eq\ * 
              !\PWM_RG:PWMUDB:cmp2_less\
        );
        Output = \PWM_RG:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_376, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RG:PWMUDB:runmode_enable\ * !\PWM_RG:PWMUDB:cmp1_eq\ * 
              !\PWM_RG:PWMUDB:cmp1_less\
        );
        Output = Net_376 (fanout=1)

    MacroCell: Name=Net_404, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RG:PWMUDB:runmode_enable\ * !\PWM_RG:PWMUDB:cmp2_eq\ * 
              !\PWM_RG:PWMUDB:cmp2_less\
        );
        Output = Net_404 (fanout=1)

    MacroCell: Name=\PWM_B:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_B:PWMUDB:control_7\
        );
        Output = \PWM_B:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_B:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_B:PWMUDB:cmp1_eq\ * !\PWM_B:PWMUDB:cmp1_less\
        );
        Output = \PWM_B:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_B:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_B:PWMUDB:prevCompare1\ * !\PWM_B:PWMUDB:cmp1_eq\ * 
              !\PWM_B:PWMUDB:cmp1_less\
        );
        Output = \PWM_B:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_211, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_B:PWMUDB:runmode_enable\ * !\PWM_B:PWMUDB:cmp1_eq\ * 
              !\PWM_B:PWMUDB:cmp1_less\
        );
        Output = Net_211 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_RG:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_1229 ,
            cs_addr_2 => \PWM_RG:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_RG:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_RG:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_RG:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_RG:PWMUDB:tc_i\ ,
            ce1_comb => \PWM_RG:PWMUDB:cmp2_eq\ ,
            cl1_comb => \PWM_RG:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_RG:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_B:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_1229 ,
            cs_addr_2 => \PWM_B:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_B:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_B:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_B:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_B:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_B:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_RG:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1229 ,
            status_3 => \PWM_RG:PWMUDB:status_3\ ,
            status_2 => \PWM_RG:PWMUDB:status_2\ ,
            status_1 => \PWM_RG:PWMUDB:status_1\ ,
            status_0 => \PWM_RG:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_B:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1229 ,
            status_3 => \PWM_B:PWMUDB:status_3\ ,
            status_2 => \PWM_B:PWMUDB:status_2\ ,
            status_0 => \PWM_B:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_RG:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1229 ,
            control_7 => \PWM_RG:PWMUDB:control_7\ ,
            control_6 => \PWM_RG:PWMUDB:control_6\ ,
            control_5 => \PWM_RG:PWMUDB:control_5\ ,
            control_4 => \PWM_RG:PWMUDB:control_4\ ,
            control_3 => \PWM_RG:PWMUDB:control_3\ ,
            control_2 => \PWM_RG:PWMUDB:control_2\ ,
            control_1 => \PWM_RG:PWMUDB:control_1\ ,
            control_0 => \PWM_RG:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_B:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1229 ,
            control_7 => \PWM_B:PWMUDB:control_7\ ,
            control_6 => \PWM_B:PWMUDB:control_6\ ,
            control_5 => \PWM_B:PWMUDB:control_5\ ,
            control_4 => \PWM_B:PWMUDB:control_4\ ,
            control_3 => \PWM_B:PWMUDB:control_3\ ,
            control_2 => \PWM_B:PWMUDB:control_2\ ,
            control_1 => \PWM_B:PWMUDB:control_1\ ,
            control_0 => \PWM_B:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    0 :   32 :   32 :  0.00 %
IO                            :    6 :   42 :   48 : 12.50 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   13 :  179 :  192 :  6.77 %
  Unique P-terms              :   13 :  371 :  384 :  3.39 %
  Total P-terms               :   13 :      :      :        
  Datapath Cells              :    2 :   22 :   24 :  8.33 %
  Status Cells                :    2 :   22 :   24 :  8.33 %
    StatusI Registers         :    2 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Control Registers         :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.079ms
Tech Mapping phase: Elapsed time ==> 0s.162ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_5@[IOP=(2)][IoId=(5)] : BLU_Led(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : GREEN_Led(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : RED_Led(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.039ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.231ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    4 :   44 :   48 :   8.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.00
                   Pterms :            3.25
               Macrocells :            3.25
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.012ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          2 :       7.50 :       6.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_B:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_B:PWMUDB:prevCompare1\ * !\PWM_B:PWMUDB:cmp1_eq\ * 
              !\PWM_B:PWMUDB:cmp1_less\
        );
        Output = \PWM_B:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_B:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_B:PWMUDB:cmp1_eq\ * !\PWM_B:PWMUDB:cmp1_less\
        );
        Output = \PWM_B:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_211, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_B:PWMUDB:runmode_enable\ * !\PWM_B:PWMUDB:cmp1_eq\ * 
              !\PWM_B:PWMUDB:cmp1_less\
        );
        Output = Net_211 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_B:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_B:PWMUDB:control_7\
        );
        Output = \PWM_B:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_B:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_B:PWMUDB:runmode_enable\ * \PWM_B:PWMUDB:tc_i\
        );
        Output = \PWM_B:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_B:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_1229 ,
        cs_addr_2 => \PWM_B:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_B:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM_B:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM_B:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_B:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_B:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_B:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1229 ,
        status_3 => \PWM_B:PWMUDB:status_3\ ,
        status_2 => \PWM_B:PWMUDB:status_2\ ,
        status_0 => \PWM_B:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_B:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1229 ,
        control_7 => \PWM_B:PWMUDB:control_7\ ,
        control_6 => \PWM_B:PWMUDB:control_6\ ,
        control_5 => \PWM_B:PWMUDB:control_5\ ,
        control_4 => \PWM_B:PWMUDB:control_4\ ,
        control_3 => \PWM_B:PWMUDB:control_3\ ,
        control_2 => \PWM_B:PWMUDB:control_2\ ,
        control_1 => \PWM_B:PWMUDB:control_1\ ,
        control_0 => \PWM_B:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_376, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RG:PWMUDB:runmode_enable\ * !\PWM_RG:PWMUDB:cmp1_eq\ * 
              !\PWM_RG:PWMUDB:cmp1_less\
        );
        Output = Net_376 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_RG:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RG:PWMUDB:control_7\
        );
        Output = \PWM_RG:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_RG:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RG:PWMUDB:runmode_enable\ * \PWM_RG:PWMUDB:tc_i\
        );
        Output = \PWM_RG:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_404, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RG:PWMUDB:runmode_enable\ * !\PWM_RG:PWMUDB:cmp2_eq\ * 
              !\PWM_RG:PWMUDB:cmp2_less\
        );
        Output = Net_404 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_RG:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_RG:PWMUDB:cmp1_eq\ * !\PWM_RG:PWMUDB:cmp1_less\
        );
        Output = \PWM_RG:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_RG:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_RG:PWMUDB:prevCompare1\ * !\PWM_RG:PWMUDB:cmp1_eq\ * 
              !\PWM_RG:PWMUDB:cmp1_less\
        );
        Output = \PWM_RG:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_RG:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_RG:PWMUDB:cmp2_eq\ * !\PWM_RG:PWMUDB:cmp2_less\
        );
        Output = \PWM_RG:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_RG:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_RG:PWMUDB:prevCompare2\ * !\PWM_RG:PWMUDB:cmp2_eq\ * 
              !\PWM_RG:PWMUDB:cmp2_less\
        );
        Output = \PWM_RG:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_RG:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_1229 ,
        cs_addr_2 => \PWM_RG:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_RG:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM_RG:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM_RG:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_RG:PWMUDB:tc_i\ ,
        ce1_comb => \PWM_RG:PWMUDB:cmp2_eq\ ,
        cl1_comb => \PWM_RG:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_RG:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_RG:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1229 ,
        status_3 => \PWM_RG:PWMUDB:status_3\ ,
        status_2 => \PWM_RG:PWMUDB:status_2\ ,
        status_1 => \PWM_RG:PWMUDB:status_1\ ,
        status_0 => \PWM_RG:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_RG:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1229 ,
        control_7 => \PWM_RG:PWMUDB:control_7\ ,
        control_6 => \PWM_RG:PWMUDB:control_6\ ,
        control_5 => \PWM_RG:PWMUDB:control_5\ ,
        control_4 => \PWM_RG:PWMUDB:control_4\ ,
        control_3 => \PWM_RG:PWMUDB:control_3\ ,
        control_2 => \PWM_RG:PWMUDB:control_2\ ,
        control_1 => \PWM_RG:PWMUDB:control_1\ ,
        control_0 => \PWM_RG:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: empty
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=5]: 
Pin : Name = BLU_Led(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BLU_Led(0)__PA ,
        pin_input => Net_211 ,
        annotation => Net_206 ,
        pad => BLU_Led(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RED_Led(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RED_Led(0)__PA ,
        pin_input => Net_376 ,
        annotation => Net_197 ,
        pad => RED_Led(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = GREEN_Led(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GREEN_Led(0)__PA ,
        pin_input => Net_404 ,
        annotation => Net_199 ,
        pad => GREEN_Led(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_1229 ,
            dclk_0 => Net_1229_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |              | 
Port | Pin | Fixed |      Type |       Drive Mode |         Name | Connections
-----+-----+-------+-----------+------------------+--------------+------------
   2 |   5 |     * |      NONE |         CMOS_OUT |   BLU_Led(0) | In(Net_211)
     |   6 |     * |      NONE |         CMOS_OUT |   RED_Led(0) | In(Net_376)
     |   7 |     * |      NONE |         CMOS_OUT | GREEN_Led(0) | In(Net_404)
------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.023ms
Digital Placement phase: Elapsed time ==> 1s.103ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "05-RGBLedDriver_r.vh2" --pcf-path "05-RGBLedDriver.pco" --des-name "05-RGBLedDriver" --dsf-path "05-RGBLedDriver.dsf" --sdc-path "05-RGBLedDriver.sdc" --lib-path "05-RGBLedDriver_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.488ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.429ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.059ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in 05-RGBLedDriver_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.420ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.235ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.252ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.254ms
API generation phase: Elapsed time ==> 3s.221ms
Dependency generation phase: Elapsed time ==> 0s.032ms
Cleanup phase: Elapsed time ==> 0s.010ms
