==39528== Cachegrind, a cache and branch-prediction profiler
==39528== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39528== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39528== Command: ./sift .
==39528== 
--39528-- warning: L3 cache found, using its data for the LL simulation.
--39528-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39528-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==39528== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39528== (see section Limitations in user manual)
==39528== NOTE: further instances of this message will not be shown
==39528== 
==39528== I   refs:      3,167,698,658
==39528== I1  misses:            1,831
==39528== LLi misses:            1,820
==39528== I1  miss rate:          0.00%
==39528== LLi miss rate:          0.00%
==39528== 
==39528== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39528== D1  misses:        6,169,969  (  3,886,895 rd   +   2,283,074 wr)
==39528== LLd misses:        4,770,024  (  2,682,164 rd   +   2,087,860 wr)
==39528== D1  miss rate:           0.6% (        0.6%     +         0.8%  )
==39528== LLd miss rate:           0.5% (        0.4%     +         0.7%  )
==39528== 
==39528== LL refs:           6,171,800  (  3,888,726 rd   +   2,283,074 wr)
==39528== LL misses:         4,771,844  (  2,683,984 rd   +   2,087,860 wr)
==39528== LL miss rate:            0.1% (        0.1%     +         0.7%  )
