LISTING FOR LOGIC DESCRIPTION FILE: PD1602.pld                       Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# MW-10400000
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Wed Apr 09 08:16:41 2025

  1:Name     PD1602 ;
  2:PartNo   GAL22V10D ;
  3:Date     20.03.2025 ;
  4:Revision 02 ;
  5:Designer Oleksandr Kolodkin ;
  6:Company  ZTR ;
  7:Assembly TPU 210066/00/02 ;
  8:Location D32   ;
  9:Device   g22v10 ;
 10:Format   j ;
 11:
 12:/* *************** INPUT PINS *********************/
 13:PIN 1   = CLK                     ; /* Write                           */ 
 14:PIN 2   = A0                      ; /* Address 0                       */
 15:PIN 3   = A1                      ; /* Address 1                       */
 16:PIN 4   = A2                      ; /* Address 2                       */ 
 17:PIN 23  = A3                      ; /* Address 3                       */ 
 18:PIN 5   = I0                      ; /* Input 0                         */ 
 19:PIN 6   = I1                      ; /* Input 1                         */ 
 20:PIN 7   = I2                      ; /* Input 2                         */ 
 21:PIN 8   = I3                      ; /* Input 3                         */ 
 22:PIN 9   = I4                      ; /* Input 4                         */ 
 23:PIN 10  = I5                      ; /* Input 5                         */
 24:PIN 11  = I6                      ; /* Input 6                         */
 25:PIN 13  = I7                      ; /* Input 7                         */ 
 26:PIN 14  = !CE                     ; /* Chip Enable                     */ 
 27:
 28:/* *************** OUTPUT PINS *********************/
 29:
 30:PIN 22  = !D0                     ; /* Output 0                        */ 
 31:PIN 21  = !D1                     ; /* Output 1                        */ 
 32:PIN 20  = !D2                     ; /* Output 2                        */ 
 33:PIN 19  = !D3                     ; /* Output 3                        */
 34:PIN 18  = !D4                     ; /* Output 4                        */ 
 35:PIN 17  = !D5                     ; /* Output 5                        */ 
 36:PIN 16  = !D6                     ; /* Output 6                        */ 
 37:PIN 15  = !D7                     ; /* Output 7                        */
 38:
 39:A3.OE = 'b'0;
 40:CE.OE = 'b'0;
 41:
 42:FIELD ADDR   = [A3..0];
 43:FIELD INPUT  = [I7..0];
 44:FIELD OUTPUT = [D7..0];
 45:
 46:
 47:  D0.OE = 'b'1;
 48:  D0.SP = 'b'0;
 49:  D0.AR = 'b'0;
 50:
 51:  /* Set single bit */
 52:  APPEND D0.D = CE & ADDR:0 & I0;
 53:

LISTING FOR LOGIC DESCRIPTION FILE: PD1602.pld                       Page 2

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# MW-10400000
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Wed Apr 09 08:16:41 2025

 54:  /* Set all bits */
 55:  /* D5 has unexpected behavior !!! */
 56:  APPEND D0.D = CE & ADDR:[8..F] & I0;
 57:
 58:  /* Store bits if addres not match */
 59:  APPEND D0.D = CE & !(ADDR:0 # ADDR:[8..F]) & D0;
 60:
 61:  /* Store bits if no Chip Enable */
 62:  APPEND D0.D = !CE & D0;                              
 63:
 64:
 65:  D1.OE = 'b'1;
 66:  D1.SP = 'b'0;
 67:  D1.AR = 'b'0;
 68:
 69:  /* Set single bit */
 70:  APPEND D1.D = CE & ADDR:1 & I0;
 71:
 72:  /* Set all bits */
 73:  /* D5 has unexpected behavior !!! */
 74:  APPEND D1.D = CE & ADDR:[8..F] & I1;
 75:
 76:  /* Store bits if addres not match */
 77:  APPEND D1.D = CE & !(ADDR:1 # ADDR:[8..F]) & D1;
 78:
 79:  /* Store bits if no Chip Enable */
 80:  APPEND D1.D = !CE & D1;                              
 81:
 82:
 83:  D2.OE = 'b'1;
 84:  D2.SP = 'b'0;
 85:  D2.AR = 'b'0;
 86:
 87:  /* Set single bit */
 88:  APPEND D2.D = CE & ADDR:2 & I0;
 89:
 90:  /* Set all bits */
 91:  /* D5 has unexpected behavior !!! */
 92:  APPEND D2.D = CE & ADDR:[8..F] & I2;
 93:
 94:  /* Store bits if addres not match */
 95:  APPEND D2.D = CE & !(ADDR:2 # ADDR:[8..F]) & D2;
 96:
 97:  /* Store bits if no Chip Enable */
 98:  APPEND D2.D = !CE & D2;                              
 99:
100:
101:  D3.OE = 'b'1;
102:  D3.SP = 'b'0;
103:  D3.AR = 'b'0;
104:
105:  /* Set single bit */
106:  APPEND D3.D = CE & ADDR:3 & I0;
107:

LISTING FOR LOGIC DESCRIPTION FILE: PD1602.pld                       Page 3

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# MW-10400000
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Wed Apr 09 08:16:41 2025

108:  /* Set all bits */
109:  /* D5 has unexpected behavior !!! */
110:  APPEND D3.D = CE & ADDR:[8..F] & I3;
111:
112:  /* Store bits if addres not match */
113:  APPEND D3.D = CE & !(ADDR:3 # ADDR:[8..F]) & D3;
114:
115:  /* Store bits if no Chip Enable */
116:  APPEND D3.D = !CE & D3;                              
117:
118:
119:  D4.OE = 'b'1;
120:  D4.SP = 'b'0;
121:  D4.AR = 'b'0;
122:
123:  /* Set single bit */
124:  APPEND D4.D = CE & ADDR:4 & I0;
125:
126:  /* Set all bits */
127:  /* D5 has unexpected behavior !!! */
128:  APPEND D4.D = CE & ADDR:[8..F] & I4;
129:
130:  /* Store bits if addres not match */
131:  APPEND D4.D = CE & !(ADDR:4 # ADDR:[8..F]) & D4;
132:
133:  /* Store bits if no Chip Enable */
134:  APPEND D4.D = !CE & D4;                              
135:
136:
137:  D5.OE = 'b'1;
138:  D5.SP = 'b'0;
139:  D5.AR = 'b'0;
140:
141:  /* Set single bit */
142:  APPEND D5.D = CE & ADDR:5 & I0;
143:
144:  /* Set all bits */
145:  /* D5 has unexpected behavior !!! */
146:  APPEND D5.D = CE & ADDR:[8..F] & I5;
147:
148:  /* Store bits if addres not match */
149:  APPEND D5.D = CE & !(ADDR:5 # ADDR:[8..F]) & D5;
150:
151:  /* Store bits if no Chip Enable */
152:  APPEND D5.D = !CE & D5;                              
153:
154:
155:  D6.OE = 'b'1;
156:  D6.SP = 'b'0;
157:  D6.AR = 'b'0;
158:
159:  /* Set single bit */
160:  APPEND D6.D = CE & ADDR:6 & I0;
161:

LISTING FOR LOGIC DESCRIPTION FILE: PD1602.pld                       Page 4

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# MW-10400000
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Wed Apr 09 08:16:41 2025

162:  /* Set all bits */
163:  /* D5 has unexpected behavior !!! */
164:  APPEND D6.D = CE & ADDR:[8..F] & I6;
165:
166:  /* Store bits if addres not match */
167:  APPEND D6.D = CE & !(ADDR:6 # ADDR:[8..F]) & D6;
168:
169:  /* Store bits if no Chip Enable */
170:  APPEND D6.D = !CE & D6;                              
171:
172:
173:  D7.OE = 'b'1;
174:  D7.SP = 'b'0;
175:  D7.AR = 'b'0;
176:
177:  /* Set single bit */
178:  APPEND D7.D = CE & ADDR:7 & I0;
179:
180:  /* Set all bits */
181:  /* D5 has unexpected behavior !!! */
182:  APPEND D7.D = CE & ADDR:[8..F] & I7;
183:
184:  /* Store bits if addres not match */
185:  APPEND D7.D = CE & !(ADDR:7 # ADDR:[8..F]) & D7;
186:
187:  /* Store bits if no Chip Enable */
188:  APPEND D7.D = !CE & D7;                              
189:
190:
191:



Jedec Fuse Checksum       (1656)
Jedec Transmit Checksum   (0b0b)
