// Seed: 2061791641
module module_0 #(
    parameter id_8 = 32'd32
) (
    output uwire id_0,
    input wor id_1,
    input wire id_2,
    output tri id_3#(._id_8(1))
    , id_9,
    output tri id_4[1 : -1  ==  id_8],
    input wand id_5,
    output wire id_6
);
  logic id_10;
  ;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd17
) (
    input  wire  id_0,
    input  wand  id_1,
    output tri0  _id_2,
    output wand  id_3,
    output tri0  id_4,
    input  uwire id_5
);
  assign id_4 = id_0;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_5,
      id_4,
      id_4,
      id_1,
      id_3
  );
  logic id_7, id_8 = -1, id_9[id_2 : -1];
  assign id_7 = -1;
endmodule
