$date
	Sun Sep 14 21:01:25 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module d_latch_improved_tb $end
$var wire 1 ! Q $end
$var reg 1 " CLK $end
$var reg 1 # D $end
$var reg 192 $ name [191:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10010110111010101101110011101110110000101110010001000000100000101110010011100000110100101110100001000000101001101101001011011100110011101101000001000000011001000110010001100010011100000110101 $
0#
1"
0!
$end
#10
0"
#20
1#
1"
#22
1!
#30
0"
#32
0!
#40
0#
1"
#50
1#
0"
#60
1"
#62
1!
#70
0"
#72
0!
#80
0#
1"
#100
1#
0"
#110
0#
1"
#120
0"
#130
1#
1"
#132
1!
#140
0"
#142
0!
#150
1"
#152
1!
#160
