D:\Svilweb\root_digigapp\DIGIGAPP_V2\Baseline\myRaiCommon\myRaiIlias\bin\Debug\myRaiIlias.dll.config
D:\Svilweb\root_digigapp\DIGIGAPP_V2\Baseline\myRaiCommon\myRaiIlias\bin\Debug\myRaiIlias.dll
D:\Svilweb\root_digigapp\DIGIGAPP_V2\Baseline\myRaiCommon\myRaiIlias\bin\Debug\myRaiIlias.pdb
D:\Svilweb\root_digigapp\DIGIGAPP_V2\Baseline\myRaiCommon\myRaiIlias\obj\Debug\myRaiIlias.csproj.CoreCompileInputs.cache
D:\Svilweb\root_digigapp\DIGIGAPP_V2\Baseline\myRaiCommon\myRaiIlias\obj\Debug\myRaiIlias.dll
D:\Svilweb\root_digigapp\DIGIGAPP_V2\Baseline\myRaiCommon\myRaiIlias\obj\Debug\myRaiIlias.pdb
D:\Svilweb\root_digigapp\DIGIGAPP_V2\Baseline\myRaiCommon\myRaiIlias\obj\Debug\myRaiIlias.csprojAssemblyReference.cache
