// Seed: 4196316313
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    input id_3,
    output id_4,
    input logic id_5,
    input logic id_6,
    output logic id_7,
    input id_8,
    input logic id_9,
    output id_10
);
  logic id_11;
  type_22(
      1, {1'b0 + id_6, id_6 - id_10}, id_1
  );
  logic id_12;
  always @(posedge id_0) begin
    SystemTFIdentifier(1);
  end
  logic id_13;
  logic id_14;
  logic id_15;
  assign id_15 = id_3 - 1'd0;
endmodule
