INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/demo/demo.srcs/sources_1/new/tb_carry_lookahead_adder_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_carry_lookahead_adder_32
