irun(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s084: Started on Sep 12, 2024 at 16:49:07 CST
irun
	/home/WangYanTing/VLSI/hw1/./sim/top_tb.sv
	+incdir+/home/WangYanTing/VLSI/hw1/./src+/home/WangYanTing/VLSI/hw1/./include+/home/WangYanTing/VLSI/hw1/./sim
	+define+prog1+FSDB
	-define CYCLE=20.0
	-define MAX=100000
	+access+r
	+nc64bit
	+prog_path=/home/WangYanTing/VLSI/hw1/./sim/prog1

   User defined plus("+") options:
	+prog_path=/home/WangYanTing/VLSI/hw1/./sim/prog1

Recompiling... reason: file '../src/CPU.sv' is newer than expected.
	expected: Thu Sep 12 16:43:31 2024
	actual:   Thu Sep 12 16:49:05 2024
ncvlog: *W,NOTIND: unable to access -INCDIR /home/WangYanTing/VLSI/hw1/./include (No such file or directory).
file: /home/WangYanTing/VLSI/hw1/./sim/top_tb.sv
`define CYCLE 20.0 // Cycle time
                                |
ncvlog: *W,MACNDF (/home/WangYanTing/VLSI/hw1/./sim/top_tb.sv,2|32): The text macro 'CYCLE' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
`define MAX 100000 // Max cycle number
                                      |
ncvlog: *W,MACNDF (/home/WangYanTing/VLSI/hw1/./sim/top_tb.sv,3|38): The text macro 'MAX' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
	module worklib.CPU:sv
		errors: 0, warnings: 0
    $value$plusargs("prog_path=%s", prog_path);
                  |
ncvlog: *W,NOSYST (/home/WangYanTing/VLSI/hw1/./sim/top_tb.sv,39|18): System function '$value$plusargs' invoked as a task. Return value will be ignored.
      $fscanf(gf, "%h\n", GOLDEN[num]);
            |
ncvlog: *W,NOSYST (/home/WangYanTing/VLSI/hw1/./sim/top_tb.sv,54|12): System function '$fscanf' invoked as a task. Return value will be ignored.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 3
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		top_tb
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
    $readmemh({prog_path, "/main0.hex"}, TOP.IM1.i_SRAM.Memory_byte0);
                                                                   |
ncelab: *W,MEMODR (../sim/top_tb.sv,42|67): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/main0.hex"}, TOP.DM1.i_SRAM.Memory_byte0); 
                                                                   |
ncelab: *W,MEMODR (../sim/top_tb.sv,43|67): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/main1.hex"}, TOP.IM1.i_SRAM.Memory_byte1);
                                                                   |
ncelab: *W,MEMODR (../sim/top_tb.sv,44|67): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/main1.hex"}, TOP.DM1.i_SRAM.Memory_byte1); 
                                                                   |
ncelab: *W,MEMODR (../sim/top_tb.sv,45|67): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/main2.hex"}, TOP.IM1.i_SRAM.Memory_byte2);
                                                                   |
ncelab: *W,MEMODR (../sim/top_tb.sv,46|67): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/main2.hex"}, TOP.DM1.i_SRAM.Memory_byte2); 
                                                                   |
ncelab: *W,MEMODR (../sim/top_tb.sv,47|67): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/main3.hex"}, TOP.IM1.i_SRAM.Memory_byte3);
                                                                   |
ncelab: *W,MEMODR (../sim/top_tb.sv,48|67): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/main3.hex"}, TOP.DM1.i_SRAM.Memory_byte3); 
                                                                   |
ncelab: *W,MEMODR (../sim/top_tb.sv,49|67): $readmem default memory order incompatible with IEEE1364.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.CPU:sv <0x49a3d680>
			streams:   5, words:   988
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 30      21
		Registers:               93      81
		Scalar wires:           191       -
		Expanded wires:         136       6
		Vectored wires:          52       -
		Always blocks:           25      19
		Initial blocks:           2       2
		Cont. assignments:      104      92
		Pseudo assignments:       5       5
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.top_tb:sv
Loading snapshot worklib.top_tb:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_Q-2020.03, Linux x86_64/64bit, 02/09/2020
(C) 1996 - 2020 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'top.fsdb'
*Verdi* : Begin traversing the scope (top_tb.TOP), layer (0).
*Verdi* : End of traversing.
DM[8192] = 00000000, expect = 8649ecbe
DM[8193] = 00000000, expect = 891356b5
DM[8194] = 00000000, expect = 9ef8965a
DM[8195] = 00000000, expect = a5adad14
DM[8196] = 00000000, expect = ac1c9aa9
DM[8197] = 00000000, expect = b1327c91
DM[8198] = 00000000, expect = c2c287dc
DM[8199] = 00000000, expect = c5707a3d
DM[8200] = 00000000, expect = d6186134
DM[8201] = 00000000, expect = db2764d5
DM[8202] = 00000000, expect = e611dbc0
DM[8203] = 00000000, expect = e912d024
DM[8204] = 00000000, expect = e93d369e
DM[8205] = 00000000, expect = f06cb80b
DM[8206] = 00000000, expect = f1929166
DM[8207] = 00000000, expect = fe884149
DM[8208] = 00000000, expect = 02cd65b5
DM[8209] = 00000000, expect = 16c5d5af
DM[8210] = 00000000, expect = 1e0bf7e8
DM[8211] = 00000000, expect = 3ac18e4f
DM[8212] = 00000000, expect = 3dfce9a2
DM[8213] = 00000000, expect = 423b1f26
DM[8214] = 00000000, expect = 42e38aa1
DM[8215] = 00000000, expect = 43eb84d8
DM[8216] = 00000000, expect = 4b57f8af
DM[8217] = 00000000, expect = 4c9f24fa
DM[8218] = 00000000, expect = 5d50f3a8
DM[8219] = 00000000, expect = 608dc931
DM[8220] = 00000000, expect = 66290483
DM[8221] = 00000000, expect = 73902c5d
DM[8222] = 00000000, expect = 7a27c66f
DM[8223] = 00000000, expect = 7b1ed6e1
SIM_END(16383) = xxxxxxxx, expect = ffffffff




        ****************************               
        **                        **       |__||  
        **  OOPS!!                **      / X,X  | 
        **                        **    /_____   | 
        **  Simulation Failed!!   **   /^ ^ ^ \  |
        **                        **  |^ ^ ^ ^ |w| 
        ****************************   \m___m__|_|
         Totally has          32 errors                     


Simulation complete via $finish(1) at time 2 MS + 0
../sim/top_tb.sv:107     $finish;
ncsim> exit
TOOL:	irun(64)	15.20-s084: Exiting on Sep 12, 2024 at 16:49:13 CST  (total: 00:00:06)
