/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [15:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_19z;
  reg [6:0] celloutsig_0_1z;
  wire celloutsig_0_24z;
  reg [2:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  reg [9:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_13z = celloutsig_0_11z ? in_data[27] : celloutsig_0_0z[11];
  assign celloutsig_0_24z = !(celloutsig_0_19z ? in_data[36] : celloutsig_0_6z);
  assign celloutsig_0_3z = ~((in_data[24] | in_data[71]) & (celloutsig_0_2z | in_data[32]));
  assign celloutsig_1_8z = celloutsig_1_4z ^ celloutsig_1_7z[0];
  assign celloutsig_1_5z = ~(celloutsig_1_1z ^ celloutsig_1_4z);
  assign celloutsig_1_3z = ~(celloutsig_1_0z ^ celloutsig_1_2z[7]);
  assign celloutsig_0_10z = { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_4z } & celloutsig_0_0z[15:12];
  assign celloutsig_1_19z = celloutsig_1_9z[6:0] / { 1'h1, celloutsig_1_2z[5:0] };
  assign celloutsig_1_6z = in_data[129:109] === { in_data[145:126], celloutsig_1_5z };
  assign celloutsig_1_0z = in_data[138:136] === in_data[134:132];
  assign celloutsig_1_10z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z } && { in_data[126], celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_0_5z = { in_data[33:26], celloutsig_0_3z, celloutsig_0_0z } && { in_data[93:87], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_11z = ! { celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_8z = ! { celloutsig_0_1z[6:3], celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_26z = ! { celloutsig_0_13z, celloutsig_0_24z, celloutsig_0_25z, celloutsig_0_19z };
  assign celloutsig_1_4z = { celloutsig_1_2z[5:4], celloutsig_1_1z } || celloutsig_1_2z[5:3];
  assign celloutsig_0_6z = celloutsig_0_1z[3] & ~(in_data[3]);
  assign celloutsig_1_2z = in_data[148:141] % { 1'h1, in_data[117:112], celloutsig_1_0z };
  assign celloutsig_0_7z = { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z } % { 1'h1, celloutsig_0_1z[4:3] };
  assign celloutsig_0_4z = { in_data[88], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z } != celloutsig_0_0z[8:5];
  assign celloutsig_1_18z = { in_data[128:127], celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_6z } != in_data[143:131];
  assign celloutsig_0_9z = { in_data[9:8], celloutsig_0_4z } !== in_data[64:62];
  assign celloutsig_1_1z = in_data[140:133] !== { in_data[191:185], celloutsig_1_0z };
  assign celloutsig_0_0z = ~ in_data[76:61];
  assign celloutsig_1_13z = | { celloutsig_1_7z[1:0], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_9z };
  assign celloutsig_0_2z = | in_data[53:51];
  assign celloutsig_1_7z = { celloutsig_1_2z[6:3], celloutsig_1_3z, celloutsig_1_1z } ^ { in_data[111:107], celloutsig_1_3z };
  assign celloutsig_0_11z = ~((celloutsig_0_5z & celloutsig_0_6z) | in_data[77]);
  assign celloutsig_0_19z = ~((celloutsig_0_10z[0] & celloutsig_0_8z) | celloutsig_0_10z[0]);
  always_latch
    if (!clkin_data[96]) celloutsig_1_9z = 10'h000;
    else if (!clkin_data[0]) celloutsig_1_9z = { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_8z };
  always_latch
    if (clkin_data[64]) celloutsig_0_1z = 7'h00;
    else if (!celloutsig_1_19z[0]) celloutsig_0_1z = celloutsig_0_0z[15:9];
  always_latch
    if (clkin_data[32]) celloutsig_0_25z = 3'h0;
    else if (celloutsig_1_19z[0]) celloutsig_0_25z = celloutsig_0_7z;
  assign { out_data[128], out_data[102:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
