//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-19659101
// Driver 352.21
// Based on LLVM 3.4svn
//

.version 4.1
.target sm_30, texmode_independent
.address_size 64

	// .globl	track

.entry track(
	.param .u64 .ptr .global .align 4 track_param_0,
	.param .u64 .ptr .global .align 4 track_param_1,
	.param .u64 .ptr .global .align 4 track_param_2,
	.param .u64 .ptr .global .align 4 track_param_3,
	.param .u64 .ptr .global .align 4 track_param_4,
	.param .u64 .ptr .global .align 4 track_param_5,
	.param .u64 .ptr .global .align 4 track_param_6
)
{
	.reg .pred 	%p<37>;
	.reg .f32 	%f<131>;
	.reg .b32 	%r<87>;
	.reg .b64 	%rd<42>;


	ld.param.u64 	%rd17, [track_param_0];
	ld.param.u64 	%rd18, [track_param_1];
	ld.param.u64 	%rd19, [track_param_2];
	ld.param.u64 	%rd20, [track_param_3];
	ld.param.u64 	%rd21, [track_param_4];
	ld.param.u64 	%rd22, [track_param_5];
	ld.param.u64 	%rd23, [track_param_6];
	mov.b32	%r34, %envreg3;
	mov.u32 	%r35, %ctaid.x;
	mov.u32 	%r36, %ntid.x;
	mad.lo.s32 	%r37, %r35, %r36, %r34;
	mov.u32 	%r38, %tid.x;
	add.s32 	%r1, %r37, %r38;
	ld.global.u32 	%r39, [%rd19];
	rem.s32 	%r2, %r1, %r39;
	div.s32 	%r3, %r1, %r39;
	ld.global.u32 	%r4, [%rd19+8];
	ld.global.u32 	%r5, [%rd19+12];
	ld.global.u32 	%r6, [%rd19+16];
	add.s32 	%r40, %r39, -1;
	setp.gt.s32	%p1, %r2, %r40;
	@%p1 bra 	BB0_32;

	ld.global.u32 	%r41, [%rd19+4];
	add.s32 	%r42, %r41, -1;
	setp.gt.s32	%p2, %r3, %r42;
	@%p2 bra 	BB0_32;

	cvt.s64.s32	%rd1, %r1;
	mul.wide.s32 	%rd24, %r1, 4;
	add.s64 	%rd2, %rd20, %rd24;
	ld.global.u32 	%r43, [%rd2];
	setp.eq.s32	%p3, %r43, 0;
	@%p3 bra 	BB0_32;

	cvt.rn.f32.s32	%f59, %r2;
	ld.global.u32 	%r44, [%rd19+20];
	mul.wide.s32 	%rd25, %r44, 4;
	add.s64 	%rd26, %rd23, %rd25;
	ld.global.f32 	%f60, [%rd26];
	mul.f32 	%f1, %f59, %f60;
	cvt.rn.f32.s32	%f61, %r3;
	mul.f32 	%f2, %f61, %f60;
	ld.global.u32 	%r45, [%rd19+28];
	shl.b64 	%rd27, %rd1, 2;
	add.s64 	%rd3, %rd21, %rd27;
	add.s64 	%rd4, %rd22, %rd27;
	mov.f32 	%f58, 0f00000000;
	mov.f32 	%f128, %f58;
	setp.ne.s32	%p4, %r45, 0;
	mov.f32 	%f106, %f2;
	mov.f32 	%f109, %f1;
	mov.f32 	%f127, %f58;
	@%p4 bra 	BB0_5;

	ld.global.f32 	%f128, [%rd3];
	add.f32 	%f4, %f1, %f128;
	ld.global.f32 	%f5, [%rd4];
	add.f32 	%f6, %f2, %f5;
	mov.f32 	%f106, %f6;
	mov.f32 	%f109, %f4;
	mov.f32 	%f127, %f5;

BB0_5:
	mov.f32 	%f111, %f127;
	mov.f32 	%f121, %f111;
	mov.f32 	%f107, %f109;
	mov.f32 	%f108, %f107;
	mov.f32 	%f104, %f106;
	mov.f32 	%f105, %f104;
	neg.s32 	%r81, %r4;
	setp.lt.s32	%p5, %r4, %r81;
	mov.f32 	%f103, %f58;
	mov.f32 	%f102, %f58;
	mov.f32 	%f122, %f58;
	@%p5 bra 	BB0_15;

	cvt.rzi.s32.f32	%r8, %f1;
	mov.f32 	%f126, 0f00000000;
	mov.f32 	%f103, %f126;
	mov.f32 	%f102, %f126;

BB0_7:
	mov.f32 	%f116, %f126;
	mov.f32 	%f124, %f116;
	mov.u32 	%r9, %r81;
	cvt.rn.f32.s32	%f68, %r9;
	add.f32 	%f14, %f2, %f68;
	add.f32 	%f69, %f14, 0f3F800000;
	cvt.rzi.s32.f32	%r10, %f69;
	setp.ge.s32	%p6, %r10, %r6;
	mov.f32 	%f122, %f124;
	@%p6 bra 	BB0_15;

	add.f32 	%f70, %f14, 0fBF800000;
	cvt.rzi.s32.f32	%r11, %f70;
	setp.lt.s32	%p7, %r11, 0;
	@%p7 bra 	BB0_14;

	cvt.rzi.s32.f32	%r46, %f14;
	mul.lo.s32 	%r12, %r5, %r46;
	mul.lo.s32 	%r13, %r5, %r10;
	mul.lo.s32 	%r14, %r5, %r11;
	neg.s32 	%r82, %r4;
	mov.f32 	%f123, %f124;

BB0_10:
	mov.f32 	%f112, %f123;
	mov.f32 	%f125, %f112;
	mov.u32 	%r16, %r82;
	add.s32 	%r17, %r16, %r8;
	add.s32 	%r47, %r17, 1;
	setp.ge.s32	%p8, %r47, %r5;
	mov.f32 	%f124, %f125;
	@%p8 bra 	BB0_14;

	setp.lt.s32	%p9, %r17, 1;
	@%p9 bra 	BB0_13;

	add.s32 	%r48, %r8, %r16;
	add.s32 	%r49, %r48, %r12;
	mul.wide.s32 	%rd28, %r49, 4;
	add.s64 	%rd29, %rd17, %rd28;
	ld.global.u32 	%r50, [%rd29+-4];
	ld.global.u32 	%r51, [%rd29+4];
	sub.s32 	%r52, %r51, %r50;
	cvt.rn.f32.s32	%f71, %r52;
	mul.f32 	%f72, %f71, 0f3F000000;
	add.s32 	%r53, %r17, %r13;
	mul.wide.s32 	%rd30, %r53, 4;
	add.s64 	%rd31, %rd17, %rd30;
	add.s32 	%r54, %r17, %r14;
	mul.wide.s32 	%rd32, %r54, 4;
	add.s64 	%rd33, %rd17, %rd32;
	ld.global.u32 	%r55, [%rd33];
	ld.global.u32 	%r56, [%rd31];
	sub.s32 	%r57, %r56, %r55;
	cvt.rn.f32.s32	%f73, %r57;
	mul.f32 	%f74, %f73, 0f3F000000;
	fma.rn.f32 	%f125, %f72, %f72, %f125;
	fma.rn.f32 	%f103, %f72, %f74, %f103;
	fma.rn.f32 	%f102, %f74, %f74, %f102;

BB0_13:
	mov.f32 	%f123, %f125;
	add.s32 	%r82, %r16, 1;
	setp.lt.s32	%p10, %r16, %r4;
	mov.f32 	%f124, %f123;
	@%p10 bra 	BB0_10;

BB0_14:
	mov.f32 	%f126, %f124;
	add.s32 	%r81, %r9, 1;
	setp.lt.s32	%p11, %r9, %r4;
	mov.f32 	%f122, %f126;
	@%p11 bra 	BB0_7;

BB0_15:
	mul.f32 	%f75, %f103, %f103;
	neg.f32 	%f76, %f75;
	fma.rn.f32 	%f30, %f122, %f102, %f76;
	setp.lt.f32	%p12, %f30, 0f3727C5AC;
	@%p12 bra 	BB0_31;
	bra.uni 	BB0_16;

BB0_31:
	mov.u32 	%r80, 0;
	st.global.u32 	[%rd2], %r80;
	bra.uni 	BB0_32;

BB0_16:
	rcp.approx.f32 	%f31, %f30;
	cvt.rn.f32.s32	%f32, %r5;
	cvt.rn.f32.s32	%f33, %r6;
	neg.f32 	%f34, %f102;
	not.b32 	%r20, %r4;
	cvt.rzi.s32.f32	%r59, %f1;
	sub.s32 	%r21, %r59, %r4;
	mov.u32 	%r83, 0;

BB0_17:
	setp.gt.f32	%p13, %f108, %f32;
	setp.lt.f32	%p14, %f108, 0f00000000;
	or.pred  	%p15, %p14, %p13;
	setp.lt.f32	%p16, %f105, 0f00000000;
	or.pred  	%p17, %p15, %p16;
	setp.gt.f32	%p18, %f105, %f33;
	or.pred  	%p19, %p17, %p18;
	@%p19 bra 	BB0_30;

	neg.s32 	%r84, %r4;
	setp.lt.s32	%p20, %r4, %r84;
	mov.f32 	%f130, 0f00000000;
	mov.f32 	%f129, %f130;
	@%p20 bra 	BB0_28;

	cvt.rzi.s32.f32	%r61, %f108;
	add.s32 	%r62, %r20, %r61;
	add.s32 	%r23, %r62, 1;
	mov.f32 	%f130, 0f00000000;
	mov.f32 	%f129, %f130;

BB0_20:
	mov.u32 	%r25, %r84;
	cvt.rn.f32.s32	%f41, %r25;
	add.f32 	%f42, %f2, %f41;
	add.f32 	%f81, %f42, 0f3F800000;
	cvt.rzi.s32.f32	%r26, %f81;
	setp.ge.s32	%p21, %r26, %r6;
	@%p21 bra 	BB0_28;

	add.f32 	%f82, %f42, 0fBF800000;
	cvt.rzi.s32.f32	%r27, %f82;
	setp.lt.s32	%p22, %r27, 0;
	@%p22 bra 	BB0_27;

	cvt.rzi.s32.f32	%r63, %f42;
	add.f32 	%f83, %f105, %f41;
	cvt.rzi.s32.f32	%r64, %f83;
	mad.lo.s32 	%r65, %r5, %r63, %r21;
	mul.wide.s32 	%rd34, %r65, 4;
	add.s64 	%rd41, %rd17, %rd34;
	mad.lo.s32 	%r66, %r5, %r27, %r21;
	mul.wide.s32 	%rd35, %r66, 4;
	add.s64 	%rd40, %rd17, %rd35;
	mad.lo.s32 	%r67, %r5, %r26, %r21;
	mul.wide.s32 	%rd36, %r67, 4;
	add.s64 	%rd39, %rd17, %rd36;
	mad.lo.s32 	%r68, %r5, %r64, %r23;
	mul.wide.s32 	%rd37, %r68, 4;
	add.s64 	%rd38, %rd18, %rd37;
	mov.u32 	%r85, %r21;
	mov.u32 	%r86, %r20;

BB0_23:
	mov.u32 	%r29, %r86;
	mov.u32 	%r28, %r85;
	add.s32 	%r69, %r28, 1;
	setp.ge.s32	%p23, %r69, %r5;
	@%p23 bra 	BB0_27;

	setp.lt.s32	%p24, %r28, 1;
	@%p24 bra 	BB0_26;

	ld.global.u32 	%r70, [%rd41];
	cvt.rn.f32.s32	%f84, %r70;
	ld.global.u32 	%r71, [%rd38];
	cvt.rn.f32.s32	%f85, %r71;
	ld.global.u32 	%r72, [%rd41+-4];
	ld.global.u32 	%r73, [%rd41+4];
	sub.s32 	%r74, %r73, %r72;
	cvt.rn.f32.s32	%f86, %r74;
	mul.f32 	%f87, %f86, 0f3F000000;
	ld.global.u32 	%r75, [%rd40];
	ld.global.u32 	%r76, [%rd39];
	sub.s32 	%r77, %r76, %r75;
	cvt.rn.f32.s32	%f88, %r77;
	mul.f32 	%f89, %f88, 0f3F000000;
	sub.f32 	%f90, %f85, %f84;
	fma.rn.f32 	%f130, %f90, %f87, %f130;
	fma.rn.f32 	%f129, %f90, %f89, %f129;

BB0_26:
	add.s64 	%rd41, %rd41, 4;
	add.s64 	%rd40, %rd40, 4;
	add.s64 	%rd39, %rd39, 4;
	add.s64 	%rd38, %rd38, 4;
	add.s32 	%r31, %r29, 1;
	setp.lt.s32	%p25, %r31, %r4;
	mov.u32 	%r85, %r69;
	mov.u32 	%r86, %r31;
	@%p25 bra 	BB0_23;

BB0_27:
	add.s32 	%r84, %r25, 1;
	setp.lt.s32	%p26, %r25, %r4;
	@%p26 bra 	BB0_20;

BB0_28:
	mul.f32 	%f91, %f103, %f129;
	fma.rn.f32 	%f92, %f34, %f130, %f91;
	mul.f32 	%f93, %f31, %f92;
	mul.f32 	%f94, %f122, %f129;
	neg.f32 	%f95, %f94;
	fma.rn.f32 	%f96, %f103, %f130, %f95;
	mul.f32 	%f97, %f31, %f96;
	add.f32 	%f128, %f128, %f93;
	add.f32 	%f121, %f121, %f97;
	add.f32 	%f108, %f108, %f93;
	add.f32 	%f105, %f105, %f97;
	setp.geu.f32	%p27, %f93, 0f3C23D70A;
	setp.leu.f32	%p28, %f93, 0fBC23D70A;
	or.pred  	%p29, %p27, %p28;
	setp.geu.f32	%p30, %f97, 0f3C23D70A;
	or.pred  	%p31, %p29, %p30;
	setp.leu.f32	%p32, %f97, 0fBC23D70A;
	or.pred  	%p33, %p31, %p32;
	add.s32 	%r83, %r83, 1;
	setp.lt.s32	%p34, %r83, 10;
	and.pred  	%p35, %p34, %p33;
	@%p35 bra 	BB0_17;

	ld.global.u32 	%r78, [%rd19+24];
	setp.eq.s32	%p36, %r78, 0;
	add.f32 	%f98, %f128, %f128;
	selp.f32	%f99, %f128, %f98, %p36;
	add.f32 	%f100, %f121, %f121;
	selp.f32	%f101, %f121, %f100, %p36;
	st.global.f32 	[%rd3], %f99;
	st.global.f32 	[%rd4], %f101;
	bra.uni 	BB0_32;

BB0_30:
	mov.u32 	%r79, 0;
	st.global.u32 	[%rd2], %r79;

BB0_32:
	ret;
}


