Info: Starting: Create simulation model
Info: qsys-generate C:\Users\osour\Desktop\EmbSys\Lab2.2\hw\quartus\system2.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=C:\Users\osour\Desktop\EmbSys\Lab2.2\hw\quartus\system2\simulation --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading quartus/system2.qsys
Progress: Reading input file
Progress: Adding ClockDivider_0 [ClockDivider 1.0]
Progress: Parameterizing module ClockDivider_0
Progress: Adding DaisyPort_0 [DaisyPort 1.0]
Progress: Parameterizing module DaisyPort_0
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 21.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 21.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system2.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system2: Generating system2 "system2" for SIM_VHDL
Info: ClockDivider_0: "system2" instantiated ClockDivider "ClockDivider_0"
Info: DaisyPort_0: "system2" instantiated DaisyPort "DaisyPort_0"
Info: jtag_uart_0: Starting RTL generation for module 'system2_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system2_jtag_uart_0 --dir=C:/Users/osour/AppData/Local/Temp/alt9310_7078348596134143127.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --vhdl --config=C:/Users/osour/AppData/Local/Temp/alt9310_7078348596134143127.dir/0004_jtag_uart_0_gen//system2_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/osour/AppData/Local/Temp/alt9310_7078348596134143127.dir/0004_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'system2_jtag_uart_0'
Info: jtag_uart_0: "system2" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "system2" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'system2_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system2_onchip_memory2_0 --dir=C:/Users/osour/AppData/Local/Temp/alt9310_7078348596134143127.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --vhdl --config=C:/Users/osour/AppData/Local/Temp/alt9310_7078348596134143127.dir/0005_onchip_memory2_0_gen//system2_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/osour/AppData/Local/Temp/alt9310_7078348596134143127.dir/0005_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'system2_onchip_memory2_0'
Info: onchip_memory2_0: "system2" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "system2" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "system2" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "system2" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'system2_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/21.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/21.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=system2_nios2_gen2_0_cpu --dir=C:/Users/osour/AppData/Local/Temp/alt9310_7078348596134143127.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/21.1/quartus/bin64/ --verilog --config=C:/Users/osour/AppData/Local/Temp/alt9310_7078348596134143127.dir/0008_cpu_gen//system2_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/osour/AppData/Local/Temp/alt9310_7078348596134143127.dir/0008_cpu_gen/  ]
Info: cpu: # 2022.11.14 16:26:35 (*) Starting Nios II generation
Info: cpu: # 2022.11.14 16:26:35 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.11.14 16:26:35 (*)   Creating all objects for CPU
Info: cpu: # 2022.11.14 16:26:36 (*)   Creating 'C:/Users/osour/AppData/Local/Temp/alt9310_7078348596134143127.dir/0008_cpu_gen//system2_nios2_gen2_0_cpu_nios2_waves.do'
Info: cpu: # 2022.11.14 16:26:36 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.11.14 16:26:36 (*)   Creating plain-text RTL
Info: cpu: # 2022.11.14 16:26:36 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'system2_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: DaisyPort_0_avalon_slave_0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "DaisyPort_0_avalon_slave_0_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2/simulation/submodules/altera_merlin_arbitrator.sv
Info: DaisyPort_0_avalon_slave_0_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "DaisyPort_0_avalon_slave_0_rsp_width_adapter"
Info: Reusing file C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2/simulation/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: system2: Done "system2" with 33 modules, 64 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\osour\Desktop\EmbSys\Lab2.2\hw\quartus\system2\system2.spd --output-directory=C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\osour\Desktop\EmbSys\Lab2.2\hw\quartus\system2\system2.spd --output-directory=C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	31 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\osour\Desktop\EmbSys\Lab2.2\hw\quartus\system2.qsys --block-symbol-file --output-directory=C:\Users\osour\Desktop\EmbSys\Lab2.2\hw\quartus\system2 --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading quartus/system2.qsys
Progress: Reading input file
Progress: Adding ClockDivider_0 [ClockDivider 1.0]
Progress: Parameterizing module ClockDivider_0
Progress: Adding DaisyPort_0 [DaisyPort 1.0]
Progress: Parameterizing module DaisyPort_0
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 21.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 21.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system2.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\osour\Desktop\EmbSys\Lab2.2\hw\quartus\system2.qsys --synthesis=VHDL --output-directory=C:\Users\osour\Desktop\EmbSys\Lab2.2\hw\quartus\system2\synthesis --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading quartus/system2.qsys
Progress: Reading input file
Progress: Adding ClockDivider_0 [ClockDivider 1.0]
Progress: Parameterizing module ClockDivider_0
Progress: Adding DaisyPort_0 [DaisyPort 1.0]
Progress: Parameterizing module DaisyPort_0
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 21.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 21.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system2.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system2: Generating system2 "system2" for QUARTUS_SYNTH
Info: ClockDivider_0: "system2" instantiated ClockDivider "ClockDivider_0"
Info: DaisyPort_0: "system2" instantiated DaisyPort "DaisyPort_0"
Info: jtag_uart_0: Starting RTL generation for module 'system2_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system2_jtag_uart_0 --dir=C:/Users/osour/AppData/Local/Temp/alt9310_7078348596134143127.dir/0033_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/osour/AppData/Local/Temp/alt9310_7078348596134143127.dir/0033_jtag_uart_0_gen//system2_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'system2_jtag_uart_0'
Info: jtag_uart_0: "system2" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "system2" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'system2_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system2_onchip_memory2_0 --dir=C:/Users/osour/AppData/Local/Temp/alt9310_7078348596134143127.dir/0034_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/osour/AppData/Local/Temp/alt9310_7078348596134143127.dir/0034_onchip_memory2_0_gen//system2_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'system2_onchip_memory2_0'
Info: onchip_memory2_0: "system2" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "system2" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "system2" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "system2" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'system2_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/21.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/21.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=system2_nios2_gen2_0_cpu --dir=C:/Users/osour/AppData/Local/Temp/alt9310_7078348596134143127.dir/0037_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/21.1/quartus/bin64/ --verilog --config=C:/Users/osour/AppData/Local/Temp/alt9310_7078348596134143127.dir/0037_cpu_gen//system2_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.11.14 16:26:52 (*) Starting Nios II generation
Info: cpu: # 2022.11.14 16:26:52 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.11.14 16:26:52 (*)   Creating all objects for CPU
Info: cpu: # 2022.11.14 16:26:53 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.11.14 16:26:53 (*)   Creating plain-text RTL
Info: cpu: # 2022.11.14 16:26:53 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'system2_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: DaisyPort_0_avalon_slave_0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "DaisyPort_0_avalon_slave_0_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: DaisyPort_0_avalon_slave_0_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "DaisyPort_0_avalon_slave_0_rsp_width_adapter"
Info: Reusing file C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: system2: Done "system2" with 33 modules, 57 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
