<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Paparazzi UAS: sw/airborne/arch/lpc21/include/lpcTMR.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="penguin_icon.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Paparazzi UAS
   &#160;<span id="projectnumber">v5.18.0_stable</span>
   </div>
   <div id="projectbrief">Paparazzi is a free software Unmanned Aircraft System.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('lpcTMR_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">lpcTMR.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="lpcTMR_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/******************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * $RCSfile$</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * $Revision$</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Header file for Philips LPC ARM Processors.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Copyright 2004 R O SoftWare</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * No guarantees, warrantees, or promises, implied or otherwise.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * May be used for hobby or commercial purposes provided copyright</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * notice remains intact.</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *****************************************************************************/</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef INC_LPC_TMR_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define INC_LPC_TMR_H</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160; </div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">// Timer &amp; PWM Registers</span></div>
<div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html">   18</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;{</div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;  <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> ir;                             <span class="comment">// Interrupt Register</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;  <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> tcr;                            <span class="comment">// Timer Control Register</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;  <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> tc;                             <span class="comment">// Timer Counter</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;  <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> pr;                             <span class="comment">// Prescale Register</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;  <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> pc;                             <span class="comment">// Prescale Counter Register</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;  <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> mcr;                            <span class="comment">// Match Control Register</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;  <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> mr0;                            <span class="comment">// Match Register 0</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;  <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> mr1;                            <span class="comment">// Match Register 1</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;  <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> mr2;                            <span class="comment">// Match Register 2</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;  <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> mr3;                            <span class="comment">// Match Register 3</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;  <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> ccr;                            <span class="comment">// Capture Control Register</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> cr0;                            <span class="comment">// Capture Register 0</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#ab4aa8fa12fbcb938b1849d1b3cf2708f">   32</a></span>&#160;  <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> cr1;                            <span class="comment">// Capture Register 1</span></div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#ac9b2ae8c3baca3057cc1e697c839ed78">   33</a></span>&#160;  <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> cr2;                            <span class="comment">// Capture Register 2</span></div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a5fc0600afb67c36e4357dfc04a2c3659">   34</a></span>&#160;  <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> cr3;                            <span class="comment">// Capture Register 3</span></div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a8b57106d14e8cc93d55a5cfd60969d54">   35</a></span>&#160;  <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> emr;                            <span class="comment">// External Match Register</span></div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a15f695ddb1b596d89d146eb3206e5f40">   36</a></span>&#160;  <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> mr4;                            <span class="comment">// Match Register 4</span></div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a966302486f9d84b26b730c4a0233c4fe">   37</a></span>&#160;  <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> mr5;                            <span class="comment">// Match Register 5</span></div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a7743f58da3312eede5236a7b376063a9">   38</a></span>&#160;  <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> mr6;                            <span class="comment">// Match Register 6</span></div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a9ff97f6daa00cb8eef7378a856d63728">   39</a></span>&#160;  <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> pcr;                            <span class="comment">// Control Register</span></div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a3e9f7b004d0a3faf83c216a193baa97f">   40</a></span>&#160;  <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> ler;                            <span class="comment">// Latch Enable Register</span></div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a237605e192d9ce7eabb1506989b71b9f">   41</a></span>&#160;} <a class="code" href="lpcTMR_8h.html#structpwmTmrRegs__t">pwmTmrRegs_t</a>;</div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#aad5ecd629bbc416be39cd453ae2e3e0d">   42</a></span>&#160; </div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#ab10c5987d0a9a7f1343d0c15e8fb4d47">   43</a></span>&#160;<span class="comment">// Timer Interrupt Register Bit Definitions</span></div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a527e3af30170c74b75ba90f8bc07c975">   44</a></span>&#160;<span class="preprocessor">#define TIR_MR0I    (1 &lt;&lt; 0)            // Interrupt flag for match channel 0</span></div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a1e60922e00ed457f9e9a218be8e3bf32">   45</a></span>&#160;<span class="preprocessor">#define TIR_MR1I    (1 &lt;&lt; 1)            // Interrupt flag for match channel 1</span></div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a1c47fd842492d0d8738212eae1ecfb24">   46</a></span>&#160;<span class="preprocessor">#define TIR_MR2I    (1 &lt;&lt; 2)            // Interrupt flag for match channel 2</span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#add927f992883175661c6bd43fec82604">   47</a></span>&#160;<span class="preprocessor">#define TIR_MR3I    (1 &lt;&lt; 3)            // Interrupt flag for match channel 3</span></div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#aa5736fe7bdb6ec8ff3d35af3c38da343">   48</a></span>&#160;<span class="preprocessor">#define TIR_CR0I    (1 &lt;&lt; 4)            // Interrupt flag for capture channel 0 event</span></div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a3b30749ed3cf857ce272175f6b69ac56">   49</a></span>&#160;<span class="preprocessor">#define TIR_CR1I    (1 &lt;&lt; 5)            // Interrupt flag for capture channel 1 event</span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#ae08446522a633dcb59d52c15f368280b">   50</a></span>&#160;<span class="preprocessor">#define TIR_CR2I    (1 &lt;&lt; 6)            // Interrupt flag for capture channel 2 event</span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#ac3082a2fc8712d4a40e9a1304f45e556">   51</a></span>&#160;<span class="preprocessor">#define TIR_CR3I    (1 &lt;&lt; 7)            // Interrupt flag for capture channel 3 event</span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#ae780cffbca7d4c26752b03828caf25e6">   52</a></span>&#160; </div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">// Timer Control Register Bit Definitions</span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#ae188eab13f42d29b5acd3d1b8c89ab2c">   54</a></span>&#160;<span class="preprocessor">#define TCR_ENABLE  (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a1c9704536555d56c6208f4a81cba481a">   55</a></span>&#160;<span class="preprocessor">#define TCR_RESET   (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160; </div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160; </div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">// Timer Match Control Register Bit Definitions</span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a225d2f2a139843cf373ef6b6aebe540f">   59</a></span>&#160;<span class="preprocessor">#define TMCR_MR0_I  (1 &lt;&lt; 0)            // Enable Interrupt when MR0 matches TC</span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a3ee96dd14e54e974712e155abad4f1e8">   60</a></span>&#160;<span class="preprocessor">#define TMCR_MR0_R  (1 &lt;&lt; 1)            // Enable Reset of TC upon MR0 match</span></div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#aba9b0378ade0f7d48bbe81c6d7b7c287">   61</a></span>&#160;<span class="preprocessor">#define TMCR_MR0_S  (1 &lt;&lt; 2)            // Enable Stop of TC upon MR0 match</span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a280da1b0c25c135962d7e1e5afdfa676">   62</a></span>&#160;<span class="preprocessor">#define TMCR_MR1_I  (1 &lt;&lt; 3)            // Enable Interrupt when MR1 matches TC</span></div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#ad7e4ec6f2666a18fd73e9f015d85a5ba">   63</a></span>&#160;<span class="preprocessor">#define TMCR_MR1_R  (1 &lt;&lt; 4)            // Enable Reset of TC upon MR1 match</span></div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a6d4f3f0d2a15366ee483dea534539195">   64</a></span>&#160;<span class="preprocessor">#define TMCR_MR1_S  (1 &lt;&lt; 5)            // Enable Stop of TC upon MR1 match</span></div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#aede3a2a994c47b1f5433f515c6aad40d">   65</a></span>&#160;<span class="preprocessor">#define TMCR_MR2_I  (1 &lt;&lt; 6)            // Enable Interrupt when MR2 matches TC</span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#ad5bcefde8e0ff8ca4db6aea5236661c7">   66</a></span>&#160;<span class="preprocessor">#define TMCR_MR2_R  (1 &lt;&lt; 7)            // Enable Reset of TC upon MR2 match</span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a15b909057db1e5b16742f7aaadf69aea">   67</a></span>&#160;<span class="preprocessor">#define TMCR_MR2_S  (1 &lt;&lt; 8)            // Enable Stop of TC upon MR2 match</span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#afd476f4574d551bc67814df3e5277a33">   68</a></span>&#160;<span class="preprocessor">#define TMCR_MR3_I  (1 &lt;&lt; 9)            // Enable Interrupt when MR3 matches TC</span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a5d9fec315c74a633b6966ad526a53e21">   69</a></span>&#160;<span class="preprocessor">#define TMCR_MR3_R  (1 &lt;&lt; 10)           // Enable Reset of TC upon MR3 match</span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#aea1cfd08d8980a7fec13249b6f5e58d7">   70</a></span>&#160;<span class="preprocessor">#define TMCR_MR3_S  (1 &lt;&lt; 11)           // Enable Stop of TC upon MR3 match</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160; </div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">/* PWMIR ( Interrupt Register ) bits definitions      */</span></div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a1619a385ef8bd12867b7ef4f99cd3c6d">   73</a></span>&#160;<span class="preprocessor">#define PWMIR_MR0I  _BV(0)            </span><span class="comment">/* Interrupt flag for match channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#abbf99f7de9a23b941f3942c18eca096c">   74</a></span>&#160;<span class="preprocessor">#define PWMIR_MR1I  _BV(1)            </span><span class="comment">/* Interrupt flag for match channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#ac5452c36ad00ae581e913caeb71eca15">   75</a></span>&#160;<span class="preprocessor">#define PWMIR_MR2I  _BV(2)            </span><span class="comment">/* Interrupt flag for match channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#abb9336cf908e8d3ca20ef01c2ad89dba">   76</a></span>&#160;<span class="preprocessor">#define PWMIR_MR3I  _BV(3)            </span><span class="comment">/* Interrupt flag for match channel 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#ac68c6fe50521bdf03addb631d3b6b578">   77</a></span>&#160;<span class="preprocessor">#define PWMIR_MR4I  _BV(8)            </span><span class="comment">/* Interrupt flag for match channel 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#acc43f56abe9b6268285a5ae26cdc31e0">   78</a></span>&#160;<span class="preprocessor">#define PWMIR_MR5I  _BV(9)            </span><span class="comment">/* Interrupt flag for match channel 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#ab526a40c3408bc9c0a8241738180d5a2">   79</a></span>&#160;<span class="preprocessor">#define PWMIR_MR6I  _BV(10)           </span><span class="comment">/* Interrupt flag for match channel 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a1d2dc87805a649d0aff1cb9b2aec07fb">   80</a></span>&#160;<span class="preprocessor">#define PWMIR_MASK  (0x070F)</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160; </div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/* PWMTCR ( Timer Control Register ) bits definitions */</span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#af8c43413734c320b4f46cab1ebbf2c7e">   83</a></span>&#160;<span class="preprocessor">#define PWMTCR_COUNTER_ENABLE _BV(0) </span><span class="comment">/* enable PWM timer counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a8e01f233e96db0313117572e7241d2e1">   84</a></span>&#160;<span class="preprocessor">#define PWMTCR_COUNTER_RESET  _BV(1) </span><span class="comment">/* reset PWM timer counter  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#aede58916fb7ea391f0c399099fd19c34">   85</a></span>&#160;<span class="preprocessor">#define PWMTCR_PWM_ENABLE     _BV(3) </span><span class="comment">/* enable PWM mode          */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160; </div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/* PWMMCR ( Match Control Register ) bits definitions */</span></div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#ab9ef214628ac6cae912474e9269bb6be">   88</a></span>&#160;<span class="preprocessor">#define PWMMCR_MR0I (1 &lt;&lt; 0)   </span><span class="comment">/* enable interrupt on match channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a7cfc38eef54efdfeda7964b9059e63e6">   89</a></span>&#160;<span class="preprocessor">#define PWMMCR_MR0R (1 &lt;&lt; 1)   </span><span class="comment">/* enable reset on match channel 0     */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#af2b0e4b4772ec92c1cd8efc78f566a8c">   90</a></span>&#160;<span class="preprocessor">#define PWMMCR_MR0S (1 &lt;&lt; 2)   </span><span class="comment">/* enable stop on match channel 0      */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#abfc0dc35ffd59add7e3ae95547da43e6">   91</a></span>&#160;<span class="preprocessor">#define PWMMCR_MR1I (1 &lt;&lt; 3)   </span><span class="comment">/* enable interrupt on match channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#ae3cd0add92c6d5a27544f997a894c0c4">   92</a></span>&#160;<span class="preprocessor">#define PWMMCR_MR1R (1 &lt;&lt; 4)   </span><span class="comment">/* enable reset on match channel 1     */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a22e2f602386d7cc39e83183767d68b88">   93</a></span>&#160;<span class="preprocessor">#define PWMMCR_MR1S (1 &lt;&lt; 5)   </span><span class="comment">/* enable stop on match channel 1      */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#aa662a3d0e43c433727a362e5e551ab63">   94</a></span>&#160;<span class="preprocessor">#define PWMMCR_MR2I (1 &lt;&lt; 6)   </span><span class="comment">/* enable interrupt on match channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#aee73194e1602efcff7c5259fe6c3771f">   95</a></span>&#160;<span class="preprocessor">#define PWMMCR_MR2R (1 &lt;&lt; 7)   </span><span class="comment">/* enable reset on match channel 2     */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a820a0cbb8297242c933850950cf739f4">   96</a></span>&#160;<span class="preprocessor">#define PWMMCR_MR2S (1 &lt;&lt; 8)   </span><span class="comment">/* enable stop on match channel 2      */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#af527823dc3522b0fd9f56f7022a9e206">   97</a></span>&#160;<span class="preprocessor">#define PWMMCR_MR3I (1 &lt;&lt; 9)   </span><span class="comment">/* enable interrupt on match channel 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a19a5a5e9ace632485acc8843e707e77a">   98</a></span>&#160;<span class="preprocessor">#define PWMMCR_MR3R (1 &lt;&lt; 10)  </span><span class="comment">/* enable reset on match channel 3     */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a0015ae6f3c1e5d4a7b0f991083871219">   99</a></span>&#160;<span class="preprocessor">#define PWMMCR_MR3S (1 &lt;&lt; 11)  </span><span class="comment">/* enable stop on match channel 3      */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a71b423b3cfd4d20b5035977dc4d6807f">  100</a></span>&#160;<span class="preprocessor">#define PWMMCR_MR4I (1 &lt;&lt; 12)  </span><span class="comment">/* enable interrupt on match channel 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#ac9fd0831fc9aec04aab1230ea79c46e1">  101</a></span>&#160;<span class="preprocessor">#define PWMMCR_MR4R (1 &lt;&lt; 13)  </span><span class="comment">/* enable reset on match channel 4     */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#ac55e9bc922b0beccebcf629b968d68a3">  102</a></span>&#160;<span class="preprocessor">#define PWMMCR_MR4S (1 &lt;&lt; 14)  </span><span class="comment">/* enable stop on match channel 4      */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#ac9e569567f418419bc7ad2da2cb41894">  103</a></span>&#160;<span class="preprocessor">#define PWMMCR_MR5I (1 &lt;&lt; 15)  </span><span class="comment">/* enable interrupt on match channel 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#ada9a6caeb24712fce71206fd4c8dae01">  104</a></span>&#160;<span class="preprocessor">#define PWMMCR_MR5R (1 &lt;&lt; 16)  </span><span class="comment">/* enable reset on match channel 5     */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a6d0d0c11b215d086af80f8797cb5eac0">  105</a></span>&#160;<span class="preprocessor">#define PWMMCR_MR5S (1 &lt;&lt; 17)  </span><span class="comment">/* enable stop on match channel 5      */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a5cdb52240812a6f12252a113f0394195">  106</a></span>&#160;<span class="preprocessor">#define PWMMCR_MR6I (1 &lt;&lt; 18)  </span><span class="comment">/* enable interrupt on match channel 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a25c9fc160d28c4a8d0fc3a2584ffb43f">  107</a></span>&#160;<span class="preprocessor">#define PWMMCR_MR6R (1 &lt;&lt; 19)  </span><span class="comment">/* enable reset on match channel 6     */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a72dc18a8a23a184f15cd6c9019b306da">  108</a></span>&#160;<span class="preprocessor">#define PWMMCR_MR6S (1 &lt;&lt; 20)  </span><span class="comment">/* enable stop on match channel 6      */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160; </div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">/* PWMPCR ( Control Register ) bit definitions */</span></div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a88aa3e89496a3b826beaa56a192b7910">  111</a></span>&#160;<span class="preprocessor">#define PWMPCR_SEL2 _BV(2)     </span><span class="comment">/* select double edge for PWM2 output  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#aa8c3fc3f28813f2034208b10309bf7cc">  112</a></span>&#160;<span class="preprocessor">#define PWMPCR_SEL3 _BV(3)     </span><span class="comment">/* select double edge for PWM3 output  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#af6f711634e29b86935b53b1144da6d47">  113</a></span>&#160;<span class="preprocessor">#define PWMPCR_SEL4 _BV(4)     </span><span class="comment">/* select double edge for PWM4 output  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a9045ae13eeee6ece1aecb81a5a6d1b6a">  114</a></span>&#160;<span class="preprocessor">#define PWMPCR_SEL5 _BV(5)     </span><span class="comment">/* select double edge for PWM5 output  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#adb67538608f0e79954f2861eb5bc2bdb">  115</a></span>&#160;<span class="preprocessor">#define PWMPCR_SEL6 _BV(6)     </span><span class="comment">/* select double edge for PWM6 output  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#ab3a8718f89e4233879d6d939c0b1c9b3">  116</a></span>&#160;<span class="preprocessor">#define PWMPCR_ENA1 _BV(9)     </span><span class="comment">/* PWM1 output enabled                 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a303de67f066363717c89076405f9e59a">  117</a></span>&#160;<span class="preprocessor">#define PWMPCR_ENA2 _BV(10)    </span><span class="comment">/* PWM2 output enabled                 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a88ea3ba18b96e4594f311da398a6b414">  118</a></span>&#160;<span class="preprocessor">#define PWMPCR_ENA3 _BV(11)    </span><span class="comment">/* PWM3 output enabled                 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a1caf052ee0bb9476ef833b6435230cb7">  119</a></span>&#160;<span class="preprocessor">#define PWMPCR_ENA4 _BV(12)    </span><span class="comment">/* PWM4 output enabled                 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a1b54298146855560828a13c110d2b630">  120</a></span>&#160;<span class="preprocessor">#define PWMPCR_ENA5 _BV(13)    </span><span class="comment">/* PWM5 output enabled                 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a997df02366ba2208783419ffdaee6066">  121</a></span>&#160;<span class="preprocessor">#define PWMPCR_ENA6 _BV(14)    </span><span class="comment">/* PWM6 output enabled                 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160; </div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">/* PWMLER ( Latch Enable Register ) bit definitions */</span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#affae87152eb7bf40ab68a0e7f81b786f">  124</a></span>&#160;<span class="preprocessor">#define PWMLER_LATCH0 _BV(0)   </span><span class="comment">/* latch last MATCH0 register value    */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#aca95f90a02df9308c9e1d41a9f77e309">  125</a></span>&#160;<span class="preprocessor">#define PWMLER_LATCH1 _BV(1)   </span><span class="comment">/* latch last MATCH1 register value    */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a0d7b8ab90af9b13a87c2296c6f03e107">  126</a></span>&#160;<span class="preprocessor">#define PWMLER_LATCH2 _BV(2)   </span><span class="comment">/* latch last MATCH2 register value    */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#acd514f7f2c8bdee925d4e4755d4838fc">  127</a></span>&#160;<span class="preprocessor">#define PWMLER_LATCH3 _BV(3)   </span><span class="comment">/* latch last MATCH3 register value    */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#ab126e26886e310e2744d702665c634f8">  128</a></span>&#160;<span class="preprocessor">#define PWMLER_LATCH4 _BV(4)   </span><span class="comment">/* latch last MATCH4 register value    */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a83a88d5129a701f5153f5cfd89ffe774">  129</a></span>&#160;<span class="preprocessor">#define PWMLER_LATCH5 _BV(5)   </span><span class="comment">/* latch last MATCH5 register value    */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#af86180ea46594634fae14939297925a4">  130</a></span>&#160;<span class="preprocessor">#define PWMLER_LATCH6 _BV(6)   </span><span class="comment">/* latch last MATCH6 register value    */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160; </div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160; </div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">// Timer Capture Control Register Bit Definitions</span></div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#ab0b6e43bcf0fd055fb66e6f4de05b909">  134</a></span>&#160;<span class="preprocessor">#define TCCR_CR0_R (1 &lt;&lt; 0)            // Enable Rising edge on CAPn.0 will load TC to CR0</span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a019a468830c379351f41c9798f13cf5b">  135</a></span>&#160;<span class="preprocessor">#define TCCR_CR0_F (1 &lt;&lt; 1)            // Enable Falling edge on CAPn.0 will load TC to CR0</span></div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a1be88b3018fde65be6c681dacff94b49">  136</a></span>&#160;<span class="preprocessor">#define TCCR_CR0_I (1 &lt;&lt; 2)            // Enable Interrupt on load of CR0</span></div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a036f44c2c1ae368d88498202f27a62ee">  137</a></span>&#160;<span class="preprocessor">#define TCCR_CR1_R (1 &lt;&lt; 3)            // Enable Rising edge on CAPn.1 will load TC to CR1</span></div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a4686110a7661375703de624fc23a81c5">  138</a></span>&#160;<span class="preprocessor">#define TCCR_CR1_F (1 &lt;&lt; 4)            // Enable Falling edge on CAPn.1 will load TC to CR1</span></div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#af2013e8881181561143e26a2218a6eac">  139</a></span>&#160;<span class="preprocessor">#define TCCR_CR1_I (1 &lt;&lt; 5)            // Enable Interrupt on load of CR1</span></div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a5eec1c942db3f69ded0ba0fd3046d51a">  140</a></span>&#160;<span class="preprocessor">#define TCCR_CR2_R (1 &lt;&lt; 6)            // Enable Rising edge on CAPn.2 will load TC to CR2</span></div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#abf1ba8d724e3c6b96029cade01c37b78">  141</a></span>&#160;<span class="preprocessor">#define TCCR_CR2_F (1 &lt;&lt; 7)            // Enable Falling edge on CAPn.2 will load TC to CR2</span></div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#ac8de305aad560d5668b182aef40a978e">  142</a></span>&#160;<span class="preprocessor">#define TCCR_CR2_I (1 &lt;&lt; 8)            // Enable Interrupt on load of CR2</span></div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#ac33637defb0de7c842c8a4adbfcc7036">  143</a></span>&#160;<span class="preprocessor">#define TCCR_CR3_R (1 &lt;&lt; 9)            // Enable Rising edge on CAPn.3 will load TC to CR3</span></div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a4c1ec4abf441dae8f4cd7f083f240049">  144</a></span>&#160;<span class="preprocessor">#define TCCR_CR3_F (1 &lt;&lt; 10)           // Enable Falling edge on CAPn.3 will load TC to CR3</span></div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a7440b9eb671232aedf8d91718bd0324b">  145</a></span>&#160;<span class="preprocessor">#define TCCR_CR3_I (1 &lt;&lt; 11)           // Enable Interrupt on load of CR3</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160; </div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160; </div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">// Timer External Match Register</span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#acbcd7082ade4a1f232fa2b85b20ae155">  149</a></span>&#160;<span class="preprocessor">#define TEMR_EM0    (1 &lt;&lt; 0)             // reflects state of output match 0</span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#ad6204fd25b98b4e34f9840ef0e1df299">  150</a></span>&#160;<span class="preprocessor">#define TEMR_EM1    (1 &lt;&lt; 1)             // reflects state of output match 1</span></div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a9752f3c1395d00a25511ffcc6e8039cb">  151</a></span>&#160;<span class="preprocessor">#define TEMR_EM2    (1 &lt;&lt; 2)             // reflects state of output match 2</span></div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#af1526109946661bb39bd01649a4d87fa">  152</a></span>&#160;<span class="preprocessor">#define TEMR_EM3    (1 &lt;&lt; 3)             // reflects state of output match 3</span></div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a4f7226ec9235f35639bd18fd5fe3293f">  153</a></span>&#160;<span class="preprocessor">#define TEMR_EMC0_0 (0 &lt;&lt; 4)             // configure match 0 pin behaviour</span></div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#aba8d13e975790b417f9a2d1efdfac4c8">  154</a></span>&#160;<span class="preprocessor">#define TEMR_EMC0_1 (1 &lt;&lt; 4)             // configure match 0 pin behaviour</span></div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a862bc9eb489da67bd5435e375565b591">  155</a></span>&#160;<span class="preprocessor">#define TEMR_EMC0_2 (2 &lt;&lt; 4)             // configure match 0 pin behaviour</span></div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#acd13ef92b1924f6003c30e19f59a8ec0">  156</a></span>&#160;<span class="preprocessor">#define TEMR_EMC0_3 (3 &lt;&lt; 4)             // configure match 0 pin behaviour</span></div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#aefe5434676d53321ace7da8067a81847">  157</a></span>&#160;<span class="preprocessor">#define TEMR_EMC1_0 (0 &lt;&lt; 6)             // configure match 1 pin behaviour</span></div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a1ff752b739cadff4ccbb3cc736f4ce4e">  158</a></span>&#160;<span class="preprocessor">#define TEMR_EMC1_1 (1 &lt;&lt; 6)             // configure match 1 pin behaviour</span></div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a92ae3ae73a7e3e0c1487fbf27cce0108">  159</a></span>&#160;<span class="preprocessor">#define TEMR_EMC1_2 (2 &lt;&lt; 6)             // configure match 1 pin behaviour</span></div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a3aa3d0adc382019fc378c3aee1d6d60c">  160</a></span>&#160;<span class="preprocessor">#define TEMR_EMC1_3 (3 &lt;&lt; 6)             // configure match 0 pin behaviour</span></div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a31d1839939448a902444057c748063fa">  161</a></span>&#160;<span class="preprocessor">#define TEMR_EMC2_0 (0 &lt;&lt; 8)             // configure match 1 pin behaviour</span></div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a6a968e1b387623b0994fc167ef2f8998">  162</a></span>&#160;<span class="preprocessor">#define TEMR_EMC2_1 (1 &lt;&lt; 8)             // configure match 1 pin behaviour</span></div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#af98cb912f976b7f6a305be8d7cd12f15">  163</a></span>&#160;<span class="preprocessor">#define TEMR_EMC2_2 (2 &lt;&lt; 8)             // configure match 1 pin behaviour</span></div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a702180f4ad9a29ef2a76aa6cc88816e4">  164</a></span>&#160;<span class="preprocessor">#define TEMR_EMC2_3 (3 &lt;&lt; 8)             // configure match 0 pin behaviour</span></div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#ae304de452acc35e6e5c812f2b993af49">  165</a></span>&#160;<span class="preprocessor">#define TEMR_EMC3_0 (0 &lt;&lt; 10)            // configure match 1 pin behaviour</span></div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a09f97c0fcbbbee0ebc41004db81e8a40">  166</a></span>&#160;<span class="preprocessor">#define TEMR_EMC3_1 (1 &lt;&lt; 10)            // configure match 1 pin behaviour</span></div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#aba8db5e8224f9ababef7ece9598a8107">  167</a></span>&#160;<span class="preprocessor">#define TEMR_EMC3_2 (2 &lt;&lt; 10)            // configure match 1 pin behaviour</span></div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="lpcTMR_8h.html#a98f05ecb4f557c2d24b257052b9e739f">  168</a></span>&#160;<span class="preprocessor">#define TEMR_EMC3_3 (3 &lt;&lt; 10)            // configure match 0 pin behaviour</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160; </div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160; </div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="aLPC21xx_8h_html_a4f017ef6e922d8496886a2533ed0b908"><div class="ttname"><a href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a></div><div class="ttdeci">#define REG32</div><div class="ttdef"><b>Definition:</b> <a href="LPC21xx_8h_source.html#l00020">LPC21xx.h:20</a></div></div>
<div class="ttc" id="alpcTMR_8h_html_structpwmTmrRegs__t"><div class="ttname"><a href="lpcTMR_8h.html#structpwmTmrRegs__t">pwmTmrRegs_t</a></div><div class="ttdef"><b>Definition:</b> <a href="lpcTMR_8h_source.html#l00018">lpcTMR.h:18</a></div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_01fcd3835fb4e7d9331b722d86291b65.html">sw</a></li><li class="navelem"><a class="el" href="dir_5e9153041680afc3c016fd52fa730b56.html">airborne</a></li><li class="navelem"><a class="el" href="dir_fc6475eb39ea0144fb6697b809fd11a9.html">arch</a></li><li class="navelem"><a class="el" href="dir_3f7617cb4a5e4fe5cc816b7b3bbdea3a.html">lpc21</a></li><li class="navelem"><a class="el" href="dir_106454a90d735ea8e812bb75c22c615b.html">include</a></li><li class="navelem"><a class="el" href="lpcTMR_8h.html">lpcTMR.h</a></li>
    <li class="footer">Generated on Tue Feb 1 2022 13:51:12 for Paparazzi UAS by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
