

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Thu Jul 25 12:34:43 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.146 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  30.000 ns|  30.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                   |                                                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                      Instance                                     |                              Module                              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dense_latency_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config2_s_fu_53          |dense_latency_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config2_s   |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
        |call_ret2_normalize_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config4_s_fu_59        |normalize_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config4_s       |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |call_ret3_relu_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_relu_config5_s_fu_87        |relu_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_relu_config5_s       |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |grp_dense_latency_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config6_s_fu_115         |dense_latency_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config6_s   |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
        |call_ret5_normalize_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config8_s_fu_143       |normalize_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config8_s       |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |call_ret_relu_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_relu_config9_s_fu_159        |relu_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_relu_config9_s       |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |call_ret6_dense_latency_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config10_s_fu_175  |dense_latency_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config10_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        4|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|    335|     2186|    49417|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       36|     -|
|Register             |        -|      -|     1508|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|    335|     3694|    49457|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     10|       ~0|       11|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      2|       ~0|        2|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------+---------+-----+------+-------+-----+
    |                                      Instance                                     |                              Module                              | BRAM_18K| DSP |  FF  |  LUT  | URAM|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------+---------+-----+------+-------+-----+
    |call_ret6_dense_latency_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config10_s_fu_175  |dense_latency_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config10_s  |        0|    2|     0|    425|    0|
    |grp_dense_latency_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config2_s_fu_53          |dense_latency_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config2_s   |        0|  252|  1753|  37245|    0|
    |grp_dense_latency_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config6_s_fu_115         |dense_latency_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config6_s   |        0|   54|   433|   9404|    0|
    |call_ret2_normalize_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config4_s_fu_59        |normalize_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config4_s       |        0|   15|     0|    862|    0|
    |call_ret5_normalize_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config8_s_fu_143       |normalize_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config8_s       |        0|   12|     0|    401|    0|
    |call_ret3_relu_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_relu_config5_s_fu_87        |relu_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_relu_config5_s       |        0|    0|     0|    720|    0|
    |call_ret_relu_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_relu_config9_s_fu_159        |relu_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_relu_config9_s       |        0|    0|     0|    360|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------+---------+-----+------+-------+-----+
    |Total                                                                              |                                                                  |        0|  335|  2186|  49417|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------+---------+-----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|   4|           2|           3|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |y_timed_input_ap_vld_in_sig  |   9|          2|    1|          2|
    |y_timed_input_ap_vld_preg    |   9|          2|    1|          2|
    |y_timed_input_blk_n          |   9|          2|    1|          2|
    |y_timed_input_in_sig         |   9|          2|  636|       1272|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  36|          8|  639|       1278|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+-----+----+-----+-----------+
    |            Name           |  FF | LUT| Bits| Const Bits|
    +---------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6    |    1|   0|    1|          0|
    |layer2_out_10_reg_710      |   12|   0|   12|          0|
    |layer2_out_11_reg_715      |   12|   0|   12|          0|
    |layer2_out_12_reg_720      |   12|   0|   12|          0|
    |layer2_out_13_reg_725      |   12|   0|   12|          0|
    |layer2_out_14_reg_730      |   12|   0|   12|          0|
    |layer2_out_15_reg_735      |   12|   0|   12|          0|
    |layer2_out_16_reg_740      |   12|   0|   12|          0|
    |layer2_out_17_reg_745      |   12|   0|   12|          0|
    |layer2_out_18_reg_750      |   12|   0|   12|          0|
    |layer2_out_19_reg_755      |   12|   0|   12|          0|
    |layer2_out_1_reg_665       |   12|   0|   12|          0|
    |layer2_out_20_reg_760      |   12|   0|   12|          0|
    |layer2_out_21_reg_765      |   12|   0|   12|          0|
    |layer2_out_22_reg_770      |   12|   0|   12|          0|
    |layer2_out_23_reg_775      |   12|   0|   12|          0|
    |layer2_out_2_reg_670       |   12|   0|   12|          0|
    |layer2_out_3_reg_675       |   12|   0|   12|          0|
    |layer2_out_4_reg_680       |   12|   0|   12|          0|
    |layer2_out_5_reg_685       |   12|   0|   12|          0|
    |layer2_out_6_reg_690       |   12|   0|   12|          0|
    |layer2_out_7_reg_695       |   12|   0|   12|          0|
    |layer2_out_8_reg_700       |   12|   0|   12|          0|
    |layer2_out_9_reg_705       |   12|   0|   12|          0|
    |layer2_out_reg_660         |   12|   0|   12|          0|
    |layer5_out_10_reg_830      |   12|   0|   12|          0|
    |layer5_out_11_reg_835      |   12|   0|   12|          0|
    |layer5_out_12_reg_840      |   12|   0|   12|          0|
    |layer5_out_13_reg_845      |   12|   0|   12|          0|
    |layer5_out_14_reg_850      |   12|   0|   12|          0|
    |layer5_out_15_reg_855      |   12|   0|   12|          0|
    |layer5_out_16_reg_860      |   12|   0|   12|          0|
    |layer5_out_17_reg_865      |   12|   0|   12|          0|
    |layer5_out_18_reg_870      |   12|   0|   12|          0|
    |layer5_out_19_reg_875      |   12|   0|   12|          0|
    |layer5_out_1_reg_785       |   12|   0|   12|          0|
    |layer5_out_20_reg_880      |   12|   0|   12|          0|
    |layer5_out_21_reg_885      |   12|   0|   12|          0|
    |layer5_out_22_reg_890      |   12|   0|   12|          0|
    |layer5_out_23_reg_895      |   12|   0|   12|          0|
    |layer5_out_2_reg_790       |   12|   0|   12|          0|
    |layer5_out_3_reg_795       |   12|   0|   12|          0|
    |layer5_out_4_reg_800       |   12|   0|   12|          0|
    |layer5_out_5_reg_805       |   12|   0|   12|          0|
    |layer5_out_6_reg_810       |   12|   0|   12|          0|
    |layer5_out_7_reg_815       |   12|   0|   12|          0|
    |layer5_out_8_reg_820       |   12|   0|   12|          0|
    |layer5_out_9_reg_825       |   12|   0|   12|          0|
    |layer5_out_reg_780         |   12|   0|   12|          0|
    |layer6_out_10_reg_950      |   12|   0|   12|          0|
    |layer6_out_11_reg_955      |   12|   0|   12|          0|
    |layer6_out_1_reg_905       |   12|   0|   12|          0|
    |layer6_out_2_reg_910       |   12|   0|   12|          0|
    |layer6_out_3_reg_915       |   12|   0|   12|          0|
    |layer6_out_4_reg_920       |   12|   0|   12|          0|
    |layer6_out_5_reg_925       |   12|   0|   12|          0|
    |layer6_out_6_reg_930       |   12|   0|   12|          0|
    |layer6_out_7_reg_935       |   12|   0|   12|          0|
    |layer6_out_8_reg_940       |   12|   0|   12|          0|
    |layer6_out_9_reg_945       |   12|   0|   12|          0|
    |layer6_out_reg_900         |   12|   0|   12|          0|
    |layer9_out_10_reg_1010     |   12|   0|   12|          0|
    |layer9_out_11_reg_1015     |   12|   0|   12|          0|
    |layer9_out_1_reg_965       |   12|   0|   12|          0|
    |layer9_out_2_reg_970       |   12|   0|   12|          0|
    |layer9_out_3_reg_975       |   12|   0|   12|          0|
    |layer9_out_4_reg_980       |   12|   0|   12|          0|
    |layer9_out_5_reg_985       |   12|   0|   12|          0|
    |layer9_out_6_reg_990       |   12|   0|   12|          0|
    |layer9_out_7_reg_995       |   12|   0|   12|          0|
    |layer9_out_8_reg_1000      |   12|   0|   12|          0|
    |layer9_out_9_reg_1005      |   12|   0|   12|          0|
    |layer9_out_reg_960         |   12|   0|   12|          0|
    |y_timed_input_ap_vld_preg  |    1|   0|    1|          0|
    |y_timed_input_preg         |  636|   0|  636|          0|
    +---------------------------+-----+----+-----+-----------+
    |Total                      | 1508|   0| 1508|          0|
    +---------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|      myproject|  return value|
|y_timed_input_ap_vld  |   in|    1|      ap_vld|  y_timed_input|       pointer|
|y_timed_input         |   in|  636|      ap_vld|  y_timed_input|       pointer|
|layer10_out           |  out|   12|      ap_vld|    layer10_out|       pointer|
|layer10_out_ap_vld    |  out|    1|      ap_vld|    layer10_out|       pointer|
+----------------------+-----+-----+------------+---------------+--------------+

