

================================================================
== Vitis HLS Report for 'A_IO_L2_in_boundary_x0'
================================================================
* Date:           Thu Sep  1 21:38:35 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.715 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   106706|   655570|  0.356 ms|  2.185 ms|  106706|  655570|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                          Loop Name                                          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- A_IO_L2_in_boundary_x0_loop_1_A_IO_L2_in_boundary_x0_loop_2_A_IO_L2_in_boundary_x0_loop_3  |   106496|   655360|   13 ~ 80|          -|          -|  8192|        no|
        | + A_IO_L2_in_boundary_x0_loop_5                                                             |        9|        9|         3|          1|          1|     8|       yes|
        | + A_IO_L2_in_boundary_x0_loop_6_A_IO_L2_in_boundary_x0_loop_7                               |       66|       66|         4|          1|          1|    64|       yes|
        | + A_IO_L2_in_boundary_x0_loop_9                                                             |        9|        9|         3|          1|          1|     8|       yes|
        | + A_IO_L2_in_boundary_x0_loop_10_A_IO_L2_in_boundary_x0_loop_11                             |       66|       66|         4|          1|          1|    64|       yes|
        |- A_IO_L2_in_boundary_x0_loop_12                                                             |      208|      208|        26|          -|          -|     8|        no|
        | + A_IO_L2_in_boundary_x0_loop_13                                                            |       24|       24|         3|          -|          -|     8|        no|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 4
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 1, D = 4, States = { 7 8 9 10 }
  Pipeline-2 : II = 1, D = 3, States = { 12 13 14 }
  Pipeline-3 : II = 1, D = 4, States = { 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 12 20 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 11 7 
7 --> 11 8 
8 --> 9 
9 --> 10 
10 --> 7 
11 --> 2 
12 --> 15 13 
13 --> 14 
14 --> 12 
15 --> 11 16 
16 --> 11 17 
17 --> 18 
18 --> 19 
19 --> 16 
20 --> 21 
21 --> 22 20 
22 --> 23 
23 --> 21 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_0_x083, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_7_x011, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_0_x083, void @empty_641, i32 0, i32 0, void @empty_440, i32 0, i32 0, void @empty_440, void @empty_440, void @empty_440, i32 0, i32 0, i32 0, i32 0, void @empty_440, void @empty_440"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_7_x011, void @empty_641, i32 0, i32 0, void @empty_440, i32 0, i32 0, void @empty_440, void @empty_440, void @empty_440, i32 0, i32 0, i32 0, i32 0, void @empty_440, void @empty_440"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%local_A_ping_V = alloca i64 1" [./dut.cpp:1236]   --->   Operation 28 'alloca' 'local_A_ping_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%local_A_pong_V = alloca i64 1" [./dut.cpp:1238]   --->   Operation 29 'alloca' 'local_A_pong_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln1236 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_ping_V, i64 666, i64 24, i64 18446744073709551615" [./dut.cpp:1236]   --->   Operation 30 'specmemcore' 'specmemcore_ln1236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln1238 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_pong_V, i64 666, i64 24, i64 18446744073709551615" [./dut.cpp:1238]   --->   Operation 31 'specmemcore' 'specmemcore_ln1238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln1249 = br void" [./dut.cpp:1249]   --->   Operation 32 'br' 'br_ln1249' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten29 = phi i14 0, void, i14 %add_ln890_209, void %.loopexit388"   --->   Operation 33 'phi' 'indvar_flatten29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten15 = phi i11 0, void, i11 %select_ln890, void %.loopexit388"   --->   Operation 34 'phi' 'indvar_flatten15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%c2_V = phi i6 0, void, i6 %select_ln691, void %.loopexit388"   --->   Operation 35 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%intra_trans_en = phi i1 0, void, i1 1, void %.loopexit388"   --->   Operation 36 'phi' 'intra_trans_en' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%arb_9 = phi i1 0, void, i1 %arb, void %.loopexit388"   --->   Operation 37 'phi' 'arb_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.76ns)   --->   "%add_ln890_209 = add i14 %indvar_flatten29, i14 1"   --->   Operation 38 'add' 'add_ln890_209' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.65ns)   --->   "%icmp_ln890 = icmp_eq  i14 %indvar_flatten29, i14 8192"   --->   Operation 39 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split26, void %.preheader.preheader"   --->   Operation 40 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_1_A_IO_L2_in_boundary_x0_loop_2_A_IO_L2_in_boundary_x0_loop_3_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.61ns)   --->   "%icmp_ln890_733 = icmp_eq  i11 %indvar_flatten15, i11 512"   --->   Operation 43 'icmp' 'icmp_ln890_733' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln1250)   --->   "%or_ln1249 = or i1 %icmp_ln890_733, i1 %intra_trans_en" [./dut.cpp:1249]   --->   Operation 44 'or' 'or_ln1249' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.12ns)   --->   "%xor_ln1249 = xor i1 %icmp_ln890_733, i1 1" [./dut.cpp:1249]   --->   Operation 45 'xor' 'xor_ln1249' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln1250)   --->   "%and_ln1249 = and i1 %arb_9, i1 %xor_ln1249" [./dut.cpp:1249]   --->   Operation 46 'and' 'and_ln1249' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.61ns)   --->   "%icmp_ln89069 = icmp_eq  i6 %c2_V, i6 32"   --->   Operation 47 'icmp' 'icmp_ln89069' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.12ns)   --->   "%and_ln1249_1 = and i1 %icmp_ln89069, i1 %xor_ln1249" [./dut.cpp:1249]   --->   Operation 48 'and' 'and_ln1249_1' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_2_A_IO_L2_in_boundary_x0_loop_3_str"   --->   Operation 49 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1250 = or i1 %and_ln1249_1, i1 %or_ln1249" [./dut.cpp:1250]   --->   Operation 50 'or' 'or_ln1250' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln1250)   --->   "%xor_ln1250 = xor i1 %icmp_ln89069, i1 1" [./dut.cpp:1250]   --->   Operation 51 'xor' 'xor_ln1250' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln1250)   --->   "%or_ln1250_1 = or i1 %icmp_ln890_733, i1 %xor_ln1250" [./dut.cpp:1250]   --->   Operation 52 'or' 'or_ln1250_1' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1250 = and i1 %and_ln1249, i1 %or_ln1250_1" [./dut.cpp:1250]   --->   Operation 53 'and' 'and_ln1250' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln1251 = specloopname void @_ssdm_op_SpecLoopName, void @empty_751" [./dut.cpp:1251]   --->   Operation 54 'specloopname' 'specloopname_ln1251' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln1255 = br i1 %and_ln1250, void %.preheader5.preheader, void %.preheader2.preheader" [./dut.cpp:1255]   --->   Operation 55 'br' 'br_ln1255' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader5"   --->   Operation 56 'br' 'br_ln890' <Predicate = (!icmp_ln890 & !and_ln1250)> <Delay = 0.38>
ST_2 : Operation 57 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader2"   --->   Operation 57 'br' 'br_ln890' <Predicate = (!icmp_ln890 & and_ln1250)> <Delay = 0.38>
ST_2 : Operation 58 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 58 'br' 'br_ln890' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%c4_V_9 = phi i4 %add_ln691_730, void %.split16, i4 0, void %.preheader5.preheader"   --->   Operation 59 'phi' 'c4_V_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.70ns)   --->   "%add_ln691_730 = add i4 %c4_V_9, i4 1"   --->   Operation 60 'add' 'add_ln691_730' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.65ns)   --->   "%icmp_ln890_736 = icmp_eq  i4 %c4_V_9, i4 8"   --->   Operation 61 'icmp' 'icmp_ln890_736' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 62 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln1260 = br i1 %icmp_ln890_736, void %.split16, void %.loopexit386" [./dut.cpp:1260]   --->   Operation 63 'br' 'br_ln1260' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.21>
ST_4 : Operation 64 [1/1] (1.21ns)   --->   "%tmp = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_7_x011" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'read' 'tmp' <Predicate = (!icmp_ln890_736)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 1.64>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln890_84 = zext i4 %c4_V_9"   --->   Operation 65 'zext' 'zext_ln890_84' <Predicate = (!icmp_ln890_736)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln890_84" [./dut.cpp:1267]   --->   Operation 66 'getelementptr' 'local_A_pong_V_addr' <Predicate = (!icmp_ln890_736)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln1260 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_440" [./dut.cpp:1260]   --->   Operation 67 'specpipeline' 'specpipeline_ln1260' <Predicate = (!icmp_ln890_736)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln1260 = specloopname void @_ssdm_op_SpecLoopName, void @empty_93" [./dut.cpp:1260]   --->   Operation 68 'specloopname' 'specloopname_ln1260' <Predicate = (!icmp_ln890_736)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.64ns)   --->   "%store_ln1267 = store i512 %tmp, i3 %local_A_pong_V_addr" [./dut.cpp:1267]   --->   Operation 69 'store' 'store_ln1267' <Predicate = (!icmp_ln890_736)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 70 'br' 'br_ln0' <Predicate = (!icmp_ln890_736)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.38>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln1271 = br i1 %or_ln1250, void %.loopexit388, void %.preheader3.preheader.preheader" [./dut.cpp:1271]   --->   Operation 71 'br' 'br_ln1271' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader3.preheader"   --->   Operation 72 'br' 'br_ln890' <Predicate = (or_ln1250)> <Delay = 0.38>

State 7 <SV = 4> <Delay = 1.71>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 %add_ln890_207, void %.preheader3, i7 0, void %.preheader3.preheader.preheader"   --->   Operation 73 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%c7_V_4 = phi i4 %add_ln691_734, void %.preheader3, i4 0, void %.preheader3.preheader.preheader"   --->   Operation 74 'phi' 'c7_V_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.70ns)   --->   "%add_ln890_207 = add i7 %indvar_flatten, i7 1"   --->   Operation 75 'add' 'add_ln890_207' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.59ns)   --->   "%icmp_ln890_739 = icmp_eq  i7 %indvar_flatten, i7 64"   --->   Operation 76 'icmp' 'icmp_ln890_739' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_739, void %.preheader3, void %.loopexit388.loopexit74"   --->   Operation 77 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.65ns)   --->   "%icmp_ln890_741 = icmp_eq  i4 %c7_V_4, i4 8"   --->   Operation 78 'icmp' 'icmp_ln890_741' <Predicate = (!icmp_ln890_739)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.35ns)   --->   "%select_ln1272 = select i1 %icmp_ln890_741, i4 0, i4 %c7_V_4" [./dut.cpp:1272]   --->   Operation 79 'select' 'select_ln1272' <Predicate = (!icmp_ln890_739)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.70ns)   --->   "%add_ln691_734 = add i4 %select_ln1272, i4 1"   --->   Operation 80 'add' 'add_ln691_734' <Predicate = (!icmp_ln890_739)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 5> <Delay = 1.64>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln890_86 = zext i4 %select_ln1272"   --->   Operation 81 'zext' 'zext_ln890_86' <Predicate = (!icmp_ln890_739)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_2 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln890_86" [./dut.cpp:1279]   --->   Operation 82 'getelementptr' 'local_A_ping_V_addr_2' <Predicate = (!icmp_ln890_739)> <Delay = 0.00>
ST_8 : Operation 83 [2/2] (1.64ns)   --->   "%local_A_ping_V_load_1 = load i3 %local_A_ping_V_addr_2" [./dut.cpp:1279]   --->   Operation 83 'load' 'local_A_ping_V_load_1' <Predicate = (!icmp_ln890_739)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 9 <SV = 6> <Delay = 1.64>
ST_9 : Operation 84 [1/2] (1.64ns)   --->   "%local_A_ping_V_load_1 = load i3 %local_A_ping_V_addr_2" [./dut.cpp:1279]   --->   Operation 84 'load' 'local_A_ping_V_load_1' <Predicate = (!icmp_ln890_739)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 10 <SV = 7> <Delay = 1.21>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_6_A_IO_L2_in_boundary_x0_loop_7_str"   --->   Operation 85 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_739)> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 86 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_739)> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%specpipeline_ln1274 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_440" [./dut.cpp:1274]   --->   Operation 87 'specpipeline' 'specpipeline_ln1274' <Predicate = (!icmp_ln890_739)> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln1274 = specloopname void @_ssdm_op_SpecLoopName, void @empty_95" [./dut.cpp:1274]   --->   Operation 88 'specloopname' 'specloopname_ln1274' <Predicate = (!icmp_ln890_739)> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_7_0_x083, i512 %local_A_ping_V_load_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 89 'write' 'write_ln174' <Predicate = (!icmp_ln890_739)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3.preheader"   --->   Operation 90 'br' 'br_ln0' <Predicate = (!icmp_ln890_739)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 1.03>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit388"   --->   Operation 91 'br' 'br_ln0' <Predicate = (!and_ln1250 & or_ln1250)> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit388"   --->   Operation 92 'br' 'br_ln0' <Predicate = (and_ln1250 & or_ln1250)> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.12ns)   --->   "%arb = xor i1 %and_ln1250, i1 1" [./dut.cpp:1319]   --->   Operation 93 'xor' 'arb' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 94 [1/1] (0.70ns)   --->   "%add_ln691_735 = add i6 %c2_V, i6 1"   --->   Operation 94 'add' 'add_ln691_735' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln691)   --->   "%or_ln691 = or i1 %and_ln1249_1, i1 %icmp_ln890_733"   --->   Operation 95 'or' 'or_ln691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 96 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln691 = select i1 %or_ln691, i6 1, i6 %add_ln691_735"   --->   Operation 96 'select' 'select_ln691' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.73ns)   --->   "%add_ln890_208 = add i11 %indvar_flatten15, i11 1"   --->   Operation 97 'add' 'add_ln890_208' <Predicate = (!icmp_ln890_733)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 98 [1/1] (0.30ns)   --->   "%select_ln890 = select i1 %icmp_ln890_733, i11 1, i11 %add_ln890_208"   --->   Operation 98 'select' 'select_ln890' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 99 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 12 <SV = 2> <Delay = 0.70>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%c4_V = phi i4 %add_ln691, void %.split10, i4 0, void %.preheader2.preheader"   --->   Operation 100 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %c4_V, i4 1"   --->   Operation 101 'add' 'add_ln691' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [1/1] (0.65ns)   --->   "%icmp_ln890_735 = icmp_eq  i4 %c4_V, i4 8"   --->   Operation 102 'icmp' 'icmp_ln890_735' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 103 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln1291 = br i1 %icmp_ln890_735, void %.split10, void %.loopexit387" [./dut.cpp:1291]   --->   Operation 104 'br' 'br_ln1291' <Predicate = true> <Delay = 0.00>

State 13 <SV = 3> <Delay = 1.21>
ST_13 : Operation 105 [1/1] (1.21ns)   --->   "%tmp_67 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_7_x011" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 105 'read' 'tmp_67' <Predicate = (!icmp_ln890_735)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 14 <SV = 4> <Delay = 1.64>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln890_83 = zext i4 %c4_V"   --->   Operation 106 'zext' 'zext_ln890_83' <Predicate = (!icmp_ln890_735)> <Delay = 0.00>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_1 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln890_83" [./dut.cpp:1298]   --->   Operation 107 'getelementptr' 'local_A_ping_V_addr_1' <Predicate = (!icmp_ln890_735)> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%specpipeline_ln1291 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_440" [./dut.cpp:1291]   --->   Operation 108 'specpipeline' 'specpipeline_ln1291' <Predicate = (!icmp_ln890_735)> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln1291 = specloopname void @_ssdm_op_SpecLoopName, void @empty_749" [./dut.cpp:1291]   --->   Operation 109 'specloopname' 'specloopname_ln1291' <Predicate = (!icmp_ln890_735)> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (1.64ns)   --->   "%store_ln1298 = store i512 %tmp_67, i3 %local_A_ping_V_addr_1" [./dut.cpp:1298]   --->   Operation 110 'store' 'store_ln1298' <Predicate = (!icmp_ln890_735)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 111 'br' 'br_ln0' <Predicate = (!icmp_ln890_735)> <Delay = 0.00>

State 15 <SV = 3> <Delay = 0.38>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln1302 = br i1 %or_ln1250, void %.loopexit388, void %.preheader1.preheader.preheader" [./dut.cpp:1302]   --->   Operation 112 'br' 'br_ln1302' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader1.preheader"   --->   Operation 113 'br' 'br_ln890' <Predicate = (or_ln1250)> <Delay = 0.38>

State 16 <SV = 4> <Delay = 1.71>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i7 %add_ln890, void %.preheader1, i7 0, void %.preheader1.preheader.preheader"   --->   Operation 114 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%c7_V_3 = phi i4 %add_ln691_733, void %.preheader1, i4 0, void %.preheader1.preheader.preheader"   --->   Operation 115 'phi' 'c7_V_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 116 [1/1] (0.70ns)   --->   "%add_ln890 = add i7 %indvar_flatten7, i7 1"   --->   Operation 116 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 117 [1/1] (0.59ns)   --->   "%icmp_ln890_738 = icmp_eq  i7 %indvar_flatten7, i7 64"   --->   Operation 117 'icmp' 'icmp_ln890_738' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_738, void %.preheader1, void %.loopexit388.loopexit"   --->   Operation 118 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 119 [1/1] (0.65ns)   --->   "%icmp_ln890_740 = icmp_eq  i4 %c7_V_3, i4 8"   --->   Operation 119 'icmp' 'icmp_ln890_740' <Predicate = (!icmp_ln890_738)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 120 [1/1] (0.35ns)   --->   "%select_ln1303 = select i1 %icmp_ln890_740, i4 0, i4 %c7_V_3" [./dut.cpp:1303]   --->   Operation 120 'select' 'select_ln1303' <Predicate = (!icmp_ln890_738)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 121 [1/1] (0.70ns)   --->   "%add_ln691_733 = add i4 %select_ln1303, i4 1"   --->   Operation 121 'add' 'add_ln691_733' <Predicate = (!icmp_ln890_738)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 5> <Delay = 1.64>
ST_17 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln890_85 = zext i4 %select_ln1303"   --->   Operation 122 'zext' 'zext_ln890_85' <Predicate = (!icmp_ln890_738)> <Delay = 0.00>
ST_17 : Operation 123 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_1 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln890_85" [./dut.cpp:1310]   --->   Operation 123 'getelementptr' 'local_A_pong_V_addr_1' <Predicate = (!icmp_ln890_738)> <Delay = 0.00>
ST_17 : Operation 124 [2/2] (1.64ns)   --->   "%local_A_pong_V_load = load i3 %local_A_pong_V_addr_1" [./dut.cpp:1310]   --->   Operation 124 'load' 'local_A_pong_V_load' <Predicate = (!icmp_ln890_738)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 18 <SV = 6> <Delay = 1.64>
ST_18 : Operation 125 [1/2] (1.64ns)   --->   "%local_A_pong_V_load = load i3 %local_A_pong_V_addr_1" [./dut.cpp:1310]   --->   Operation 125 'load' 'local_A_pong_V_load' <Predicate = (!icmp_ln890_738)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 19 <SV = 7> <Delay = 1.21>
ST_19 : Operation 126 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_10_A_IO_L2_in_boundary_x0_loop_11_str"   --->   Operation 126 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_738)> <Delay = 0.00>
ST_19 : Operation 127 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 127 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_738)> <Delay = 0.00>
ST_19 : Operation 128 [1/1] (0.00ns)   --->   "%specpipeline_ln1305 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_440" [./dut.cpp:1305]   --->   Operation 128 'specpipeline' 'specpipeline_ln1305' <Predicate = (!icmp_ln890_738)> <Delay = 0.00>
ST_19 : Operation 129 [1/1] (0.00ns)   --->   "%specloopname_ln1305 = specloopname void @_ssdm_op_SpecLoopName, void @empty_750" [./dut.cpp:1305]   --->   Operation 129 'specloopname' 'specloopname_ln1305' <Predicate = (!icmp_ln890_738)> <Delay = 0.00>
ST_19 : Operation 130 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_7_0_x083, i512 %local_A_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 130 'write' 'write_ln174' <Predicate = (!icmp_ln890_738)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_19 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.preheader"   --->   Operation 131 'br' 'br_ln0' <Predicate = (!icmp_ln890_738)> <Delay = 0.00>

State 20 <SV = 2> <Delay = 0.70>
ST_20 : Operation 132 [1/1] (0.00ns)   --->   "%c6_V = phi i4 %add_ln691_731, void, i4 0, void %.preheader.preheader"   --->   Operation 132 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 133 [1/1] (0.70ns)   --->   "%add_ln691_731 = add i4 %c6_V, i4 1"   --->   Operation 133 'add' 'add_ln691_731' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 134 [1/1] (0.65ns)   --->   "%icmp_ln890_734 = icmp_eq  i4 %c6_V, i4 8"   --->   Operation 134 'icmp' 'icmp_ln890_734' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 135 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 135 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln1327 = br i1 %icmp_ln890_734, void %.split4, void %.loopexit" [./dut.cpp:1327]   --->   Operation 136 'br' 'br_ln1327' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 137 [1/1] (0.00ns)   --->   "%specloopname_ln1327 = specloopname void @_ssdm_op_SpecLoopName, void @empty_748" [./dut.cpp:1327]   --->   Operation 137 'specloopname' 'specloopname_ln1327' <Predicate = (!icmp_ln890_734)> <Delay = 0.00>
ST_20 : Operation 138 [1/1] (0.38ns)   --->   "%br_ln1329 = br void" [./dut.cpp:1329]   --->   Operation 138 'br' 'br_ln1329' <Predicate = (!icmp_ln890_734)> <Delay = 0.38>
ST_20 : Operation 139 [1/1] (0.00ns)   --->   "%ret_ln1359 = ret" [./dut.cpp:1359]   --->   Operation 139 'ret' 'ret_ln1359' <Predicate = (icmp_ln890_734)> <Delay = 0.00>

State 21 <SV = 3> <Delay = 1.64>
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %add_ln691_732, void %.split, i4 0, void %.split4"   --->   Operation 140 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 141 [1/1] (0.70ns)   --->   "%add_ln691_732 = add i4 %c7_V, i4 1"   --->   Operation 141 'add' 'add_ln691_732' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i4 %c7_V"   --->   Operation 142 'zext' 'zext_ln890' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 143 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln890" [./dut.cpp:1334]   --->   Operation 143 'getelementptr' 'local_A_ping_V_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 144 [1/1] (0.65ns)   --->   "%icmp_ln890_737 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 144 'icmp' 'icmp_ln890_737' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 145 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 145 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln1329 = br i1 %icmp_ln890_737, void %.split, void" [./dut.cpp:1329]   --->   Operation 146 'br' 'br_ln1329' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 147 [2/2] (1.64ns)   --->   "%local_A_ping_V_load = load i3 %local_A_ping_V_addr" [./dut.cpp:1334]   --->   Operation 147 'load' 'local_A_ping_V_load' <Predicate = (!icmp_ln890_737)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_21 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 148 'br' 'br_ln0' <Predicate = (icmp_ln890_737)> <Delay = 0.00>

State 22 <SV = 4> <Delay = 1.64>
ST_22 : Operation 149 [1/2] (1.64ns)   --->   "%local_A_ping_V_load = load i3 %local_A_ping_V_addr" [./dut.cpp:1334]   --->   Operation 149 'load' 'local_A_ping_V_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 23 <SV = 5> <Delay = 1.21>
ST_23 : Operation 150 [1/1] (0.00ns)   --->   "%specloopname_ln1329 = specloopname void @_ssdm_op_SpecLoopName, void @empty_85" [./dut.cpp:1329]   --->   Operation 150 'specloopname' 'specloopname_ln1329' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 151 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_7_0_x083, i512 %local_A_ping_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 151 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_23 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 152 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten29') with incoming values : ('add_ln890_209') [13]  (0.387 ns)

 <State 2>: 0.983ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten15') with incoming values : ('select_ln890') [14]  (0 ns)
	'icmp' operation ('icmp_ln890_733') [24]  (0.617 ns)
	'xor' operation ('xor_ln1249', ./dut.cpp:1249) [26]  (0.122 ns)
	'and' operation ('and_ln1249_1', ./dut.cpp:1249) [29]  (0.122 ns)
	'or' operation ('or_ln1250', ./dut.cpp:1250) [31]  (0.122 ns)

 <State 3>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c4.V') with incoming values : ('add_ln691_730') [40]  (0 ns)
	'add' operation ('add_ln691_730') [41]  (0.708 ns)

 <State 4>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_7_x011' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [50]  (1.22 ns)

 <State 5>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('local_A_pong_V_addr', ./dut.cpp:1267) [47]  (0 ns)
	'store' operation ('store_ln1267', ./dut.cpp:1267) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V', ./dut.cpp:1238 [51]  (1.65 ns)

 <State 6>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('add_ln890_207') [58]  (0.387 ns)

 <State 7>: 1.72ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_734') [59]  (0 ns)
	'icmp' operation ('icmp_ln890_741') [66]  (0.656 ns)
	'select' operation ('select_ln1272', ./dut.cpp:1272) [67]  (0.351 ns)
	'add' operation ('add_ln691_734') [74]  (0.708 ns)

 <State 8>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('local_A_ping_V_addr_2', ./dut.cpp:1279) [69]  (0 ns)
	'load' operation ('local_A_ping_V_load_1', ./dut.cpp:1279) on array 'local_A_ping.V', ./dut.cpp:1236 [72]  (1.65 ns)

 <State 9>: 1.65ns
The critical path consists of the following:
	'load' operation ('local_A_ping_V_load_1', ./dut.cpp:1279) on array 'local_A_ping.V', ./dut.cpp:1236 [72]  (1.65 ns)

 <State 10>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_7_0_x083' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [73]  (1.22 ns)

 <State 11>: 1.04ns
The critical path consists of the following:
	'add' operation ('add_ln890_208') [124]  (0.735 ns)
	'select' operation ('select_ln890') [125]  (0.301 ns)

 <State 12>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c4.V') with incoming values : ('add_ln691') [81]  (0 ns)
	'add' operation ('add_ln691') [82]  (0.708 ns)

 <State 13>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_7_x011' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [91]  (1.22 ns)

 <State 14>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('local_A_ping_V_addr_1', ./dut.cpp:1298) [88]  (0 ns)
	'store' operation ('store_ln1298', ./dut.cpp:1298) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V', ./dut.cpp:1236 [92]  (1.65 ns)

 <State 15>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten7') with incoming values : ('add_ln890') [99]  (0.387 ns)

 <State 16>: 1.72ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_733') [100]  (0 ns)
	'icmp' operation ('icmp_ln890_740') [107]  (0.656 ns)
	'select' operation ('select_ln1303', ./dut.cpp:1303) [108]  (0.351 ns)
	'add' operation ('add_ln691_733') [115]  (0.708 ns)

 <State 17>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('local_A_pong_V_addr_1', ./dut.cpp:1310) [110]  (0 ns)
	'load' operation ('local_A_pong_V_load', ./dut.cpp:1310) on array 'local_A_pong.V', ./dut.cpp:1238 [113]  (1.65 ns)

 <State 18>: 1.65ns
The critical path consists of the following:
	'load' operation ('local_A_pong_V_load', ./dut.cpp:1310) on array 'local_A_pong.V', ./dut.cpp:1238 [113]  (1.65 ns)

 <State 19>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_7_0_x083' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [114]  (1.22 ns)

 <State 20>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_731') [130]  (0 ns)
	'add' operation ('add_ln691_731') [131]  (0.708 ns)

 <State 21>: 1.65ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_732') [139]  (0 ns)
	'getelementptr' operation ('local_A_ping_V_addr', ./dut.cpp:1334) [142]  (0 ns)
	'load' operation ('local_A_ping_V_load', ./dut.cpp:1334) on array 'local_A_ping.V', ./dut.cpp:1236 [148]  (1.65 ns)

 <State 22>: 1.65ns
The critical path consists of the following:
	'load' operation ('local_A_ping_V_load', ./dut.cpp:1334) on array 'local_A_ping.V', ./dut.cpp:1236 [148]  (1.65 ns)

 <State 23>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_7_0_x083' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [149]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
