From 8f0b596ebd37e96a23a945677826d4b0748a608f Mon Sep 17 00:00:00 2001
From: jayanthi <jayanthia@rmicorp.com>
Date: Sat, 20 Aug 2011 18:05:45 +0530
Subject: nae complex configuration for sgmii daughter card

[Based on SDK 3.2]
Signed-off-by: Quanyang Wang <quanyang.wang@windriver.com>
Signed-off-by: Nam Ninh <nam.ninh@windriver.com>

diff --git a/arch/mips/boot/dts/nae.dts b/arch/mips/boot/dts/nae.dts
index 9c136dc..0a73045 100644
--- a/arch/mips/boot/dts/nae.dts
+++ b/arch/mips/boot/dts/nae.dts
@@ -218,3 +218,123 @@
 		ucore_mask = <0xffff 0xffff>;
 	};
 };
+
+
+/*
+        // XLP - SGMII Daughter card support
+
+        complex@0 {
+                device_type = "nae-complex";
+                mode = "sgmii";
+
+                loopback_mode = <0 0 0 0>;
+
+                // Max ingress fifo size 256 units (size of one unit is 64 byte)
+                iface_fifo_sizes = <13 13 13 13>;
+
+                ext_phy_addr = <7 6 5 4>;
+                ext_phy_bus = <1 1 1 1>;
+
+                // Max parser sequence fifo size 1024 packets
+                // (if 1588 Timestamp is not required, then max size increases to 2048)
+                num_channels = <1 1 1 1>;
+                parser_sequence_fifo_sizes = <62 62 62 62>;
+
+                // Since rx_buffer is per context, we can have a few different ways
+                //  to populate the operand
+                rx_buffer_sizes = <128 128 128 128>;
+
+
+                // Max available descriptors are 1024 (across all complexes).
+                // Per port num_free_descriptors must be even number
+                num_free_descs = <52 52 52 52>;
+                free_desc_sizes = <2048 2048 2048 2048>;
+                ucore_mask = <0xffff 0xffff 0xffff 0xffff>;
+        };
+        complex@1 {
+                device_type = "nae-complex";
+                mode = "sgmii";
+
+                loopback_mode = <0 0 0 0>;
+
+                // Max ingress fifo size 256 units (size of one unit is 64 byte)
+                iface_fifo_sizes = <13 13 13 13>;
+
+                ext_phy_addr = <11 10 9 8>;
+                ext_phy_bus = <1 1 1 1>;
+
+                // Max parser sequence fifo size 1024 packets
+                // (if 1588 Timestamp is not required, then max size increases to 2048)
+                num_channels = <1 1 1 1>;
+                parser_sequence_fifo_sizes = <62 62 62 62>;
+
+                // Since rx_buffer is per context, we can have a few different ways
+                //  to populate the operand
+                rx_buffer_sizes = <128 128 128 128>;
+
+
+                // Max available descriptors are 1024 (across all complexes).
+                // Per port num_free_descriptors must be even number
+                num_free_descs = <52 52 52 52>;
+                free_desc_sizes = <2048 2048 2048 2048>;
+                ucore_mask = <0xffff 0xffff 0xffff 0xffff>;
+        };
+        complex@2 {
+                device_type = "nae-complex";
+                mode = "sgmii";
+
+                loopback_mode = <0 0 0 0>;
+
+                // Max ingress fifo size 256 units (size of one unit is 64 byte)
+                iface_fifo_sizes = <13 13 13 13>;
+
+                ext_phy_addr = <3 2 1 0>;
+                ext_phy_bus = <1 1 1 1>;
+
+                // Max parser sequence fifo size 1024 packets
+                // (if 1588 Timestamp is not required, then max size increases to 2048)
+                num_channels = <1 1 1 1>;
+                parser_sequence_fifo_sizes = <62 62 62 62>;
+
+                // Since rx_buffer is per context, we can have a few different ways
+                //  to populate the operand
+                rx_buffer_sizes = <128 128 128 128>;
+
+
+                // Max available descriptors are 1024 (across all complexes).
+                // Per port num_free_descriptors must be even number
+                num_free_descs = <52 52 52 52>;
+                free_desc_sizes = <2048 2048 2048 2048>;
+                ucore_mask = <0xffff 0xffff 0xffff 0xffff>;
+        };
+        complex@3 {
+                device_type = "nae-complex";
+                mode = "sgmii";
+
+                loopback_mode = <0 0 0 0>;
+
+                // Max ingress fifo size 256 units (size of one unit is 64 byte)
+                iface_fifo_sizes = <13 13 13 13>;
+
+                ext_phy_addr = <15 14 13 12>;
+                ext_phy_bus = <1 1 1 1>;
+
+                // Max parser sequence fifo size 1024 packets
+                // (if 1588 Timestamp is not required, then max size increases to 2048)
+                num_channels = <1 1 1 1>;
+                parser_sequence_fifo_sizes = <62 62 62 62>;
+
+                // Since rx_buffer is per context, we can have a few different ways
+                //  to populate the operand
+                rx_buffer_sizes = <128 128 128 128>;
+
+
+                // Max available descriptors are 1024 (across all complexes).
+                // Per port num_free_descriptors must be even number
+                num_free_descs = <52 52 52 52>;
+                free_desc_sizes = <2048 2048 2048 2048>;
+                ucore_mask = <0xffff 0xffff 0xffff 0xffff>;
+        };
+
+*/
+
-- 
1.7.1

