//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// Target Instruction Enum Values
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//


#ifdef GET_INSTRINFO_ENUM
#undef GET_INSTRINFO_ENUM
namespace llvm {

namespace PTX {
  enum {
    PHI	= 0,
    INLINEASM	= 1,
    PROLOG_LABEL	= 2,
    EH_LABEL	= 3,
    GC_LABEL	= 4,
    KILL	= 5,
    EXTRACT_SUBREG	= 6,
    INSERT_SUBREG	= 7,
    IMPLICIT_DEF	= 8,
    SUBREG_TO_REG	= 9,
    COPY_TO_REGCLASS	= 10,
    DBG_VALUE	= 11,
    REG_SEQUENCE	= 12,
    COPY	= 13,
    ADDri16	= 14,
    ADDri32	= 15,
    ADDri64	= 16,
    ADDrr16	= 17,
    ADDrr32	= 18,
    ADDrr64	= 19,
    ANDri16	= 20,
    ANDri32	= 21,
    ANDri64	= 22,
    ANDripreds	= 23,
    ANDrr16	= 24,
    ANDrr32	= 25,
    ANDrr64	= 26,
    ANDrrpreds	= 27,
    BRAd	= 28,
    BRAdp	= 29,
    CALL	= 30,
    CVT_f32_f64	= 31,
    CVT_f32_pred	= 32,
    CVT_f32_u16	= 33,
    CVT_f32_u32	= 34,
    CVT_f32_u64	= 35,
    CVT_f64_f32	= 36,
    CVT_f64_pred	= 37,
    CVT_f64_u16	= 38,
    CVT_f64_u32	= 39,
    CVT_f64_u64	= 40,
    CVT_pred_f32	= 41,
    CVT_pred_f64	= 42,
    CVT_pred_u16	= 43,
    CVT_pred_u32	= 44,
    CVT_pred_u64	= 45,
    CVT_u16_f32	= 46,
    CVT_u16_f64	= 47,
    CVT_u16_pred	= 48,
    CVT_u16_preda	= 49,
    CVT_u16_preds	= 50,
    CVT_u16_u32	= 51,
    CVT_u16_u64	= 52,
    CVT_u32_b16	= 53,
    CVT_u32_f32	= 54,
    CVT_u32_f64	= 55,
    CVT_u32_pred	= 56,
    CVT_u32_preds	= 57,
    CVT_u32_s16	= 58,
    CVT_u32_u16	= 59,
    CVT_u32_u64	= 60,
    CVT_u64_f32	= 61,
    CVT_u64_f64	= 62,
    CVT_u64_pred	= 63,
    CVT_u64_preds	= 64,
    CVT_u64_s16	= 65,
    CVT_u64_s32	= 66,
    CVT_u64_u16	= 67,
    CVT_u64_u32	= 68,
    DIVri16	= 69,
    DIVri32	= 70,
    DIVri64	= 71,
    DIVrr16	= 72,
    DIVrr32	= 73,
    DIVrr64	= 74,
    EXIT	= 75,
    FADDri32	= 76,
    FADDri64	= 77,
    FADDrr32	= 78,
    FADDrr64	= 79,
    FCOS32	= 80,
    FCOS64	= 81,
    FDIVri32SM10	= 82,
    FDIVri32SM13	= 83,
    FDIVri64SM10	= 84,
    FDIVri64SM13	= 85,
    FDIVrr32SM10	= 86,
    FDIVrr32SM13	= 87,
    FDIVrr64SM10	= 88,
    FDIVrr64SM13	= 89,
    FMADSM13rri32	= 90,
    FMADSM13rri64	= 91,
    FMADSM13rrr32	= 92,
    FMADSM13rrr64	= 93,
    FMADrri32	= 94,
    FMADrri64	= 95,
    FMADrrr32	= 96,
    FMADrrr64	= 97,
    FMULri32	= 98,
    FMULri64	= 99,
    FMULrr32	= 100,
    FMULrr64	= 101,
    FNEGri32	= 102,
    FNEGri64	= 103,
    FNEGrr32	= 104,
    FNEGrr64	= 105,
    FSIN32	= 106,
    FSIN64	= 107,
    FSQRT32	= 108,
    FSQRT64	= 109,
    FSUBri32	= 110,
    FSUBri64	= 111,
    FSUBrr32	= 112,
    FSUBrr64	= 113,
    LDcf32ii32	= 114,
    LDcf32ii64	= 115,
    LDcf32ri32	= 116,
    LDcf32ri64	= 117,
    LDcf32rr32	= 118,
    LDcf32rr64	= 119,
    LDcf64ii32	= 120,
    LDcf64ii64	= 121,
    LDcf64ri32	= 122,
    LDcf64ri64	= 123,
    LDcf64rr32	= 124,
    LDcf64rr64	= 125,
    LDcu16ii32	= 126,
    LDcu16ii64	= 127,
    LDcu16ri32	= 128,
    LDcu16ri64	= 129,
    LDcu16rr32	= 130,
    LDcu16rr64	= 131,
    LDcu32ii32	= 132,
    LDcu32ii64	= 133,
    LDcu32ri32	= 134,
    LDcu32ri64	= 135,
    LDcu32rr32	= 136,
    LDcu32rr64	= 137,
    LDcu64ii32	= 138,
    LDcu64ii64	= 139,
    LDcu64ri32	= 140,
    LDcu64ri64	= 141,
    LDcu64rr32	= 142,
    LDcu64rr64	= 143,
    LDgf32ii32	= 144,
    LDgf32ii64	= 145,
    LDgf32ri32	= 146,
    LDgf32ri64	= 147,
    LDgf32rr32	= 148,
    LDgf32rr64	= 149,
    LDgf64ii32	= 150,
    LDgf64ii64	= 151,
    LDgf64ri32	= 152,
    LDgf64ri64	= 153,
    LDgf64rr32	= 154,
    LDgf64rr64	= 155,
    LDgu16ii32	= 156,
    LDgu16ii64	= 157,
    LDgu16ri32	= 158,
    LDgu16ri64	= 159,
    LDgu16rr32	= 160,
    LDgu16rr64	= 161,
    LDgu32ii32	= 162,
    LDgu32ii64	= 163,
    LDgu32ri32	= 164,
    LDgu32ri64	= 165,
    LDgu32rr32	= 166,
    LDgu32rr64	= 167,
    LDgu64ii32	= 168,
    LDgu64ii64	= 169,
    LDgu64ri32	= 170,
    LDgu64ri64	= 171,
    LDgu64rr32	= 172,
    LDgu64rr64	= 173,
    LDlf32ii32	= 174,
    LDlf32ii64	= 175,
    LDlf32ri32	= 176,
    LDlf32ri64	= 177,
    LDlf32rr32	= 178,
    LDlf32rr64	= 179,
    LDlf64ii32	= 180,
    LDlf64ii64	= 181,
    LDlf64ri32	= 182,
    LDlf64ri64	= 183,
    LDlf64rr32	= 184,
    LDlf64rr64	= 185,
    LDlu16ii32	= 186,
    LDlu16ii64	= 187,
    LDlu16ri32	= 188,
    LDlu16ri64	= 189,
    LDlu16rr32	= 190,
    LDlu16rr64	= 191,
    LDlu32ii32	= 192,
    LDlu32ii64	= 193,
    LDlu32ri32	= 194,
    LDlu32ri64	= 195,
    LDlu32rr32	= 196,
    LDlu32rr64	= 197,
    LDlu64ii32	= 198,
    LDlu64ii64	= 199,
    LDlu64ri32	= 200,
    LDlu64ri64	= 201,
    LDlu64rr32	= 202,
    LDlu64rr64	= 203,
    LDpiF32	= 204,
    LDpiF64	= 205,
    LDpiPred	= 206,
    LDpiU16	= 207,
    LDpiU32	= 208,
    LDpiU64	= 209,
    LDsf32ii32	= 210,
    LDsf32ii64	= 211,
    LDsf32ri32	= 212,
    LDsf32ri64	= 213,
    LDsf32rr32	= 214,
    LDsf32rr64	= 215,
    LDsf64ii32	= 216,
    LDsf64ii64	= 217,
    LDsf64ri32	= 218,
    LDsf64ri64	= 219,
    LDsf64rr32	= 220,
    LDsf64rr64	= 221,
    LDsu16ii32	= 222,
    LDsu16ii64	= 223,
    LDsu16ri32	= 224,
    LDsu16ri64	= 225,
    LDsu16rr32	= 226,
    LDsu16rr64	= 227,
    LDsu32ii32	= 228,
    LDsu32ii64	= 229,
    LDsu32ri32	= 230,
    LDsu32ri64	= 231,
    LDsu32rr32	= 232,
    LDsu32rr64	= 233,
    LDsu64ii32	= 234,
    LDsu64ii64	= 235,
    LDsu64ri32	= 236,
    LDsu64ri64	= 237,
    LDsu64rr32	= 238,
    LDsu64rr64	= 239,
    MOVF32ri	= 240,
    MOVF32rr	= 241,
    MOVF64ri	= 242,
    MOVF64rr	= 243,
    MOVPREDri	= 244,
    MOVPREDrr	= 245,
    MOVU16ri	= 246,
    MOVU16rr	= 247,
    MOVU32ri	= 248,
    MOVU32rr	= 249,
    MOVU64ri	= 250,
    MOVU64rr	= 251,
    MOVaddr32	= 252,
    MOVaddr64	= 253,
    MULri16	= 254,
    MULri32	= 255,
    MULri64	= 256,
    MULrr16	= 257,
    MULrr32	= 258,
    MULrr64	= 259,
    ORri16	= 260,
    ORri32	= 261,
    ORri64	= 262,
    ORripreds	= 263,
    ORrr16	= 264,
    ORrr32	= 265,
    ORrr64	= 266,
    ORrrpreds	= 267,
    PTX_BAR_SYNC	= 268,
    PTX_READ_CLOCK	= 269,
    PTX_READ_CLOCK64	= 270,
    PTX_READ_CTAID_W	= 271,
    PTX_READ_CTAID_X	= 272,
    PTX_READ_CTAID_Y	= 273,
    PTX_READ_CTAID_Z	= 274,
    PTX_READ_GRIDID	= 275,
    PTX_READ_LANEID	= 276,
    PTX_READ_LANEMASK_EQ	= 277,
    PTX_READ_LANEMASK_GE	= 278,
    PTX_READ_LANEMASK_GT	= 279,
    PTX_READ_LANEMASK_LE	= 280,
    PTX_READ_LANEMASK_LT	= 281,
    PTX_READ_NCTAID_W	= 282,
    PTX_READ_NCTAID_X	= 283,
    PTX_READ_NCTAID_Y	= 284,
    PTX_READ_NCTAID_Z	= 285,
    PTX_READ_NSMID	= 286,
    PTX_READ_NTID_W	= 287,
    PTX_READ_NTID_X	= 288,
    PTX_READ_NTID_Y	= 289,
    PTX_READ_NTID_Z	= 290,
    PTX_READ_NWARPID	= 291,
    PTX_READ_PM0	= 292,
    PTX_READ_PM1	= 293,
    PTX_READ_PM2	= 294,
    PTX_READ_PM3	= 295,
    PTX_READ_SMID	= 296,
    PTX_READ_TID_W	= 297,
    PTX_READ_TID_X	= 298,
    PTX_READ_TID_Y	= 299,
    PTX_READ_TID_Z	= 300,
    PTX_READ_WARPID	= 301,
    PTX_SELPf32rr	= 302,
    PTX_SELPf64rr	= 303,
    PTX_SELPu16rr	= 304,
    PTX_SELPu32rr	= 305,
    PTX_SELPu64rr	= 306,
    REMri16	= 307,
    REMri32	= 308,
    REMri64	= 309,
    REMrr16	= 310,
    REMrr32	= 311,
    REMrr64	= 312,
    RET	= 313,
    SETPEQf32rr_and_not_r_o	= 314,
    SETPEQf32rr_and_not_r_u	= 315,
    SETPEQf32rr_and_r_o	= 316,
    SETPEQf32rr_and_r_u	= 317,
    SETPEQf32rr_o	= 318,
    SETPEQf32rr_or_not_r_o	= 319,
    SETPEQf32rr_or_not_r_u	= 320,
    SETPEQf32rr_or_r_o	= 321,
    SETPEQf32rr_or_r_u	= 322,
    SETPEQf32rr_u	= 323,
    SETPEQf32rr_xor_not_r_o	= 324,
    SETPEQf32rr_xor_not_r_u	= 325,
    SETPEQf32rr_xor_r_o	= 326,
    SETPEQf32rr_xor_r_u	= 327,
    SETPEQf64rr_and_not_r_o	= 328,
    SETPEQf64rr_and_not_r_u	= 329,
    SETPEQf64rr_and_r_o	= 330,
    SETPEQf64rr_and_r_u	= 331,
    SETPEQf64rr_o	= 332,
    SETPEQf64rr_or_not_r_o	= 333,
    SETPEQf64rr_or_not_r_u	= 334,
    SETPEQf64rr_or_r_o	= 335,
    SETPEQf64rr_or_r_u	= 336,
    SETPEQf64rr_u	= 337,
    SETPEQf64rr_xor_not_r_o	= 338,
    SETPEQf64rr_xor_not_r_u	= 339,
    SETPEQf64rr_xor_r_o	= 340,
    SETPEQf64rr_xor_r_u	= 341,
    SETPEQu16ri	= 342,
    SETPEQu16ri_and_not_r	= 343,
    SETPEQu16ri_and_r	= 344,
    SETPEQu16ri_or_not_r	= 345,
    SETPEQu16ri_or_r	= 346,
    SETPEQu16ri_xor_not_r	= 347,
    SETPEQu16ri_xor_r	= 348,
    SETPEQu16rr	= 349,
    SETPEQu16rr_and_not_r	= 350,
    SETPEQu16rr_and_r	= 351,
    SETPEQu16rr_or_not_r	= 352,
    SETPEQu16rr_or_r	= 353,
    SETPEQu16rr_xor_not_r	= 354,
    SETPEQu16rr_xor_r	= 355,
    SETPEQu32ri	= 356,
    SETPEQu32ri_and_not_r	= 357,
    SETPEQu32ri_and_r	= 358,
    SETPEQu32ri_or_not_r	= 359,
    SETPEQu32ri_or_r	= 360,
    SETPEQu32ri_xor_not_r	= 361,
    SETPEQu32ri_xor_r	= 362,
    SETPEQu32rr	= 363,
    SETPEQu32rr_and_not_r	= 364,
    SETPEQu32rr_and_r	= 365,
    SETPEQu32rr_or_not_r	= 366,
    SETPEQu32rr_or_r	= 367,
    SETPEQu32rr_xor_not_r	= 368,
    SETPEQu32rr_xor_r	= 369,
    SETPEQu64ri	= 370,
    SETPEQu64ri_and_not_r	= 371,
    SETPEQu64ri_and_r	= 372,
    SETPEQu64ri_or_not_r	= 373,
    SETPEQu64ri_or_r	= 374,
    SETPEQu64ri_xor_not_r	= 375,
    SETPEQu64ri_xor_r	= 376,
    SETPEQu64rr	= 377,
    SETPEQu64rr_and_not_r	= 378,
    SETPEQu64rr_and_r	= 379,
    SETPEQu64rr_or_not_r	= 380,
    SETPEQu64rr_or_r	= 381,
    SETPEQu64rr_xor_not_r	= 382,
    SETPEQu64rr_xor_r	= 383,
    SETPGEf32rr_and_not_r_o	= 384,
    SETPGEf32rr_and_not_r_u	= 385,
    SETPGEf32rr_and_r_o	= 386,
    SETPGEf32rr_and_r_u	= 387,
    SETPGEf32rr_o	= 388,
    SETPGEf32rr_or_not_r_o	= 389,
    SETPGEf32rr_or_not_r_u	= 390,
    SETPGEf32rr_or_r_o	= 391,
    SETPGEf32rr_or_r_u	= 392,
    SETPGEf32rr_u	= 393,
    SETPGEf32rr_xor_not_r_o	= 394,
    SETPGEf32rr_xor_not_r_u	= 395,
    SETPGEf32rr_xor_r_o	= 396,
    SETPGEf32rr_xor_r_u	= 397,
    SETPGEf64rr_and_not_r_o	= 398,
    SETPGEf64rr_and_not_r_u	= 399,
    SETPGEf64rr_and_r_o	= 400,
    SETPGEf64rr_and_r_u	= 401,
    SETPGEf64rr_o	= 402,
    SETPGEf64rr_or_not_r_o	= 403,
    SETPGEf64rr_or_not_r_u	= 404,
    SETPGEf64rr_or_r_o	= 405,
    SETPGEf64rr_or_r_u	= 406,
    SETPGEf64rr_u	= 407,
    SETPGEf64rr_xor_not_r_o	= 408,
    SETPGEf64rr_xor_not_r_u	= 409,
    SETPGEf64rr_xor_r_o	= 410,
    SETPGEf64rr_xor_r_u	= 411,
    SETPGEs16ri	= 412,
    SETPGEs16ri_and_not_r	= 413,
    SETPGEs16ri_and_r	= 414,
    SETPGEs16ri_or_not_r	= 415,
    SETPGEs16ri_or_r	= 416,
    SETPGEs16ri_xor_not_r	= 417,
    SETPGEs16ri_xor_r	= 418,
    SETPGEs16rr	= 419,
    SETPGEs16rr_and_not_r	= 420,
    SETPGEs16rr_and_r	= 421,
    SETPGEs16rr_or_not_r	= 422,
    SETPGEs16rr_or_r	= 423,
    SETPGEs16rr_xor_not_r	= 424,
    SETPGEs16rr_xor_r	= 425,
    SETPGEs32ri	= 426,
    SETPGEs32ri_and_not_r	= 427,
    SETPGEs32ri_and_r	= 428,
    SETPGEs32ri_or_not_r	= 429,
    SETPGEs32ri_or_r	= 430,
    SETPGEs32ri_xor_not_r	= 431,
    SETPGEs32ri_xor_r	= 432,
    SETPGEs32rr	= 433,
    SETPGEs32rr_and_not_r	= 434,
    SETPGEs32rr_and_r	= 435,
    SETPGEs32rr_or_not_r	= 436,
    SETPGEs32rr_or_r	= 437,
    SETPGEs32rr_xor_not_r	= 438,
    SETPGEs32rr_xor_r	= 439,
    SETPGEs64ri	= 440,
    SETPGEs64ri_and_not_r	= 441,
    SETPGEs64ri_and_r	= 442,
    SETPGEs64ri_or_not_r	= 443,
    SETPGEs64ri_or_r	= 444,
    SETPGEs64ri_xor_not_r	= 445,
    SETPGEs64ri_xor_r	= 446,
    SETPGEs64rr	= 447,
    SETPGEs64rr_and_not_r	= 448,
    SETPGEs64rr_and_r	= 449,
    SETPGEs64rr_or_not_r	= 450,
    SETPGEs64rr_or_r	= 451,
    SETPGEs64rr_xor_not_r	= 452,
    SETPGEs64rr_xor_r	= 453,
    SETPGEu16ri	= 454,
    SETPGEu16ri_and_not_r	= 455,
    SETPGEu16ri_and_r	= 456,
    SETPGEu16ri_or_not_r	= 457,
    SETPGEu16ri_or_r	= 458,
    SETPGEu16ri_xor_not_r	= 459,
    SETPGEu16ri_xor_r	= 460,
    SETPGEu16rr	= 461,
    SETPGEu16rr_and_not_r	= 462,
    SETPGEu16rr_and_r	= 463,
    SETPGEu16rr_or_not_r	= 464,
    SETPGEu16rr_or_r	= 465,
    SETPGEu16rr_xor_not_r	= 466,
    SETPGEu16rr_xor_r	= 467,
    SETPGEu32ri	= 468,
    SETPGEu32ri_and_not_r	= 469,
    SETPGEu32ri_and_r	= 470,
    SETPGEu32ri_or_not_r	= 471,
    SETPGEu32ri_or_r	= 472,
    SETPGEu32ri_xor_not_r	= 473,
    SETPGEu32ri_xor_r	= 474,
    SETPGEu32rr	= 475,
    SETPGEu32rr_and_not_r	= 476,
    SETPGEu32rr_and_r	= 477,
    SETPGEu32rr_or_not_r	= 478,
    SETPGEu32rr_or_r	= 479,
    SETPGEu32rr_xor_not_r	= 480,
    SETPGEu32rr_xor_r	= 481,
    SETPGEu64ri	= 482,
    SETPGEu64ri_and_not_r	= 483,
    SETPGEu64ri_and_r	= 484,
    SETPGEu64ri_or_not_r	= 485,
    SETPGEu64ri_or_r	= 486,
    SETPGEu64ri_xor_not_r	= 487,
    SETPGEu64ri_xor_r	= 488,
    SETPGEu64rr	= 489,
    SETPGEu64rr_and_not_r	= 490,
    SETPGEu64rr_and_r	= 491,
    SETPGEu64rr_or_not_r	= 492,
    SETPGEu64rr_or_r	= 493,
    SETPGEu64rr_xor_not_r	= 494,
    SETPGEu64rr_xor_r	= 495,
    SETPGTf32rr_and_not_r_o	= 496,
    SETPGTf32rr_and_not_r_u	= 497,
    SETPGTf32rr_and_r_o	= 498,
    SETPGTf32rr_and_r_u	= 499,
    SETPGTf32rr_o	= 500,
    SETPGTf32rr_or_not_r_o	= 501,
    SETPGTf32rr_or_not_r_u	= 502,
    SETPGTf32rr_or_r_o	= 503,
    SETPGTf32rr_or_r_u	= 504,
    SETPGTf32rr_u	= 505,
    SETPGTf32rr_xor_not_r_o	= 506,
    SETPGTf32rr_xor_not_r_u	= 507,
    SETPGTf32rr_xor_r_o	= 508,
    SETPGTf32rr_xor_r_u	= 509,
    SETPGTf64rr_and_not_r_o	= 510,
    SETPGTf64rr_and_not_r_u	= 511,
    SETPGTf64rr_and_r_o	= 512,
    SETPGTf64rr_and_r_u	= 513,
    SETPGTf64rr_o	= 514,
    SETPGTf64rr_or_not_r_o	= 515,
    SETPGTf64rr_or_not_r_u	= 516,
    SETPGTf64rr_or_r_o	= 517,
    SETPGTf64rr_or_r_u	= 518,
    SETPGTf64rr_u	= 519,
    SETPGTf64rr_xor_not_r_o	= 520,
    SETPGTf64rr_xor_not_r_u	= 521,
    SETPGTf64rr_xor_r_o	= 522,
    SETPGTf64rr_xor_r_u	= 523,
    SETPGTs16ri	= 524,
    SETPGTs16ri_and_not_r	= 525,
    SETPGTs16ri_and_r	= 526,
    SETPGTs16ri_or_not_r	= 527,
    SETPGTs16ri_or_r	= 528,
    SETPGTs16ri_xor_not_r	= 529,
    SETPGTs16ri_xor_r	= 530,
    SETPGTs16rr	= 531,
    SETPGTs16rr_and_not_r	= 532,
    SETPGTs16rr_and_r	= 533,
    SETPGTs16rr_or_not_r	= 534,
    SETPGTs16rr_or_r	= 535,
    SETPGTs16rr_xor_not_r	= 536,
    SETPGTs16rr_xor_r	= 537,
    SETPGTs32ri	= 538,
    SETPGTs32ri_and_not_r	= 539,
    SETPGTs32ri_and_r	= 540,
    SETPGTs32ri_or_not_r	= 541,
    SETPGTs32ri_or_r	= 542,
    SETPGTs32ri_xor_not_r	= 543,
    SETPGTs32ri_xor_r	= 544,
    SETPGTs32rr	= 545,
    SETPGTs32rr_and_not_r	= 546,
    SETPGTs32rr_and_r	= 547,
    SETPGTs32rr_or_not_r	= 548,
    SETPGTs32rr_or_r	= 549,
    SETPGTs32rr_xor_not_r	= 550,
    SETPGTs32rr_xor_r	= 551,
    SETPGTs64ri	= 552,
    SETPGTs64ri_and_not_r	= 553,
    SETPGTs64ri_and_r	= 554,
    SETPGTs64ri_or_not_r	= 555,
    SETPGTs64ri_or_r	= 556,
    SETPGTs64ri_xor_not_r	= 557,
    SETPGTs64ri_xor_r	= 558,
    SETPGTs64rr	= 559,
    SETPGTs64rr_and_not_r	= 560,
    SETPGTs64rr_and_r	= 561,
    SETPGTs64rr_or_not_r	= 562,
    SETPGTs64rr_or_r	= 563,
    SETPGTs64rr_xor_not_r	= 564,
    SETPGTs64rr_xor_r	= 565,
    SETPGTu16ri	= 566,
    SETPGTu16ri_and_not_r	= 567,
    SETPGTu16ri_and_r	= 568,
    SETPGTu16ri_or_not_r	= 569,
    SETPGTu16ri_or_r	= 570,
    SETPGTu16ri_xor_not_r	= 571,
    SETPGTu16ri_xor_r	= 572,
    SETPGTu16rr	= 573,
    SETPGTu16rr_and_not_r	= 574,
    SETPGTu16rr_and_r	= 575,
    SETPGTu16rr_or_not_r	= 576,
    SETPGTu16rr_or_r	= 577,
    SETPGTu16rr_xor_not_r	= 578,
    SETPGTu16rr_xor_r	= 579,
    SETPGTu32ri	= 580,
    SETPGTu32ri_and_not_r	= 581,
    SETPGTu32ri_and_r	= 582,
    SETPGTu32ri_or_not_r	= 583,
    SETPGTu32ri_or_r	= 584,
    SETPGTu32ri_xor_not_r	= 585,
    SETPGTu32ri_xor_r	= 586,
    SETPGTu32rr	= 587,
    SETPGTu32rr_and_not_r	= 588,
    SETPGTu32rr_and_r	= 589,
    SETPGTu32rr_or_not_r	= 590,
    SETPGTu32rr_or_r	= 591,
    SETPGTu32rr_xor_not_r	= 592,
    SETPGTu32rr_xor_r	= 593,
    SETPGTu64ri	= 594,
    SETPGTu64ri_and_not_r	= 595,
    SETPGTu64ri_and_r	= 596,
    SETPGTu64ri_or_not_r	= 597,
    SETPGTu64ri_or_r	= 598,
    SETPGTu64ri_xor_not_r	= 599,
    SETPGTu64ri_xor_r	= 600,
    SETPGTu64rr	= 601,
    SETPGTu64rr_and_not_r	= 602,
    SETPGTu64rr_and_r	= 603,
    SETPGTu64rr_or_not_r	= 604,
    SETPGTu64rr_or_r	= 605,
    SETPGTu64rr_xor_not_r	= 606,
    SETPGTu64rr_xor_r	= 607,
    SETPLEf32rr_and_not_r_o	= 608,
    SETPLEf32rr_and_not_r_u	= 609,
    SETPLEf32rr_and_r_o	= 610,
    SETPLEf32rr_and_r_u	= 611,
    SETPLEf32rr_o	= 612,
    SETPLEf32rr_or_not_r_o	= 613,
    SETPLEf32rr_or_not_r_u	= 614,
    SETPLEf32rr_or_r_o	= 615,
    SETPLEf32rr_or_r_u	= 616,
    SETPLEf32rr_u	= 617,
    SETPLEf32rr_xor_not_r_o	= 618,
    SETPLEf32rr_xor_not_r_u	= 619,
    SETPLEf32rr_xor_r_o	= 620,
    SETPLEf32rr_xor_r_u	= 621,
    SETPLEf64rr_and_not_r_o	= 622,
    SETPLEf64rr_and_not_r_u	= 623,
    SETPLEf64rr_and_r_o	= 624,
    SETPLEf64rr_and_r_u	= 625,
    SETPLEf64rr_o	= 626,
    SETPLEf64rr_or_not_r_o	= 627,
    SETPLEf64rr_or_not_r_u	= 628,
    SETPLEf64rr_or_r_o	= 629,
    SETPLEf64rr_or_r_u	= 630,
    SETPLEf64rr_u	= 631,
    SETPLEf64rr_xor_not_r_o	= 632,
    SETPLEf64rr_xor_not_r_u	= 633,
    SETPLEf64rr_xor_r_o	= 634,
    SETPLEf64rr_xor_r_u	= 635,
    SETPLEs16ri	= 636,
    SETPLEs16ri_and_not_r	= 637,
    SETPLEs16ri_and_r	= 638,
    SETPLEs16ri_or_not_r	= 639,
    SETPLEs16ri_or_r	= 640,
    SETPLEs16ri_xor_not_r	= 641,
    SETPLEs16ri_xor_r	= 642,
    SETPLEs16rr	= 643,
    SETPLEs16rr_and_not_r	= 644,
    SETPLEs16rr_and_r	= 645,
    SETPLEs16rr_or_not_r	= 646,
    SETPLEs16rr_or_r	= 647,
    SETPLEs16rr_xor_not_r	= 648,
    SETPLEs16rr_xor_r	= 649,
    SETPLEs32ri	= 650,
    SETPLEs32ri_and_not_r	= 651,
    SETPLEs32ri_and_r	= 652,
    SETPLEs32ri_or_not_r	= 653,
    SETPLEs32ri_or_r	= 654,
    SETPLEs32ri_xor_not_r	= 655,
    SETPLEs32ri_xor_r	= 656,
    SETPLEs32rr	= 657,
    SETPLEs32rr_and_not_r	= 658,
    SETPLEs32rr_and_r	= 659,
    SETPLEs32rr_or_not_r	= 660,
    SETPLEs32rr_or_r	= 661,
    SETPLEs32rr_xor_not_r	= 662,
    SETPLEs32rr_xor_r	= 663,
    SETPLEs64ri	= 664,
    SETPLEs64ri_and_not_r	= 665,
    SETPLEs64ri_and_r	= 666,
    SETPLEs64ri_or_not_r	= 667,
    SETPLEs64ri_or_r	= 668,
    SETPLEs64ri_xor_not_r	= 669,
    SETPLEs64ri_xor_r	= 670,
    SETPLEs64rr	= 671,
    SETPLEs64rr_and_not_r	= 672,
    SETPLEs64rr_and_r	= 673,
    SETPLEs64rr_or_not_r	= 674,
    SETPLEs64rr_or_r	= 675,
    SETPLEs64rr_xor_not_r	= 676,
    SETPLEs64rr_xor_r	= 677,
    SETPLEu16ri	= 678,
    SETPLEu16ri_and_not_r	= 679,
    SETPLEu16ri_and_r	= 680,
    SETPLEu16ri_or_not_r	= 681,
    SETPLEu16ri_or_r	= 682,
    SETPLEu16ri_xor_not_r	= 683,
    SETPLEu16ri_xor_r	= 684,
    SETPLEu16rr	= 685,
    SETPLEu16rr_and_not_r	= 686,
    SETPLEu16rr_and_r	= 687,
    SETPLEu16rr_or_not_r	= 688,
    SETPLEu16rr_or_r	= 689,
    SETPLEu16rr_xor_not_r	= 690,
    SETPLEu16rr_xor_r	= 691,
    SETPLEu32ri	= 692,
    SETPLEu32ri_and_not_r	= 693,
    SETPLEu32ri_and_r	= 694,
    SETPLEu32ri_or_not_r	= 695,
    SETPLEu32ri_or_r	= 696,
    SETPLEu32ri_xor_not_r	= 697,
    SETPLEu32ri_xor_r	= 698,
    SETPLEu32rr	= 699,
    SETPLEu32rr_and_not_r	= 700,
    SETPLEu32rr_and_r	= 701,
    SETPLEu32rr_or_not_r	= 702,
    SETPLEu32rr_or_r	= 703,
    SETPLEu32rr_xor_not_r	= 704,
    SETPLEu32rr_xor_r	= 705,
    SETPLEu64ri	= 706,
    SETPLEu64ri_and_not_r	= 707,
    SETPLEu64ri_and_r	= 708,
    SETPLEu64ri_or_not_r	= 709,
    SETPLEu64ri_or_r	= 710,
    SETPLEu64ri_xor_not_r	= 711,
    SETPLEu64ri_xor_r	= 712,
    SETPLEu64rr	= 713,
    SETPLEu64rr_and_not_r	= 714,
    SETPLEu64rr_and_r	= 715,
    SETPLEu64rr_or_not_r	= 716,
    SETPLEu64rr_or_r	= 717,
    SETPLEu64rr_xor_not_r	= 718,
    SETPLEu64rr_xor_r	= 719,
    SETPLTf32rr_and_not_r_o	= 720,
    SETPLTf32rr_and_not_r_u	= 721,
    SETPLTf32rr_and_r_o	= 722,
    SETPLTf32rr_and_r_u	= 723,
    SETPLTf32rr_o	= 724,
    SETPLTf32rr_or_not_r_o	= 725,
    SETPLTf32rr_or_not_r_u	= 726,
    SETPLTf32rr_or_r_o	= 727,
    SETPLTf32rr_or_r_u	= 728,
    SETPLTf32rr_u	= 729,
    SETPLTf32rr_xor_not_r_o	= 730,
    SETPLTf32rr_xor_not_r_u	= 731,
    SETPLTf32rr_xor_r_o	= 732,
    SETPLTf32rr_xor_r_u	= 733,
    SETPLTf64rr_and_not_r_o	= 734,
    SETPLTf64rr_and_not_r_u	= 735,
    SETPLTf64rr_and_r_o	= 736,
    SETPLTf64rr_and_r_u	= 737,
    SETPLTf64rr_o	= 738,
    SETPLTf64rr_or_not_r_o	= 739,
    SETPLTf64rr_or_not_r_u	= 740,
    SETPLTf64rr_or_r_o	= 741,
    SETPLTf64rr_or_r_u	= 742,
    SETPLTf64rr_u	= 743,
    SETPLTf64rr_xor_not_r_o	= 744,
    SETPLTf64rr_xor_not_r_u	= 745,
    SETPLTf64rr_xor_r_o	= 746,
    SETPLTf64rr_xor_r_u	= 747,
    SETPLTs16ri	= 748,
    SETPLTs16ri_and_not_r	= 749,
    SETPLTs16ri_and_r	= 750,
    SETPLTs16ri_or_not_r	= 751,
    SETPLTs16ri_or_r	= 752,
    SETPLTs16ri_xor_not_r	= 753,
    SETPLTs16ri_xor_r	= 754,
    SETPLTs16rr	= 755,
    SETPLTs16rr_and_not_r	= 756,
    SETPLTs16rr_and_r	= 757,
    SETPLTs16rr_or_not_r	= 758,
    SETPLTs16rr_or_r	= 759,
    SETPLTs16rr_xor_not_r	= 760,
    SETPLTs16rr_xor_r	= 761,
    SETPLTs32ri	= 762,
    SETPLTs32ri_and_not_r	= 763,
    SETPLTs32ri_and_r	= 764,
    SETPLTs32ri_or_not_r	= 765,
    SETPLTs32ri_or_r	= 766,
    SETPLTs32ri_xor_not_r	= 767,
    SETPLTs32ri_xor_r	= 768,
    SETPLTs32rr	= 769,
    SETPLTs32rr_and_not_r	= 770,
    SETPLTs32rr_and_r	= 771,
    SETPLTs32rr_or_not_r	= 772,
    SETPLTs32rr_or_r	= 773,
    SETPLTs32rr_xor_not_r	= 774,
    SETPLTs32rr_xor_r	= 775,
    SETPLTs64ri	= 776,
    SETPLTs64ri_and_not_r	= 777,
    SETPLTs64ri_and_r	= 778,
    SETPLTs64ri_or_not_r	= 779,
    SETPLTs64ri_or_r	= 780,
    SETPLTs64ri_xor_not_r	= 781,
    SETPLTs64ri_xor_r	= 782,
    SETPLTs64rr	= 783,
    SETPLTs64rr_and_not_r	= 784,
    SETPLTs64rr_and_r	= 785,
    SETPLTs64rr_or_not_r	= 786,
    SETPLTs64rr_or_r	= 787,
    SETPLTs64rr_xor_not_r	= 788,
    SETPLTs64rr_xor_r	= 789,
    SETPLTu16ri	= 790,
    SETPLTu16ri_and_not_r	= 791,
    SETPLTu16ri_and_r	= 792,
    SETPLTu16ri_or_not_r	= 793,
    SETPLTu16ri_or_r	= 794,
    SETPLTu16ri_xor_not_r	= 795,
    SETPLTu16ri_xor_r	= 796,
    SETPLTu16rr	= 797,
    SETPLTu16rr_and_not_r	= 798,
    SETPLTu16rr_and_r	= 799,
    SETPLTu16rr_or_not_r	= 800,
    SETPLTu16rr_or_r	= 801,
    SETPLTu16rr_xor_not_r	= 802,
    SETPLTu16rr_xor_r	= 803,
    SETPLTu32ri	= 804,
    SETPLTu32ri_and_not_r	= 805,
    SETPLTu32ri_and_r	= 806,
    SETPLTu32ri_or_not_r	= 807,
    SETPLTu32ri_or_r	= 808,
    SETPLTu32ri_xor_not_r	= 809,
    SETPLTu32ri_xor_r	= 810,
    SETPLTu32rr	= 811,
    SETPLTu32rr_and_not_r	= 812,
    SETPLTu32rr_and_r	= 813,
    SETPLTu32rr_or_not_r	= 814,
    SETPLTu32rr_or_r	= 815,
    SETPLTu32rr_xor_not_r	= 816,
    SETPLTu32rr_xor_r	= 817,
    SETPLTu64ri	= 818,
    SETPLTu64ri_and_not_r	= 819,
    SETPLTu64ri_and_r	= 820,
    SETPLTu64ri_or_not_r	= 821,
    SETPLTu64ri_or_r	= 822,
    SETPLTu64ri_xor_not_r	= 823,
    SETPLTu64ri_xor_r	= 824,
    SETPLTu64rr	= 825,
    SETPLTu64rr_and_not_r	= 826,
    SETPLTu64rr_and_r	= 827,
    SETPLTu64rr_or_not_r	= 828,
    SETPLTu64rr_or_r	= 829,
    SETPLTu64rr_xor_not_r	= 830,
    SETPLTu64rr_xor_r	= 831,
    SETPNEf32rr_and_not_r_o	= 832,
    SETPNEf32rr_and_not_r_u	= 833,
    SETPNEf32rr_and_r_o	= 834,
    SETPNEf32rr_and_r_u	= 835,
    SETPNEf32rr_o	= 836,
    SETPNEf32rr_or_not_r_o	= 837,
    SETPNEf32rr_or_not_r_u	= 838,
    SETPNEf32rr_or_r_o	= 839,
    SETPNEf32rr_or_r_u	= 840,
    SETPNEf32rr_u	= 841,
    SETPNEf32rr_xor_not_r_o	= 842,
    SETPNEf32rr_xor_not_r_u	= 843,
    SETPNEf32rr_xor_r_o	= 844,
    SETPNEf32rr_xor_r_u	= 845,
    SETPNEf64rr_and_not_r_o	= 846,
    SETPNEf64rr_and_not_r_u	= 847,
    SETPNEf64rr_and_r_o	= 848,
    SETPNEf64rr_and_r_u	= 849,
    SETPNEf64rr_o	= 850,
    SETPNEf64rr_or_not_r_o	= 851,
    SETPNEf64rr_or_not_r_u	= 852,
    SETPNEf64rr_or_r_o	= 853,
    SETPNEf64rr_or_r_u	= 854,
    SETPNEf64rr_u	= 855,
    SETPNEf64rr_xor_not_r_o	= 856,
    SETPNEf64rr_xor_not_r_u	= 857,
    SETPNEf64rr_xor_r_o	= 858,
    SETPNEf64rr_xor_r_u	= 859,
    SETPNEu16ri	= 860,
    SETPNEu16ri_and_not_r	= 861,
    SETPNEu16ri_and_r	= 862,
    SETPNEu16ri_or_not_r	= 863,
    SETPNEu16ri_or_r	= 864,
    SETPNEu16ri_xor_not_r	= 865,
    SETPNEu16ri_xor_r	= 866,
    SETPNEu16rr	= 867,
    SETPNEu16rr_and_not_r	= 868,
    SETPNEu16rr_and_r	= 869,
    SETPNEu16rr_or_not_r	= 870,
    SETPNEu16rr_or_r	= 871,
    SETPNEu16rr_xor_not_r	= 872,
    SETPNEu16rr_xor_r	= 873,
    SETPNEu32ri	= 874,
    SETPNEu32ri_and_not_r	= 875,
    SETPNEu32ri_and_r	= 876,
    SETPNEu32ri_or_not_r	= 877,
    SETPNEu32ri_or_r	= 878,
    SETPNEu32ri_xor_not_r	= 879,
    SETPNEu32ri_xor_r	= 880,
    SETPNEu32rr	= 881,
    SETPNEu32rr_and_not_r	= 882,
    SETPNEu32rr_and_r	= 883,
    SETPNEu32rr_or_not_r	= 884,
    SETPNEu32rr_or_r	= 885,
    SETPNEu32rr_xor_not_r	= 886,
    SETPNEu32rr_xor_r	= 887,
    SETPNEu64ri	= 888,
    SETPNEu64ri_and_not_r	= 889,
    SETPNEu64ri_and_r	= 890,
    SETPNEu64ri_or_not_r	= 891,
    SETPNEu64ri_or_r	= 892,
    SETPNEu64ri_xor_not_r	= 893,
    SETPNEu64ri_xor_r	= 894,
    SETPNEu64rr	= 895,
    SETPNEu64rr_and_not_r	= 896,
    SETPNEu64rr_and_r	= 897,
    SETPNEu64rr_or_not_r	= 898,
    SETPNEu64rr_or_r	= 899,
    SETPNEu64rr_xor_not_r	= 900,
    SETPNEu64rr_xor_r	= 901,
    SHLir16	= 902,
    SHLir32	= 903,
    SHLir64	= 904,
    SHLri16	= 905,
    SHLri32	= 906,
    SHLri64	= 907,
    SHLrr16	= 908,
    SHLrr32	= 909,
    SHLrr64	= 910,
    SRAir16	= 911,
    SRAir32	= 912,
    SRAir64	= 913,
    SRAri16	= 914,
    SRAri32	= 915,
    SRAri64	= 916,
    SRArr16	= 917,
    SRArr32	= 918,
    SRArr64	= 919,
    SRLir16	= 920,
    SRLir32	= 921,
    SRLir64	= 922,
    SRLri16	= 923,
    SRLri32	= 924,
    SRLri64	= 925,
    SRLrr16	= 926,
    SRLrr32	= 927,
    SRLrr64	= 928,
    STACKLOADF32	= 929,
    STACKLOADF64	= 930,
    STACKLOADI16	= 931,
    STACKLOADI32	= 932,
    STACKLOADI64	= 933,
    STACKSTOREF32	= 934,
    STACKSTOREF64	= 935,
    STACKSTOREI16	= 936,
    STACKSTOREI32	= 937,
    STACKSTOREI64	= 938,
    STgf32ii32	= 939,
    STgf32ii64	= 940,
    STgf32ri32	= 941,
    STgf32ri64	= 942,
    STgf32rr32	= 943,
    STgf32rr64	= 944,
    STgf64ii32	= 945,
    STgf64ii64	= 946,
    STgf64ri32	= 947,
    STgf64ri64	= 948,
    STgf64rr32	= 949,
    STgf64rr64	= 950,
    STgu16ii32	= 951,
    STgu16ii64	= 952,
    STgu16ri32	= 953,
    STgu16ri64	= 954,
    STgu16rr32	= 955,
    STgu16rr64	= 956,
    STgu32ii32	= 957,
    STgu32ii64	= 958,
    STgu32ri32	= 959,
    STgu32ri64	= 960,
    STgu32rr32	= 961,
    STgu32rr64	= 962,
    STgu64ii32	= 963,
    STgu64ii64	= 964,
    STgu64ri32	= 965,
    STgu64ri64	= 966,
    STgu64rr32	= 967,
    STgu64rr64	= 968,
    STlf32ii32	= 969,
    STlf32ii64	= 970,
    STlf32ri32	= 971,
    STlf32ri64	= 972,
    STlf32rr32	= 973,
    STlf32rr64	= 974,
    STlf64ii32	= 975,
    STlf64ii64	= 976,
    STlf64ri32	= 977,
    STlf64ri64	= 978,
    STlf64rr32	= 979,
    STlf64rr64	= 980,
    STlu16ii32	= 981,
    STlu16ii64	= 982,
    STlu16ri32	= 983,
    STlu16ri64	= 984,
    STlu16rr32	= 985,
    STlu16rr64	= 986,
    STlu32ii32	= 987,
    STlu32ii64	= 988,
    STlu32ri32	= 989,
    STlu32ri64	= 990,
    STlu32rr32	= 991,
    STlu32rr64	= 992,
    STlu64ii32	= 993,
    STlu64ii64	= 994,
    STlu64ri32	= 995,
    STlu64ri64	= 996,
    STlu64rr32	= 997,
    STlu64rr64	= 998,
    STpiF32	= 999,
    STpiF64	= 1000,
    STpiPred	= 1001,
    STpiU16	= 1002,
    STpiU32	= 1003,
    STpiU64	= 1004,
    STsf32ii32	= 1005,
    STsf32ii64	= 1006,
    STsf32ri32	= 1007,
    STsf32ri64	= 1008,
    STsf32rr32	= 1009,
    STsf32rr64	= 1010,
    STsf64ii32	= 1011,
    STsf64ii64	= 1012,
    STsf64ri32	= 1013,
    STsf64ri64	= 1014,
    STsf64rr32	= 1015,
    STsf64rr64	= 1016,
    STsu16ii32	= 1017,
    STsu16ii64	= 1018,
    STsu16ri32	= 1019,
    STsu16ri64	= 1020,
    STsu16rr32	= 1021,
    STsu16rr64	= 1022,
    STsu32ii32	= 1023,
    STsu32ii64	= 1024,
    STsu32ri32	= 1025,
    STsu32ri64	= 1026,
    STsu32rr32	= 1027,
    STsu32rr64	= 1028,
    STsu64ii32	= 1029,
    STsu64ii64	= 1030,
    STsu64ri32	= 1031,
    STsu64ri64	= 1032,
    STsu64rr32	= 1033,
    STsu64rr64	= 1034,
    SUBri16	= 1035,
    SUBri32	= 1036,
    SUBri64	= 1037,
    SUBrr16	= 1038,
    SUBrr32	= 1039,
    SUBrr64	= 1040,
    XORri16	= 1041,
    XORri32	= 1042,
    XORri64	= 1043,
    XORripreds	= 1044,
    XORrr16	= 1045,
    XORrr32	= 1046,
    XORrr64	= 1047,
    XORrrpreds	= 1048,
    INSTRUCTION_LIST_END = 1049
  };
}
} // End llvm namespace 
#endif // GET_INSTRINFO_ENUM

//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// Target Instruction Descriptors
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//


#ifdef GET_INSTRINFO_MC_DESC
#undef GET_INSTRINFO_MC_DESC
namespace llvm {


static const MCOperandInfo OperandInfo2[] = { { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo3[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo4[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo5[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo6[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo7[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo8[] = { { PTX::RegI16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo9[] = { { PTX::RegI32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo10[] = { { PTX::RegI64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo11[] = { { PTX::RegI16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo12[] = { { PTX::RegI32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo13[] = { { PTX::RegI64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo14[] = { { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo15[] = { { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo16[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo17[] = { { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo18[] = { { PTX::RegF32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegF64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo19[] = { { PTX::RegF32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo20[] = { { PTX::RegF32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo21[] = { { PTX::RegF32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo22[] = { { PTX::RegF32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo23[] = { { PTX::RegF64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegF32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo24[] = { { PTX::RegF64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo25[] = { { PTX::RegF64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo26[] = { { PTX::RegF64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo27[] = { { PTX::RegF64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo28[] = { { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegF32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo29[] = { { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegF64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo30[] = { { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo31[] = { { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo32[] = { { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo33[] = { { PTX::RegI16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegF32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo34[] = { { PTX::RegI16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegF64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo35[] = { { PTX::RegI16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo36[] = { { PTX::RegI16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo37[] = { { PTX::RegI16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo38[] = { { PTX::RegI32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo39[] = { { PTX::RegI32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegF32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo40[] = { { PTX::RegI32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegF64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo41[] = { { PTX::RegI32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo42[] = { { PTX::RegI32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo43[] = { { PTX::RegI64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegF32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo44[] = { { PTX::RegI64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegF64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo45[] = { { PTX::RegI64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo46[] = { { PTX::RegI64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo47[] = { { PTX::RegI64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo48[] = { { PTX::RegF32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegF32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo49[] = { { PTX::RegF64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegF64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo50[] = { { PTX::RegF32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegF32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegF32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo51[] = { { PTX::RegF64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegF64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegF64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo52[] = { { PTX::RegF32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegF32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo53[] = { { PTX::RegF64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegF64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo54[] = { { PTX::RegF32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegF32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegF32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo55[] = { { PTX::RegF64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegF64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegF64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo56[] = { { PTX::RegF32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegF32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegF32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegF32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo57[] = { { PTX::RegF64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegF64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegF64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegF64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo58[] = { { PTX::RegF32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo59[] = { { PTX::RegF64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo60[] = { { PTX::RegF32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo61[] = { { PTX::RegF32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI32RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo62[] = { { PTX::RegF32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo63[] = { { PTX::RegF64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo64[] = { { PTX::RegF64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI32RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo65[] = { { PTX::RegF64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo66[] = { { PTX::RegI16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo67[] = { { PTX::RegI16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI32RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo68[] = { { PTX::RegI16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo69[] = { { PTX::RegI32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo70[] = { { PTX::RegI32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI32RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo71[] = { { PTX::RegI32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo72[] = { { PTX::RegI64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo73[] = { { PTX::RegI64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI32RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo74[] = { { PTX::RegI64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo75[] = { { PTX::RegF32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo76[] = { { PTX::RegF64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo77[] = { { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo78[] = { { PTX::RegI16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo79[] = { { PTX::RegI32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo80[] = { { PTX::RegI64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo81[] = { { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo82[] = { { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo83[] = { { PTX::RegI16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo84[] = { { PTX::RegI16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo85[] = { { PTX::RegI32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo86[] = { { PTX::RegI32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo87[] = { { PTX::RegI64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo88[] = { { PTX::RegI64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo89[] = { { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo90[] = { { PTX::RegI32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo91[] = { { PTX::RegI64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo92[] = { { PTX::RegF32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegF32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegF32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo93[] = { { PTX::RegF64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegF64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegF64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo94[] = { { PTX::RegI16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo95[] = { { PTX::RegI32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo96[] = { { PTX::RegI64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo97[] = { { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegF32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegF32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo98[] = { { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegF32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegF32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo99[] = { { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegF64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegF64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo100[] = { { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegF64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegF64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo101[] = { { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo102[] = { { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo103[] = { { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo104[] = { { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo105[] = { { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo106[] = { { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo107[] = { { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo108[] = { { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo109[] = { { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo110[] = { { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo111[] = { { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo112[] = { { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegI64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo113[] = { { PTX::RegI16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { PTX::RegI16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo114[] = { { PTX::RegI32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { PTX::RegI32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo115[] = { { PTX::RegI64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { PTX::RegI64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo116[] = { { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { PTX::RegF32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo117[] = { { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { PTX::RegF64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo118[] = { { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { PTX::RegI16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo119[] = { { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { PTX::RegI32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo120[] = { { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { PTX::RegI64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo121[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { PTX::RegF32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo122[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { PTX::RegF64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo123[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { PTX::RegPredRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo124[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { PTX::RegI16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo125[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { PTX::RegI32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo126[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { PTX::RegI64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PTX::RegPredRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };

MCInstrDesc PTXInsts[] = {
  { 0,	0,	0,	0,	0,	"PHI", 0|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, 0 },  // Inst #0 = PHI
  { 1,	0,	0,	0,	0,	"INLINEASM", 0|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, 0 },  // Inst #1 = INLINEASM
  { 2,	1,	0,	0,	0,	"PROLOG_LABEL", 0|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #2 = PROLOG_LABEL
  { 3,	1,	0,	0,	0,	"EH_LABEL", 0|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #3 = EH_LABEL
  { 4,	1,	0,	0,	0,	"GC_LABEL", 0|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #4 = GC_LABEL
  { 5,	0,	0,	0,	0,	"KILL", 0|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, 0 },  // Inst #5 = KILL
  { 6,	3,	1,	0,	0,	"EXTRACT_SUBREG", 0, 0x0ULL, NULL, NULL, OperandInfo3 },  // Inst #6 = EXTRACT_SUBREG
  { 7,	4,	1,	0,	0,	"INSERT_SUBREG", 0, 0x0ULL, NULL, NULL, OperandInfo4 },  // Inst #7 = INSERT_SUBREG
  { 8,	1,	1,	0,	0,	"IMPLICIT_DEF", 0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #8 = IMPLICIT_DEF
  { 9,	4,	1,	0,	0,	"SUBREG_TO_REG", 0, 0x0ULL, NULL, NULL, OperandInfo6 },  // Inst #9 = SUBREG_TO_REG
  { 10,	3,	1,	0,	0,	"COPY_TO_REGCLASS", 0|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo3 },  // Inst #10 = COPY_TO_REGCLASS
  { 11,	0,	0,	0,	0,	"DBG_VALUE", 0|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, 0 },  // Inst #11 = DBG_VALUE
  { 12,	1,	1,	0,	0,	"REG_SEQUENCE", 0|(1<<MCID::Variadic)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #12 = REG_SEQUENCE
  { 13,	2,	1,	0,	0,	"COPY", 0|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo7 },  // Inst #13 = COPY
  { 14,	5,	1,	0,	0,	"ADDri16", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #14 = ADDri16
  { 15,	5,	1,	0,	0,	"ADDri32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #15 = ADDri32
  { 16,	5,	1,	0,	0,	"ADDri64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #16 = ADDri64
  { 17,	5,	1,	0,	0,	"ADDrr16", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #17 = ADDrr16
  { 18,	5,	1,	0,	0,	"ADDrr32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #18 = ADDrr32
  { 19,	5,	1,	0,	0,	"ADDrr64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #19 = ADDrr64
  { 20,	5,	1,	0,	0,	"ANDri16", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #20 = ANDri16
  { 21,	5,	1,	0,	0,	"ANDri32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #21 = ANDri32
  { 22,	5,	1,	0,	0,	"ANDri64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #22 = ANDri64
  { 23,	5,	1,	0,	0,	"ANDripreds", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo14 },  // Inst #23 = ANDripreds
  { 24,	5,	1,	0,	0,	"ANDrr16", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #24 = ANDrr16
  { 25,	5,	1,	0,	0,	"ANDrr32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #25 = ANDrr32
  { 26,	5,	1,	0,	0,	"ANDrr64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #26 = ANDrr64
  { 27,	5,	1,	0,	0,	"ANDrrpreds", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo15 },  // Inst #27 = ANDrrpreds
  { 28,	3,	0,	0,	0,	"BRAd", 0|(1<<MCID::Branch)|(1<<MCID::Barrier)|(1<<MCID::Predicable)|(1<<MCID::Terminator), 0x0ULL, NULL, NULL, OperandInfo16 },  // Inst #28 = BRAd
  { 29,	3,	0,	0,	0,	"BRAdp", 0|(1<<MCID::Branch)|(1<<MCID::Predicable)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo16 },  // Inst #29 = BRAdp
  { 30,	2,	0,	0,	0,	"CALL", 0|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo17 },  // Inst #30 = CALL
  { 31,	4,	1,	0,	0,	"CVT_f32_f64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo18 },  // Inst #31 = CVT_f32_f64
  { 32,	4,	1,	0,	0,	"CVT_f32_pred", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo19 },  // Inst #32 = CVT_f32_pred
  { 33,	4,	1,	0,	0,	"CVT_f32_u16", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #33 = CVT_f32_u16
  { 34,	4,	1,	0,	0,	"CVT_f32_u32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo21 },  // Inst #34 = CVT_f32_u32
  { 35,	4,	1,	0,	0,	"CVT_f32_u64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo22 },  // Inst #35 = CVT_f32_u64
  { 36,	4,	1,	0,	0,	"CVT_f64_f32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo23 },  // Inst #36 = CVT_f64_f32
  { 37,	4,	1,	0,	0,	"CVT_f64_pred", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #37 = CVT_f64_pred
  { 38,	4,	1,	0,	0,	"CVT_f64_u16", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #38 = CVT_f64_u16
  { 39,	4,	1,	0,	0,	"CVT_f64_u32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo26 },  // Inst #39 = CVT_f64_u32
  { 40,	4,	1,	0,	0,	"CVT_f64_u64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo27 },  // Inst #40 = CVT_f64_u64
  { 41,	4,	1,	0,	0,	"CVT_pred_f32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo28 },  // Inst #41 = CVT_pred_f32
  { 42,	4,	1,	0,	0,	"CVT_pred_f64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo29 },  // Inst #42 = CVT_pred_f64
  { 43,	4,	1,	0,	0,	"CVT_pred_u16", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo30 },  // Inst #43 = CVT_pred_u16
  { 44,	4,	1,	0,	0,	"CVT_pred_u32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo31 },  // Inst #44 = CVT_pred_u32
  { 45,	4,	1,	0,	0,	"CVT_pred_u64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo32 },  // Inst #45 = CVT_pred_u64
  { 46,	4,	1,	0,	0,	"CVT_u16_f32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo33 },  // Inst #46 = CVT_u16_f32
  { 47,	4,	1,	0,	0,	"CVT_u16_f64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #47 = CVT_u16_f64
  { 48,	4,	1,	0,	0,	"CVT_u16_pred", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo35 },  // Inst #48 = CVT_u16_pred
  { 49,	4,	1,	0,	0,	"CVT_u16_preda", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo35 },  // Inst #49 = CVT_u16_preda
  { 50,	4,	1,	0,	0,	"CVT_u16_preds", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo35 },  // Inst #50 = CVT_u16_preds
  { 51,	4,	1,	0,	0,	"CVT_u16_u32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo36 },  // Inst #51 = CVT_u16_u32
  { 52,	4,	1,	0,	0,	"CVT_u16_u64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo37 },  // Inst #52 = CVT_u16_u64
  { 53,	4,	1,	0,	0,	"CVT_u32_b16", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo38 },  // Inst #53 = CVT_u32_b16
  { 54,	4,	1,	0,	0,	"CVT_u32_f32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo39 },  // Inst #54 = CVT_u32_f32
  { 55,	4,	1,	0,	0,	"CVT_u32_f64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo40 },  // Inst #55 = CVT_u32_f64
  { 56,	4,	1,	0,	0,	"CVT_u32_pred", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo41 },  // Inst #56 = CVT_u32_pred
  { 57,	4,	1,	0,	0,	"CVT_u32_preds", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo41 },  // Inst #57 = CVT_u32_preds
  { 58,	4,	1,	0,	0,	"CVT_u32_s16", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo38 },  // Inst #58 = CVT_u32_s16
  { 59,	4,	1,	0,	0,	"CVT_u32_u16", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo38 },  // Inst #59 = CVT_u32_u16
  { 60,	4,	1,	0,	0,	"CVT_u32_u64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo42 },  // Inst #60 = CVT_u32_u64
  { 61,	4,	1,	0,	0,	"CVT_u64_f32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo43 },  // Inst #61 = CVT_u64_f32
  { 62,	4,	1,	0,	0,	"CVT_u64_f64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo44 },  // Inst #62 = CVT_u64_f64
  { 63,	4,	1,	0,	0,	"CVT_u64_pred", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #63 = CVT_u64_pred
  { 64,	4,	1,	0,	0,	"CVT_u64_preds", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #64 = CVT_u64_preds
  { 65,	4,	1,	0,	0,	"CVT_u64_s16", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo46 },  // Inst #65 = CVT_u64_s16
  { 66,	4,	1,	0,	0,	"CVT_u64_s32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo47 },  // Inst #66 = CVT_u64_s32
  { 67,	4,	1,	0,	0,	"CVT_u64_u16", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo46 },  // Inst #67 = CVT_u64_u16
  { 68,	4,	1,	0,	0,	"CVT_u64_u32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo47 },  // Inst #68 = CVT_u64_u32
  { 69,	5,	1,	0,	0,	"DIVri16", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #69 = DIVri16
  { 70,	5,	1,	0,	0,	"DIVri32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #70 = DIVri32
  { 71,	5,	1,	0,	0,	"DIVri64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #71 = DIVri64
  { 72,	5,	1,	0,	0,	"DIVrr16", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #72 = DIVrr16
  { 73,	5,	1,	0,	0,	"DIVrr32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #73 = DIVrr32
  { 74,	5,	1,	0,	0,	"DIVrr64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #74 = DIVrr64
  { 75,	2,	0,	0,	0,	"EXIT", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Predicable)|(1<<MCID::Terminator), 0x0ULL, NULL, NULL, OperandInfo17 },  // Inst #75 = EXIT
  { 76,	5,	1,	0,	0,	"FADDri32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo48 },  // Inst #76 = FADDri32
  { 77,	5,	1,	0,	0,	"FADDri64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo49 },  // Inst #77 = FADDri64
  { 78,	5,	1,	0,	0,	"FADDrr32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo50 },  // Inst #78 = FADDrr32
  { 79,	5,	1,	0,	0,	"FADDrr64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo51 },  // Inst #79 = FADDrr64
  { 80,	4,	1,	0,	0,	"FCOS32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo52 },  // Inst #80 = FCOS32
  { 81,	4,	1,	0,	0,	"FCOS64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo53 },  // Inst #81 = FCOS64
  { 82,	5,	1,	0,	0,	"FDIVri32SM10", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo48 },  // Inst #82 = FDIVri32SM10
  { 83,	5,	1,	0,	0,	"FDIVri32SM13", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo48 },  // Inst #83 = FDIVri32SM13
  { 84,	5,	1,	0,	0,	"FDIVri64SM10", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo49 },  // Inst #84 = FDIVri64SM10
  { 85,	5,	1,	0,	0,	"FDIVri64SM13", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo49 },  // Inst #85 = FDIVri64SM13
  { 86,	5,	1,	0,	0,	"FDIVrr32SM10", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo50 },  // Inst #86 = FDIVrr32SM10
  { 87,	5,	1,	0,	0,	"FDIVrr32SM13", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo50 },  // Inst #87 = FDIVrr32SM13
  { 88,	5,	1,	0,	0,	"FDIVrr64SM10", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo51 },  // Inst #88 = FDIVrr64SM10
  { 89,	5,	1,	0,	0,	"FDIVrr64SM13", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo51 },  // Inst #89 = FDIVrr64SM13
  { 90,	6,	1,	0,	0,	"FMADSM13rri32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo54 },  // Inst #90 = FMADSM13rri32
  { 91,	6,	1,	0,	0,	"FMADSM13rri64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo55 },  // Inst #91 = FMADSM13rri64
  { 92,	6,	1,	0,	0,	"FMADSM13rrr32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo56 },  // Inst #92 = FMADSM13rrr32
  { 93,	6,	1,	0,	0,	"FMADSM13rrr64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo57 },  // Inst #93 = FMADSM13rrr64
  { 94,	6,	1,	0,	0,	"FMADrri32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo54 },  // Inst #94 = FMADrri32
  { 95,	6,	1,	0,	0,	"FMADrri64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo55 },  // Inst #95 = FMADrri64
  { 96,	6,	1,	0,	0,	"FMADrrr32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo56 },  // Inst #96 = FMADrrr32
  { 97,	6,	1,	0,	0,	"FMADrrr64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo57 },  // Inst #97 = FMADrrr64
  { 98,	5,	1,	0,	0,	"FMULri32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo48 },  // Inst #98 = FMULri32
  { 99,	5,	1,	0,	0,	"FMULri64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo49 },  // Inst #99 = FMULri64
  { 100,	5,	1,	0,	0,	"FMULrr32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo50 },  // Inst #100 = FMULrr32
  { 101,	5,	1,	0,	0,	"FMULrr64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo51 },  // Inst #101 = FMULrr64
  { 102,	4,	1,	0,	0,	"FNEGri32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo58 },  // Inst #102 = FNEGri32
  { 103,	4,	1,	0,	0,	"FNEGri64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo59 },  // Inst #103 = FNEGri64
  { 104,	4,	1,	0,	0,	"FNEGrr32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo52 },  // Inst #104 = FNEGrr32
  { 105,	4,	1,	0,	0,	"FNEGrr64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo53 },  // Inst #105 = FNEGrr64
  { 106,	4,	1,	0,	0,	"FSIN32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo52 },  // Inst #106 = FSIN32
  { 107,	4,	1,	0,	0,	"FSIN64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo53 },  // Inst #107 = FSIN64
  { 108,	4,	1,	0,	0,	"FSQRT32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo52 },  // Inst #108 = FSQRT32
  { 109,	4,	1,	0,	0,	"FSQRT64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo53 },  // Inst #109 = FSQRT64
  { 110,	5,	1,	0,	0,	"FSUBri32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo48 },  // Inst #110 = FSUBri32
  { 111,	5,	1,	0,	0,	"FSUBri64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo49 },  // Inst #111 = FSUBri64
  { 112,	5,	1,	0,	0,	"FSUBrr32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo50 },  // Inst #112 = FSUBrr32
  { 113,	5,	1,	0,	0,	"FSUBrr64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo51 },  // Inst #113 = FSUBrr64
  { 114,	5,	1,	0,	0,	"LDcf32ii32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #114 = LDcf32ii32
  { 115,	5,	1,	0,	0,	"LDcf32ii64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #115 = LDcf32ii64
  { 116,	5,	1,	0,	0,	"LDcf32ri32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo61 },  // Inst #116 = LDcf32ri32
  { 117,	5,	1,	0,	0,	"LDcf32ri64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo62 },  // Inst #117 = LDcf32ri64
  { 118,	5,	1,	0,	0,	"LDcf32rr32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo61 },  // Inst #118 = LDcf32rr32
  { 119,	5,	1,	0,	0,	"LDcf32rr64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo62 },  // Inst #119 = LDcf32rr64
  { 120,	5,	1,	0,	0,	"LDcf64ii32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo63 },  // Inst #120 = LDcf64ii32
  { 121,	5,	1,	0,	0,	"LDcf64ii64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo63 },  // Inst #121 = LDcf64ii64
  { 122,	5,	1,	0,	0,	"LDcf64ri32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo64 },  // Inst #122 = LDcf64ri32
  { 123,	5,	1,	0,	0,	"LDcf64ri64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo65 },  // Inst #123 = LDcf64ri64
  { 124,	5,	1,	0,	0,	"LDcf64rr32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo64 },  // Inst #124 = LDcf64rr32
  { 125,	5,	1,	0,	0,	"LDcf64rr64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo65 },  // Inst #125 = LDcf64rr64
  { 126,	5,	1,	0,	0,	"LDcu16ii32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo66 },  // Inst #126 = LDcu16ii32
  { 127,	5,	1,	0,	0,	"LDcu16ii64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo66 },  // Inst #127 = LDcu16ii64
  { 128,	5,	1,	0,	0,	"LDcu16ri32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo67 },  // Inst #128 = LDcu16ri32
  { 129,	5,	1,	0,	0,	"LDcu16ri64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo68 },  // Inst #129 = LDcu16ri64
  { 130,	5,	1,	0,	0,	"LDcu16rr32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo67 },  // Inst #130 = LDcu16rr32
  { 131,	5,	1,	0,	0,	"LDcu16rr64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo68 },  // Inst #131 = LDcu16rr64
  { 132,	5,	1,	0,	0,	"LDcu32ii32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #132 = LDcu32ii32
  { 133,	5,	1,	0,	0,	"LDcu32ii64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #133 = LDcu32ii64
  { 134,	5,	1,	0,	0,	"LDcu32ri32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo70 },  // Inst #134 = LDcu32ri32
  { 135,	5,	1,	0,	0,	"LDcu32ri64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo71 },  // Inst #135 = LDcu32ri64
  { 136,	5,	1,	0,	0,	"LDcu32rr32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo70 },  // Inst #136 = LDcu32rr32
  { 137,	5,	1,	0,	0,	"LDcu32rr64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo71 },  // Inst #137 = LDcu32rr64
  { 138,	5,	1,	0,	0,	"LDcu64ii32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo72 },  // Inst #138 = LDcu64ii32
  { 139,	5,	1,	0,	0,	"LDcu64ii64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo72 },  // Inst #139 = LDcu64ii64
  { 140,	5,	1,	0,	0,	"LDcu64ri32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo73 },  // Inst #140 = LDcu64ri32
  { 141,	5,	1,	0,	0,	"LDcu64ri64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo74 },  // Inst #141 = LDcu64ri64
  { 142,	5,	1,	0,	0,	"LDcu64rr32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo73 },  // Inst #142 = LDcu64rr32
  { 143,	5,	1,	0,	0,	"LDcu64rr64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo74 },  // Inst #143 = LDcu64rr64
  { 144,	5,	1,	0,	0,	"LDgf32ii32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #144 = LDgf32ii32
  { 145,	5,	1,	0,	0,	"LDgf32ii64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #145 = LDgf32ii64
  { 146,	5,	1,	0,	0,	"LDgf32ri32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo61 },  // Inst #146 = LDgf32ri32
  { 147,	5,	1,	0,	0,	"LDgf32ri64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo62 },  // Inst #147 = LDgf32ri64
  { 148,	5,	1,	0,	0,	"LDgf32rr32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo61 },  // Inst #148 = LDgf32rr32
  { 149,	5,	1,	0,	0,	"LDgf32rr64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo62 },  // Inst #149 = LDgf32rr64
  { 150,	5,	1,	0,	0,	"LDgf64ii32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo63 },  // Inst #150 = LDgf64ii32
  { 151,	5,	1,	0,	0,	"LDgf64ii64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo63 },  // Inst #151 = LDgf64ii64
  { 152,	5,	1,	0,	0,	"LDgf64ri32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo64 },  // Inst #152 = LDgf64ri32
  { 153,	5,	1,	0,	0,	"LDgf64ri64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo65 },  // Inst #153 = LDgf64ri64
  { 154,	5,	1,	0,	0,	"LDgf64rr32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo64 },  // Inst #154 = LDgf64rr32
  { 155,	5,	1,	0,	0,	"LDgf64rr64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo65 },  // Inst #155 = LDgf64rr64
  { 156,	5,	1,	0,	0,	"LDgu16ii32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo66 },  // Inst #156 = LDgu16ii32
  { 157,	5,	1,	0,	0,	"LDgu16ii64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo66 },  // Inst #157 = LDgu16ii64
  { 158,	5,	1,	0,	0,	"LDgu16ri32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo67 },  // Inst #158 = LDgu16ri32
  { 159,	5,	1,	0,	0,	"LDgu16ri64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo68 },  // Inst #159 = LDgu16ri64
  { 160,	5,	1,	0,	0,	"LDgu16rr32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo67 },  // Inst #160 = LDgu16rr32
  { 161,	5,	1,	0,	0,	"LDgu16rr64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo68 },  // Inst #161 = LDgu16rr64
  { 162,	5,	1,	0,	0,	"LDgu32ii32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #162 = LDgu32ii32
  { 163,	5,	1,	0,	0,	"LDgu32ii64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #163 = LDgu32ii64
  { 164,	5,	1,	0,	0,	"LDgu32ri32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo70 },  // Inst #164 = LDgu32ri32
  { 165,	5,	1,	0,	0,	"LDgu32ri64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo71 },  // Inst #165 = LDgu32ri64
  { 166,	5,	1,	0,	0,	"LDgu32rr32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo70 },  // Inst #166 = LDgu32rr32
  { 167,	5,	1,	0,	0,	"LDgu32rr64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo71 },  // Inst #167 = LDgu32rr64
  { 168,	5,	1,	0,	0,	"LDgu64ii32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo72 },  // Inst #168 = LDgu64ii32
  { 169,	5,	1,	0,	0,	"LDgu64ii64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo72 },  // Inst #169 = LDgu64ii64
  { 170,	5,	1,	0,	0,	"LDgu64ri32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo73 },  // Inst #170 = LDgu64ri32
  { 171,	5,	1,	0,	0,	"LDgu64ri64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo74 },  // Inst #171 = LDgu64ri64
  { 172,	5,	1,	0,	0,	"LDgu64rr32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo73 },  // Inst #172 = LDgu64rr32
  { 173,	5,	1,	0,	0,	"LDgu64rr64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo74 },  // Inst #173 = LDgu64rr64
  { 174,	5,	1,	0,	0,	"LDlf32ii32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #174 = LDlf32ii32
  { 175,	5,	1,	0,	0,	"LDlf32ii64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #175 = LDlf32ii64
  { 176,	5,	1,	0,	0,	"LDlf32ri32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo61 },  // Inst #176 = LDlf32ri32
  { 177,	5,	1,	0,	0,	"LDlf32ri64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo62 },  // Inst #177 = LDlf32ri64
  { 178,	5,	1,	0,	0,	"LDlf32rr32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo61 },  // Inst #178 = LDlf32rr32
  { 179,	5,	1,	0,	0,	"LDlf32rr64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo62 },  // Inst #179 = LDlf32rr64
  { 180,	5,	1,	0,	0,	"LDlf64ii32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo63 },  // Inst #180 = LDlf64ii32
  { 181,	5,	1,	0,	0,	"LDlf64ii64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo63 },  // Inst #181 = LDlf64ii64
  { 182,	5,	1,	0,	0,	"LDlf64ri32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo64 },  // Inst #182 = LDlf64ri32
  { 183,	5,	1,	0,	0,	"LDlf64ri64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo65 },  // Inst #183 = LDlf64ri64
  { 184,	5,	1,	0,	0,	"LDlf64rr32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo64 },  // Inst #184 = LDlf64rr32
  { 185,	5,	1,	0,	0,	"LDlf64rr64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo65 },  // Inst #185 = LDlf64rr64
  { 186,	5,	1,	0,	0,	"LDlu16ii32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo66 },  // Inst #186 = LDlu16ii32
  { 187,	5,	1,	0,	0,	"LDlu16ii64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo66 },  // Inst #187 = LDlu16ii64
  { 188,	5,	1,	0,	0,	"LDlu16ri32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo67 },  // Inst #188 = LDlu16ri32
  { 189,	5,	1,	0,	0,	"LDlu16ri64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo68 },  // Inst #189 = LDlu16ri64
  { 190,	5,	1,	0,	0,	"LDlu16rr32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo67 },  // Inst #190 = LDlu16rr32
  { 191,	5,	1,	0,	0,	"LDlu16rr64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo68 },  // Inst #191 = LDlu16rr64
  { 192,	5,	1,	0,	0,	"LDlu32ii32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #192 = LDlu32ii32
  { 193,	5,	1,	0,	0,	"LDlu32ii64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #193 = LDlu32ii64
  { 194,	5,	1,	0,	0,	"LDlu32ri32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo70 },  // Inst #194 = LDlu32ri32
  { 195,	5,	1,	0,	0,	"LDlu32ri64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo71 },  // Inst #195 = LDlu32ri64
  { 196,	5,	1,	0,	0,	"LDlu32rr32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo70 },  // Inst #196 = LDlu32rr32
  { 197,	5,	1,	0,	0,	"LDlu32rr64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo71 },  // Inst #197 = LDlu32rr64
  { 198,	5,	1,	0,	0,	"LDlu64ii32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo72 },  // Inst #198 = LDlu64ii32
  { 199,	5,	1,	0,	0,	"LDlu64ii64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo72 },  // Inst #199 = LDlu64ii64
  { 200,	5,	1,	0,	0,	"LDlu64ri32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo73 },  // Inst #200 = LDlu64ri32
  { 201,	5,	1,	0,	0,	"LDlu64ri64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo74 },  // Inst #201 = LDlu64ri64
  { 202,	5,	1,	0,	0,	"LDlu64rr32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo73 },  // Inst #202 = LDlu64rr32
  { 203,	5,	1,	0,	0,	"LDlu64rr64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo74 },  // Inst #203 = LDlu64rr64
  { 204,	4,	1,	0,	0,	"LDpiF32", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo75 },  // Inst #204 = LDpiF32
  { 205,	4,	1,	0,	0,	"LDpiF64", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo76 },  // Inst #205 = LDpiF64
  { 206,	4,	1,	0,	0,	"LDpiPred", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo77 },  // Inst #206 = LDpiPred
  { 207,	4,	1,	0,	0,	"LDpiU16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo78 },  // Inst #207 = LDpiU16
  { 208,	4,	1,	0,	0,	"LDpiU32", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo79 },  // Inst #208 = LDpiU32
  { 209,	4,	1,	0,	0,	"LDpiU64", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo80 },  // Inst #209 = LDpiU64
  { 210,	5,	1,	0,	0,	"LDsf32ii32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #210 = LDsf32ii32
  { 211,	5,	1,	0,	0,	"LDsf32ii64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #211 = LDsf32ii64
  { 212,	5,	1,	0,	0,	"LDsf32ri32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo61 },  // Inst #212 = LDsf32ri32
  { 213,	5,	1,	0,	0,	"LDsf32ri64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo62 },  // Inst #213 = LDsf32ri64
  { 214,	5,	1,	0,	0,	"LDsf32rr32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo61 },  // Inst #214 = LDsf32rr32
  { 215,	5,	1,	0,	0,	"LDsf32rr64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo62 },  // Inst #215 = LDsf32rr64
  { 216,	5,	1,	0,	0,	"LDsf64ii32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo63 },  // Inst #216 = LDsf64ii32
  { 217,	5,	1,	0,	0,	"LDsf64ii64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo63 },  // Inst #217 = LDsf64ii64
  { 218,	5,	1,	0,	0,	"LDsf64ri32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo64 },  // Inst #218 = LDsf64ri32
  { 219,	5,	1,	0,	0,	"LDsf64ri64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo65 },  // Inst #219 = LDsf64ri64
  { 220,	5,	1,	0,	0,	"LDsf64rr32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo64 },  // Inst #220 = LDsf64rr32
  { 221,	5,	1,	0,	0,	"LDsf64rr64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo65 },  // Inst #221 = LDsf64rr64
  { 222,	5,	1,	0,	0,	"LDsu16ii32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo66 },  // Inst #222 = LDsu16ii32
  { 223,	5,	1,	0,	0,	"LDsu16ii64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo66 },  // Inst #223 = LDsu16ii64
  { 224,	5,	1,	0,	0,	"LDsu16ri32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo67 },  // Inst #224 = LDsu16ri32
  { 225,	5,	1,	0,	0,	"LDsu16ri64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo68 },  // Inst #225 = LDsu16ri64
  { 226,	5,	1,	0,	0,	"LDsu16rr32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo67 },  // Inst #226 = LDsu16rr32
  { 227,	5,	1,	0,	0,	"LDsu16rr64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo68 },  // Inst #227 = LDsu16rr64
  { 228,	5,	1,	0,	0,	"LDsu32ii32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #228 = LDsu32ii32
  { 229,	5,	1,	0,	0,	"LDsu32ii64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #229 = LDsu32ii64
  { 230,	5,	1,	0,	0,	"LDsu32ri32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo70 },  // Inst #230 = LDsu32ri32
  { 231,	5,	1,	0,	0,	"LDsu32ri64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo71 },  // Inst #231 = LDsu32ri64
  { 232,	5,	1,	0,	0,	"LDsu32rr32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo70 },  // Inst #232 = LDsu32rr32
  { 233,	5,	1,	0,	0,	"LDsu32rr64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo71 },  // Inst #233 = LDsu32rr64
  { 234,	5,	1,	0,	0,	"LDsu64ii32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo72 },  // Inst #234 = LDsu64ii32
  { 235,	5,	1,	0,	0,	"LDsu64ii64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo72 },  // Inst #235 = LDsu64ii64
  { 236,	5,	1,	0,	0,	"LDsu64ri32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo73 },  // Inst #236 = LDsu64ri32
  { 237,	5,	1,	0,	0,	"LDsu64ri64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo74 },  // Inst #237 = LDsu64ri64
  { 238,	5,	1,	0,	0,	"LDsu64rr32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo73 },  // Inst #238 = LDsu64rr32
  { 239,	5,	1,	0,	0,	"LDsu64rr64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo74 },  // Inst #239 = LDsu64rr64
  { 240,	4,	1,	0,	0,	"MOVF32ri", 0|(1<<MCID::Predicable)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo58 },  // Inst #240 = MOVF32ri
  { 241,	4,	1,	0,	0,	"MOVF32rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo52 },  // Inst #241 = MOVF32rr
  { 242,	4,	1,	0,	0,	"MOVF64ri", 0|(1<<MCID::Predicable)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo59 },  // Inst #242 = MOVF64ri
  { 243,	4,	1,	0,	0,	"MOVF64rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo53 },  // Inst #243 = MOVF64rr
  { 244,	4,	1,	0,	0,	"MOVPREDri", 0|(1<<MCID::Predicable)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo81 },  // Inst #244 = MOVPREDri
  { 245,	4,	1,	0,	0,	"MOVPREDrr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo82 },  // Inst #245 = MOVPREDrr
  { 246,	4,	1,	0,	0,	"MOVU16ri", 0|(1<<MCID::Predicable)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo83 },  // Inst #246 = MOVU16ri
  { 247,	4,	1,	0,	0,	"MOVU16rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo84 },  // Inst #247 = MOVU16rr
  { 248,	4,	1,	0,	0,	"MOVU32ri", 0|(1<<MCID::Predicable)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo85 },  // Inst #248 = MOVU32ri
  { 249,	4,	1,	0,	0,	"MOVU32rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo86 },  // Inst #249 = MOVU32rr
  { 250,	4,	1,	0,	0,	"MOVU64ri", 0|(1<<MCID::Predicable)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo87 },  // Inst #250 = MOVU64ri
  { 251,	4,	1,	0,	0,	"MOVU64rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo88 },  // Inst #251 = MOVU64rr
  { 252,	4,	1,	0,	0,	"MOVaddr32", 0|(1<<MCID::Predicable)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo85 },  // Inst #252 = MOVaddr32
  { 253,	4,	1,	0,	0,	"MOVaddr64", 0|(1<<MCID::Predicable)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo87 },  // Inst #253 = MOVaddr64
  { 254,	5,	1,	0,	0,	"MULri16", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #254 = MULri16
  { 255,	5,	1,	0,	0,	"MULri32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #255 = MULri32
  { 256,	5,	1,	0,	0,	"MULri64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #256 = MULri64
  { 257,	5,	1,	0,	0,	"MULrr16", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #257 = MULrr16
  { 258,	5,	1,	0,	0,	"MULrr32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #258 = MULrr32
  { 259,	5,	1,	0,	0,	"MULrr64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #259 = MULrr64
  { 260,	5,	1,	0,	0,	"ORri16", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #260 = ORri16
  { 261,	5,	1,	0,	0,	"ORri32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #261 = ORri32
  { 262,	5,	1,	0,	0,	"ORri64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #262 = ORri64
  { 263,	5,	1,	0,	0,	"ORripreds", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo14 },  // Inst #263 = ORripreds
  { 264,	5,	1,	0,	0,	"ORrr16", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #264 = ORrr16
  { 265,	5,	1,	0,	0,	"ORrr32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #265 = ORrr32
  { 266,	5,	1,	0,	0,	"ORrr64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #266 = ORrr64
  { 267,	5,	1,	0,	0,	"ORrrpreds", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo15 },  // Inst #267 = ORrrpreds
  { 268,	3,	0,	0,	0,	"PTX_BAR_SYNC", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo89 },  // Inst #268 = PTX_BAR_SYNC
  { 269,	3,	1,	0,	0,	"PTX_READ_CLOCK", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo90 },  // Inst #269 = PTX_READ_CLOCK
  { 270,	3,	1,	0,	0,	"PTX_READ_CLOCK64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo91 },  // Inst #270 = PTX_READ_CLOCK64
  { 271,	3,	1,	0,	0,	"PTX_READ_CTAID_W", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo90 },  // Inst #271 = PTX_READ_CTAID_W
  { 272,	3,	1,	0,	0,	"PTX_READ_CTAID_X", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo90 },  // Inst #272 = PTX_READ_CTAID_X
  { 273,	3,	1,	0,	0,	"PTX_READ_CTAID_Y", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo90 },  // Inst #273 = PTX_READ_CTAID_Y
  { 274,	3,	1,	0,	0,	"PTX_READ_CTAID_Z", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo90 },  // Inst #274 = PTX_READ_CTAID_Z
  { 275,	3,	1,	0,	0,	"PTX_READ_GRIDID", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo90 },  // Inst #275 = PTX_READ_GRIDID
  { 276,	3,	1,	0,	0,	"PTX_READ_LANEID", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo90 },  // Inst #276 = PTX_READ_LANEID
  { 277,	3,	1,	0,	0,	"PTX_READ_LANEMASK_EQ", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo90 },  // Inst #277 = PTX_READ_LANEMASK_EQ
  { 278,	3,	1,	0,	0,	"PTX_READ_LANEMASK_GE", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo90 },  // Inst #278 = PTX_READ_LANEMASK_GE
  { 279,	3,	1,	0,	0,	"PTX_READ_LANEMASK_GT", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo90 },  // Inst #279 = PTX_READ_LANEMASK_GT
  { 280,	3,	1,	0,	0,	"PTX_READ_LANEMASK_LE", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo90 },  // Inst #280 = PTX_READ_LANEMASK_LE
  { 281,	3,	1,	0,	0,	"PTX_READ_LANEMASK_LT", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo90 },  // Inst #281 = PTX_READ_LANEMASK_LT
  { 282,	3,	1,	0,	0,	"PTX_READ_NCTAID_W", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo90 },  // Inst #282 = PTX_READ_NCTAID_W
  { 283,	3,	1,	0,	0,	"PTX_READ_NCTAID_X", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo90 },  // Inst #283 = PTX_READ_NCTAID_X
  { 284,	3,	1,	0,	0,	"PTX_READ_NCTAID_Y", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo90 },  // Inst #284 = PTX_READ_NCTAID_Y
  { 285,	3,	1,	0,	0,	"PTX_READ_NCTAID_Z", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo90 },  // Inst #285 = PTX_READ_NCTAID_Z
  { 286,	3,	1,	0,	0,	"PTX_READ_NSMID", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo90 },  // Inst #286 = PTX_READ_NSMID
  { 287,	3,	1,	0,	0,	"PTX_READ_NTID_W", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo90 },  // Inst #287 = PTX_READ_NTID_W
  { 288,	3,	1,	0,	0,	"PTX_READ_NTID_X", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo90 },  // Inst #288 = PTX_READ_NTID_X
  { 289,	3,	1,	0,	0,	"PTX_READ_NTID_Y", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo90 },  // Inst #289 = PTX_READ_NTID_Y
  { 290,	3,	1,	0,	0,	"PTX_READ_NTID_Z", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo90 },  // Inst #290 = PTX_READ_NTID_Z
  { 291,	3,	1,	0,	0,	"PTX_READ_NWARPID", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo90 },  // Inst #291 = PTX_READ_NWARPID
  { 292,	3,	1,	0,	0,	"PTX_READ_PM0", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo90 },  // Inst #292 = PTX_READ_PM0
  { 293,	3,	1,	0,	0,	"PTX_READ_PM1", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo90 },  // Inst #293 = PTX_READ_PM1
  { 294,	3,	1,	0,	0,	"PTX_READ_PM2", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo90 },  // Inst #294 = PTX_READ_PM2
  { 295,	3,	1,	0,	0,	"PTX_READ_PM3", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo90 },  // Inst #295 = PTX_READ_PM3
  { 296,	3,	1,	0,	0,	"PTX_READ_SMID", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo90 },  // Inst #296 = PTX_READ_SMID
  { 297,	3,	1,	0,	0,	"PTX_READ_TID_W", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo90 },  // Inst #297 = PTX_READ_TID_W
  { 298,	3,	1,	0,	0,	"PTX_READ_TID_X", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo90 },  // Inst #298 = PTX_READ_TID_X
  { 299,	3,	1,	0,	0,	"PTX_READ_TID_Y", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo90 },  // Inst #299 = PTX_READ_TID_Y
  { 300,	3,	1,	0,	0,	"PTX_READ_TID_Z", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo90 },  // Inst #300 = PTX_READ_TID_Z
  { 301,	3,	1,	0,	0,	"PTX_READ_WARPID", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo90 },  // Inst #301 = PTX_READ_WARPID
  { 302,	6,	1,	0,	0,	"PTX_SELPf32rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo92 },  // Inst #302 = PTX_SELPf32rr
  { 303,	6,	1,	0,	0,	"PTX_SELPf64rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo93 },  // Inst #303 = PTX_SELPf64rr
  { 304,	6,	1,	0,	0,	"PTX_SELPu16rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo94 },  // Inst #304 = PTX_SELPu16rr
  { 305,	6,	1,	0,	0,	"PTX_SELPu32rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo95 },  // Inst #305 = PTX_SELPu32rr
  { 306,	6,	1,	0,	0,	"PTX_SELPu64rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo96 },  // Inst #306 = PTX_SELPu64rr
  { 307,	5,	1,	0,	0,	"REMri16", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #307 = REMri16
  { 308,	5,	1,	0,	0,	"REMri32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #308 = REMri32
  { 309,	5,	1,	0,	0,	"REMri64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #309 = REMri64
  { 310,	5,	1,	0,	0,	"REMrr16", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #310 = REMrr16
  { 311,	5,	1,	0,	0,	"REMrr32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #311 = REMrr32
  { 312,	5,	1,	0,	0,	"REMrr64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #312 = REMrr64
  { 313,	2,	0,	0,	0,	"RET", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Predicable)|(1<<MCID::Terminator)|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, OperandInfo17 },  // Inst #313 = RET
  { 314,	6,	1,	0,	0,	"SETPEQf32rr_and_not_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #314 = SETPEQf32rr_and_not_r_o
  { 315,	6,	1,	0,	0,	"SETPEQf32rr_and_not_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #315 = SETPEQf32rr_and_not_r_u
  { 316,	6,	1,	0,	0,	"SETPEQf32rr_and_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #316 = SETPEQf32rr_and_r_o
  { 317,	6,	1,	0,	0,	"SETPEQf32rr_and_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #317 = SETPEQf32rr_and_r_u
  { 318,	5,	1,	0,	0,	"SETPEQf32rr_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo98 },  // Inst #318 = SETPEQf32rr_o
  { 319,	6,	1,	0,	0,	"SETPEQf32rr_or_not_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #319 = SETPEQf32rr_or_not_r_o
  { 320,	6,	1,	0,	0,	"SETPEQf32rr_or_not_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #320 = SETPEQf32rr_or_not_r_u
  { 321,	6,	1,	0,	0,	"SETPEQf32rr_or_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #321 = SETPEQf32rr_or_r_o
  { 322,	6,	1,	0,	0,	"SETPEQf32rr_or_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #322 = SETPEQf32rr_or_r_u
  { 323,	5,	1,	0,	0,	"SETPEQf32rr_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo98 },  // Inst #323 = SETPEQf32rr_u
  { 324,	6,	1,	0,	0,	"SETPEQf32rr_xor_not_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #324 = SETPEQf32rr_xor_not_r_o
  { 325,	6,	1,	0,	0,	"SETPEQf32rr_xor_not_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #325 = SETPEQf32rr_xor_not_r_u
  { 326,	6,	1,	0,	0,	"SETPEQf32rr_xor_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #326 = SETPEQf32rr_xor_r_o
  { 327,	6,	1,	0,	0,	"SETPEQf32rr_xor_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #327 = SETPEQf32rr_xor_r_u
  { 328,	6,	1,	0,	0,	"SETPEQf64rr_and_not_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #328 = SETPEQf64rr_and_not_r_o
  { 329,	6,	1,	0,	0,	"SETPEQf64rr_and_not_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #329 = SETPEQf64rr_and_not_r_u
  { 330,	6,	1,	0,	0,	"SETPEQf64rr_and_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #330 = SETPEQf64rr_and_r_o
  { 331,	6,	1,	0,	0,	"SETPEQf64rr_and_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #331 = SETPEQf64rr_and_r_u
  { 332,	5,	1,	0,	0,	"SETPEQf64rr_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo100 },  // Inst #332 = SETPEQf64rr_o
  { 333,	6,	1,	0,	0,	"SETPEQf64rr_or_not_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #333 = SETPEQf64rr_or_not_r_o
  { 334,	6,	1,	0,	0,	"SETPEQf64rr_or_not_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #334 = SETPEQf64rr_or_not_r_u
  { 335,	6,	1,	0,	0,	"SETPEQf64rr_or_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #335 = SETPEQf64rr_or_r_o
  { 336,	6,	1,	0,	0,	"SETPEQf64rr_or_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #336 = SETPEQf64rr_or_r_u
  { 337,	5,	1,	0,	0,	"SETPEQf64rr_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo100 },  // Inst #337 = SETPEQf64rr_u
  { 338,	6,	1,	0,	0,	"SETPEQf64rr_xor_not_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #338 = SETPEQf64rr_xor_not_r_o
  { 339,	6,	1,	0,	0,	"SETPEQf64rr_xor_not_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #339 = SETPEQf64rr_xor_not_r_u
  { 340,	6,	1,	0,	0,	"SETPEQf64rr_xor_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #340 = SETPEQf64rr_xor_r_o
  { 341,	6,	1,	0,	0,	"SETPEQf64rr_xor_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #341 = SETPEQf64rr_xor_r_u
  { 342,	5,	1,	0,	0,	"SETPEQu16ri", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo101 },  // Inst #342 = SETPEQu16ri
  { 343,	6,	1,	0,	0,	"SETPEQu16ri_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #343 = SETPEQu16ri_and_not_r
  { 344,	6,	1,	0,	0,	"SETPEQu16ri_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #344 = SETPEQu16ri_and_r
  { 345,	6,	1,	0,	0,	"SETPEQu16ri_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #345 = SETPEQu16ri_or_not_r
  { 346,	6,	1,	0,	0,	"SETPEQu16ri_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #346 = SETPEQu16ri_or_r
  { 347,	6,	1,	0,	0,	"SETPEQu16ri_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #347 = SETPEQu16ri_xor_not_r
  { 348,	6,	1,	0,	0,	"SETPEQu16ri_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #348 = SETPEQu16ri_xor_r
  { 349,	5,	1,	0,	0,	"SETPEQu16rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo103 },  // Inst #349 = SETPEQu16rr
  { 350,	6,	1,	0,	0,	"SETPEQu16rr_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #350 = SETPEQu16rr_and_not_r
  { 351,	6,	1,	0,	0,	"SETPEQu16rr_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #351 = SETPEQu16rr_and_r
  { 352,	6,	1,	0,	0,	"SETPEQu16rr_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #352 = SETPEQu16rr_or_not_r
  { 353,	6,	1,	0,	0,	"SETPEQu16rr_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #353 = SETPEQu16rr_or_r
  { 354,	6,	1,	0,	0,	"SETPEQu16rr_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #354 = SETPEQu16rr_xor_not_r
  { 355,	6,	1,	0,	0,	"SETPEQu16rr_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #355 = SETPEQu16rr_xor_r
  { 356,	5,	1,	0,	0,	"SETPEQu32ri", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo105 },  // Inst #356 = SETPEQu32ri
  { 357,	6,	1,	0,	0,	"SETPEQu32ri_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #357 = SETPEQu32ri_and_not_r
  { 358,	6,	1,	0,	0,	"SETPEQu32ri_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #358 = SETPEQu32ri_and_r
  { 359,	6,	1,	0,	0,	"SETPEQu32ri_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #359 = SETPEQu32ri_or_not_r
  { 360,	6,	1,	0,	0,	"SETPEQu32ri_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #360 = SETPEQu32ri_or_r
  { 361,	6,	1,	0,	0,	"SETPEQu32ri_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #361 = SETPEQu32ri_xor_not_r
  { 362,	6,	1,	0,	0,	"SETPEQu32ri_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #362 = SETPEQu32ri_xor_r
  { 363,	5,	1,	0,	0,	"SETPEQu32rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo107 },  // Inst #363 = SETPEQu32rr
  { 364,	6,	1,	0,	0,	"SETPEQu32rr_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #364 = SETPEQu32rr_and_not_r
  { 365,	6,	1,	0,	0,	"SETPEQu32rr_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #365 = SETPEQu32rr_and_r
  { 366,	6,	1,	0,	0,	"SETPEQu32rr_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #366 = SETPEQu32rr_or_not_r
  { 367,	6,	1,	0,	0,	"SETPEQu32rr_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #367 = SETPEQu32rr_or_r
  { 368,	6,	1,	0,	0,	"SETPEQu32rr_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #368 = SETPEQu32rr_xor_not_r
  { 369,	6,	1,	0,	0,	"SETPEQu32rr_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #369 = SETPEQu32rr_xor_r
  { 370,	5,	1,	0,	0,	"SETPEQu64ri", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo109 },  // Inst #370 = SETPEQu64ri
  { 371,	6,	1,	0,	0,	"SETPEQu64ri_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #371 = SETPEQu64ri_and_not_r
  { 372,	6,	1,	0,	0,	"SETPEQu64ri_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #372 = SETPEQu64ri_and_r
  { 373,	6,	1,	0,	0,	"SETPEQu64ri_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #373 = SETPEQu64ri_or_not_r
  { 374,	6,	1,	0,	0,	"SETPEQu64ri_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #374 = SETPEQu64ri_or_r
  { 375,	6,	1,	0,	0,	"SETPEQu64ri_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #375 = SETPEQu64ri_xor_not_r
  { 376,	6,	1,	0,	0,	"SETPEQu64ri_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #376 = SETPEQu64ri_xor_r
  { 377,	5,	1,	0,	0,	"SETPEQu64rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo111 },  // Inst #377 = SETPEQu64rr
  { 378,	6,	1,	0,	0,	"SETPEQu64rr_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #378 = SETPEQu64rr_and_not_r
  { 379,	6,	1,	0,	0,	"SETPEQu64rr_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #379 = SETPEQu64rr_and_r
  { 380,	6,	1,	0,	0,	"SETPEQu64rr_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #380 = SETPEQu64rr_or_not_r
  { 381,	6,	1,	0,	0,	"SETPEQu64rr_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #381 = SETPEQu64rr_or_r
  { 382,	6,	1,	0,	0,	"SETPEQu64rr_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #382 = SETPEQu64rr_xor_not_r
  { 383,	6,	1,	0,	0,	"SETPEQu64rr_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #383 = SETPEQu64rr_xor_r
  { 384,	6,	1,	0,	0,	"SETPGEf32rr_and_not_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #384 = SETPGEf32rr_and_not_r_o
  { 385,	6,	1,	0,	0,	"SETPGEf32rr_and_not_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #385 = SETPGEf32rr_and_not_r_u
  { 386,	6,	1,	0,	0,	"SETPGEf32rr_and_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #386 = SETPGEf32rr_and_r_o
  { 387,	6,	1,	0,	0,	"SETPGEf32rr_and_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #387 = SETPGEf32rr_and_r_u
  { 388,	5,	1,	0,	0,	"SETPGEf32rr_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo98 },  // Inst #388 = SETPGEf32rr_o
  { 389,	6,	1,	0,	0,	"SETPGEf32rr_or_not_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #389 = SETPGEf32rr_or_not_r_o
  { 390,	6,	1,	0,	0,	"SETPGEf32rr_or_not_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #390 = SETPGEf32rr_or_not_r_u
  { 391,	6,	1,	0,	0,	"SETPGEf32rr_or_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #391 = SETPGEf32rr_or_r_o
  { 392,	6,	1,	0,	0,	"SETPGEf32rr_or_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #392 = SETPGEf32rr_or_r_u
  { 393,	5,	1,	0,	0,	"SETPGEf32rr_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo98 },  // Inst #393 = SETPGEf32rr_u
  { 394,	6,	1,	0,	0,	"SETPGEf32rr_xor_not_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #394 = SETPGEf32rr_xor_not_r_o
  { 395,	6,	1,	0,	0,	"SETPGEf32rr_xor_not_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #395 = SETPGEf32rr_xor_not_r_u
  { 396,	6,	1,	0,	0,	"SETPGEf32rr_xor_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #396 = SETPGEf32rr_xor_r_o
  { 397,	6,	1,	0,	0,	"SETPGEf32rr_xor_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #397 = SETPGEf32rr_xor_r_u
  { 398,	6,	1,	0,	0,	"SETPGEf64rr_and_not_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #398 = SETPGEf64rr_and_not_r_o
  { 399,	6,	1,	0,	0,	"SETPGEf64rr_and_not_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #399 = SETPGEf64rr_and_not_r_u
  { 400,	6,	1,	0,	0,	"SETPGEf64rr_and_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #400 = SETPGEf64rr_and_r_o
  { 401,	6,	1,	0,	0,	"SETPGEf64rr_and_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #401 = SETPGEf64rr_and_r_u
  { 402,	5,	1,	0,	0,	"SETPGEf64rr_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo100 },  // Inst #402 = SETPGEf64rr_o
  { 403,	6,	1,	0,	0,	"SETPGEf64rr_or_not_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #403 = SETPGEf64rr_or_not_r_o
  { 404,	6,	1,	0,	0,	"SETPGEf64rr_or_not_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #404 = SETPGEf64rr_or_not_r_u
  { 405,	6,	1,	0,	0,	"SETPGEf64rr_or_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #405 = SETPGEf64rr_or_r_o
  { 406,	6,	1,	0,	0,	"SETPGEf64rr_or_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #406 = SETPGEf64rr_or_r_u
  { 407,	5,	1,	0,	0,	"SETPGEf64rr_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo100 },  // Inst #407 = SETPGEf64rr_u
  { 408,	6,	1,	0,	0,	"SETPGEf64rr_xor_not_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #408 = SETPGEf64rr_xor_not_r_o
  { 409,	6,	1,	0,	0,	"SETPGEf64rr_xor_not_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #409 = SETPGEf64rr_xor_not_r_u
  { 410,	6,	1,	0,	0,	"SETPGEf64rr_xor_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #410 = SETPGEf64rr_xor_r_o
  { 411,	6,	1,	0,	0,	"SETPGEf64rr_xor_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #411 = SETPGEf64rr_xor_r_u
  { 412,	5,	1,	0,	0,	"SETPGEs16ri", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo101 },  // Inst #412 = SETPGEs16ri
  { 413,	6,	1,	0,	0,	"SETPGEs16ri_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #413 = SETPGEs16ri_and_not_r
  { 414,	6,	1,	0,	0,	"SETPGEs16ri_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #414 = SETPGEs16ri_and_r
  { 415,	6,	1,	0,	0,	"SETPGEs16ri_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #415 = SETPGEs16ri_or_not_r
  { 416,	6,	1,	0,	0,	"SETPGEs16ri_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #416 = SETPGEs16ri_or_r
  { 417,	6,	1,	0,	0,	"SETPGEs16ri_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #417 = SETPGEs16ri_xor_not_r
  { 418,	6,	1,	0,	0,	"SETPGEs16ri_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #418 = SETPGEs16ri_xor_r
  { 419,	5,	1,	0,	0,	"SETPGEs16rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo103 },  // Inst #419 = SETPGEs16rr
  { 420,	6,	1,	0,	0,	"SETPGEs16rr_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #420 = SETPGEs16rr_and_not_r
  { 421,	6,	1,	0,	0,	"SETPGEs16rr_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #421 = SETPGEs16rr_and_r
  { 422,	6,	1,	0,	0,	"SETPGEs16rr_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #422 = SETPGEs16rr_or_not_r
  { 423,	6,	1,	0,	0,	"SETPGEs16rr_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #423 = SETPGEs16rr_or_r
  { 424,	6,	1,	0,	0,	"SETPGEs16rr_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #424 = SETPGEs16rr_xor_not_r
  { 425,	6,	1,	0,	0,	"SETPGEs16rr_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #425 = SETPGEs16rr_xor_r
  { 426,	5,	1,	0,	0,	"SETPGEs32ri", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo105 },  // Inst #426 = SETPGEs32ri
  { 427,	6,	1,	0,	0,	"SETPGEs32ri_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #427 = SETPGEs32ri_and_not_r
  { 428,	6,	1,	0,	0,	"SETPGEs32ri_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #428 = SETPGEs32ri_and_r
  { 429,	6,	1,	0,	0,	"SETPGEs32ri_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #429 = SETPGEs32ri_or_not_r
  { 430,	6,	1,	0,	0,	"SETPGEs32ri_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #430 = SETPGEs32ri_or_r
  { 431,	6,	1,	0,	0,	"SETPGEs32ri_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #431 = SETPGEs32ri_xor_not_r
  { 432,	6,	1,	0,	0,	"SETPGEs32ri_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #432 = SETPGEs32ri_xor_r
  { 433,	5,	1,	0,	0,	"SETPGEs32rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo107 },  // Inst #433 = SETPGEs32rr
  { 434,	6,	1,	0,	0,	"SETPGEs32rr_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #434 = SETPGEs32rr_and_not_r
  { 435,	6,	1,	0,	0,	"SETPGEs32rr_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #435 = SETPGEs32rr_and_r
  { 436,	6,	1,	0,	0,	"SETPGEs32rr_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #436 = SETPGEs32rr_or_not_r
  { 437,	6,	1,	0,	0,	"SETPGEs32rr_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #437 = SETPGEs32rr_or_r
  { 438,	6,	1,	0,	0,	"SETPGEs32rr_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #438 = SETPGEs32rr_xor_not_r
  { 439,	6,	1,	0,	0,	"SETPGEs32rr_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #439 = SETPGEs32rr_xor_r
  { 440,	5,	1,	0,	0,	"SETPGEs64ri", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo109 },  // Inst #440 = SETPGEs64ri
  { 441,	6,	1,	0,	0,	"SETPGEs64ri_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #441 = SETPGEs64ri_and_not_r
  { 442,	6,	1,	0,	0,	"SETPGEs64ri_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #442 = SETPGEs64ri_and_r
  { 443,	6,	1,	0,	0,	"SETPGEs64ri_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #443 = SETPGEs64ri_or_not_r
  { 444,	6,	1,	0,	0,	"SETPGEs64ri_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #444 = SETPGEs64ri_or_r
  { 445,	6,	1,	0,	0,	"SETPGEs64ri_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #445 = SETPGEs64ri_xor_not_r
  { 446,	6,	1,	0,	0,	"SETPGEs64ri_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #446 = SETPGEs64ri_xor_r
  { 447,	5,	1,	0,	0,	"SETPGEs64rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo111 },  // Inst #447 = SETPGEs64rr
  { 448,	6,	1,	0,	0,	"SETPGEs64rr_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #448 = SETPGEs64rr_and_not_r
  { 449,	6,	1,	0,	0,	"SETPGEs64rr_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #449 = SETPGEs64rr_and_r
  { 450,	6,	1,	0,	0,	"SETPGEs64rr_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #450 = SETPGEs64rr_or_not_r
  { 451,	6,	1,	0,	0,	"SETPGEs64rr_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #451 = SETPGEs64rr_or_r
  { 452,	6,	1,	0,	0,	"SETPGEs64rr_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #452 = SETPGEs64rr_xor_not_r
  { 453,	6,	1,	0,	0,	"SETPGEs64rr_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #453 = SETPGEs64rr_xor_r
  { 454,	5,	1,	0,	0,	"SETPGEu16ri", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo101 },  // Inst #454 = SETPGEu16ri
  { 455,	6,	1,	0,	0,	"SETPGEu16ri_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #455 = SETPGEu16ri_and_not_r
  { 456,	6,	1,	0,	0,	"SETPGEu16ri_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #456 = SETPGEu16ri_and_r
  { 457,	6,	1,	0,	0,	"SETPGEu16ri_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #457 = SETPGEu16ri_or_not_r
  { 458,	6,	1,	0,	0,	"SETPGEu16ri_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #458 = SETPGEu16ri_or_r
  { 459,	6,	1,	0,	0,	"SETPGEu16ri_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #459 = SETPGEu16ri_xor_not_r
  { 460,	6,	1,	0,	0,	"SETPGEu16ri_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #460 = SETPGEu16ri_xor_r
  { 461,	5,	1,	0,	0,	"SETPGEu16rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo103 },  // Inst #461 = SETPGEu16rr
  { 462,	6,	1,	0,	0,	"SETPGEu16rr_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #462 = SETPGEu16rr_and_not_r
  { 463,	6,	1,	0,	0,	"SETPGEu16rr_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #463 = SETPGEu16rr_and_r
  { 464,	6,	1,	0,	0,	"SETPGEu16rr_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #464 = SETPGEu16rr_or_not_r
  { 465,	6,	1,	0,	0,	"SETPGEu16rr_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #465 = SETPGEu16rr_or_r
  { 466,	6,	1,	0,	0,	"SETPGEu16rr_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #466 = SETPGEu16rr_xor_not_r
  { 467,	6,	1,	0,	0,	"SETPGEu16rr_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #467 = SETPGEu16rr_xor_r
  { 468,	5,	1,	0,	0,	"SETPGEu32ri", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo105 },  // Inst #468 = SETPGEu32ri
  { 469,	6,	1,	0,	0,	"SETPGEu32ri_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #469 = SETPGEu32ri_and_not_r
  { 470,	6,	1,	0,	0,	"SETPGEu32ri_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #470 = SETPGEu32ri_and_r
  { 471,	6,	1,	0,	0,	"SETPGEu32ri_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #471 = SETPGEu32ri_or_not_r
  { 472,	6,	1,	0,	0,	"SETPGEu32ri_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #472 = SETPGEu32ri_or_r
  { 473,	6,	1,	0,	0,	"SETPGEu32ri_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #473 = SETPGEu32ri_xor_not_r
  { 474,	6,	1,	0,	0,	"SETPGEu32ri_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #474 = SETPGEu32ri_xor_r
  { 475,	5,	1,	0,	0,	"SETPGEu32rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo107 },  // Inst #475 = SETPGEu32rr
  { 476,	6,	1,	0,	0,	"SETPGEu32rr_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #476 = SETPGEu32rr_and_not_r
  { 477,	6,	1,	0,	0,	"SETPGEu32rr_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #477 = SETPGEu32rr_and_r
  { 478,	6,	1,	0,	0,	"SETPGEu32rr_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #478 = SETPGEu32rr_or_not_r
  { 479,	6,	1,	0,	0,	"SETPGEu32rr_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #479 = SETPGEu32rr_or_r
  { 480,	6,	1,	0,	0,	"SETPGEu32rr_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #480 = SETPGEu32rr_xor_not_r
  { 481,	6,	1,	0,	0,	"SETPGEu32rr_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #481 = SETPGEu32rr_xor_r
  { 482,	5,	1,	0,	0,	"SETPGEu64ri", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo109 },  // Inst #482 = SETPGEu64ri
  { 483,	6,	1,	0,	0,	"SETPGEu64ri_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #483 = SETPGEu64ri_and_not_r
  { 484,	6,	1,	0,	0,	"SETPGEu64ri_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #484 = SETPGEu64ri_and_r
  { 485,	6,	1,	0,	0,	"SETPGEu64ri_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #485 = SETPGEu64ri_or_not_r
  { 486,	6,	1,	0,	0,	"SETPGEu64ri_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #486 = SETPGEu64ri_or_r
  { 487,	6,	1,	0,	0,	"SETPGEu64ri_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #487 = SETPGEu64ri_xor_not_r
  { 488,	6,	1,	0,	0,	"SETPGEu64ri_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #488 = SETPGEu64ri_xor_r
  { 489,	5,	1,	0,	0,	"SETPGEu64rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo111 },  // Inst #489 = SETPGEu64rr
  { 490,	6,	1,	0,	0,	"SETPGEu64rr_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #490 = SETPGEu64rr_and_not_r
  { 491,	6,	1,	0,	0,	"SETPGEu64rr_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #491 = SETPGEu64rr_and_r
  { 492,	6,	1,	0,	0,	"SETPGEu64rr_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #492 = SETPGEu64rr_or_not_r
  { 493,	6,	1,	0,	0,	"SETPGEu64rr_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #493 = SETPGEu64rr_or_r
  { 494,	6,	1,	0,	0,	"SETPGEu64rr_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #494 = SETPGEu64rr_xor_not_r
  { 495,	6,	1,	0,	0,	"SETPGEu64rr_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #495 = SETPGEu64rr_xor_r
  { 496,	6,	1,	0,	0,	"SETPGTf32rr_and_not_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #496 = SETPGTf32rr_and_not_r_o
  { 497,	6,	1,	0,	0,	"SETPGTf32rr_and_not_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #497 = SETPGTf32rr_and_not_r_u
  { 498,	6,	1,	0,	0,	"SETPGTf32rr_and_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #498 = SETPGTf32rr_and_r_o
  { 499,	6,	1,	0,	0,	"SETPGTf32rr_and_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #499 = SETPGTf32rr_and_r_u
  { 500,	5,	1,	0,	0,	"SETPGTf32rr_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo98 },  // Inst #500 = SETPGTf32rr_o
  { 501,	6,	1,	0,	0,	"SETPGTf32rr_or_not_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #501 = SETPGTf32rr_or_not_r_o
  { 502,	6,	1,	0,	0,	"SETPGTf32rr_or_not_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #502 = SETPGTf32rr_or_not_r_u
  { 503,	6,	1,	0,	0,	"SETPGTf32rr_or_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #503 = SETPGTf32rr_or_r_o
  { 504,	6,	1,	0,	0,	"SETPGTf32rr_or_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #504 = SETPGTf32rr_or_r_u
  { 505,	5,	1,	0,	0,	"SETPGTf32rr_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo98 },  // Inst #505 = SETPGTf32rr_u
  { 506,	6,	1,	0,	0,	"SETPGTf32rr_xor_not_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #506 = SETPGTf32rr_xor_not_r_o
  { 507,	6,	1,	0,	0,	"SETPGTf32rr_xor_not_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #507 = SETPGTf32rr_xor_not_r_u
  { 508,	6,	1,	0,	0,	"SETPGTf32rr_xor_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #508 = SETPGTf32rr_xor_r_o
  { 509,	6,	1,	0,	0,	"SETPGTf32rr_xor_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #509 = SETPGTf32rr_xor_r_u
  { 510,	6,	1,	0,	0,	"SETPGTf64rr_and_not_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #510 = SETPGTf64rr_and_not_r_o
  { 511,	6,	1,	0,	0,	"SETPGTf64rr_and_not_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #511 = SETPGTf64rr_and_not_r_u
  { 512,	6,	1,	0,	0,	"SETPGTf64rr_and_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #512 = SETPGTf64rr_and_r_o
  { 513,	6,	1,	0,	0,	"SETPGTf64rr_and_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #513 = SETPGTf64rr_and_r_u
  { 514,	5,	1,	0,	0,	"SETPGTf64rr_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo100 },  // Inst #514 = SETPGTf64rr_o
  { 515,	6,	1,	0,	0,	"SETPGTf64rr_or_not_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #515 = SETPGTf64rr_or_not_r_o
  { 516,	6,	1,	0,	0,	"SETPGTf64rr_or_not_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #516 = SETPGTf64rr_or_not_r_u
  { 517,	6,	1,	0,	0,	"SETPGTf64rr_or_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #517 = SETPGTf64rr_or_r_o
  { 518,	6,	1,	0,	0,	"SETPGTf64rr_or_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #518 = SETPGTf64rr_or_r_u
  { 519,	5,	1,	0,	0,	"SETPGTf64rr_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo100 },  // Inst #519 = SETPGTf64rr_u
  { 520,	6,	1,	0,	0,	"SETPGTf64rr_xor_not_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #520 = SETPGTf64rr_xor_not_r_o
  { 521,	6,	1,	0,	0,	"SETPGTf64rr_xor_not_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #521 = SETPGTf64rr_xor_not_r_u
  { 522,	6,	1,	0,	0,	"SETPGTf64rr_xor_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #522 = SETPGTf64rr_xor_r_o
  { 523,	6,	1,	0,	0,	"SETPGTf64rr_xor_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #523 = SETPGTf64rr_xor_r_u
  { 524,	5,	1,	0,	0,	"SETPGTs16ri", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo101 },  // Inst #524 = SETPGTs16ri
  { 525,	6,	1,	0,	0,	"SETPGTs16ri_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #525 = SETPGTs16ri_and_not_r
  { 526,	6,	1,	0,	0,	"SETPGTs16ri_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #526 = SETPGTs16ri_and_r
  { 527,	6,	1,	0,	0,	"SETPGTs16ri_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #527 = SETPGTs16ri_or_not_r
  { 528,	6,	1,	0,	0,	"SETPGTs16ri_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #528 = SETPGTs16ri_or_r
  { 529,	6,	1,	0,	0,	"SETPGTs16ri_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #529 = SETPGTs16ri_xor_not_r
  { 530,	6,	1,	0,	0,	"SETPGTs16ri_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #530 = SETPGTs16ri_xor_r
  { 531,	5,	1,	0,	0,	"SETPGTs16rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo103 },  // Inst #531 = SETPGTs16rr
  { 532,	6,	1,	0,	0,	"SETPGTs16rr_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #532 = SETPGTs16rr_and_not_r
  { 533,	6,	1,	0,	0,	"SETPGTs16rr_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #533 = SETPGTs16rr_and_r
  { 534,	6,	1,	0,	0,	"SETPGTs16rr_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #534 = SETPGTs16rr_or_not_r
  { 535,	6,	1,	0,	0,	"SETPGTs16rr_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #535 = SETPGTs16rr_or_r
  { 536,	6,	1,	0,	0,	"SETPGTs16rr_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #536 = SETPGTs16rr_xor_not_r
  { 537,	6,	1,	0,	0,	"SETPGTs16rr_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #537 = SETPGTs16rr_xor_r
  { 538,	5,	1,	0,	0,	"SETPGTs32ri", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo105 },  // Inst #538 = SETPGTs32ri
  { 539,	6,	1,	0,	0,	"SETPGTs32ri_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #539 = SETPGTs32ri_and_not_r
  { 540,	6,	1,	0,	0,	"SETPGTs32ri_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #540 = SETPGTs32ri_and_r
  { 541,	6,	1,	0,	0,	"SETPGTs32ri_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #541 = SETPGTs32ri_or_not_r
  { 542,	6,	1,	0,	0,	"SETPGTs32ri_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #542 = SETPGTs32ri_or_r
  { 543,	6,	1,	0,	0,	"SETPGTs32ri_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #543 = SETPGTs32ri_xor_not_r
  { 544,	6,	1,	0,	0,	"SETPGTs32ri_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #544 = SETPGTs32ri_xor_r
  { 545,	5,	1,	0,	0,	"SETPGTs32rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo107 },  // Inst #545 = SETPGTs32rr
  { 546,	6,	1,	0,	0,	"SETPGTs32rr_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #546 = SETPGTs32rr_and_not_r
  { 547,	6,	1,	0,	0,	"SETPGTs32rr_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #547 = SETPGTs32rr_and_r
  { 548,	6,	1,	0,	0,	"SETPGTs32rr_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #548 = SETPGTs32rr_or_not_r
  { 549,	6,	1,	0,	0,	"SETPGTs32rr_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #549 = SETPGTs32rr_or_r
  { 550,	6,	1,	0,	0,	"SETPGTs32rr_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #550 = SETPGTs32rr_xor_not_r
  { 551,	6,	1,	0,	0,	"SETPGTs32rr_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #551 = SETPGTs32rr_xor_r
  { 552,	5,	1,	0,	0,	"SETPGTs64ri", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo109 },  // Inst #552 = SETPGTs64ri
  { 553,	6,	1,	0,	0,	"SETPGTs64ri_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #553 = SETPGTs64ri_and_not_r
  { 554,	6,	1,	0,	0,	"SETPGTs64ri_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #554 = SETPGTs64ri_and_r
  { 555,	6,	1,	0,	0,	"SETPGTs64ri_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #555 = SETPGTs64ri_or_not_r
  { 556,	6,	1,	0,	0,	"SETPGTs64ri_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #556 = SETPGTs64ri_or_r
  { 557,	6,	1,	0,	0,	"SETPGTs64ri_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #557 = SETPGTs64ri_xor_not_r
  { 558,	6,	1,	0,	0,	"SETPGTs64ri_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #558 = SETPGTs64ri_xor_r
  { 559,	5,	1,	0,	0,	"SETPGTs64rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo111 },  // Inst #559 = SETPGTs64rr
  { 560,	6,	1,	0,	0,	"SETPGTs64rr_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #560 = SETPGTs64rr_and_not_r
  { 561,	6,	1,	0,	0,	"SETPGTs64rr_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #561 = SETPGTs64rr_and_r
  { 562,	6,	1,	0,	0,	"SETPGTs64rr_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #562 = SETPGTs64rr_or_not_r
  { 563,	6,	1,	0,	0,	"SETPGTs64rr_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #563 = SETPGTs64rr_or_r
  { 564,	6,	1,	0,	0,	"SETPGTs64rr_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #564 = SETPGTs64rr_xor_not_r
  { 565,	6,	1,	0,	0,	"SETPGTs64rr_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #565 = SETPGTs64rr_xor_r
  { 566,	5,	1,	0,	0,	"SETPGTu16ri", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo101 },  // Inst #566 = SETPGTu16ri
  { 567,	6,	1,	0,	0,	"SETPGTu16ri_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #567 = SETPGTu16ri_and_not_r
  { 568,	6,	1,	0,	0,	"SETPGTu16ri_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #568 = SETPGTu16ri_and_r
  { 569,	6,	1,	0,	0,	"SETPGTu16ri_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #569 = SETPGTu16ri_or_not_r
  { 570,	6,	1,	0,	0,	"SETPGTu16ri_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #570 = SETPGTu16ri_or_r
  { 571,	6,	1,	0,	0,	"SETPGTu16ri_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #571 = SETPGTu16ri_xor_not_r
  { 572,	6,	1,	0,	0,	"SETPGTu16ri_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #572 = SETPGTu16ri_xor_r
  { 573,	5,	1,	0,	0,	"SETPGTu16rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo103 },  // Inst #573 = SETPGTu16rr
  { 574,	6,	1,	0,	0,	"SETPGTu16rr_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #574 = SETPGTu16rr_and_not_r
  { 575,	6,	1,	0,	0,	"SETPGTu16rr_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #575 = SETPGTu16rr_and_r
  { 576,	6,	1,	0,	0,	"SETPGTu16rr_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #576 = SETPGTu16rr_or_not_r
  { 577,	6,	1,	0,	0,	"SETPGTu16rr_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #577 = SETPGTu16rr_or_r
  { 578,	6,	1,	0,	0,	"SETPGTu16rr_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #578 = SETPGTu16rr_xor_not_r
  { 579,	6,	1,	0,	0,	"SETPGTu16rr_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #579 = SETPGTu16rr_xor_r
  { 580,	5,	1,	0,	0,	"SETPGTu32ri", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo105 },  // Inst #580 = SETPGTu32ri
  { 581,	6,	1,	0,	0,	"SETPGTu32ri_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #581 = SETPGTu32ri_and_not_r
  { 582,	6,	1,	0,	0,	"SETPGTu32ri_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #582 = SETPGTu32ri_and_r
  { 583,	6,	1,	0,	0,	"SETPGTu32ri_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #583 = SETPGTu32ri_or_not_r
  { 584,	6,	1,	0,	0,	"SETPGTu32ri_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #584 = SETPGTu32ri_or_r
  { 585,	6,	1,	0,	0,	"SETPGTu32ri_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #585 = SETPGTu32ri_xor_not_r
  { 586,	6,	1,	0,	0,	"SETPGTu32ri_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #586 = SETPGTu32ri_xor_r
  { 587,	5,	1,	0,	0,	"SETPGTu32rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo107 },  // Inst #587 = SETPGTu32rr
  { 588,	6,	1,	0,	0,	"SETPGTu32rr_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #588 = SETPGTu32rr_and_not_r
  { 589,	6,	1,	0,	0,	"SETPGTu32rr_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #589 = SETPGTu32rr_and_r
  { 590,	6,	1,	0,	0,	"SETPGTu32rr_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #590 = SETPGTu32rr_or_not_r
  { 591,	6,	1,	0,	0,	"SETPGTu32rr_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #591 = SETPGTu32rr_or_r
  { 592,	6,	1,	0,	0,	"SETPGTu32rr_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #592 = SETPGTu32rr_xor_not_r
  { 593,	6,	1,	0,	0,	"SETPGTu32rr_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #593 = SETPGTu32rr_xor_r
  { 594,	5,	1,	0,	0,	"SETPGTu64ri", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo109 },  // Inst #594 = SETPGTu64ri
  { 595,	6,	1,	0,	0,	"SETPGTu64ri_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #595 = SETPGTu64ri_and_not_r
  { 596,	6,	1,	0,	0,	"SETPGTu64ri_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #596 = SETPGTu64ri_and_r
  { 597,	6,	1,	0,	0,	"SETPGTu64ri_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #597 = SETPGTu64ri_or_not_r
  { 598,	6,	1,	0,	0,	"SETPGTu64ri_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #598 = SETPGTu64ri_or_r
  { 599,	6,	1,	0,	0,	"SETPGTu64ri_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #599 = SETPGTu64ri_xor_not_r
  { 600,	6,	1,	0,	0,	"SETPGTu64ri_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #600 = SETPGTu64ri_xor_r
  { 601,	5,	1,	0,	0,	"SETPGTu64rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo111 },  // Inst #601 = SETPGTu64rr
  { 602,	6,	1,	0,	0,	"SETPGTu64rr_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #602 = SETPGTu64rr_and_not_r
  { 603,	6,	1,	0,	0,	"SETPGTu64rr_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #603 = SETPGTu64rr_and_r
  { 604,	6,	1,	0,	0,	"SETPGTu64rr_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #604 = SETPGTu64rr_or_not_r
  { 605,	6,	1,	0,	0,	"SETPGTu64rr_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #605 = SETPGTu64rr_or_r
  { 606,	6,	1,	0,	0,	"SETPGTu64rr_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #606 = SETPGTu64rr_xor_not_r
  { 607,	6,	1,	0,	0,	"SETPGTu64rr_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #607 = SETPGTu64rr_xor_r
  { 608,	6,	1,	0,	0,	"SETPLEf32rr_and_not_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #608 = SETPLEf32rr_and_not_r_o
  { 609,	6,	1,	0,	0,	"SETPLEf32rr_and_not_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #609 = SETPLEf32rr_and_not_r_u
  { 610,	6,	1,	0,	0,	"SETPLEf32rr_and_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #610 = SETPLEf32rr_and_r_o
  { 611,	6,	1,	0,	0,	"SETPLEf32rr_and_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #611 = SETPLEf32rr_and_r_u
  { 612,	5,	1,	0,	0,	"SETPLEf32rr_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo98 },  // Inst #612 = SETPLEf32rr_o
  { 613,	6,	1,	0,	0,	"SETPLEf32rr_or_not_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #613 = SETPLEf32rr_or_not_r_o
  { 614,	6,	1,	0,	0,	"SETPLEf32rr_or_not_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #614 = SETPLEf32rr_or_not_r_u
  { 615,	6,	1,	0,	0,	"SETPLEf32rr_or_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #615 = SETPLEf32rr_or_r_o
  { 616,	6,	1,	0,	0,	"SETPLEf32rr_or_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #616 = SETPLEf32rr_or_r_u
  { 617,	5,	1,	0,	0,	"SETPLEf32rr_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo98 },  // Inst #617 = SETPLEf32rr_u
  { 618,	6,	1,	0,	0,	"SETPLEf32rr_xor_not_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #618 = SETPLEf32rr_xor_not_r_o
  { 619,	6,	1,	0,	0,	"SETPLEf32rr_xor_not_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #619 = SETPLEf32rr_xor_not_r_u
  { 620,	6,	1,	0,	0,	"SETPLEf32rr_xor_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #620 = SETPLEf32rr_xor_r_o
  { 621,	6,	1,	0,	0,	"SETPLEf32rr_xor_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #621 = SETPLEf32rr_xor_r_u
  { 622,	6,	1,	0,	0,	"SETPLEf64rr_and_not_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #622 = SETPLEf64rr_and_not_r_o
  { 623,	6,	1,	0,	0,	"SETPLEf64rr_and_not_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #623 = SETPLEf64rr_and_not_r_u
  { 624,	6,	1,	0,	0,	"SETPLEf64rr_and_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #624 = SETPLEf64rr_and_r_o
  { 625,	6,	1,	0,	0,	"SETPLEf64rr_and_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #625 = SETPLEf64rr_and_r_u
  { 626,	5,	1,	0,	0,	"SETPLEf64rr_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo100 },  // Inst #626 = SETPLEf64rr_o
  { 627,	6,	1,	0,	0,	"SETPLEf64rr_or_not_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #627 = SETPLEf64rr_or_not_r_o
  { 628,	6,	1,	0,	0,	"SETPLEf64rr_or_not_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #628 = SETPLEf64rr_or_not_r_u
  { 629,	6,	1,	0,	0,	"SETPLEf64rr_or_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #629 = SETPLEf64rr_or_r_o
  { 630,	6,	1,	0,	0,	"SETPLEf64rr_or_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #630 = SETPLEf64rr_or_r_u
  { 631,	5,	1,	0,	0,	"SETPLEf64rr_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo100 },  // Inst #631 = SETPLEf64rr_u
  { 632,	6,	1,	0,	0,	"SETPLEf64rr_xor_not_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #632 = SETPLEf64rr_xor_not_r_o
  { 633,	6,	1,	0,	0,	"SETPLEf64rr_xor_not_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #633 = SETPLEf64rr_xor_not_r_u
  { 634,	6,	1,	0,	0,	"SETPLEf64rr_xor_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #634 = SETPLEf64rr_xor_r_o
  { 635,	6,	1,	0,	0,	"SETPLEf64rr_xor_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #635 = SETPLEf64rr_xor_r_u
  { 636,	5,	1,	0,	0,	"SETPLEs16ri", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo101 },  // Inst #636 = SETPLEs16ri
  { 637,	6,	1,	0,	0,	"SETPLEs16ri_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #637 = SETPLEs16ri_and_not_r
  { 638,	6,	1,	0,	0,	"SETPLEs16ri_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #638 = SETPLEs16ri_and_r
  { 639,	6,	1,	0,	0,	"SETPLEs16ri_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #639 = SETPLEs16ri_or_not_r
  { 640,	6,	1,	0,	0,	"SETPLEs16ri_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #640 = SETPLEs16ri_or_r
  { 641,	6,	1,	0,	0,	"SETPLEs16ri_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #641 = SETPLEs16ri_xor_not_r
  { 642,	6,	1,	0,	0,	"SETPLEs16ri_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #642 = SETPLEs16ri_xor_r
  { 643,	5,	1,	0,	0,	"SETPLEs16rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo103 },  // Inst #643 = SETPLEs16rr
  { 644,	6,	1,	0,	0,	"SETPLEs16rr_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #644 = SETPLEs16rr_and_not_r
  { 645,	6,	1,	0,	0,	"SETPLEs16rr_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #645 = SETPLEs16rr_and_r
  { 646,	6,	1,	0,	0,	"SETPLEs16rr_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #646 = SETPLEs16rr_or_not_r
  { 647,	6,	1,	0,	0,	"SETPLEs16rr_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #647 = SETPLEs16rr_or_r
  { 648,	6,	1,	0,	0,	"SETPLEs16rr_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #648 = SETPLEs16rr_xor_not_r
  { 649,	6,	1,	0,	0,	"SETPLEs16rr_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #649 = SETPLEs16rr_xor_r
  { 650,	5,	1,	0,	0,	"SETPLEs32ri", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo105 },  // Inst #650 = SETPLEs32ri
  { 651,	6,	1,	0,	0,	"SETPLEs32ri_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #651 = SETPLEs32ri_and_not_r
  { 652,	6,	1,	0,	0,	"SETPLEs32ri_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #652 = SETPLEs32ri_and_r
  { 653,	6,	1,	0,	0,	"SETPLEs32ri_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #653 = SETPLEs32ri_or_not_r
  { 654,	6,	1,	0,	0,	"SETPLEs32ri_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #654 = SETPLEs32ri_or_r
  { 655,	6,	1,	0,	0,	"SETPLEs32ri_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #655 = SETPLEs32ri_xor_not_r
  { 656,	6,	1,	0,	0,	"SETPLEs32ri_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #656 = SETPLEs32ri_xor_r
  { 657,	5,	1,	0,	0,	"SETPLEs32rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo107 },  // Inst #657 = SETPLEs32rr
  { 658,	6,	1,	0,	0,	"SETPLEs32rr_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #658 = SETPLEs32rr_and_not_r
  { 659,	6,	1,	0,	0,	"SETPLEs32rr_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #659 = SETPLEs32rr_and_r
  { 660,	6,	1,	0,	0,	"SETPLEs32rr_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #660 = SETPLEs32rr_or_not_r
  { 661,	6,	1,	0,	0,	"SETPLEs32rr_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #661 = SETPLEs32rr_or_r
  { 662,	6,	1,	0,	0,	"SETPLEs32rr_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #662 = SETPLEs32rr_xor_not_r
  { 663,	6,	1,	0,	0,	"SETPLEs32rr_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #663 = SETPLEs32rr_xor_r
  { 664,	5,	1,	0,	0,	"SETPLEs64ri", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo109 },  // Inst #664 = SETPLEs64ri
  { 665,	6,	1,	0,	0,	"SETPLEs64ri_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #665 = SETPLEs64ri_and_not_r
  { 666,	6,	1,	0,	0,	"SETPLEs64ri_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #666 = SETPLEs64ri_and_r
  { 667,	6,	1,	0,	0,	"SETPLEs64ri_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #667 = SETPLEs64ri_or_not_r
  { 668,	6,	1,	0,	0,	"SETPLEs64ri_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #668 = SETPLEs64ri_or_r
  { 669,	6,	1,	0,	0,	"SETPLEs64ri_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #669 = SETPLEs64ri_xor_not_r
  { 670,	6,	1,	0,	0,	"SETPLEs64ri_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #670 = SETPLEs64ri_xor_r
  { 671,	5,	1,	0,	0,	"SETPLEs64rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo111 },  // Inst #671 = SETPLEs64rr
  { 672,	6,	1,	0,	0,	"SETPLEs64rr_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #672 = SETPLEs64rr_and_not_r
  { 673,	6,	1,	0,	0,	"SETPLEs64rr_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #673 = SETPLEs64rr_and_r
  { 674,	6,	1,	0,	0,	"SETPLEs64rr_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #674 = SETPLEs64rr_or_not_r
  { 675,	6,	1,	0,	0,	"SETPLEs64rr_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #675 = SETPLEs64rr_or_r
  { 676,	6,	1,	0,	0,	"SETPLEs64rr_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #676 = SETPLEs64rr_xor_not_r
  { 677,	6,	1,	0,	0,	"SETPLEs64rr_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #677 = SETPLEs64rr_xor_r
  { 678,	5,	1,	0,	0,	"SETPLEu16ri", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo101 },  // Inst #678 = SETPLEu16ri
  { 679,	6,	1,	0,	0,	"SETPLEu16ri_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #679 = SETPLEu16ri_and_not_r
  { 680,	6,	1,	0,	0,	"SETPLEu16ri_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #680 = SETPLEu16ri_and_r
  { 681,	6,	1,	0,	0,	"SETPLEu16ri_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #681 = SETPLEu16ri_or_not_r
  { 682,	6,	1,	0,	0,	"SETPLEu16ri_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #682 = SETPLEu16ri_or_r
  { 683,	6,	1,	0,	0,	"SETPLEu16ri_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #683 = SETPLEu16ri_xor_not_r
  { 684,	6,	1,	0,	0,	"SETPLEu16ri_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #684 = SETPLEu16ri_xor_r
  { 685,	5,	1,	0,	0,	"SETPLEu16rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo103 },  // Inst #685 = SETPLEu16rr
  { 686,	6,	1,	0,	0,	"SETPLEu16rr_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #686 = SETPLEu16rr_and_not_r
  { 687,	6,	1,	0,	0,	"SETPLEu16rr_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #687 = SETPLEu16rr_and_r
  { 688,	6,	1,	0,	0,	"SETPLEu16rr_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #688 = SETPLEu16rr_or_not_r
  { 689,	6,	1,	0,	0,	"SETPLEu16rr_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #689 = SETPLEu16rr_or_r
  { 690,	6,	1,	0,	0,	"SETPLEu16rr_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #690 = SETPLEu16rr_xor_not_r
  { 691,	6,	1,	0,	0,	"SETPLEu16rr_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #691 = SETPLEu16rr_xor_r
  { 692,	5,	1,	0,	0,	"SETPLEu32ri", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo105 },  // Inst #692 = SETPLEu32ri
  { 693,	6,	1,	0,	0,	"SETPLEu32ri_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #693 = SETPLEu32ri_and_not_r
  { 694,	6,	1,	0,	0,	"SETPLEu32ri_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #694 = SETPLEu32ri_and_r
  { 695,	6,	1,	0,	0,	"SETPLEu32ri_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #695 = SETPLEu32ri_or_not_r
  { 696,	6,	1,	0,	0,	"SETPLEu32ri_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #696 = SETPLEu32ri_or_r
  { 697,	6,	1,	0,	0,	"SETPLEu32ri_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #697 = SETPLEu32ri_xor_not_r
  { 698,	6,	1,	0,	0,	"SETPLEu32ri_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #698 = SETPLEu32ri_xor_r
  { 699,	5,	1,	0,	0,	"SETPLEu32rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo107 },  // Inst #699 = SETPLEu32rr
  { 700,	6,	1,	0,	0,	"SETPLEu32rr_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #700 = SETPLEu32rr_and_not_r
  { 701,	6,	1,	0,	0,	"SETPLEu32rr_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #701 = SETPLEu32rr_and_r
  { 702,	6,	1,	0,	0,	"SETPLEu32rr_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #702 = SETPLEu32rr_or_not_r
  { 703,	6,	1,	0,	0,	"SETPLEu32rr_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #703 = SETPLEu32rr_or_r
  { 704,	6,	1,	0,	0,	"SETPLEu32rr_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #704 = SETPLEu32rr_xor_not_r
  { 705,	6,	1,	0,	0,	"SETPLEu32rr_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #705 = SETPLEu32rr_xor_r
  { 706,	5,	1,	0,	0,	"SETPLEu64ri", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo109 },  // Inst #706 = SETPLEu64ri
  { 707,	6,	1,	0,	0,	"SETPLEu64ri_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #707 = SETPLEu64ri_and_not_r
  { 708,	6,	1,	0,	0,	"SETPLEu64ri_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #708 = SETPLEu64ri_and_r
  { 709,	6,	1,	0,	0,	"SETPLEu64ri_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #709 = SETPLEu64ri_or_not_r
  { 710,	6,	1,	0,	0,	"SETPLEu64ri_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #710 = SETPLEu64ri_or_r
  { 711,	6,	1,	0,	0,	"SETPLEu64ri_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #711 = SETPLEu64ri_xor_not_r
  { 712,	6,	1,	0,	0,	"SETPLEu64ri_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #712 = SETPLEu64ri_xor_r
  { 713,	5,	1,	0,	0,	"SETPLEu64rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo111 },  // Inst #713 = SETPLEu64rr
  { 714,	6,	1,	0,	0,	"SETPLEu64rr_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #714 = SETPLEu64rr_and_not_r
  { 715,	6,	1,	0,	0,	"SETPLEu64rr_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #715 = SETPLEu64rr_and_r
  { 716,	6,	1,	0,	0,	"SETPLEu64rr_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #716 = SETPLEu64rr_or_not_r
  { 717,	6,	1,	0,	0,	"SETPLEu64rr_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #717 = SETPLEu64rr_or_r
  { 718,	6,	1,	0,	0,	"SETPLEu64rr_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #718 = SETPLEu64rr_xor_not_r
  { 719,	6,	1,	0,	0,	"SETPLEu64rr_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #719 = SETPLEu64rr_xor_r
  { 720,	6,	1,	0,	0,	"SETPLTf32rr_and_not_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #720 = SETPLTf32rr_and_not_r_o
  { 721,	6,	1,	0,	0,	"SETPLTf32rr_and_not_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #721 = SETPLTf32rr_and_not_r_u
  { 722,	6,	1,	0,	0,	"SETPLTf32rr_and_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #722 = SETPLTf32rr_and_r_o
  { 723,	6,	1,	0,	0,	"SETPLTf32rr_and_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #723 = SETPLTf32rr_and_r_u
  { 724,	5,	1,	0,	0,	"SETPLTf32rr_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo98 },  // Inst #724 = SETPLTf32rr_o
  { 725,	6,	1,	0,	0,	"SETPLTf32rr_or_not_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #725 = SETPLTf32rr_or_not_r_o
  { 726,	6,	1,	0,	0,	"SETPLTf32rr_or_not_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #726 = SETPLTf32rr_or_not_r_u
  { 727,	6,	1,	0,	0,	"SETPLTf32rr_or_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #727 = SETPLTf32rr_or_r_o
  { 728,	6,	1,	0,	0,	"SETPLTf32rr_or_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #728 = SETPLTf32rr_or_r_u
  { 729,	5,	1,	0,	0,	"SETPLTf32rr_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo98 },  // Inst #729 = SETPLTf32rr_u
  { 730,	6,	1,	0,	0,	"SETPLTf32rr_xor_not_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #730 = SETPLTf32rr_xor_not_r_o
  { 731,	6,	1,	0,	0,	"SETPLTf32rr_xor_not_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #731 = SETPLTf32rr_xor_not_r_u
  { 732,	6,	1,	0,	0,	"SETPLTf32rr_xor_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #732 = SETPLTf32rr_xor_r_o
  { 733,	6,	1,	0,	0,	"SETPLTf32rr_xor_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #733 = SETPLTf32rr_xor_r_u
  { 734,	6,	1,	0,	0,	"SETPLTf64rr_and_not_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #734 = SETPLTf64rr_and_not_r_o
  { 735,	6,	1,	0,	0,	"SETPLTf64rr_and_not_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #735 = SETPLTf64rr_and_not_r_u
  { 736,	6,	1,	0,	0,	"SETPLTf64rr_and_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #736 = SETPLTf64rr_and_r_o
  { 737,	6,	1,	0,	0,	"SETPLTf64rr_and_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #737 = SETPLTf64rr_and_r_u
  { 738,	5,	1,	0,	0,	"SETPLTf64rr_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo100 },  // Inst #738 = SETPLTf64rr_o
  { 739,	6,	1,	0,	0,	"SETPLTf64rr_or_not_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #739 = SETPLTf64rr_or_not_r_o
  { 740,	6,	1,	0,	0,	"SETPLTf64rr_or_not_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #740 = SETPLTf64rr_or_not_r_u
  { 741,	6,	1,	0,	0,	"SETPLTf64rr_or_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #741 = SETPLTf64rr_or_r_o
  { 742,	6,	1,	0,	0,	"SETPLTf64rr_or_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #742 = SETPLTf64rr_or_r_u
  { 743,	5,	1,	0,	0,	"SETPLTf64rr_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo100 },  // Inst #743 = SETPLTf64rr_u
  { 744,	6,	1,	0,	0,	"SETPLTf64rr_xor_not_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #744 = SETPLTf64rr_xor_not_r_o
  { 745,	6,	1,	0,	0,	"SETPLTf64rr_xor_not_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #745 = SETPLTf64rr_xor_not_r_u
  { 746,	6,	1,	0,	0,	"SETPLTf64rr_xor_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #746 = SETPLTf64rr_xor_r_o
  { 747,	6,	1,	0,	0,	"SETPLTf64rr_xor_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #747 = SETPLTf64rr_xor_r_u
  { 748,	5,	1,	0,	0,	"SETPLTs16ri", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo101 },  // Inst #748 = SETPLTs16ri
  { 749,	6,	1,	0,	0,	"SETPLTs16ri_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #749 = SETPLTs16ri_and_not_r
  { 750,	6,	1,	0,	0,	"SETPLTs16ri_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #750 = SETPLTs16ri_and_r
  { 751,	6,	1,	0,	0,	"SETPLTs16ri_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #751 = SETPLTs16ri_or_not_r
  { 752,	6,	1,	0,	0,	"SETPLTs16ri_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #752 = SETPLTs16ri_or_r
  { 753,	6,	1,	0,	0,	"SETPLTs16ri_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #753 = SETPLTs16ri_xor_not_r
  { 754,	6,	1,	0,	0,	"SETPLTs16ri_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #754 = SETPLTs16ri_xor_r
  { 755,	5,	1,	0,	0,	"SETPLTs16rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo103 },  // Inst #755 = SETPLTs16rr
  { 756,	6,	1,	0,	0,	"SETPLTs16rr_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #756 = SETPLTs16rr_and_not_r
  { 757,	6,	1,	0,	0,	"SETPLTs16rr_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #757 = SETPLTs16rr_and_r
  { 758,	6,	1,	0,	0,	"SETPLTs16rr_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #758 = SETPLTs16rr_or_not_r
  { 759,	6,	1,	0,	0,	"SETPLTs16rr_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #759 = SETPLTs16rr_or_r
  { 760,	6,	1,	0,	0,	"SETPLTs16rr_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #760 = SETPLTs16rr_xor_not_r
  { 761,	6,	1,	0,	0,	"SETPLTs16rr_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #761 = SETPLTs16rr_xor_r
  { 762,	5,	1,	0,	0,	"SETPLTs32ri", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo105 },  // Inst #762 = SETPLTs32ri
  { 763,	6,	1,	0,	0,	"SETPLTs32ri_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #763 = SETPLTs32ri_and_not_r
  { 764,	6,	1,	0,	0,	"SETPLTs32ri_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #764 = SETPLTs32ri_and_r
  { 765,	6,	1,	0,	0,	"SETPLTs32ri_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #765 = SETPLTs32ri_or_not_r
  { 766,	6,	1,	0,	0,	"SETPLTs32ri_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #766 = SETPLTs32ri_or_r
  { 767,	6,	1,	0,	0,	"SETPLTs32ri_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #767 = SETPLTs32ri_xor_not_r
  { 768,	6,	1,	0,	0,	"SETPLTs32ri_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #768 = SETPLTs32ri_xor_r
  { 769,	5,	1,	0,	0,	"SETPLTs32rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo107 },  // Inst #769 = SETPLTs32rr
  { 770,	6,	1,	0,	0,	"SETPLTs32rr_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #770 = SETPLTs32rr_and_not_r
  { 771,	6,	1,	0,	0,	"SETPLTs32rr_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #771 = SETPLTs32rr_and_r
  { 772,	6,	1,	0,	0,	"SETPLTs32rr_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #772 = SETPLTs32rr_or_not_r
  { 773,	6,	1,	0,	0,	"SETPLTs32rr_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #773 = SETPLTs32rr_or_r
  { 774,	6,	1,	0,	0,	"SETPLTs32rr_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #774 = SETPLTs32rr_xor_not_r
  { 775,	6,	1,	0,	0,	"SETPLTs32rr_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #775 = SETPLTs32rr_xor_r
  { 776,	5,	1,	0,	0,	"SETPLTs64ri", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo109 },  // Inst #776 = SETPLTs64ri
  { 777,	6,	1,	0,	0,	"SETPLTs64ri_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #777 = SETPLTs64ri_and_not_r
  { 778,	6,	1,	0,	0,	"SETPLTs64ri_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #778 = SETPLTs64ri_and_r
  { 779,	6,	1,	0,	0,	"SETPLTs64ri_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #779 = SETPLTs64ri_or_not_r
  { 780,	6,	1,	0,	0,	"SETPLTs64ri_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #780 = SETPLTs64ri_or_r
  { 781,	6,	1,	0,	0,	"SETPLTs64ri_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #781 = SETPLTs64ri_xor_not_r
  { 782,	6,	1,	0,	0,	"SETPLTs64ri_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #782 = SETPLTs64ri_xor_r
  { 783,	5,	1,	0,	0,	"SETPLTs64rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo111 },  // Inst #783 = SETPLTs64rr
  { 784,	6,	1,	0,	0,	"SETPLTs64rr_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #784 = SETPLTs64rr_and_not_r
  { 785,	6,	1,	0,	0,	"SETPLTs64rr_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #785 = SETPLTs64rr_and_r
  { 786,	6,	1,	0,	0,	"SETPLTs64rr_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #786 = SETPLTs64rr_or_not_r
  { 787,	6,	1,	0,	0,	"SETPLTs64rr_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #787 = SETPLTs64rr_or_r
  { 788,	6,	1,	0,	0,	"SETPLTs64rr_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #788 = SETPLTs64rr_xor_not_r
  { 789,	6,	1,	0,	0,	"SETPLTs64rr_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #789 = SETPLTs64rr_xor_r
  { 790,	5,	1,	0,	0,	"SETPLTu16ri", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo101 },  // Inst #790 = SETPLTu16ri
  { 791,	6,	1,	0,	0,	"SETPLTu16ri_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #791 = SETPLTu16ri_and_not_r
  { 792,	6,	1,	0,	0,	"SETPLTu16ri_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #792 = SETPLTu16ri_and_r
  { 793,	6,	1,	0,	0,	"SETPLTu16ri_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #793 = SETPLTu16ri_or_not_r
  { 794,	6,	1,	0,	0,	"SETPLTu16ri_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #794 = SETPLTu16ri_or_r
  { 795,	6,	1,	0,	0,	"SETPLTu16ri_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #795 = SETPLTu16ri_xor_not_r
  { 796,	6,	1,	0,	0,	"SETPLTu16ri_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #796 = SETPLTu16ri_xor_r
  { 797,	5,	1,	0,	0,	"SETPLTu16rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo103 },  // Inst #797 = SETPLTu16rr
  { 798,	6,	1,	0,	0,	"SETPLTu16rr_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #798 = SETPLTu16rr_and_not_r
  { 799,	6,	1,	0,	0,	"SETPLTu16rr_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #799 = SETPLTu16rr_and_r
  { 800,	6,	1,	0,	0,	"SETPLTu16rr_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #800 = SETPLTu16rr_or_not_r
  { 801,	6,	1,	0,	0,	"SETPLTu16rr_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #801 = SETPLTu16rr_or_r
  { 802,	6,	1,	0,	0,	"SETPLTu16rr_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #802 = SETPLTu16rr_xor_not_r
  { 803,	6,	1,	0,	0,	"SETPLTu16rr_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #803 = SETPLTu16rr_xor_r
  { 804,	5,	1,	0,	0,	"SETPLTu32ri", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo105 },  // Inst #804 = SETPLTu32ri
  { 805,	6,	1,	0,	0,	"SETPLTu32ri_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #805 = SETPLTu32ri_and_not_r
  { 806,	6,	1,	0,	0,	"SETPLTu32ri_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #806 = SETPLTu32ri_and_r
  { 807,	6,	1,	0,	0,	"SETPLTu32ri_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #807 = SETPLTu32ri_or_not_r
  { 808,	6,	1,	0,	0,	"SETPLTu32ri_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #808 = SETPLTu32ri_or_r
  { 809,	6,	1,	0,	0,	"SETPLTu32ri_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #809 = SETPLTu32ri_xor_not_r
  { 810,	6,	1,	0,	0,	"SETPLTu32ri_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #810 = SETPLTu32ri_xor_r
  { 811,	5,	1,	0,	0,	"SETPLTu32rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo107 },  // Inst #811 = SETPLTu32rr
  { 812,	6,	1,	0,	0,	"SETPLTu32rr_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #812 = SETPLTu32rr_and_not_r
  { 813,	6,	1,	0,	0,	"SETPLTu32rr_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #813 = SETPLTu32rr_and_r
  { 814,	6,	1,	0,	0,	"SETPLTu32rr_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #814 = SETPLTu32rr_or_not_r
  { 815,	6,	1,	0,	0,	"SETPLTu32rr_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #815 = SETPLTu32rr_or_r
  { 816,	6,	1,	0,	0,	"SETPLTu32rr_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #816 = SETPLTu32rr_xor_not_r
  { 817,	6,	1,	0,	0,	"SETPLTu32rr_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #817 = SETPLTu32rr_xor_r
  { 818,	5,	1,	0,	0,	"SETPLTu64ri", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo109 },  // Inst #818 = SETPLTu64ri
  { 819,	6,	1,	0,	0,	"SETPLTu64ri_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #819 = SETPLTu64ri_and_not_r
  { 820,	6,	1,	0,	0,	"SETPLTu64ri_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #820 = SETPLTu64ri_and_r
  { 821,	6,	1,	0,	0,	"SETPLTu64ri_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #821 = SETPLTu64ri_or_not_r
  { 822,	6,	1,	0,	0,	"SETPLTu64ri_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #822 = SETPLTu64ri_or_r
  { 823,	6,	1,	0,	0,	"SETPLTu64ri_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #823 = SETPLTu64ri_xor_not_r
  { 824,	6,	1,	0,	0,	"SETPLTu64ri_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #824 = SETPLTu64ri_xor_r
  { 825,	5,	1,	0,	0,	"SETPLTu64rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo111 },  // Inst #825 = SETPLTu64rr
  { 826,	6,	1,	0,	0,	"SETPLTu64rr_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #826 = SETPLTu64rr_and_not_r
  { 827,	6,	1,	0,	0,	"SETPLTu64rr_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #827 = SETPLTu64rr_and_r
  { 828,	6,	1,	0,	0,	"SETPLTu64rr_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #828 = SETPLTu64rr_or_not_r
  { 829,	6,	1,	0,	0,	"SETPLTu64rr_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #829 = SETPLTu64rr_or_r
  { 830,	6,	1,	0,	0,	"SETPLTu64rr_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #830 = SETPLTu64rr_xor_not_r
  { 831,	6,	1,	0,	0,	"SETPLTu64rr_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #831 = SETPLTu64rr_xor_r
  { 832,	6,	1,	0,	0,	"SETPNEf32rr_and_not_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #832 = SETPNEf32rr_and_not_r_o
  { 833,	6,	1,	0,	0,	"SETPNEf32rr_and_not_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #833 = SETPNEf32rr_and_not_r_u
  { 834,	6,	1,	0,	0,	"SETPNEf32rr_and_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #834 = SETPNEf32rr_and_r_o
  { 835,	6,	1,	0,	0,	"SETPNEf32rr_and_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #835 = SETPNEf32rr_and_r_u
  { 836,	5,	1,	0,	0,	"SETPNEf32rr_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo98 },  // Inst #836 = SETPNEf32rr_o
  { 837,	6,	1,	0,	0,	"SETPNEf32rr_or_not_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #837 = SETPNEf32rr_or_not_r_o
  { 838,	6,	1,	0,	0,	"SETPNEf32rr_or_not_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #838 = SETPNEf32rr_or_not_r_u
  { 839,	6,	1,	0,	0,	"SETPNEf32rr_or_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #839 = SETPNEf32rr_or_r_o
  { 840,	6,	1,	0,	0,	"SETPNEf32rr_or_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #840 = SETPNEf32rr_or_r_u
  { 841,	5,	1,	0,	0,	"SETPNEf32rr_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo98 },  // Inst #841 = SETPNEf32rr_u
  { 842,	6,	1,	0,	0,	"SETPNEf32rr_xor_not_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #842 = SETPNEf32rr_xor_not_r_o
  { 843,	6,	1,	0,	0,	"SETPNEf32rr_xor_not_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #843 = SETPNEf32rr_xor_not_r_u
  { 844,	6,	1,	0,	0,	"SETPNEf32rr_xor_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #844 = SETPNEf32rr_xor_r_o
  { 845,	6,	1,	0,	0,	"SETPNEf32rr_xor_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #845 = SETPNEf32rr_xor_r_u
  { 846,	6,	1,	0,	0,	"SETPNEf64rr_and_not_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #846 = SETPNEf64rr_and_not_r_o
  { 847,	6,	1,	0,	0,	"SETPNEf64rr_and_not_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #847 = SETPNEf64rr_and_not_r_u
  { 848,	6,	1,	0,	0,	"SETPNEf64rr_and_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #848 = SETPNEf64rr_and_r_o
  { 849,	6,	1,	0,	0,	"SETPNEf64rr_and_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #849 = SETPNEf64rr_and_r_u
  { 850,	5,	1,	0,	0,	"SETPNEf64rr_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo100 },  // Inst #850 = SETPNEf64rr_o
  { 851,	6,	1,	0,	0,	"SETPNEf64rr_or_not_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #851 = SETPNEf64rr_or_not_r_o
  { 852,	6,	1,	0,	0,	"SETPNEf64rr_or_not_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #852 = SETPNEf64rr_or_not_r_u
  { 853,	6,	1,	0,	0,	"SETPNEf64rr_or_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #853 = SETPNEf64rr_or_r_o
  { 854,	6,	1,	0,	0,	"SETPNEf64rr_or_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #854 = SETPNEf64rr_or_r_u
  { 855,	5,	1,	0,	0,	"SETPNEf64rr_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo100 },  // Inst #855 = SETPNEf64rr_u
  { 856,	6,	1,	0,	0,	"SETPNEf64rr_xor_not_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #856 = SETPNEf64rr_xor_not_r_o
  { 857,	6,	1,	0,	0,	"SETPNEf64rr_xor_not_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #857 = SETPNEf64rr_xor_not_r_u
  { 858,	6,	1,	0,	0,	"SETPNEf64rr_xor_r_o", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #858 = SETPNEf64rr_xor_r_o
  { 859,	6,	1,	0,	0,	"SETPNEf64rr_xor_r_u", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #859 = SETPNEf64rr_xor_r_u
  { 860,	5,	1,	0,	0,	"SETPNEu16ri", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo101 },  // Inst #860 = SETPNEu16ri
  { 861,	6,	1,	0,	0,	"SETPNEu16ri_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #861 = SETPNEu16ri_and_not_r
  { 862,	6,	1,	0,	0,	"SETPNEu16ri_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #862 = SETPNEu16ri_and_r
  { 863,	6,	1,	0,	0,	"SETPNEu16ri_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #863 = SETPNEu16ri_or_not_r
  { 864,	6,	1,	0,	0,	"SETPNEu16ri_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #864 = SETPNEu16ri_or_r
  { 865,	6,	1,	0,	0,	"SETPNEu16ri_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #865 = SETPNEu16ri_xor_not_r
  { 866,	6,	1,	0,	0,	"SETPNEu16ri_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #866 = SETPNEu16ri_xor_r
  { 867,	5,	1,	0,	0,	"SETPNEu16rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo103 },  // Inst #867 = SETPNEu16rr
  { 868,	6,	1,	0,	0,	"SETPNEu16rr_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #868 = SETPNEu16rr_and_not_r
  { 869,	6,	1,	0,	0,	"SETPNEu16rr_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #869 = SETPNEu16rr_and_r
  { 870,	6,	1,	0,	0,	"SETPNEu16rr_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #870 = SETPNEu16rr_or_not_r
  { 871,	6,	1,	0,	0,	"SETPNEu16rr_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #871 = SETPNEu16rr_or_r
  { 872,	6,	1,	0,	0,	"SETPNEu16rr_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #872 = SETPNEu16rr_xor_not_r
  { 873,	6,	1,	0,	0,	"SETPNEu16rr_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #873 = SETPNEu16rr_xor_r
  { 874,	5,	1,	0,	0,	"SETPNEu32ri", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo105 },  // Inst #874 = SETPNEu32ri
  { 875,	6,	1,	0,	0,	"SETPNEu32ri_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #875 = SETPNEu32ri_and_not_r
  { 876,	6,	1,	0,	0,	"SETPNEu32ri_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #876 = SETPNEu32ri_and_r
  { 877,	6,	1,	0,	0,	"SETPNEu32ri_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #877 = SETPNEu32ri_or_not_r
  { 878,	6,	1,	0,	0,	"SETPNEu32ri_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #878 = SETPNEu32ri_or_r
  { 879,	6,	1,	0,	0,	"SETPNEu32ri_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #879 = SETPNEu32ri_xor_not_r
  { 880,	6,	1,	0,	0,	"SETPNEu32ri_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo106 },  // Inst #880 = SETPNEu32ri_xor_r
  { 881,	5,	1,	0,	0,	"SETPNEu32rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo107 },  // Inst #881 = SETPNEu32rr
  { 882,	6,	1,	0,	0,	"SETPNEu32rr_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #882 = SETPNEu32rr_and_not_r
  { 883,	6,	1,	0,	0,	"SETPNEu32rr_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #883 = SETPNEu32rr_and_r
  { 884,	6,	1,	0,	0,	"SETPNEu32rr_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #884 = SETPNEu32rr_or_not_r
  { 885,	6,	1,	0,	0,	"SETPNEu32rr_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #885 = SETPNEu32rr_or_r
  { 886,	6,	1,	0,	0,	"SETPNEu32rr_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #886 = SETPNEu32rr_xor_not_r
  { 887,	6,	1,	0,	0,	"SETPNEu32rr_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #887 = SETPNEu32rr_xor_r
  { 888,	5,	1,	0,	0,	"SETPNEu64ri", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo109 },  // Inst #888 = SETPNEu64ri
  { 889,	6,	1,	0,	0,	"SETPNEu64ri_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #889 = SETPNEu64ri_and_not_r
  { 890,	6,	1,	0,	0,	"SETPNEu64ri_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #890 = SETPNEu64ri_and_r
  { 891,	6,	1,	0,	0,	"SETPNEu64ri_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #891 = SETPNEu64ri_or_not_r
  { 892,	6,	1,	0,	0,	"SETPNEu64ri_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #892 = SETPNEu64ri_or_r
  { 893,	6,	1,	0,	0,	"SETPNEu64ri_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #893 = SETPNEu64ri_xor_not_r
  { 894,	6,	1,	0,	0,	"SETPNEu64ri_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #894 = SETPNEu64ri_xor_r
  { 895,	5,	1,	0,	0,	"SETPNEu64rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo111 },  // Inst #895 = SETPNEu64rr
  { 896,	6,	1,	0,	0,	"SETPNEu64rr_and_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #896 = SETPNEu64rr_and_not_r
  { 897,	6,	1,	0,	0,	"SETPNEu64rr_and_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #897 = SETPNEu64rr_and_r
  { 898,	6,	1,	0,	0,	"SETPNEu64rr_or_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #898 = SETPNEu64rr_or_not_r
  { 899,	6,	1,	0,	0,	"SETPNEu64rr_or_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #899 = SETPNEu64rr_or_r
  { 900,	6,	1,	0,	0,	"SETPNEu64rr_xor_not_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #900 = SETPNEu64rr_xor_not_r
  { 901,	6,	1,	0,	0,	"SETPNEu64rr_xor_r", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #901 = SETPNEu64rr_xor_r
  { 902,	5,	1,	0,	0,	"SHLir16", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo113 },  // Inst #902 = SHLir16
  { 903,	5,	1,	0,	0,	"SHLir32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo114 },  // Inst #903 = SHLir32
  { 904,	5,	1,	0,	0,	"SHLir64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo115 },  // Inst #904 = SHLir64
  { 905,	5,	1,	0,	0,	"SHLri16", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #905 = SHLri16
  { 906,	5,	1,	0,	0,	"SHLri32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #906 = SHLri32
  { 907,	5,	1,	0,	0,	"SHLri64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #907 = SHLri64
  { 908,	5,	1,	0,	0,	"SHLrr16", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #908 = SHLrr16
  { 909,	5,	1,	0,	0,	"SHLrr32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #909 = SHLrr32
  { 910,	5,	1,	0,	0,	"SHLrr64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #910 = SHLrr64
  { 911,	5,	1,	0,	0,	"SRAir16", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo113 },  // Inst #911 = SRAir16
  { 912,	5,	1,	0,	0,	"SRAir32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo114 },  // Inst #912 = SRAir32
  { 913,	5,	1,	0,	0,	"SRAir64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo115 },  // Inst #913 = SRAir64
  { 914,	5,	1,	0,	0,	"SRAri16", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #914 = SRAri16
  { 915,	5,	1,	0,	0,	"SRAri32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #915 = SRAri32
  { 916,	5,	1,	0,	0,	"SRAri64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #916 = SRAri64
  { 917,	5,	1,	0,	0,	"SRArr16", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #917 = SRArr16
  { 918,	5,	1,	0,	0,	"SRArr32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #918 = SRArr32
  { 919,	5,	1,	0,	0,	"SRArr64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #919 = SRArr64
  { 920,	5,	1,	0,	0,	"SRLir16", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo113 },  // Inst #920 = SRLir16
  { 921,	5,	1,	0,	0,	"SRLir32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo114 },  // Inst #921 = SRLir32
  { 922,	5,	1,	0,	0,	"SRLir64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo115 },  // Inst #922 = SRLir64
  { 923,	5,	1,	0,	0,	"SRLri16", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #923 = SRLri16
  { 924,	5,	1,	0,	0,	"SRLri32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #924 = SRLri32
  { 925,	5,	1,	0,	0,	"SRLri64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #925 = SRLri64
  { 926,	5,	1,	0,	0,	"SRLrr16", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #926 = SRLrr16
  { 927,	5,	1,	0,	0,	"SRLrr32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #927 = SRLrr32
  { 928,	5,	1,	0,	0,	"SRLrr64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #928 = SRLrr64
  { 929,	4,	0,	0,	0,	"STACKLOADF32", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo58 },  // Inst #929 = STACKLOADF32
  { 930,	4,	0,	0,	0,	"STACKLOADF64", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo59 },  // Inst #930 = STACKLOADF64
  { 931,	4,	0,	0,	0,	"STACKLOADI16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo83 },  // Inst #931 = STACKLOADI16
  { 932,	4,	0,	0,	0,	"STACKLOADI32", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo85 },  // Inst #932 = STACKLOADI32
  { 933,	4,	0,	0,	0,	"STACKLOADI64", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo87 },  // Inst #933 = STACKLOADI64
  { 934,	4,	0,	0,	0,	"STACKSTOREF32", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo116 },  // Inst #934 = STACKSTOREF32
  { 935,	4,	0,	0,	0,	"STACKSTOREF64", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo117 },  // Inst #935 = STACKSTOREF64
  { 936,	4,	0,	0,	0,	"STACKSTOREI16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo118 },  // Inst #936 = STACKSTOREI16
  { 937,	4,	0,	0,	0,	"STACKSTOREI32", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo119 },  // Inst #937 = STACKSTOREI32
  { 938,	4,	0,	0,	0,	"STACKSTOREI64", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo120 },  // Inst #938 = STACKSTOREI64
  { 939,	5,	0,	0,	0,	"STgf32ii32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #939 = STgf32ii32
  { 940,	5,	0,	0,	0,	"STgf32ii64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #940 = STgf32ii64
  { 941,	5,	0,	0,	0,	"STgf32ri32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo61 },  // Inst #941 = STgf32ri32
  { 942,	5,	0,	0,	0,	"STgf32ri64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo62 },  // Inst #942 = STgf32ri64
  { 943,	5,	0,	0,	0,	"STgf32rr32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo61 },  // Inst #943 = STgf32rr32
  { 944,	5,	0,	0,	0,	"STgf32rr64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo62 },  // Inst #944 = STgf32rr64
  { 945,	5,	0,	0,	0,	"STgf64ii32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo63 },  // Inst #945 = STgf64ii32
  { 946,	5,	0,	0,	0,	"STgf64ii64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo63 },  // Inst #946 = STgf64ii64
  { 947,	5,	0,	0,	0,	"STgf64ri32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo64 },  // Inst #947 = STgf64ri32
  { 948,	5,	0,	0,	0,	"STgf64ri64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo65 },  // Inst #948 = STgf64ri64
  { 949,	5,	0,	0,	0,	"STgf64rr32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo64 },  // Inst #949 = STgf64rr32
  { 950,	5,	0,	0,	0,	"STgf64rr64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo65 },  // Inst #950 = STgf64rr64
  { 951,	5,	0,	0,	0,	"STgu16ii32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo66 },  // Inst #951 = STgu16ii32
  { 952,	5,	0,	0,	0,	"STgu16ii64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo66 },  // Inst #952 = STgu16ii64
  { 953,	5,	0,	0,	0,	"STgu16ri32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo67 },  // Inst #953 = STgu16ri32
  { 954,	5,	0,	0,	0,	"STgu16ri64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo68 },  // Inst #954 = STgu16ri64
  { 955,	5,	0,	0,	0,	"STgu16rr32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo67 },  // Inst #955 = STgu16rr32
  { 956,	5,	0,	0,	0,	"STgu16rr64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo68 },  // Inst #956 = STgu16rr64
  { 957,	5,	0,	0,	0,	"STgu32ii32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #957 = STgu32ii32
  { 958,	5,	0,	0,	0,	"STgu32ii64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #958 = STgu32ii64
  { 959,	5,	0,	0,	0,	"STgu32ri32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo70 },  // Inst #959 = STgu32ri32
  { 960,	5,	0,	0,	0,	"STgu32ri64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo71 },  // Inst #960 = STgu32ri64
  { 961,	5,	0,	0,	0,	"STgu32rr32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo70 },  // Inst #961 = STgu32rr32
  { 962,	5,	0,	0,	0,	"STgu32rr64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo71 },  // Inst #962 = STgu32rr64
  { 963,	5,	0,	0,	0,	"STgu64ii32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo72 },  // Inst #963 = STgu64ii32
  { 964,	5,	0,	0,	0,	"STgu64ii64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo72 },  // Inst #964 = STgu64ii64
  { 965,	5,	0,	0,	0,	"STgu64ri32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo73 },  // Inst #965 = STgu64ri32
  { 966,	5,	0,	0,	0,	"STgu64ri64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo74 },  // Inst #966 = STgu64ri64
  { 967,	5,	0,	0,	0,	"STgu64rr32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo73 },  // Inst #967 = STgu64rr32
  { 968,	5,	0,	0,	0,	"STgu64rr64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo74 },  // Inst #968 = STgu64rr64
  { 969,	5,	0,	0,	0,	"STlf32ii32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #969 = STlf32ii32
  { 970,	5,	0,	0,	0,	"STlf32ii64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #970 = STlf32ii64
  { 971,	5,	0,	0,	0,	"STlf32ri32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo61 },  // Inst #971 = STlf32ri32
  { 972,	5,	0,	0,	0,	"STlf32ri64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo62 },  // Inst #972 = STlf32ri64
  { 973,	5,	0,	0,	0,	"STlf32rr32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo61 },  // Inst #973 = STlf32rr32
  { 974,	5,	0,	0,	0,	"STlf32rr64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo62 },  // Inst #974 = STlf32rr64
  { 975,	5,	0,	0,	0,	"STlf64ii32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo63 },  // Inst #975 = STlf64ii32
  { 976,	5,	0,	0,	0,	"STlf64ii64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo63 },  // Inst #976 = STlf64ii64
  { 977,	5,	0,	0,	0,	"STlf64ri32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo64 },  // Inst #977 = STlf64ri32
  { 978,	5,	0,	0,	0,	"STlf64ri64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo65 },  // Inst #978 = STlf64ri64
  { 979,	5,	0,	0,	0,	"STlf64rr32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo64 },  // Inst #979 = STlf64rr32
  { 980,	5,	0,	0,	0,	"STlf64rr64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo65 },  // Inst #980 = STlf64rr64
  { 981,	5,	0,	0,	0,	"STlu16ii32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo66 },  // Inst #981 = STlu16ii32
  { 982,	5,	0,	0,	0,	"STlu16ii64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo66 },  // Inst #982 = STlu16ii64
  { 983,	5,	0,	0,	0,	"STlu16ri32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo67 },  // Inst #983 = STlu16ri32
  { 984,	5,	0,	0,	0,	"STlu16ri64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo68 },  // Inst #984 = STlu16ri64
  { 985,	5,	0,	0,	0,	"STlu16rr32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo67 },  // Inst #985 = STlu16rr32
  { 986,	5,	0,	0,	0,	"STlu16rr64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo68 },  // Inst #986 = STlu16rr64
  { 987,	5,	0,	0,	0,	"STlu32ii32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #987 = STlu32ii32
  { 988,	5,	0,	0,	0,	"STlu32ii64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #988 = STlu32ii64
  { 989,	5,	0,	0,	0,	"STlu32ri32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo70 },  // Inst #989 = STlu32ri32
  { 990,	5,	0,	0,	0,	"STlu32ri64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo71 },  // Inst #990 = STlu32ri64
  { 991,	5,	0,	0,	0,	"STlu32rr32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo70 },  // Inst #991 = STlu32rr32
  { 992,	5,	0,	0,	0,	"STlu32rr64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo71 },  // Inst #992 = STlu32rr64
  { 993,	5,	0,	0,	0,	"STlu64ii32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo72 },  // Inst #993 = STlu64ii32
  { 994,	5,	0,	0,	0,	"STlu64ii64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo72 },  // Inst #994 = STlu64ii64
  { 995,	5,	0,	0,	0,	"STlu64ri32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo73 },  // Inst #995 = STlu64ri32
  { 996,	5,	0,	0,	0,	"STlu64ri64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo74 },  // Inst #996 = STlu64ri64
  { 997,	5,	0,	0,	0,	"STlu64rr32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo73 },  // Inst #997 = STlu64rr32
  { 998,	5,	0,	0,	0,	"STlu64rr64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo74 },  // Inst #998 = STlu64rr64
  { 999,	4,	0,	0,	0,	"STpiF32", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo121 },  // Inst #999 = STpiF32
  { 1000,	4,	0,	0,	0,	"STpiF64", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo122 },  // Inst #1000 = STpiF64
  { 1001,	4,	0,	0,	0,	"STpiPred", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo123 },  // Inst #1001 = STpiPred
  { 1002,	4,	0,	0,	0,	"STpiU16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo124 },  // Inst #1002 = STpiU16
  { 1003,	4,	0,	0,	0,	"STpiU32", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo125 },  // Inst #1003 = STpiU32
  { 1004,	4,	0,	0,	0,	"STpiU64", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo126 },  // Inst #1004 = STpiU64
  { 1005,	5,	0,	0,	0,	"STsf32ii32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #1005 = STsf32ii32
  { 1006,	5,	0,	0,	0,	"STsf32ii64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #1006 = STsf32ii64
  { 1007,	5,	0,	0,	0,	"STsf32ri32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo61 },  // Inst #1007 = STsf32ri32
  { 1008,	5,	0,	0,	0,	"STsf32ri64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo62 },  // Inst #1008 = STsf32ri64
  { 1009,	5,	0,	0,	0,	"STsf32rr32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo61 },  // Inst #1009 = STsf32rr32
  { 1010,	5,	0,	0,	0,	"STsf32rr64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo62 },  // Inst #1010 = STsf32rr64
  { 1011,	5,	0,	0,	0,	"STsf64ii32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo63 },  // Inst #1011 = STsf64ii32
  { 1012,	5,	0,	0,	0,	"STsf64ii64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo63 },  // Inst #1012 = STsf64ii64
  { 1013,	5,	0,	0,	0,	"STsf64ri32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo64 },  // Inst #1013 = STsf64ri32
  { 1014,	5,	0,	0,	0,	"STsf64ri64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo65 },  // Inst #1014 = STsf64ri64
  { 1015,	5,	0,	0,	0,	"STsf64rr32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo64 },  // Inst #1015 = STsf64rr32
  { 1016,	5,	0,	0,	0,	"STsf64rr64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo65 },  // Inst #1016 = STsf64rr64
  { 1017,	5,	0,	0,	0,	"STsu16ii32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo66 },  // Inst #1017 = STsu16ii32
  { 1018,	5,	0,	0,	0,	"STsu16ii64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo66 },  // Inst #1018 = STsu16ii64
  { 1019,	5,	0,	0,	0,	"STsu16ri32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo67 },  // Inst #1019 = STsu16ri32
  { 1020,	5,	0,	0,	0,	"STsu16ri64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo68 },  // Inst #1020 = STsu16ri64
  { 1021,	5,	0,	0,	0,	"STsu16rr32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo67 },  // Inst #1021 = STsu16rr32
  { 1022,	5,	0,	0,	0,	"STsu16rr64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo68 },  // Inst #1022 = STsu16rr64
  { 1023,	5,	0,	0,	0,	"STsu32ii32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #1023 = STsu32ii32
  { 1024,	5,	0,	0,	0,	"STsu32ii64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #1024 = STsu32ii64
  { 1025,	5,	0,	0,	0,	"STsu32ri32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo70 },  // Inst #1025 = STsu32ri32
  { 1026,	5,	0,	0,	0,	"STsu32ri64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo71 },  // Inst #1026 = STsu32ri64
  { 1027,	5,	0,	0,	0,	"STsu32rr32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo70 },  // Inst #1027 = STsu32rr32
  { 1028,	5,	0,	0,	0,	"STsu32rr64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo71 },  // Inst #1028 = STsu32rr64
  { 1029,	5,	0,	0,	0,	"STsu64ii32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo72 },  // Inst #1029 = STsu64ii32
  { 1030,	5,	0,	0,	0,	"STsu64ii64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo72 },  // Inst #1030 = STsu64ii64
  { 1031,	5,	0,	0,	0,	"STsu64ri32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo73 },  // Inst #1031 = STsu64ri32
  { 1032,	5,	0,	0,	0,	"STsu64ri64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo74 },  // Inst #1032 = STsu64ri64
  { 1033,	5,	0,	0,	0,	"STsu64rr32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo73 },  // Inst #1033 = STsu64rr32
  { 1034,	5,	0,	0,	0,	"STsu64rr64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo74 },  // Inst #1034 = STsu64rr64
  { 1035,	5,	1,	0,	0,	"SUBri16", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #1035 = SUBri16
  { 1036,	5,	1,	0,	0,	"SUBri32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #1036 = SUBri32
  { 1037,	5,	1,	0,	0,	"SUBri64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #1037 = SUBri64
  { 1038,	5,	1,	0,	0,	"SUBrr16", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #1038 = SUBrr16
  { 1039,	5,	1,	0,	0,	"SUBrr32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #1039 = SUBrr32
  { 1040,	5,	1,	0,	0,	"SUBrr64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #1040 = SUBrr64
  { 1041,	5,	1,	0,	0,	"XORri16", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #1041 = XORri16
  { 1042,	5,	1,	0,	0,	"XORri32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #1042 = XORri32
  { 1043,	5,	1,	0,	0,	"XORri64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #1043 = XORri64
  { 1044,	5,	1,	0,	0,	"XORripreds", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo14 },  // Inst #1044 = XORripreds
  { 1045,	5,	1,	0,	0,	"XORrr16", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #1045 = XORrr16
  { 1046,	5,	1,	0,	0,	"XORrr32", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #1046 = XORrr32
  { 1047,	5,	1,	0,	0,	"XORrr64", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #1047 = XORrr64
  { 1048,	5,	1,	0,	0,	"XORrrpreds", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo15 },  // Inst #1048 = XORrrpreds
};

static inline void InitPTXMCInstrInfo(MCInstrInfo *II) {
  II->InitMCInstrInfo(PTXInsts, 1049);
}

} // End llvm namespace 
#endif // GET_INSTRINFO_MC_DESC


#ifdef GET_INSTRINFO_HEADER
#undef GET_INSTRINFO_HEADER
namespace llvm {
struct PTXGenInstrInfo : public TargetInstrInfoImpl {
  explicit PTXGenInstrInfo(int SO = -1, int DO = -1);
};
} // End llvm namespace 
#endif // GET_INSTRINFO_HEADER


#ifdef GET_INSTRINFO_CTOR
#undef GET_INSTRINFO_CTOR
namespace llvm {
extern MCInstrDesc PTXInsts[];
PTXGenInstrInfo::PTXGenInstrInfo(int SO, int DO)
  : TargetInstrInfoImpl(SO, DO) {
  InitMCInstrInfo(PTXInsts, 1049);
}
} // End llvm namespace 
#endif // GET_INSTRINFO_CTOR

