
Processor: PROC1
sim: ** simulation statistics **
sim_num_insn                  18414 # total number of instructions committed
sim_num_refs                   7945 # total number of loads and stores committed
sim_num_loads                  3270 # total number of loads committed
sim_num_stores            4675.0000 # total number of stores committed
sim_num_branches               3605 # total number of branches committed
sim_elapsed_time                  1 # total simulation time in seconds
sim_inst_rate            18414.0000 # simulation speed (in insts/sec)
sim_total_insn                20593 # total number of instructions executed
sim_total_refs                 8435 # total number of loads and stores executed
sim_total_loads                3596 # total number of loads executed
sim_total_stores          4839.0000 # total number of stores executed
sim_total_branches             3986 # total number of branches executed
sim_cycle                     27041 # total simulation time in cycles
num_bus_access                   16 # total number of access bus
cycle_wait_bus                   48 # total cycle waiting for bus
cycle_bus_busy                   32 # total cycle waiting (wasted) for bus busy
sim_IPC                      0.6810 # instructions per cycle
sim_CPI                      1.4685 # cycles per instruction
sim_exec_BW                  0.7615 # total instructions (mis-spec + committed) per cycle
sim_IPB                      5.1079 # instruction per branch
IFQ_count                     38357 # cumulative IFQ occupancy
IFQ_fcount                     8539 # cumulative IFQ full count
ifq_occupancy                1.4185 # avg IFQ occupancy (insn's)
ifq_rate                     0.7615 # avg IFQ dispatch rate (insn/cycle)
ifq_latency                  1.8626 # avg IFQ occupant latency (cycle's)
ifq_full                     0.3158 # fraction of time (cycle's) IFQ was full
RUU_count                    157740 # cumulative RUU occupancy
RUU_fcount                     7785 # cumulative RUU full count
ruu_occupancy                5.8334 # avg RUU occupancy (insn's)
ruu_rate                     0.7615 # avg RUU dispatch rate (insn/cycle)
ruu_latency                  7.6599 # avg RUU occupant latency (cycle's)
ruu_full                     0.2879 # fraction of time (cycle's) RUU was full
LSQ_count                     64245 # cumulative LSQ occupancy
LSQ_fcount                       12 # cumulative LSQ full count
lsq_occupancy                2.3758 # avg LSQ occupancy (insn's)
lsq_rate                     0.7615 # avg LSQ dispatch rate (insn/cycle)
lsq_latency                  3.1197 # avg LSQ occupant latency (cycle's)
lsq_full                     0.0004 # fraction of time (cycle's) LSQ was full
bpred_bimod.lookups            4081 # total number of bpred lookups
bpred_bimod.updates            3605 # total number of updates
bpred_bimod.addr_hits          3051 # total number of address-predicted hits
bpred_bimod.dir_hits           3297 # total number of direction-predicted hits (includes addr-hits)
bpred_bimod.misses              308 # total number of misses
bpred_bimod.jr_hits             195 # total number of address-predicted hits for JR's
bpred_bimod.jr_seen             210 # total number of JR's seen
bpred_bimod.jr_non_ras_hits.PP            1 # total number of address-predicted hits for non-RAS JR's
bpred_bimod.jr_non_ras_seen.PP            6 # total number of non-RAS JR's seen
bpred_bimod.bpred_addr_rate    0.8463 # branch address-prediction rate (i.e., addr-hits/updates)
bpred_bimod.bpred_dir_rate    0.9146 # branch direction-prediction rate (i.e., all-hits/updates)
bpred_bimod.bpred_jr_rate    0.9286 # JR address-prediction rate (i.e., JR addr-hits/JRs seen)
bpred_bimod.bpred_jr_non_ras_rate.PP    0.1667 # non-RAS JR addr-pred rate (ie, non-RAS JR hits/JRs seen)
bpred_bimod.retstack_pushes          255 # total number of address pushed onto ret-addr stack
bpred_bimod.retstack_pops          221 # total number of address popped off of ret-addr stack
bpred_bimod.used_ras.PP          204 # total number of RAS predictions used
bpred_bimod.ras_hits.PP          194 # total number of RAS hits
bpred_bimod.ras_rate.PP    0.9510 # RAS prediction rate (i.e., RAS hits/used RAS)
il1.accesses                  21314 # total number of accesses
il1.hits                      20411 # total number of hits
il1.misses                      903 # total number of misses
il1.replacements                471 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0424 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0221 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                   8017 # total number of accesses
dl1.hits                       7488 # total number of hits
dl1.misses                      529 # total number of misses
dl1.replacements                 55 # total number of replacements
dl1.writebacks                   22 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0660 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0069 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0027 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
ul2.accesses                   1454 # total number of accesses
ul2.hits                        810 # total number of hits
ul2.misses                      644 # total number of misses
ul2.replacements                  0 # total number of replacements
ul2.writebacks                    0 # total number of writebacks
ul2.invalidations                 0 # total number of invalidations
ul2.miss_rate                0.4429 # miss rate (i.e., misses/ref)
ul2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
ul2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
ul2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses                 21314 # total number of accesses
itlb.hits                     21299 # total number of hits
itlb.misses                      15 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0007 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses                  8040 # total number of accesses
dtlb.hits                      8026 # total number of hits
dtlb.misses                      14 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0017 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
rename_power              7343.8744 # total power usage of rename unit
bpred_power              19628.3535 # total power usage of bpred unit
window_power             42804.0185 # total power usage of instruction window
lsq_power                31064.5285 # total power usage of load/store queue
regfile_power            63373.4748 # total power usage of arch. regfile
icache_power           1189561.8545 # total power usage of icache
dcache_power           2372156.6017 # total power usage of dcache
dcache2_power            25882.6915 # total power usage of dcache2
alu_power               255639.5738 # total power usage of alu
falu_power              192744.1231 # total power usage of falu
resultbus_power          36600.5362 # total power usage of resultbus
clock_power             484760.0321 # total power usage of clock
avg_rename_power             0.2716 # avg power usage of rename unit
avg_bpred_power              0.7259 # avg power usage of bpred unit
avg_window_power             1.5829 # avg power usage of instruction window
avg_lsq_power                1.1488 # avg power usage of lsq
avg_regfile_power            2.3436 # avg power usage of arch. regfile
avg_icache_power            43.9910 # avg power usage of icache
avg_dcache_power            87.7244 # avg power usage of dcache
avg_dcache2_power            0.9572 # avg power usage of dcache2
avg_alu_power                9.4538 # avg power usage of alu
avg_falu_power               7.1278 # avg power usage of falu
avg_resultbus_power          1.3535 # avg power usage of resultbus
avg_clock_power             17.9269 # avg power usage of clock
fetch_stage_power      1209190.2080 # total power usage of fetch stage
dispatch_stage_power      7343.8744 # total power usage of dispatch stage
issue_stage_power      2764147.9501 # total power usage of issue stage
avg_fetch_power             44.7169 # average power of fetch unit per cycle
avg_dispatch_power           0.2716 # average power of dispatch unit per cycle
avg_issue_power            102.2206 # average power of issue unit per cycle
total_power            4528815.5395 # total power per cycle
avg_total_power_cycle      167.4796 # average total power per cycle
avg_total_power_cycle_nofp_nod2     159.3946 # average total power per cycle
avg_total_power_insn       219.9201 # average total power per insn
avg_total_power_insn_nofp_nod2     209.3036 # average total power per insn
rename_power_cc1          2344.3917 # total power usage of rename unit_cc1
bpred_power_cc1           2310.2019 # total power usage of bpred unit_cc1
window_power_cc1         18108.9094 # total power usage of instruction window_cc1
lsq_power_cc1             3220.9154 # total power usage of lsq_cc1
regfile_power_cc1        21810.6619 # total power usage of arch. regfile_cc1
icache_power_cc1        423990.4643 # total power usage of icache_cc1
dcache_power_cc1        468183.0214 # total power usage of dcache_cc1
dcache2_power_cc1         1342.8929 # total power usage of dcache2_cc1
alu_power_cc1            23072.3059 # total power usage of alu_cc1
resultbus_power_cc1      12595.5056 # total power usage of resultbus_cc1
clock_power_cc1         102425.1587 # total power usage of clock_cc1
avg_rename_power_cc1         0.0867 # avg power usage of rename unit_cc1
avg_bpred_power_cc1          0.0854 # avg power usage of bpred unit_cc1
avg_window_power_cc1         0.6697 # avg power usage of instruction window_cc1
avg_lsq_power_cc1            0.1191 # avg power usage of lsq_cc1
avg_regfile_power_cc1        0.8066 # avg power usage of arch. regfile_cc1
avg_icache_power_cc1        15.6795 # avg power usage of icache_cc1
avg_dcache_power_cc1        17.3138 # avg power usage of dcache_cc1
avg_dcache2_power_cc1        0.0497 # avg power usage of dcache2_cc1
avg_alu_power_cc1            0.8532 # avg power usage of alu_cc1
avg_resultbus_power_cc1       0.4658 # avg power usage of resultbus_cc1
avg_clock_power_cc1          3.7878 # avg power usage of clock_cc1
fetch_stage_power_cc1   426300.6661 # total power usage of fetch stage_cc1
dispatch_stage_power_cc1    2344.3917 # total power usage of dispatch stage_cc1
issue_stage_power_cc1   526523.5506 # total power usage of issue stage_cc1
avg_fetch_power_cc1         15.7650 # average power of fetch unit per cycle_cc1
avg_dispatch_power_cc1       0.0867 # average power of dispatch unit per cycle_cc1
avg_issue_power_cc1         19.4713 # average power of issue unit per cycle_cc1
total_power_cycle_cc1  1079404.4291 # total power per cycle_cc1
avg_total_power_cycle_cc1      39.9173 # average total power per cycle_cc1
avg_total_power_insn_cc1      52.4161 # average total power per insn_cc1
rename_power_cc2          1356.6565 # total power usage of rename unit_cc2
bpred_power_cc2           1310.7142 # total power usage of bpred unit_cc2
window_power_cc2         10560.3681 # total power usage of instruction window_cc2
lsq_power_cc2             2030.8758 # total power usage of lsq_cc2
regfile_power_cc2         4571.6000 # total power usage of arch. regfile_cc2
icache_power_cc2        423990.4643 # total power usage of icache_cc2
dcache_power_cc2        352268.7266 # total power usage of dcache_cc2
dcache2_power_cc2          697.0962 # total power usage of dcache2_cc2
alu_power_cc2            21341.0674 # total power usage of alu_cc2
resultbus_power_cc2       5892.6837 # total power usage of resultbus_cc2
clock_power_cc2          89754.2924 # total power usage of clock_cc2
avg_rename_power_cc2         0.0502 # avg power usage of rename unit_cc2
avg_bpred_power_cc2          0.0485 # avg power usage of bpred unit_cc2
avg_window_power_cc2         0.3905 # avg power usage of instruction window_cc2
avg_lsq_power_cc2            0.0751 # avg power usage of instruction lsq_cc2
avg_regfile_power_cc2        0.1691 # avg power usage of arch. regfile_cc2
avg_icache_power_cc2        15.6795 # avg power usage of icache_cc2
avg_dcache_power_cc2        13.0272 # avg power usage of dcache_cc2
avg_dcache2_power_cc2        0.0258 # avg power usage of dcache2_cc2
avg_alu_power_cc2            0.7892 # avg power usage of alu_cc2
avg_resultbus_power_cc2       0.2179 # avg power usage of resultbus_cc2
avg_clock_power_cc2          3.3192 # avg power usage of clock_cc2
fetch_stage_power_cc2   425301.1784 # total power usage of fetch stage_cc2
dispatch_stage_power_cc2    1356.6565 # total power usage of dispatch stage_cc2
issue_stage_power_cc2   392790.8178 # total power usage of issue stage_cc2
avg_fetch_power_cc2         15.7280 # average power of fetch unit per cycle_cc2
avg_dispatch_power_cc2       0.0502 # average power of dispatch unit per cycle_cc2
avg_issue_power_cc2         14.5258 # average power of issue unit per cycle_cc2
total_power_cycle_cc2   913774.5452 # total power per cycle_cc2
avg_total_power_cycle_cc2      33.7922 # average total power per cycle_cc2
avg_total_power_insn_cc2      44.3731 # average total power per insn_cc2
rename_power_cc3          1856.6048 # total power usage of rename unit_cc3
bpred_power_cc3           3042.7475 # total power usage of bpred unit_cc3
window_power_cc3         12904.7726 # total power usage of instruction window_cc3
lsq_power_cc3             4798.1901 # total power usage of lsq_cc3
regfile_power_cc3         8502.4787 # total power usage of arch. regfile_cc3
icache_power_cc3        500547.6033 # total power usage of icache_cc3
dcache_power_cc3        543039.5765 # total power usage of dcache_cc3
dcache2_power_cc3         3151.1240 # total power usage of dcache2_cc3
alu_power_cc3            44597.7942 # total power usage of alu_cc3
resultbus_power_cc3       8211.1832 # total power usage of resultbus_cc3
clock_power_cc3         127980.5962 # total power usage of clock_cc3
avg_rename_power_cc3         0.0687 # avg power usage of rename unit_cc3
avg_bpred_power_cc3          0.1125 # avg power usage of bpred unit_cc3
avg_window_power_cc3         0.4772 # avg power usage of instruction window_cc3
avg_lsq_power_cc3            0.1774 # avg power usage of instruction lsq_cc3
avg_regfile_power_cc3        0.3144 # avg power usage of arch. regfile_cc3
avg_icache_power_cc3        18.5107 # avg power usage of icache_cc3
avg_dcache_power_cc3        20.0821 # avg power usage of dcache_cc3
avg_dcache2_power_cc3        0.1165 # avg power usage of dcache2_cc3
avg_alu_power_cc3            1.6493 # avg power usage of alu_cc3
avg_resultbus_power_cc3       0.3037 # avg power usage of resultbus_cc3
avg_clock_power_cc3          4.7328 # avg power usage of clock_cc3
fetch_stage_power_cc3   503590.3508 # total power usage of fetch stage_cc3
dispatch_stage_power_cc3    1856.6048 # total power usage of dispatch stage_cc3
issue_stage_power_cc3   616702.6406 # total power usage of issue stage_cc3
avg_fetch_power_cc3         18.6232 # average power of fetch unit p