#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Thu Dec 14 09:52:38 2017
# Process ID: 15688
# Current directory: C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.runs/synth_1
# Command line: vivado.exe -log display_decoder.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source display_decoder.tcl
# Log file: C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.runs/synth_1/display_decoder.vds
# Journal file: C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source display_decoder.tcl -notrace
Command: synth_design -top display_decoder -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11528 
WARNING: [Synth 8-1935] empty port in module declaration [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/dassign3_3.v:171]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 354.891 ; gain = 105.156
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'display_decoder' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/dassign3_3.v:171]
INFO: [Synth 8-638] synthesizing module 'display_clk' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/EE89/clock_divider.v:38]
	Parameter half_period bound to: 16666667 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/EE89/clock_divider.v:5]
	Parameter half_period bound to: 16666667 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_div' (1#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/EE89/clock_divider.v:5]
INFO: [Synth 8-256] done synthesizing module 'display_clk' (2#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/EE89/clock_divider.v:38]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/dassign3_3.v:109]
INFO: [Synth 8-638] synthesizing module 'dreg' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:56]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dreg' (3#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:56]
INFO: [Synth 8-638] synthesizing module 'deserializer' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:421]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pulse_width' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:299]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dreg__parameterized0' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:56]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dreg__parameterized0' (3#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:56]
INFO: [Synth 8-256] done synthesizing module 'pulse_width' (4#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:299]
INFO: [Synth 8-638] synthesizing module 'control_fsm' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:346]
INFO: [Synth 8-638] synthesizing module 'dreg__parameterized1' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:56]
	Parameter width bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dreg__parameterized1' (4#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:56]
INFO: [Synth 8-256] done synthesizing module 'control_fsm' (5#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:346]
INFO: [Synth 8-638] synthesizing module 'shift4' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:322]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mux4' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:81]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux4' (6#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:81]
INFO: [Synth 8-256] done synthesizing module 'shift4' (7#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:322]
INFO: [Synth 8-256] done synthesizing module 'deserializer' (8#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:421]
INFO: [Synth 8-638] synthesizing module 'dreg__parameterized2' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:56]
	Parameter width bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dreg__parameterized2' (8#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:56]
INFO: [Synth 8-638] synthesizing module 'net' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/dassign3_3.v:9]
INFO: [Synth 8-638] synthesizing module 'neuron' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:526]
INFO: [Synth 8-638] synthesizing module 'multiply' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:267]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:70]
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (9#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:70]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized0' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:70]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized0' (9#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:70]
INFO: [Synth 8-638] synthesizing module 'shl' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:100]
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shl' (10#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:100]
INFO: [Synth 8-638] synthesizing module 'shr' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:110]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shr' (11#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:110]
INFO: [Synth 8-638] synthesizing module 'partial_product' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:242]
INFO: [Synth 8-256] done synthesizing module 'partial_product' (12#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:242]
INFO: [Synth 8-638] synthesizing module 'adder16' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:120]
INFO: [Synth 8-256] done synthesizing module 'adder16' (13#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:120]
INFO: [Synth 8-638] synthesizing module 'is_done' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:254]
INFO: [Synth 8-256] done synthesizing module 'is_done' (14#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:254]
INFO: [Synth 8-638] synthesizing module 'dreg__parameterized3' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:56]
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dreg__parameterized3' (14#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:56]
INFO: [Synth 8-256] done synthesizing module 'multiply' (15#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:267]
INFO: [Synth 8-638] synthesizing module 'dreg__parameterized4' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:56]
	Parameter width bound to: 85 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dreg__parameterized4' (15#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:56]
INFO: [Synth 8-638] synthesizing module 'piped_adder' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:455]
INFO: [Synth 8-638] synthesizing module 'adder5carry' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:36]
INFO: [Synth 8-638] synthesizing module 'fa5' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:21]
INFO: [Synth 8-638] synthesizing module 'fa' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:42]
INFO: [Synth 8-638] synthesizing module 'fa_gate_1' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:27]
INFO: [Synth 8-256] done synthesizing module 'fa_gate_1' (16#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:27]
INFO: [Synth 8-638] synthesizing module 'fa_gate_2' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:34]
INFO: [Synth 8-256] done synthesizing module 'fa_gate_2' (17#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:34]
INFO: [Synth 8-638] synthesizing module 'inverter' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:20]
INFO: [Synth 8-256] done synthesizing module 'inverter' (18#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:20]
INFO: [Synth 8-256] done synthesizing module 'fa' (19#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:42]
INFO: [Synth 8-256] done synthesizing module 'fa5' (20#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:21]
INFO: [Synth 8-256] done synthesizing module 'adder5carry' (21#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:36]
INFO: [Synth 8-638] synthesizing module 'dreg__parameterized5' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:56]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dreg__parameterized5' (21#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:56]
INFO: [Synth 8-638] synthesizing module 'dreg__parameterized6' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:56]
	Parameter width bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dreg__parameterized6' (21#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:56]
INFO: [Synth 8-638] synthesizing module 'dreg__parameterized7' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:56]
	Parameter width bound to: 60 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dreg__parameterized7' (21#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:56]
INFO: [Synth 8-638] synthesizing module 'dreg__parameterized8' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:56]
	Parameter width bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dreg__parameterized8' (21#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:56]
INFO: [Synth 8-638] synthesizing module 'dreg__parameterized9' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:56]
	Parameter width bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dreg__parameterized9' (21#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:56]
INFO: [Synth 8-638] synthesizing module 'dreg__parameterized10' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:56]
	Parameter width bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dreg__parameterized10' (21#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:56]
INFO: [Synth 8-638] synthesizing module 'dreg__parameterized11' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:56]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dreg__parameterized11' (21#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:56]
INFO: [Synth 8-256] done synthesizing module 'piped_adder' (22#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:455]
WARNING: [Synth 8-689] width (24) of port connection 'e' does not match port width (16) of module 'piped_adder' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:554]
INFO: [Synth 8-638] synthesizing module 'dreg__parameterized12' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:56]
	Parameter width bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dreg__parameterized12' (22#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:56]
INFO: [Synth 8-638] synthesizing module 'relu' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:442]
INFO: [Synth 8-256] done synthesizing module 'relu' (23#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:442]
INFO: [Synth 8-256] done synthesizing module 'neuron' (24#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:526]
INFO: [Synth 8-638] synthesizing module 'interlayer' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:568]
INFO: [Synth 8-638] synthesizing module 'dreg__parameterized13' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:56]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dreg__parameterized13' (24#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:56]
INFO: [Synth 8-256] done synthesizing module 'interlayer' (25#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:568]
INFO: [Synth 8-256] done synthesizing module 'net' (26#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/dassign3_3.v:9]
INFO: [Synth 8-638] synthesizing module 'dreg__parameterized14' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:56]
	Parameter width bound to: 209 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dreg__parameterized14' (26#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:56]
INFO: [Synth 8-638] synthesizing module 'maxindex' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:86]
INFO: [Synth 8-638] synthesizing module 'mamn' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:107]
	Parameter n bound to: 32 - type: integer 
	Parameter vw2 bound to: 255 - type: integer 
	Parameter lw2 bound to: 159 - type: integer 
	Parameter vw1 bound to: 127 - type: integer 
	Parameter lw1 bound to: 79 - type: integer 
	Parameter vw bound to: 128 - type: integer 
	Parameter lw bound to: 80 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mamn__parameterized0' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:107]
	Parameter n bound to: 16 - type: integer 
	Parameter vw2 bound to: 127 - type: integer 
	Parameter lw2 bound to: 79 - type: integer 
	Parameter vw1 bound to: 63 - type: integer 
	Parameter lw1 bound to: 39 - type: integer 
	Parameter vw bound to: 64 - type: integer 
	Parameter lw bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mamn__parameterized1' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:107]
	Parameter n bound to: 8 - type: integer 
	Parameter vw2 bound to: 63 - type: integer 
	Parameter lw2 bound to: 39 - type: integer 
	Parameter vw1 bound to: 31 - type: integer 
	Parameter lw1 bound to: 19 - type: integer 
	Parameter vw bound to: 32 - type: integer 
	Parameter lw bound to: 20 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mamn__parameterized2' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:107]
	Parameter n bound to: 4 - type: integer 
	Parameter vw2 bound to: 31 - type: integer 
	Parameter lw2 bound to: 19 - type: integer 
	Parameter vw1 bound to: 15 - type: integer 
	Parameter lw1 bound to: 9 - type: integer 
	Parameter vw bound to: 16 - type: integer 
	Parameter lw bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mamn__parameterized3' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:107]
	Parameter n bound to: 2 - type: integer 
	Parameter vw2 bound to: 15 - type: integer 
	Parameter lw2 bound to: 9 - type: integer 
	Parameter vw1 bound to: 7 - type: integer 
	Parameter lw1 bound to: 4 - type: integer 
	Parameter vw bound to: 8 - type: integer 
	Parameter lw bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mam' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:69]
INFO: [Synth 8-256] done synthesizing module 'mam' (27#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:69]
INFO: [Synth 8-256] done synthesizing module 'mamn__parameterized3' (28#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:107]
INFO: [Synth 8-256] done synthesizing module 'mamn__parameterized2' (28#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:107]
INFO: [Synth 8-256] done synthesizing module 'mamn__parameterized1' (28#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:107]
INFO: [Synth 8-256] done synthesizing module 'mamn__parameterized0' (28#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:107]
INFO: [Synth 8-256] done synthesizing module 'mamn' (28#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:107]
INFO: [Synth 8-256] done synthesizing module 'maxindex' (29#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:86]
INFO: [Synth 8-638] synthesizing module 'display_rom' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:203]
INFO: [Synth 8-256] done synthesizing module 'display_rom' (30#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/lab_modules.v:203]
INFO: [Synth 8-256] done synthesizing module 'decoder' (31#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/dassign3_3.v:109]
INFO: [Synth 8-638] synthesizing module 'display_clk__parameterized0' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/EE89/clock_divider.v:38]
	Parameter half_period bound to: 300000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_div__parameterized0' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/EE89/clock_divider.v:5]
	Parameter half_period bound to: 300000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_div__parameterized0' (31#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/EE89/clock_divider.v:5]
INFO: [Synth 8-256] done synthesizing module 'display_clk__parameterized0' (31#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/EE89/clock_divider.v:38]
INFO: [Synth 8-638] synthesizing module 'new_shift4' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/dassign3_3.v:145]
	Parameter width bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized1' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:70]
	Parameter width bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized1' (31#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:70]
INFO: [Synth 8-638] synthesizing module 'dreg__parameterized15' [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:56]
	Parameter width bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dreg__parameterized15' (31#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:56]
INFO: [Synth 8-256] done synthesizing module 'new_shift4' (32#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/dassign3_3.v:145]
INFO: [Synth 8-226] default block is never used [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/dassign3_3.v:215]
WARNING: [Synth 8-308] ignoring empty port [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/dassign3_3.v:171]
WARNING: [Synth 8-3848] Net rst in module/entity display_decoder does not have driver. [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/dassign3_3.v:181]
INFO: [Synth 8-256] done synthesizing module 'display_decoder' (33#1) [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/dassign3_3.v:171]
WARNING: [Synth 8-3331] design relu has unconnected port in[14]
WARNING: [Synth 8-3331] design relu has unconnected port in[13]
WARNING: [Synth 8-3331] design relu has unconnected port in[12]
WARNING: [Synth 8-3331] design relu has unconnected port in[11]
WARNING: [Synth 8-3331] design relu has unconnected port in[10]
WARNING: [Synth 8-3331] design relu has unconnected port in[1]
WARNING: [Synth 8-3331] design relu has unconnected port in[0]
WARNING: [Synth 8-3331] design is_done has unconnected port a[15]
WARNING: [Synth 8-3331] design is_done has unconnected port a[14]
WARNING: [Synth 8-3331] design is_done has unconnected port a[13]
WARNING: [Synth 8-3331] design is_done has unconnected port a[12]
WARNING: [Synth 8-3331] design is_done has unconnected port a[11]
WARNING: [Synth 8-3331] design is_done has unconnected port a[10]
WARNING: [Synth 8-3331] design is_done has unconnected port a[9]
WARNING: [Synth 8-3331] design is_done has unconnected port a[8]
WARNING: [Synth 8-3331] design is_done has unconnected port a[7]
WARNING: [Synth 8-3331] design is_done has unconnected port a[6]
WARNING: [Synth 8-3331] design is_done has unconnected port a[5]
WARNING: [Synth 8-3331] design is_done has unconnected port a[4]
WARNING: [Synth 8-3331] design is_done has unconnected port a[3]
WARNING: [Synth 8-3331] design is_done has unconnected port a[2]
WARNING: [Synth 8-3331] design is_done has unconnected port a[1]
WARNING: [Synth 8-3331] design is_done has unconnected port a[0]
WARNING: [Synth 8-3331] design partial_product has unconnected port b[7]
WARNING: [Synth 8-3331] design partial_product has unconnected port b[6]
WARNING: [Synth 8-3331] design partial_product has unconnected port b[5]
WARNING: [Synth 8-3331] design partial_product has unconnected port b[4]
WARNING: [Synth 8-3331] design partial_product has unconnected port b[3]
WARNING: [Synth 8-3331] design partial_product has unconnected port b[2]
WARNING: [Synth 8-3331] design partial_product has unconnected port b[1]
WARNING: [Synth 8-3331] design shr has unconnected port a[0]
WARNING: [Synth 8-3331] design shl has unconnected port a[15]
WARNING: [Synth 8-3331] design interlayer has unconnected port new
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 382.566 ; gain = 132.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin shifty_clk:rst to constant 0 [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/dassign3_3.v:182]
WARNING: [Synth 8-3295] tying undriven pin display_clk:rst to constant 0 [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/dassign3_3.v:190]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 382.566 ; gain = 132.832
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/constrs_1/imports/basys3_master/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/constrs_1/imports/basys3_master/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/constrs_1/imports/basys3_master/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/display_decoder_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/display_decoder_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 792.121 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 792.121 ; gain = 542.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 792.121 ; gain = 542.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 792.121 ; gain = 542.387
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "new_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_clk" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 792.121 ; gain = 542.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |net__GB0             |           1|     32411|
|2     |net__GB1             |           1|     11394|
|3     |net__GB2             |           1|     13293|
|4     |decoder__GC0         |           1|      2412|
|5     |display_decoder__GC0 |           1|      1680|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 150   
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              209 Bit    Registers := 1     
	               85 Bit    Registers := 30    
	               60 Bit    Registers := 30    
	               40 Bit    Registers := 30    
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 2     
	               20 Bit    Registers := 30    
	               17 Bit    Registers := 30    
	               16 Bit    Registers := 330   
	               12 Bit    Registers := 30    
	                8 Bit    Registers := 186   
	                7 Bit    Registers := 4     
	                4 Bit    Registers := 30    
	                3 Bit    Registers := 120   
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 280   
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 450   
	   2 Input      8 Bit        Muxes := 220   
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 5     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 31    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module display_decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mux2__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 1     
Module mux2__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module dreg__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dreg__parameterized6__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module dreg__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized6__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module dreg__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module dreg__parameterized6__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module dreg__parameterized3__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized11__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module relu__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 1     
Module mux2__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module dreg__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dreg__parameterized6__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module dreg__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized6__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module dreg__parameterized9__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module dreg__parameterized6__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized10__2 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module dreg__parameterized3__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized6__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized11__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized12__2 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module relu__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 1     
Module mux2__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module dreg__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dreg__parameterized6__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized7__3 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module dreg__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized6__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized8__3 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module dreg__parameterized9__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module dreg__parameterized6__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized10__3 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module dreg__parameterized3__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized6__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized11__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized12__3 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module relu__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 1     
Module mux2__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module dreg__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dreg__parameterized6__19 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized7__4 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module dreg__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized6__18 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized8__4 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module dreg__parameterized9__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module dreg__parameterized6__17 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized10__4 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module dreg__parameterized3__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized6__16 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized11__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized12__4 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module relu__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__parameterized0__89 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module dreg__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module dreg__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module interlayer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module mux2__89 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__88 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__65 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__64 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__87 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__86 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__85 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__84 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__83 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__82 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__81 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 1     
Module mux2__79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module dreg__parameterized5__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dreg__parameterized6__23 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized7__5 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module dreg__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized6__22 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized8__5 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module dreg__parameterized9__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module dreg__parameterized6__21 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized10__5 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module dreg__parameterized3__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized6__20 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized11__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized12__5 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module relu__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__104 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__103 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__76 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__75 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__102 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__101 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__74 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__73 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__100 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__99 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__72 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__71 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__98 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__97 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__70 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__69 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__96 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__95 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__68 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__67 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 1     
Module mux2__94 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__93 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__92 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__91 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__90 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module dreg__parameterized5__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dreg__parameterized6__27 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized7__6 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module dreg__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized6__26 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized8__6 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module dreg__parameterized9__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module dreg__parameterized6__25 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized10__6 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module dreg__parameterized3__66 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized6__24 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized11__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized12__6 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module relu__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__119 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__118 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__87 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__86 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__117 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__116 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__85 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__84 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__115 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__114 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__83 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__82 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__113 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__112 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__81 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__80 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__111 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__110 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__79 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__78 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 1     
Module mux2__109 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__108 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__107 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__106 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__105 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module dreg__parameterized5__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dreg__parameterized6__31 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized7__7 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module dreg__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized6__30 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized8__7 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module dreg__parameterized9__7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module dreg__parameterized6__29 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized10__7 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module dreg__parameterized3__77 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized6__28 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized11__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized12__7 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module relu__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__134 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__133 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__98 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__53 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__97 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__132 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__131 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__96 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__52 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__95 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__130 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__129 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__94 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__51 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__93 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__128 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__127 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__92 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__50 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__91 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__126 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__125 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__90 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__89 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 1     
Module mux2__124 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__123 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__122 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__121 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__120 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module dreg__parameterized5__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dreg__parameterized6__35 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized7__8 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module dreg__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized6__34 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized8__8 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module dreg__parameterized9__8 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module dreg__parameterized6__33 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized10__8 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module dreg__parameterized3__88 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized6__32 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized11__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized12__8 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module relu__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__149 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__148 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__109 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__59 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__108 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__147 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__146 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__107 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__58 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__106 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__145 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__144 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__105 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__57 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__104 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__143 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__142 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__103 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__56 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__102 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__141 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__140 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__101 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__55 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__100 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 1     
Module mux2__139 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__138 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__137 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__136 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__135 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module dreg__parameterized5__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dreg__parameterized6__39 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized7__9 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module dreg__parameterized0__54 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized6__38 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized8__9 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module dreg__parameterized9__9 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module dreg__parameterized6__37 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized10__9 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module dreg__parameterized3__99 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized6__36 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized11__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized12__9 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module relu__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__164 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__163 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__120 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__65 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__119 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__162 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__161 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__118 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__64 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__117 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__160 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__159 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__116 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__63 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__115 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__158 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__157 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__114 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__62 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__113 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__156 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__155 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__112 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__61 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__111 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized4__10 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 1     
Module mux2__154 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__153 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__152 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__151 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__150 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module dreg__parameterized5__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dreg__parameterized6__43 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized7__10 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module dreg__parameterized0__60 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized6__42 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized8__10 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module dreg__parameterized9__10 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module dreg__parameterized6__41 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized10__10 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module dreg__parameterized3__110 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized6__40 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized11__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized12__10 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module relu__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__179 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__178 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__131 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__71 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__130 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__177 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__176 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__129 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__70 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__128 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__175 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__174 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__127 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__69 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__126 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__173 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__172 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__125 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__68 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__124 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__171 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__170 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__123 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__67 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__122 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized4__11 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 1     
Module mux2__169 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__168 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__167 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__166 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__165 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module dreg__parameterized5__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dreg__parameterized6__47 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized7__11 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module dreg__parameterized0__66 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized6__46 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized8__11 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module dreg__parameterized9__11 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module dreg__parameterized6__45 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized10__11 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module dreg__parameterized3__121 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized6__44 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized11__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized12__11 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module relu__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__194 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__193 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__142 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__77 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__141 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__192 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__191 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__140 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__76 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__139 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__190 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__189 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__138 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__75 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__137 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__188 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__187 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__136 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__74 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__135 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__186 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__185 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__134 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__73 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__133 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized4__12 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 1     
Module mux2__184 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__183 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__182 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__181 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__180 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module dreg__parameterized5__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dreg__parameterized6__51 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized7__12 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module dreg__parameterized0__72 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized6__50 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized8__12 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module dreg__parameterized9__12 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module dreg__parameterized6__49 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized10__12 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module dreg__parameterized3__132 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized6__48 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized11__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized12__12 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module relu__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__209 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__208 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__153 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__83 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__152 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__207 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__206 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__151 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__82 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__150 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__205 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__204 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__149 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__81 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__148 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__203 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__202 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__147 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__80 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__146 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__201 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__200 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__145 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__79 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__144 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized4__13 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 1     
Module mux2__199 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__198 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__197 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__196 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__195 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module dreg__parameterized5__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dreg__parameterized6__55 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized7__13 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module dreg__parameterized0__78 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized6__54 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized8__13 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module dreg__parameterized9__13 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module dreg__parameterized6__53 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized10__13 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module dreg__parameterized3__143 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized6__52 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized11__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized12__13 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module relu__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__224 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__223 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__164 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__89 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__163 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__222 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__221 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__162 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__88 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__161 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__220 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__219 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__160 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__87 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__159 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__218 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__217 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__158 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__86 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__157 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__216 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__215 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__156 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__85 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__155 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized4__14 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 1     
Module mux2__214 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__213 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__212 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__211 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__210 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module dreg__parameterized5__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dreg__parameterized6__59 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized7__14 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module dreg__parameterized0__84 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized6__58 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized8__14 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module dreg__parameterized9__14 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module dreg__parameterized6__57 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized10__14 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module dreg__parameterized3__154 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized6__56 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized11__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized12__14 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module relu__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__239 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__83 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__238 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__175 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__95 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__174 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__237 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__82 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__236 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__173 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__94 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__172 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__235 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__81 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__234 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__171 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__93 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__170 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__233 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__232 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__169 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__92 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__168 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__231 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__230 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__167 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__91 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__166 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized4__15 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 1     
Module mux2__229 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__228 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__227 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__226 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__225 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module dreg__parameterized5__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dreg__parameterized6__63 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized7__15 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module dreg__parameterized0__90 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized6__62 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized8__15 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module dreg__parameterized9__15 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module dreg__parameterized6__61 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized10__15 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module dreg__parameterized3__165 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized6__60 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized11__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized12__15 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module relu__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__254 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__88 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__253 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__186 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__101 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__185 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__252 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__87 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__251 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__184 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__100 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__183 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__250 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__86 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__249 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__182 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__99 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__181 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__248 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__85 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__247 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__180 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__98 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__179 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__246 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__84 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__245 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__178 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__97 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__177 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized4__16 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 1     
Module mux2__244 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__243 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__242 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__241 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__240 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module dreg__parameterized5__16 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dreg__parameterized6__67 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized7__16 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module dreg__parameterized0__96 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized6__66 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized8__16 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module dreg__parameterized9__16 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module dreg__parameterized6__65 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized10__16 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module dreg__parameterized3__176 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized6__64 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized11__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized12__16 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module relu__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__255 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__102 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__187 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized4__17 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 1     
Module mux2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module dreg__parameterized5__17 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dreg__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized7__17 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module dreg__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized8__17 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module dreg__parameterized9__17 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module dreg__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized10__17 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module dreg__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized6__68 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized12__17 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module relu__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__284 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__98 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__283 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__208 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__113 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__207 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__282 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__97 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__281 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__206 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__112 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__205 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__280 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__96 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__279 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__204 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__111 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__203 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__278 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__95 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__277 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__202 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__110 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__201 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__276 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__94 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__275 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__200 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__109 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__199 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized4__18 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 1     
Module mux2__274 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__273 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__272 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__271 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__270 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module dreg__parameterized5__18 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dreg__parameterized6__75 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized7__18 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module dreg__parameterized0__108 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized6__74 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized8__18 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module dreg__parameterized9__18 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module dreg__parameterized6__73 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized10__18 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module dreg__parameterized3__198 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized6__72 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized11__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized12__18 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module relu__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__299 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__103 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__298 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__219 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__119 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__218 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__297 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__102 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__296 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__217 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__118 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__216 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__295 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__101 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__294 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__215 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__117 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__214 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__293 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__100 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__292 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__213 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__116 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__212 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__291 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__99 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__290 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__211 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__115 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__210 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized4__19 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 1     
Module mux2__289 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__288 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__287 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__286 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__285 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module dreg__parameterized5__19 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dreg__parameterized6__79 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized7__19 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module dreg__parameterized0__114 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized6__78 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized8__19 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module dreg__parameterized9__19 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module dreg__parameterized6__77 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized10__19 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module dreg__parameterized3__209 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized6__76 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized11__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized12__19 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module relu__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__314 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__108 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__313 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__230 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__125 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__229 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__312 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__107 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__311 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__228 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__124 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__227 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__310 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__106 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__309 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__226 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__123 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__225 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__308 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__105 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__307 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__224 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__122 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__223 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__306 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__104 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__305 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__222 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__121 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__221 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized4__20 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 1     
Module mux2__304 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__303 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__302 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__301 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__300 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module dreg__parameterized5__20 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dreg__parameterized6__83 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized7__20 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module dreg__parameterized0__120 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized6__82 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized8__20 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module dreg__parameterized9__20 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module dreg__parameterized6__81 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized10__20 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module dreg__parameterized3__220 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized6__80 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized11__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized12__20 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module relu__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__329 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__113 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__328 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__241 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__131 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__240 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__327 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__112 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__326 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__239 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__130 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__238 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__325 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__111 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__324 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__237 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__129 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__236 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__323 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__110 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__322 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__235 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__128 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__234 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__321 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__109 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__320 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__233 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__127 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__232 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized4__21 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 1     
Module mux2__319 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__318 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__317 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__316 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__315 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module dreg__parameterized5__21 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dreg__parameterized6__87 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized7__21 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module dreg__parameterized0__126 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized6__86 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized8__21 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module dreg__parameterized9__21 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module dreg__parameterized6__85 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized10__21 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module dreg__parameterized3__231 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized6__84 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized11__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized12__21 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module relu__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__344 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__118 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__343 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__252 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__137 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__251 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__342 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__117 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__341 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__250 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__136 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__249 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__340 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__116 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__339 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__248 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__135 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__247 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__338 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__115 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__337 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__246 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__134 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__245 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__336 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__114 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__335 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__244 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__133 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__243 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized4__22 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 1     
Module mux2__334 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__333 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__332 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__331 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__330 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module dreg__parameterized5__22 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dreg__parameterized6__91 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized7__22 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module dreg__parameterized0__132 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized6__90 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized8__22 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module dreg__parameterized9__22 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module dreg__parameterized6__89 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized10__22 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module dreg__parameterized3__242 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized6__88 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized11__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized12__22 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module relu__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__263 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__90 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__262 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__191 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__104 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__190 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__265 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__91 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__264 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__193 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__105 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__192 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__267 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__92 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__266 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__195 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__106 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__194 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__269 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__93 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__268 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__197 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__107 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__196 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__261 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__119 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__345 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__189 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__138 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__253 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized4__23 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 1     
Module mux2__256 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__257 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__258 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__259 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__260 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module dreg__parameterized5__23 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dreg__parameterized6__69 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized7__23 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module dreg__parameterized0__103 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized6__70 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized8__23 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module dreg__parameterized9__23 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module dreg__parameterized6__71 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized10__23 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module dreg__parameterized3__188 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized6__92 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized11__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized12__23 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module relu__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__374 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__128 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__373 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__274 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__149 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__273 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__372 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__127 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__371 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__272 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__148 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__271 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__370 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__126 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__369 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__270 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__147 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__269 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__368 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__125 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__367 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__268 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__146 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__267 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__366 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__124 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__365 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__266 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__145 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__265 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized4__24 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 1     
Module mux2__364 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__363 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__362 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__361 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__360 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module dreg__parameterized5__24 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dreg__parameterized6__99 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized7__24 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module dreg__parameterized0__144 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized6__98 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized8__24 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module dreg__parameterized9__24 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module dreg__parameterized6__97 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized10__24 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module dreg__parameterized3__264 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized6__96 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized11__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized12__24 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module relu__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__389 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__133 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__388 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__285 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__155 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__284 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__387 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__132 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__386 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__283 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__154 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__282 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__385 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__131 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__384 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__281 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__153 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__280 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__383 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__130 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__382 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__279 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__152 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__278 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__381 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__129 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__380 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__277 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__151 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__276 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized4__25 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 1     
Module mux2__379 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__378 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__377 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__376 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__375 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module dreg__parameterized5__25 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dreg__parameterized6__103 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized7__25 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module dreg__parameterized0__150 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized6__102 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized8__25 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module dreg__parameterized9__25 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module dreg__parameterized6__101 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized10__25 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module dreg__parameterized3__275 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized6__100 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized11__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized12__25 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module relu__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__404 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__138 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__403 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__296 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__161 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__295 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__402 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__137 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__401 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__294 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__160 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__293 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__400 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__136 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__399 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__292 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__159 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__291 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__398 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__135 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__397 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__290 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__158 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__289 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__396 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__134 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__395 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__288 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__157 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__287 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized4__26 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 1     
Module mux2__394 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__393 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__392 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__391 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__390 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module dreg__parameterized5__26 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dreg__parameterized6__107 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized7__26 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module dreg__parameterized0__156 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized6__106 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized8__26 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module dreg__parameterized9__26 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module dreg__parameterized6__105 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized10__26 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module dreg__parameterized3__286 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized6__104 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized11__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized12__26 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module relu__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__419 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__143 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__418 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__307 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__167 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__306 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__417 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__142 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__416 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__305 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__166 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__304 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__415 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__141 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__414 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__303 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__165 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__302 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__413 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__140 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__412 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__301 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__164 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__300 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__411 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__139 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__410 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__299 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__163 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__298 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized4__27 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 1     
Module mux2__409 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__408 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__407 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__406 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__405 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module dreg__parameterized5__27 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dreg__parameterized6__111 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized7__27 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module dreg__parameterized0__162 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized6__110 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized8__27 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module dreg__parameterized9__27 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module dreg__parameterized6__109 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized10__27 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module dreg__parameterized3__297 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized6__108 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized11__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized12__27 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module relu__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__434 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__148 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__433 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__318 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__173 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__317 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__432 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__147 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__431 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__316 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__172 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__315 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__430 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__146 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__429 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__314 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__171 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__313 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__428 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__145 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__427 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__312 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__170 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__311 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__426 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__144 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__425 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__310 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__169 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__309 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized4__28 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 1     
Module mux2__424 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__423 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__422 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__421 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__420 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module dreg__parameterized5__28 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dreg__parameterized6__115 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized7__28 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module dreg__parameterized0__168 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized6__114 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized8__28 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module dreg__parameterized9__28 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module dreg__parameterized6__113 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized10__28 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module dreg__parameterized3__308 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized6__112 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized11__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized12__28 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module relu__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__449 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__153 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__448 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__149 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__329 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__179 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__328 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__447 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__152 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__446 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__148 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__327 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__178 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__326 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__445 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__151 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__444 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__147 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__325 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__177 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__324 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__443 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__150 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__442 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__146 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__323 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__176 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__322 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__441 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__149 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__440 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__145 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__321 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__175 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__320 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized4__29 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 1     
Module mux2__439 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__438 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__437 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__436 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__435 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module dreg__parameterized5__29 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dreg__parameterized6__119 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized7__29 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module dreg__parameterized0__174 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized6__118 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized8__29 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module dreg__parameterized9__29 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module dreg__parameterized6__117 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized10__29 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module dreg__parameterized3__319 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized6__116 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized11__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized12__29 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module relu__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__353 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__120 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__352 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__257 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__140 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__256 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__355 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__121 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__354 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__259 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__141 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__258 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__357 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__122 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__356 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__261 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__142 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__260 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__359 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0__123 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__358 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__263 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__143 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3__262 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__351 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adder16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module dreg__parameterized3__255 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized0__180 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 1     
Module mux2__346 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__347 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__348 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__349 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__350 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module dreg__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dreg__parameterized6__93 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
Module dreg__parameterized0__139 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized6__94 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module dreg__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module dreg__parameterized6__95 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module dreg__parameterized3__254 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dreg__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dreg__parameterized11__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized11__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module relu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module dreg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__parameterized0__185 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pulse_width 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module dreg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module dreg__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module control_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module mux4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module mux4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module mux4__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module mux4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module dreg__parameterized0__181 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized0__182 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized0__183 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized0__184 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dreg__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module dreg__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	              209 Bit    Registers := 1     
Module mam__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module mam__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module mam__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module mam__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module mam__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module mam__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module mam__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module mam__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module mam__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module mam__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module mam__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module mam__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module mam__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module mam__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module mam__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module mam__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module mam__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module mam__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module mam__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module mam__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module mam__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module mam__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module mam__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module mam__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module mam__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module mam__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module mam__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module mam__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module mam__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module mam__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module mam 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module dreg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_div__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dreg__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module mux2__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module mux2__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module mux2__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module dreg__parameterized15__1 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module dreg__parameterized15__2 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module dreg__parameterized15__3 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module dreg__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element piped_adder/reg_carry_3/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_1/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_2/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_3/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_4/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_b/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element piped_adder/reg_carry_3/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_1/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_2/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_3/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_4/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_b/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element piped_adder/reg_carry_3/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_1/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_2/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_3/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_4/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_b/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element piped_adder/reg_carry_3/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_1/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_2/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_3/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_4/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_b/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element piped_adder/reg_carry_3/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_1/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_2/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_3/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_4/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_b/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element piped_adder/reg_carry_3/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_1/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_2/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_3/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_4/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_b/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element piped_adder/reg_carry_3/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_1/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_2/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_3/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_4/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_b/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element piped_adder/reg_carry_3/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_1/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_2/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_3/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_4/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_b/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element piped_adder/reg_carry_3/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_1/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_2/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_3/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_4/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_b/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element piped_adder/reg_carry_3/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_1/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_2/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_3/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_4/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_b/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element piped_adder/reg_carry_3/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_1/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_2/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_3/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_4/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_b/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element piped_adder/reg_carry_3/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_1/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_2/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_3/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_4/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_b/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element piped_adder/reg_carry_3/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_1/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_2/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_3/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_4/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_b/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element piped_adder/reg_carry_3/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_1/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_2/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_3/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_4/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_b/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element piped_adder/reg_carry_3/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_1/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_2/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_3/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_4/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_b/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element piped_adder/reg_carry_3/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_1/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_2/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_3/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_4/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_b/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element piped_adder/reg_carry_3/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_1/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_2/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
WARNING: [Synth 8-6014] Unused sequential element mult_3/dreg_acc/q_reg was removed.  [C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.srcs/sources_1/imports/design3/building_blocks.v:64]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "shifty_clk/clk_div/new_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "display_clk/clk_div/new_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'neti_0/l0n0/mult_1/dreg_a/q_reg[0]' (FD) to 'neti_0/l0n0/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l0n0/mult_3/dreg_a/q_reg[0]' (FD) to 'neti_0/l0n0/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l0n0/mult_2/dreg_a/q_reg[0]' (FD) to 'neti_0/l0n0/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l0n0/mult_4/dreg_a/q_reg[0]' (FD) to 'neti_0/l0n0/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l0n0/mult_b/dreg_a/q_reg[0]' (FD) to 'neti_0/l0n0/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l0n1/mult_1/dreg_a/q_reg[0]' (FD) to 'neti_0/l0n1/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l0n1/mult_3/dreg_a/q_reg[0]' (FD) to 'neti_0/l0n1/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l0n1/mult_2/dreg_a/q_reg[0]' (FD) to 'neti_0/l0n1/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l0n1/mult_4/dreg_a/q_reg[0]' (FD) to 'neti_0/l0n1/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l0n1/mult_b/dreg_a/q_reg[0]' (FD) to 'neti_0/l0n1/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l0n2/mult_1/dreg_a/q_reg[0]' (FD) to 'neti_0/l0n2/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l0n2/mult_3/dreg_a/q_reg[0]' (FD) to 'neti_0/l0n2/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l0n2/mult_2/dreg_a/q_reg[0]' (FD) to 'neti_0/l0n2/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l0n2/mult_4/dreg_a/q_reg[0]' (FD) to 'neti_0/l0n2/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l0n2/mult_b/dreg_a/q_reg[0]' (FD) to 'neti_0/l0n2/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l0n1/\mult_b/dreg_b/q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l0n2/\mult_b/dreg_b/q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l0n0/\mult_b/dreg_b/q_reg[6] )
INFO: [Synth 8-3886] merging instance 'neti_0/l0n3/mult_1/dreg_a/q_reg[0]' (FD) to 'neti_0/l0n3/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l0n3/mult_3/dreg_a/q_reg[0]' (FD) to 'neti_0/l0n3/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l0n3/mult_2/dreg_a/q_reg[0]' (FD) to 'neti_0/l0n3/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l0n3/mult_4/dreg_a/q_reg[0]' (FD) to 'neti_0/l0n3/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l0n3/mult_b/dreg_b/q_reg[6]' (FD) to 'neti_0/l0n3/mult_b/dreg_a/q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l0n3/\mult_b/dreg_a/q_reg[0] )
INFO: [Synth 8-3886] merging instance 'neti_0/l1n13/mult_1/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n13/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n13/mult_3/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n13/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n13/mult_2/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n13/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n13/mult_4/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n13/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n13/mult_b/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n13/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n12/mult_1/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n12/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n12/mult_3/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n12/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n12/mult_2/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n12/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n12/mult_4/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n12/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n12/mult_b/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n12/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n11/mult_1/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n11/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n11/mult_3/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n11/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n11/mult_2/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n11/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n11/mult_4/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n11/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n11/mult_b/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n11/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n10/mult_1/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n10/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n10/mult_3/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n10/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n10/mult_2/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n10/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n10/mult_4/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n10/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n10/mult_b/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n10/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n14/mult_1/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n14/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n14/mult_3/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n14/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n14/mult_2/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n14/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n14/mult_4/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n14/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n14/mult_b/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n14/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n15/mult_1/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n15/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n15/mult_3/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n15/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n15/mult_2/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n15/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n15/mult_4/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n15/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n15/mult_b/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n15/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n16/mult_1/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n16/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n16/mult_3/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n16/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n16/mult_2/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n16/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n16/mult_4/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n16/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n16/mult_b/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n16/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n17/mult_1/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n17/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n17/mult_3/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n17/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n17/mult_2/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n17/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n17/mult_4/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n17/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n17/mult_b/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n17/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n5/mult_1/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n5/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n5/mult_3/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n5/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n5/mult_2/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n5/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n5/mult_4/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n5/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n5/mult_b/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n5/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n20/mult_1/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n20/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n20/mult_3/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n20/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n20/mult_2/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n20/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n20/mult_4/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n20/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n20/mult_b/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n20/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n22/mult_1/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n22/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n22/mult_3/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n22/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n22/mult_2/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n22/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n22/mult_4/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n22/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n22/mult_b/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n22/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n23/mult_1/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n23/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n23/mult_3/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n23/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n23/mult_2/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n23/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n23/mult_4/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n23/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n23/mult_b/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n23/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n24/mult_1/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n24/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n24/mult_3/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n24/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n24/mult_2/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n24/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n24/mult_4/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n24/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'neti_0/l1n24/mult_b/dreg_a/q_reg[0]' (FD) to 'neti_0/l1n24/mult_b/dreg_b/q_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n24/\mult_b/dreg_b/q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n23/\mult_b/dreg_b/q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n20/\mult_b/dreg_b/q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n22/\mult_b/dreg_b/q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n13/\mult_b/dreg_b/q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n14/\mult_b/dreg_b/q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n15/\mult_b/dreg_b/q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n16/\mult_b/dreg_b/q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n17/\mult_b/dreg_b/q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n5/\mult_b/dreg_b/q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n12/\mult_b/dreg_b/q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n10/\mult_b/dreg_b/q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n11/\mult_b/dreg_b/q_reg[6] )
INFO: [Synth 8-3886] merging instance 'neti_0/l0n0/mult_1/dreg_a/q_reg[1]' (FD) to 'neti_0/l0n0/mult_4/dreg_a/q_reg[1]'
INFO: [Synth 8-3886] merging instance 'neti_0/l0n0/mult_b/dreg_b/q_reg[6]' (FD) to 'neti_0/l0n0/mult_3/dreg_a/q_reg[1]'
INFO: [Synth 8-3886] merging instance 'neti_0/l0n0/mult_3/dreg_a/q_reg[1]' (FD) to 'neti_0/l0n0/mult_b/dreg_b/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'neti_0/l0n0/mult_2/dreg_a/q_reg[1]' (FD) to 'neti_0/l0n0/mult_b/dreg_b/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'neti_0/l0n0/mult_b/dreg_a/q_reg[1]' (FD) to 'neti_0/l0n0/mult_b/dreg_b/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'neti_0/l0n1/mult_b/dreg_b/q_reg[6]' (FD) to 'neti_0/l0n1/mult_1/dreg_a/q_reg[1]'
INFO: [Synth 8-3886] merging instance 'neti_0/l0n1/mult_1/dreg_a/q_reg[1]' (FD) to 'neti_0/l0n1/mult_b/dreg_b/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'neti_0/l0n1/mult_3/dreg_a/q_reg[1]' (FD) to 'neti_0/l0n1/mult_b/dreg_b/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'neti_0/l0n1/mult_2/dreg_a/q_reg[1]' (FD) to 'neti_0/l0n1/mult_b/dreg_b/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'neti_0/l0n1/mult_4/dreg_a/q_reg[1]' (FD) to 'neti_0/l0n1/mult_b/dreg_b/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'neti_0/l0n2/mult_b/dreg_b/q_reg[6]' (FD) to 'neti_0/l0n2/mult_3/dreg_a/q_reg[1]'
INFO: [Synth 8-3886] merging instance 'neti_0/l0n2/mult_3/dreg_a/q_reg[1]' (FD) to 'neti_0/l0n2/mult_b/dreg_b/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'neti_0/l0n2/mult_2/dreg_a/q_reg[1]' (FD) to 'neti_0/l0n2/mult_b/dreg_b/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'neti_0/l0n2/mult_4/dreg_a/q_reg[1]' (FD) to 'neti_0/l0n2/mult_b/dreg_b/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'neti_0/l0n2/mult_b/dreg_a/q_reg[1]' (FD) to 'neti_0/l0n2/mult_b/dreg_b/q_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l0n1/\mult_b/dreg_b/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l0n2/\mult_b/dreg_b/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l0n0/\mult_b/dreg_b/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l0n3/\mult_b/dreg_b/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n24/\mult_b/dreg_b/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n23/\mult_b/dreg_b/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n20/\mult_b/dreg_b/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n22/\mult_b/dreg_b/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n13/\mult_b/dreg_b/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n14/\mult_b/dreg_b/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n15/\mult_b/dreg_b/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n16/\mult_b/dreg_b/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n17/\mult_b/dreg_b/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n5/\mult_b/dreg_b/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n12/\mult_b/dreg_b/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n10/\mult_b/dreg_b/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n11/\mult_b/dreg_b/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l0n1/\mult_b/dreg_b/q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l0n2/\mult_b/dreg_b/q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l0n0/\mult_b/dreg_b/q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l0n3/\mult_b/dreg_b/q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n24/\mult_b/dreg_b/q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n23/\mult_b/dreg_b/q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n20/\mult_b/dreg_b/q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n22/\mult_b/dreg_b/q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n13/\mult_b/dreg_b/q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n14/\mult_b/dreg_b/q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n15/\mult_b/dreg_b/q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n16/\mult_b/dreg_b/q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n17/\mult_b/dreg_b/q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n5/\mult_b/dreg_b/q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n12/\mult_b/dreg_b/q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n10/\mult_b/dreg_b/q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n11/\mult_b/dreg_b/q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l0n1/\mult_b/dreg_b/q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l0n2/\mult_b/dreg_b/q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l0n0/\mult_b/dreg_b/q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l0n3/\mult_b/dreg_b/q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n24/\mult_b/dreg_b/q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n23/\mult_b/dreg_b/q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n20/\mult_b/dreg_b/q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n22/\mult_b/dreg_b/q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n13/\mult_b/dreg_b/q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n14/\mult_b/dreg_b/q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n15/\mult_b/dreg_b/q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n16/\mult_b/dreg_b/q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n17/\mult_b/dreg_b/q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n5/\mult_b/dreg_b/q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n12/\mult_b/dreg_b/q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n10/\mult_b/dreg_b/q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n11/\mult_b/dreg_b/q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l0n1/\mult_b/dreg_b/q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l0n2/\mult_b/dreg_b/q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l0n0/\mult_b/dreg_b/q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l0n3/\mult_b/dreg_b/q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n24/\mult_b/dreg_b/q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n23/\mult_b/dreg_b/q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n20/\mult_b/dreg_b/q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n22/\mult_b/dreg_b/q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n13/\mult_b/dreg_b/q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n14/\mult_b/dreg_b/q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n15/\mult_b/dreg_b/q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n16/\mult_b/dreg_b/q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n17/\mult_b/dreg_b/q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n5/\mult_b/dreg_b/q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n12/\mult_b/dreg_b/q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n10/\mult_b/dreg_b/q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n11/\mult_b/dreg_b/q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l0n1/\mult_b/dreg_b/q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l0n2/\mult_b/dreg_b/q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l0n0/\mult_b/dreg_b/q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l0n3/\mult_b/dreg_b/q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n24/\mult_b/dreg_b/q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n23/\mult_b/dreg_b/q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n20/\mult_b/dreg_b/q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n22/\mult_b/dreg_b/q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n13/\mult_b/dreg_b/q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n14/\mult_b/dreg_b/q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n15/\mult_b/dreg_b/q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n16/\mult_b/dreg_b/q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n17/\mult_b/dreg_b/q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n5/\mult_b/dreg_b/q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (neti_0/l1n12/\mult_b/dreg_b/q_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (mult_b/dreg_done/q_reg[0]) is unused and will be removed from module neuron__1.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_0_0/q_reg[1]) is unused and will be removed from module neuron__1.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_0_0/q_reg[0]) is unused and will be removed from module neuron__1.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_1_0/q_reg[1]) is unused and will be removed from module neuron__1.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_1_0/q_reg[0]) is unused and will be removed from module neuron__1.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_2_0/q_reg[11]) is unused and will be removed from module neuron__1.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_2_0/q_reg[10]) is unused and will be removed from module neuron__1.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_2_0/q_reg[1]) is unused and will be removed from module neuron__1.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_2_0/q_reg[0]) is unused and will be removed from module neuron__1.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_3_0/q_reg[14]) is unused and will be removed from module neuron__1.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_3_0/q_reg[13]) is unused and will be removed from module neuron__1.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_3_0/q_reg[12]) is unused and will be removed from module neuron__1.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_3_0/q_reg[11]) is unused and will be removed from module neuron__1.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_3_0/q_reg[10]) is unused and will be removed from module neuron__1.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_3_0/q_reg[1]) is unused and will be removed from module neuron__1.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_3_0/q_reg[0]) is unused and will be removed from module neuron__1.
WARNING: [Synth 8-3332] Sequential element (reg_add/q_reg[15]) is unused and will be removed from module neuron__1.
WARNING: [Synth 8-3332] Sequential element (reg_add/q_reg[14]) is unused and will be removed from module neuron__1.
WARNING: [Synth 8-3332] Sequential element (reg_add/q_reg[13]) is unused and will be removed from module neuron__1.
WARNING: [Synth 8-3332] Sequential element (reg_add/q_reg[12]) is unused and will be removed from module neuron__1.
WARNING: [Synth 8-3332] Sequential element (reg_add/q_reg[11]) is unused and will be removed from module neuron__1.
WARNING: [Synth 8-3332] Sequential element (reg_add/q_reg[2]) is unused and will be removed from module neuron__1.
WARNING: [Synth 8-3332] Sequential element (reg_add/q_reg[1]) is unused and will be removed from module neuron__1.
WARNING: [Synth 8-3332] Sequential element (mult_b/dreg_b/q_reg[0]) is unused and will be removed from module neuron__1.
WARNING: [Synth 8-3332] Sequential element (mult_2/dreg_b/q_reg[0]) is unused and will be removed from module neuron__2.
WARNING: [Synth 8-3332] Sequential element (mult_b/dreg_done/q_reg[0]) is unused and will be removed from module neuron__2.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_0_0/q_reg[1]) is unused and will be removed from module neuron__2.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_0_0/q_reg[0]) is unused and will be removed from module neuron__2.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_1_0/q_reg[1]) is unused and will be removed from module neuron__2.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_1_0/q_reg[0]) is unused and will be removed from module neuron__2.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_2_0/q_reg[11]) is unused and will be removed from module neuron__2.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_2_0/q_reg[10]) is unused and will be removed from module neuron__2.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_2_0/q_reg[1]) is unused and will be removed from module neuron__2.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_2_0/q_reg[0]) is unused and will be removed from module neuron__2.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_3_0/q_reg[14]) is unused and will be removed from module neuron__2.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_3_0/q_reg[13]) is unused and will be removed from module neuron__2.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_3_0/q_reg[12]) is unused and will be removed from module neuron__2.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_3_0/q_reg[11]) is unused and will be removed from module neuron__2.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_3_0/q_reg[10]) is unused and will be removed from module neuron__2.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_3_0/q_reg[1]) is unused and will be removed from module neuron__2.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_3_0/q_reg[0]) is unused and will be removed from module neuron__2.
WARNING: [Synth 8-3332] Sequential element (reg_add/q_reg[15]) is unused and will be removed from module neuron__2.
WARNING: [Synth 8-3332] Sequential element (reg_add/q_reg[14]) is unused and will be removed from module neuron__2.
WARNING: [Synth 8-3332] Sequential element (reg_add/q_reg[13]) is unused and will be removed from module neuron__2.
WARNING: [Synth 8-3332] Sequential element (reg_add/q_reg[12]) is unused and will be removed from module neuron__2.
WARNING: [Synth 8-3332] Sequential element (reg_add/q_reg[11]) is unused and will be removed from module neuron__2.
WARNING: [Synth 8-3332] Sequential element (reg_add/q_reg[2]) is unused and will be removed from module neuron__2.
WARNING: [Synth 8-3332] Sequential element (reg_add/q_reg[1]) is unused and will be removed from module neuron__2.
WARNING: [Synth 8-3332] Sequential element (mult_2/dreg_a/q_reg[15]) is unused and will be removed from module neuron__2.
WARNING: [Synth 8-3332] Sequential element (mult_2/dreg_b/q_reg[0]) is unused and will be removed from module neuron__3.
WARNING: [Synth 8-3332] Sequential element (mult_b/dreg_done/q_reg[0]) is unused and will be removed from module neuron__3.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_0_0/q_reg[1]) is unused and will be removed from module neuron__3.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_0_0/q_reg[0]) is unused and will be removed from module neuron__3.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_1_0/q_reg[1]) is unused and will be removed from module neuron__3.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_1_0/q_reg[0]) is unused and will be removed from module neuron__3.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_2_0/q_reg[11]) is unused and will be removed from module neuron__3.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_2_0/q_reg[10]) is unused and will be removed from module neuron__3.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_2_0/q_reg[1]) is unused and will be removed from module neuron__3.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_2_0/q_reg[0]) is unused and will be removed from module neuron__3.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_3_0/q_reg[14]) is unused and will be removed from module neuron__3.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_3_0/q_reg[13]) is unused and will be removed from module neuron__3.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_3_0/q_reg[12]) is unused and will be removed from module neuron__3.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_3_0/q_reg[11]) is unused and will be removed from module neuron__3.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_3_0/q_reg[10]) is unused and will be removed from module neuron__3.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_3_0/q_reg[1]) is unused and will be removed from module neuron__3.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_3_0/q_reg[0]) is unused and will be removed from module neuron__3.
WARNING: [Synth 8-3332] Sequential element (reg_add/q_reg[15]) is unused and will be removed from module neuron__3.
WARNING: [Synth 8-3332] Sequential element (reg_add/q_reg[14]) is unused and will be removed from module neuron__3.
WARNING: [Synth 8-3332] Sequential element (reg_add/q_reg[13]) is unused and will be removed from module neuron__3.
WARNING: [Synth 8-3332] Sequential element (reg_add/q_reg[12]) is unused and will be removed from module neuron__3.
WARNING: [Synth 8-3332] Sequential element (reg_add/q_reg[11]) is unused and will be removed from module neuron__3.
WARNING: [Synth 8-3332] Sequential element (reg_add/q_reg[2]) is unused and will be removed from module neuron__3.
WARNING: [Synth 8-3332] Sequential element (reg_add/q_reg[1]) is unused and will be removed from module neuron__3.
WARNING: [Synth 8-3332] Sequential element (mult_2/dreg_a/q_reg[15]) is unused and will be removed from module neuron__3.
WARNING: [Synth 8-3332] Sequential element (mult_b/dreg_done/q_reg[0]) is unused and will be removed from module neuron__4.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_0_0/q_reg[1]) is unused and will be removed from module neuron__4.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_0_0/q_reg[0]) is unused and will be removed from module neuron__4.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_1_0/q_reg[1]) is unused and will be removed from module neuron__4.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_1_0/q_reg[0]) is unused and will be removed from module neuron__4.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_2_0/q_reg[11]) is unused and will be removed from module neuron__4.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_2_0/q_reg[10]) is unused and will be removed from module neuron__4.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_2_0/q_reg[1]) is unused and will be removed from module neuron__4.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_2_0/q_reg[0]) is unused and will be removed from module neuron__4.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_3_0/q_reg[14]) is unused and will be removed from module neuron__4.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_3_0/q_reg[13]) is unused and will be removed from module neuron__4.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_3_0/q_reg[12]) is unused and will be removed from module neuron__4.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_3_0/q_reg[11]) is unused and will be removed from module neuron__4.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_3_0/q_reg[10]) is unused and will be removed from module neuron__4.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_3_0/q_reg[1]) is unused and will be removed from module neuron__4.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_3_0/q_reg[0]) is unused and will be removed from module neuron__4.
WARNING: [Synth 8-3332] Sequential element (reg_add/q_reg[15]) is unused and will be removed from module neuron__4.
WARNING: [Synth 8-3332] Sequential element (reg_add/q_reg[14]) is unused and will be removed from module neuron__4.
WARNING: [Synth 8-3332] Sequential element (reg_add/q_reg[13]) is unused and will be removed from module neuron__4.
WARNING: [Synth 8-3332] Sequential element (reg_add/q_reg[12]) is unused and will be removed from module neuron__4.
WARNING: [Synth 8-3332] Sequential element (reg_add/q_reg[11]) is unused and will be removed from module neuron__4.
WARNING: [Synth 8-3332] Sequential element (reg_add/q_reg[2]) is unused and will be removed from module neuron__4.
WARNING: [Synth 8-3332] Sequential element (reg_add/q_reg[1]) is unused and will be removed from module neuron__4.
WARNING: [Synth 8-3332] Sequential element (mult_b/dreg_b/q_reg[0]) is unused and will be removed from module neuron__4.
WARNING: [Synth 8-3332] Sequential element (mult_b/dreg_done/q_reg[0]) is unused and will be removed from module neuron__5.
WARNING: [Synth 8-3332] Sequential element (piped_adder/reg_sum_0_0/q_reg[1]) is unused and will be removed from module neuron__5.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:01:33 . Memory (MB): peak = 792.121 ; gain = 542.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------+---------------------+---------------+----------------+
|Module Name     | RTL Object          | Depth x Width | Implemented As | 
+----------------+---------------------+---------------+----------------+
|display_rom     | display             | 32x7          | LUT            | 
|display_decoder | display_rom/display | 32x7          | LUT            | 
+----------------+---------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |net__GB0             |           1|     25195|
|2     |net__GB1             |           1|      9381|
|3     |net__GB2             |           1|     10996|
|4     |decoder__GC0         |           1|      1493|
|5     |display_decoder__GC0 |           1|       307|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:42 ; elapsed = 00:01:43 . Memory (MB): peak = 806.246 ; gain = 556.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:44 ; elapsed = 00:01:45 . Memory (MB): peak = 837.555 ; gain = 587.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |net__GB0             |           1|     25195|
|2     |net__GB1             |           1|      9381|
|3     |net__GB2             |           1|     10996|
|4     |decoder__GC0         |           1|      1493|
|5     |display_decoder__GC0 |           1|       307|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:55 ; elapsed = 00:01:56 . Memory (MB): peak = 970.570 ; gain = 720.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop decoder/net/i2o/reg_really_ready/q_reg[0] is being inverted and renamed to decoder/net/i2o/reg_really_ready/q_reg[0]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:57 ; elapsed = 00:01:58 . Memory (MB): peak = 970.570 ; gain = 720.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:57 ; elapsed = 00:01:58 . Memory (MB): peak = 970.570 ; gain = 720.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:59 ; elapsed = 00:02:00 . Memory (MB): peak = 970.570 ; gain = 720.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:59 ; elapsed = 00:02:01 . Memory (MB): peak = 970.570 ; gain = 720.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:00 ; elapsed = 00:02:01 . Memory (MB): peak = 970.570 ; gain = 720.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:00 ; elapsed = 00:02:01 . Memory (MB): peak = 970.570 ; gain = 720.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|display_decoder | decoder/net/l0n3/reg_add/q_reg[10]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l0n3/reg_add/q_reg[8]   | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|display_decoder | decoder/net/l0n3/reg_add/q_reg[4]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l0n2/reg_add/q_reg[10]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l0n2/reg_add/q_reg[8]   | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|display_decoder | decoder/net/l0n2/reg_add/q_reg[4]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l0n1/reg_add/q_reg[10]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l0n1/reg_add/q_reg[8]   | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|display_decoder | decoder/net/l0n1/reg_add/q_reg[4]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l0n0/reg_add/q_reg[10]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l0n0/reg_add/q_reg[8]   | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|display_decoder | decoder/net/l0n0/reg_add/q_reg[4]   | 5      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|display_decoder | decoder/net/l1n24/reg_add/q_reg[10] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n24/reg_add/q_reg[8]  | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|display_decoder | decoder/net/l1n24/reg_add/q_reg[4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n23/reg_add/q_reg[10] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n23/reg_add/q_reg[8]  | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|display_decoder | decoder/net/l1n23/reg_add/q_reg[4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n22/reg_add/q_reg[10] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n22/reg_add/q_reg[8]  | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|display_decoder | decoder/net/l1n22/reg_add/q_reg[4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n20/reg_add/q_reg[10] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n20/reg_add/q_reg[8]  | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|display_decoder | decoder/net/l1n20/reg_add/q_reg[4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n5/reg_add/q_reg[10]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n5/reg_add/q_reg[8]   | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|display_decoder | decoder/net/l1n5/reg_add/q_reg[4]   | 5      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|display_decoder | decoder/net/l1n17/reg_add/q_reg[10] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n17/reg_add/q_reg[8]  | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|display_decoder | decoder/net/l1n17/reg_add/q_reg[4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n16/reg_add/q_reg[10] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n16/reg_add/q_reg[8]  | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|display_decoder | decoder/net/l1n16/reg_add/q_reg[4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n15/reg_add/q_reg[10] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n15/reg_add/q_reg[8]  | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|display_decoder | decoder/net/l1n15/reg_add/q_reg[4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n14/reg_add/q_reg[10] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n14/reg_add/q_reg[8]  | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|display_decoder | decoder/net/l1n14/reg_add/q_reg[4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n10/reg_add/q_reg[10] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n10/reg_add/q_reg[8]  | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|display_decoder | decoder/net/l1n10/reg_add/q_reg[4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n11/reg_add/q_reg[10] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n11/reg_add/q_reg[8]  | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|display_decoder | decoder/net/l1n11/reg_add/q_reg[4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n12/reg_add/q_reg[10] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n12/reg_add/q_reg[8]  | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|display_decoder | decoder/net/l1n12/reg_add/q_reg[4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n13/reg_add/q_reg[10] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n13/reg_add/q_reg[8]  | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|display_decoder | decoder/net/l1n13/reg_add/q_reg[4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n6/reg_add/q_reg[10]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n6/reg_add/q_reg[8]   | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|display_decoder | decoder/net/l1n6/reg_add/q_reg[4]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n7/reg_add/q_reg[10]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n7/reg_add/q_reg[8]   | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|display_decoder | decoder/net/l1n7/reg_add/q_reg[4]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n8/reg_add/q_reg[10]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n8/reg_add/q_reg[8]   | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|display_decoder | decoder/net/l1n8/reg_add/q_reg[4]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n9/reg_add/q_reg[10]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n9/reg_add/q_reg[8]   | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|display_decoder | decoder/net/l1n9/reg_add/q_reg[4]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n18/reg_add/q_reg[10] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n18/reg_add/q_reg[8]  | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|display_decoder | decoder/net/l1n18/reg_add/q_reg[4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n19/reg_add/q_reg[10] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n19/reg_add/q_reg[8]  | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|display_decoder | decoder/net/l1n19/reg_add/q_reg[4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n0/reg_add/q_reg[10]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n0/reg_add/q_reg[8]   | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|display_decoder | decoder/net/l1n0/reg_add/q_reg[4]   | 5      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|display_decoder | decoder/net/l1n1/reg_add/q_reg[10]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n1/reg_add/q_reg[8]   | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|display_decoder | decoder/net/l1n1/reg_add/q_reg[4]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n2/reg_add/q_reg[10]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n2/reg_add/q_reg[8]   | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|display_decoder | decoder/net/l1n2/reg_add/q_reg[4]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n3/reg_add/q_reg[10]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n3/reg_add/q_reg[8]   | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|display_decoder | decoder/net/l1n3/reg_add/q_reg[4]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n4/reg_add/q_reg[10]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n4/reg_add/q_reg[8]   | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|display_decoder | decoder/net/l1n4/reg_add/q_reg[4]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n21/reg_add/q_reg[10] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n21/reg_add/q_reg[8]  | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|display_decoder | decoder/net/l1n21/reg_add/q_reg[4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n25/reg_add/q_reg[10] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|display_decoder | decoder/net/l1n25/reg_add/q_reg[8]  | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|display_decoder | decoder/net/l1n25/reg_add/q_reg[4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+----------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   574|
|3     |LUT1   |   112|
|4     |LUT2   |   881|
|5     |LUT3   |  1500|
|6     |LUT4   |  1688|
|7     |LUT5   |  1087|
|8     |LUT6   |   985|
|9     |MUXF7  |     1|
|10    |SRL16E |   243|
|11    |FDRE   |  9061|
|12    |FDSE   |   568|
|13    |IBUF   |     2|
|14    |OBUF   |    25|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------+----------------------------+------+
|      |Instance                        |Module                      |Cells |
+------+--------------------------------+----------------------------+------+
|1     |top                             |                            | 16729|
|2     |  decoder                       |decoder                     | 16524|
|3     |    deserializer                |deserializer                |    94|
|4     |      control                   |control_fsm                 |     4|
|5     |        dreg_done               |dreg_790                    |     1|
|6     |        dreg_state              |dreg__parameterized1        |     3|
|7     |      pulse_width               |pulse_width                 |    34|
|8     |        dreg_long               |dreg_787                    |     1|
|9     |        dreg_pwidth             |dreg__parameterized0_788    |    19|
|10    |        dreg_type               |dreg_789                    |    14|
|11    |      shift4                    |shift4                      |    56|
|12    |        dreg_0                  |dreg__parameterized0_783    |    16|
|13    |        dreg_1                  |dreg__parameterized0_784    |    16|
|14    |        dreg_2                  |dreg__parameterized0_785    |    16|
|15    |        dreg_3                  |dreg__parameterized0_786    |     8|
|16    |    dreg_deser                  |dreg__parameterized2        |   140|
|17    |    dreg_in                     |dreg                        |     1|
|18    |    dreg_net                    |dreg__parameterized14       |   610|
|19    |    dreg_out                    |dreg__parameterized0        |    16|
|20    |    maxindex                    |maxindex                    |    25|
|21    |      mam32                     |mamn                        |    25|
|22    |        mam                     |mam                         |     1|
|23    |        mamn_1                  |mamn__parameterized0        |    15|
|24    |          mam                   |mam_754                     |     1|
|25    |          mamn_1                |mamn__parameterized1_755    |     7|
|26    |            mam                 |mam_770                     |     1|
|27    |            mamn_1              |mamn__parameterized2_771    |     3|
|28    |              mam               |mam_778                     |     1|
|29    |              mamn_1            |mamn__parameterized3_779    |     1|
|30    |                mam             |mam_782                     |     1|
|31    |              mamn_2            |mamn__parameterized3_780    |     1|
|32    |                mam             |mam_781                     |     1|
|33    |            mamn_2              |mamn__parameterized2_772    |     3|
|34    |              mam               |mam_773                     |     1|
|35    |              mamn_1            |mamn__parameterized3_774    |     1|
|36    |                mam             |mam_777                     |     1|
|37    |              mamn_2            |mamn__parameterized3_775    |     1|
|38    |                mam             |mam_776                     |     1|
|39    |          mamn_2                |mamn__parameterized1_756    |     7|
|40    |            mam                 |mam_757                     |     1|
|41    |            mamn_1              |mamn__parameterized2_758    |     3|
|42    |              mam               |mam_765                     |     1|
|43    |              mamn_1            |mamn__parameterized3_766    |     1|
|44    |                mam             |mam_769                     |     1|
|45    |              mamn_2            |mamn__parameterized3_767    |     1|
|46    |                mam             |mam_768                     |     1|
|47    |            mamn_2              |mamn__parameterized2_759    |     3|
|48    |              mam               |mam_760                     |     1|
|49    |              mamn_1            |mamn__parameterized3_761    |     1|
|50    |                mam             |mam_764                     |     1|
|51    |              mamn_2            |mamn__parameterized3_762    |     1|
|52    |                mam             |mam_763                     |     1|
|53    |        mamn_2                  |mamn__parameterized0_737    |     9|
|54    |          mam                   |mam_738                     |     1|
|55    |          mamn_1                |mamn__parameterized1        |     7|
|56    |            mam                 |mam_741                     |     1|
|57    |            mamn_1              |mamn__parameterized2_742    |     3|
|58    |              mam               |mam_749                     |     1|
|59    |              mamn_1            |mamn__parameterized3_750    |     1|
|60    |                mam             |mam_753                     |     1|
|61    |              mamn_2            |mamn__parameterized3_751    |     1|
|62    |                mam             |mam_752                     |     1|
|63    |            mamn_2              |mamn__parameterized2_743    |     3|
|64    |              mam               |mam_744                     |     1|
|65    |              mamn_1            |mamn__parameterized3_745    |     1|
|66    |                mam             |mam_748                     |     1|
|67    |              mamn_2            |mamn__parameterized3_746    |     1|
|68    |                mam             |mam_747                     |     1|
|69    |          mamn_2                |mamn__parameterized1_739    |     1|
|70    |            mamn_1              |mamn__parameterized2        |     1|
|71    |              mamn_1            |mamn__parameterized3        |     1|
|72    |                mam             |mam_740                     |     1|
|73    |    net                         |net                         | 15631|
|74    |      i2o                       |interlayer                  |  2690|
|75    |        reg_out                 |dreg__parameterized13       |  1660|
|76    |        reg_really_ready        |dreg_735                    |     1|
|77    |        reg_really_really_ready |dreg_736                    |  1029|
|78    |      l0n0                      |neuron                      |   467|
|79    |        mult_1                  |multiply_702                |    25|
|80    |          dreg_acc              |dreg__parameterized3_732    |    17|
|81    |          dreg_b                |dreg__parameterized0_733    |     7|
|82    |          dreg_done             |dreg_734                    |     1|
|83    |        mult_2                  |multiply_703                |    41|
|84    |          dreg_a                |dreg__parameterized3_728    |    19|
|85    |          dreg_acc              |dreg__parameterized3_729    |    14|
|86    |          dreg_b                |dreg__parameterized0_730    |     7|
|87    |          dreg_done             |dreg_731                    |     1|
|88    |        mult_3                  |multiply_704                |    36|
|89    |          dreg_a                |dreg__parameterized3_724    |    13|
|90    |          dreg_acc              |dreg__parameterized3_725    |    15|
|91    |          dreg_b                |dreg__parameterized0_726    |     7|
|92    |          dreg_done             |dreg_727                    |     1|
|93    |        mult_4                  |multiply_705                |    33|
|94    |          dreg_a                |dreg__parameterized3_720    |     8|
|95    |          dreg_acc              |dreg__parameterized3_721    |    17|
|96    |          dreg_b                |dreg__parameterized0_722    |     7|
|97    |          dreg_done             |dreg_723                    |     1|
|98    |        mult_b                  |multiply_706                |    21|
|99    |          dreg_a                |dreg__parameterized3_718    |     5|
|100   |          dreg_acc              |dreg__parameterized3_719    |    16|
|101   |        piped_adder             |piped_adder_707             |   190|
|102   |          reg_carry_0           |dreg__parameterized6_710    |     3|
|103   |          reg_carry_1           |dreg__parameterized6_711    |     3|
|104   |          reg_carry_2           |dreg__parameterized6_712    |     3|
|105   |          reg_in_1              |dreg__parameterized7_713    |    80|
|106   |          reg_in_2              |dreg__parameterized8_714    |    58|
|107   |          reg_in_3              |dreg__parameterized10_715   |    33|
|108   |          reg_ready_3           |dreg__parameterized11_716   |     1|
|109   |          reg_sum_3_0           |dreg__parameterized3_717    |     9|
|110   |        reg_add                 |dreg__parameterized12_708   |    22|
|111   |        reg_mult                |dreg__parameterized4_709    |    99|
|112   |      l0n1                      |neuron_3                    |   332|
|113   |        mult_1                  |multiply_682                |    18|
|114   |          dreg_a                |dreg__parameterized3_700    |     5|
|115   |          dreg_acc              |dreg__parameterized3_701    |    13|
|116   |        mult_3                  |multiply_683                |    15|
|117   |          dreg_acc              |dreg__parameterized3_699    |    15|
|118   |        mult_4                  |multiply_684                |    54|
|119   |          dreg_a                |dreg__parameterized3_697    |    39|
|120   |          dreg_acc              |dreg__parameterized3_698    |    15|
|121   |        mult_b                  |multiply_685                |    19|
|122   |          dreg_acc              |dreg__parameterized3_696    |    19|
|123   |        piped_adder             |piped_adder_686             |   142|
|124   |          reg_carry_0           |dreg__parameterized6_689    |     3|
|125   |          reg_carry_1           |dreg__parameterized6_690    |     3|
|126   |          reg_carry_2           |dreg__parameterized6_691    |     3|
|127   |          reg_in_1              |dreg__parameterized7_692    |    60|
|128   |          reg_in_2              |dreg__parameterized8_693    |    42|
|129   |          reg_in_3              |dreg__parameterized10_694   |    22|
|130   |          reg_sum_3_0           |dreg__parameterized3_695    |     9|
|131   |        reg_add                 |dreg__parameterized12_687   |    19|
|132   |        reg_mult                |dreg__parameterized4_688    |    65|
|133   |      l0n2                      |neuron_4                    |   389|
|134   |        mult_1                  |multiply_660                |    40|
|135   |          dreg_a                |dreg__parameterized3_680    |    23|
|136   |          dreg_acc              |dreg__parameterized3_681    |    17|
|137   |        mult_3                  |multiply_661                |    54|
|138   |          dreg_a                |dreg__parameterized3_678    |    39|
|139   |          dreg_acc              |dreg__parameterized3_679    |    15|
|140   |        mult_4                  |multiply_662                |    36|
|141   |          dreg_a                |dreg__parameterized3_676    |    22|
|142   |          dreg_acc              |dreg__parameterized3_677    |    14|
|143   |        mult_b                  |multiply_663                |    36|
|144   |          dreg_a                |dreg__parameterized3_674    |     5|
|145   |          dreg_acc              |dreg__parameterized3_675    |    31|
|146   |        piped_adder             |piped_adder_664             |   142|
|147   |          reg_carry_0           |dreg__parameterized6_667    |     3|
|148   |          reg_carry_1           |dreg__parameterized6_668    |     3|
|149   |          reg_carry_2           |dreg__parameterized6_669    |     3|
|150   |          reg_in_1              |dreg__parameterized7_670    |    60|
|151   |          reg_in_2              |dreg__parameterized8_671    |    42|
|152   |          reg_in_3              |dreg__parameterized10_672   |    22|
|153   |          reg_sum_3_0           |dreg__parameterized3_673    |     9|
|154   |        reg_add                 |dreg__parameterized12_665   |    19|
|155   |        reg_mult                |dreg__parameterized4_666    |    62|
|156   |      l0n3                      |neuron_5                    |   744|
|157   |        mult_1                  |multiply_632                |    99|
|158   |          dreg_acc              |dreg__parameterized3_658    |    16|
|159   |          dreg_b                |dreg__parameterized0_659    |    83|
|160   |        mult_2                  |multiply_633                |    64|
|161   |          dreg_a                |dreg__parameterized3_655    |    13|
|162   |          dreg_acc              |dreg__parameterized3_656    |    13|
|163   |          dreg_b                |dreg__parameterized0_657    |    38|
|164   |        mult_3                  |multiply_634                |   113|
|165   |          dreg_a                |dreg__parameterized3_652    |    19|
|166   |          dreg_acc              |dreg__parameterized3_653    |    16|
|167   |          dreg_b                |dreg__parameterized0_654    |    78|
|168   |        mult_4                  |multiply_635                |   113|
|169   |          dreg_a                |dreg__parameterized3_649    |    23|
|170   |          dreg_acc              |dreg__parameterized3_650    |    17|
|171   |          dreg_b                |dreg__parameterized0_651    |    73|
|172   |        mult_b                  |multiply_636                |    53|
|173   |          dreg_a                |dreg__parameterized3_647    |    18|
|174   |          dreg_acc              |dreg__parameterized3_648    |    35|
|175   |        piped_adder             |piped_adder_637             |   189|
|176   |          reg_carry_0           |dreg__parameterized6_640    |     3|
|177   |          reg_carry_1           |dreg__parameterized6_641    |     3|
|178   |          reg_carry_2           |dreg__parameterized6_642    |     3|
|179   |          reg_in_1              |dreg__parameterized7_643    |    80|
|180   |          reg_in_2              |dreg__parameterized8_644    |    58|
|181   |          reg_in_3              |dreg__parameterized10_645   |    33|
|182   |          reg_sum_3_0           |dreg__parameterized3_646    |     9|
|183   |        reg_add                 |dreg__parameterized12_638   |    19|
|184   |        reg_mult                |dreg__parameterized4_639    |    94|
|185   |      l1n0                      |neuron_6                    |   591|
|186   |        mult_1                  |multiply_599                |    42|
|187   |          dreg_a                |dreg__parameterized3_628    |    18|
|188   |          dreg_acc              |dreg__parameterized3_629    |    16|
|189   |          dreg_b                |dreg__parameterized0_630    |     7|
|190   |          dreg_done             |dreg_631                    |     1|
|191   |        mult_2                  |multiply_600                |    53|
|192   |          dreg_a                |dreg__parameterized3_624    |    28|
|193   |          dreg_acc              |dreg__parameterized3_625    |    17|
|194   |          dreg_b                |dreg__parameterized0_626    |     7|
|195   |          dreg_done             |dreg_627                    |     1|
|196   |        mult_3                  |multiply_601                |    53|
|197   |          dreg_a                |dreg__parameterized3_620    |    28|
|198   |          dreg_acc              |dreg__parameterized3_621    |    17|
|199   |          dreg_b                |dreg__parameterized0_622    |     7|
|200   |          dreg_done             |dreg_623                    |     1|
|201   |        mult_4                  |multiply_602                |    40|
|202   |          dreg_a                |dreg__parameterized3_616    |    17|
|203   |          dreg_acc              |dreg__parameterized3_617    |    15|
|204   |          dreg_b                |dreg__parameterized0_618    |     7|
|205   |          dreg_done             |dreg_619                    |     1|
|206   |        mult_b                  |multiply_603                |    36|
|207   |          dreg_acc              |dreg__parameterized3_615    |    16|
|208   |        piped_adder             |piped_adder_604             |   190|
|209   |          reg_carry_0           |dreg__parameterized6_607    |     3|
|210   |          reg_carry_1           |dreg__parameterized6_608    |     3|
|211   |          reg_carry_2           |dreg__parameterized6_609    |     3|
|212   |          reg_in_1              |dreg__parameterized7_610    |    80|
|213   |          reg_in_2              |dreg__parameterized8_611    |    58|
|214   |          reg_in_3              |dreg__parameterized10_612   |    33|
|215   |          reg_ready_3           |dreg__parameterized11_613   |     1|
|216   |          reg_sum_3_0           |dreg__parameterized3_614    |     9|
|217   |        reg_add                 |dreg__parameterized12_605   |    18|
|218   |        reg_mult                |dreg__parameterized4_606    |   159|
|219   |      l1n1                      |neuron_7                    |   491|
|220   |        mult_1                  |multiply_575                |    40|
|221   |          dreg_a                |dreg__parameterized3_597    |    25|
|222   |          dreg_acc              |dreg__parameterized3_598    |    15|
|223   |        mult_2                  |multiply_576                |    34|
|224   |          dreg_a                |dreg__parameterized3_595    |    17|
|225   |          dreg_acc              |dreg__parameterized3_596    |    17|
|226   |        mult_3                  |multiply_577                |    44|
|227   |          dreg_a                |dreg__parameterized3_593    |    27|
|228   |          dreg_acc              |dreg__parameterized3_594    |    17|
|229   |        mult_4                  |multiply_578                |    34|
|230   |          dreg_a                |dreg__parameterized3_591    |    17|
|231   |          dreg_acc              |dreg__parameterized3_592    |    17|
|232   |        mult_b                  |multiply_579                |    36|
|233   |          dreg_acc              |dreg__parameterized3_590    |    16|
|234   |        piped_adder             |piped_adder_580             |   189|
|235   |          reg_carry_0           |dreg__parameterized6_583    |     3|
|236   |          reg_carry_1           |dreg__parameterized6_584    |     3|
|237   |          reg_carry_2           |dreg__parameterized6_585    |     3|
|238   |          reg_in_1              |dreg__parameterized7_586    |    80|
|239   |          reg_in_2              |dreg__parameterized8_587    |    58|
|240   |          reg_in_3              |dreg__parameterized10_588   |    33|
|241   |          reg_sum_3_0           |dreg__parameterized3_589    |     9|
|242   |        reg_add                 |dreg__parameterized12_581   |    17|
|243   |        reg_mult                |dreg__parameterized4_582    |    97|
|244   |      l1n10                     |neuron_8                    |   449|
|245   |        mult_1                  |multiply_550                |    38|
|246   |          dreg_a                |dreg__parameterized3_573    |    21|
|247   |          dreg_acc              |dreg__parameterized3_574    |    17|
|248   |        mult_2                  |multiply_551                |    37|
|249   |          dreg_a                |dreg__parameterized3_571    |    22|
|250   |          dreg_acc              |dreg__parameterized3_572    |    15|
|251   |        mult_3                  |multiply_552                |    28|
|252   |          dreg_a                |dreg__parameterized3_569    |    12|
|253   |          dreg_acc              |dreg__parameterized3_570    |    16|
|254   |        mult_4                  |multiply_553                |    24|
|255   |          dreg_a                |dreg__parameterized3_567    |     9|
|256   |          dreg_acc              |dreg__parameterized3_568    |    15|
|257   |        mult_b                  |multiply_554                |    26|
|258   |          dreg_a                |dreg__parameterized3_565    |    10|
|259   |          dreg_acc              |dreg__parameterized3_566    |    16|
|260   |        piped_adder             |piped_adder_555             |   189|
|261   |          reg_carry_0           |dreg__parameterized6_558    |     3|
|262   |          reg_carry_1           |dreg__parameterized6_559    |     3|
|263   |          reg_carry_2           |dreg__parameterized6_560    |     3|
|264   |          reg_in_1              |dreg__parameterized7_561    |    80|
|265   |          reg_in_2              |dreg__parameterized8_562    |    58|
|266   |          reg_in_3              |dreg__parameterized10_563   |    33|
|267   |          reg_sum_3_0           |dreg__parameterized3_564    |     9|
|268   |        reg_add                 |dreg__parameterized12_556   |    17|
|269   |        reg_mult                |dreg__parameterized4_557    |    90|
|270   |      l1n11                     |neuron_9                    |   324|
|271   |        mult_1                  |multiply_529                |    42|
|272   |          dreg_a                |dreg__parameterized3_548    |    25|
|273   |          dreg_acc              |dreg__parameterized3_549    |    17|
|274   |        mult_2                  |multiply_530                |    23|
|275   |          dreg_a                |dreg__parameterized3_546    |     9|
|276   |          dreg_acc              |dreg__parameterized3_547    |    14|
|277   |        mult_3                  |multiply_531                |    14|
|278   |          dreg_acc              |dreg__parameterized3_545    |    14|
|279   |        mult_b                  |multiply_532                |    19|
|280   |          dreg_a                |dreg__parameterized3_543    |     1|
|281   |          dreg_acc              |dreg__parameterized3_544    |    18|
|282   |        piped_adder             |piped_adder_533             |   142|
|283   |          reg_carry_0           |dreg__parameterized6_536    |     3|
|284   |          reg_carry_1           |dreg__parameterized6_537    |     3|
|285   |          reg_carry_2           |dreg__parameterized6_538    |     3|
|286   |          reg_in_1              |dreg__parameterized7_539    |    60|
|287   |          reg_in_2              |dreg__parameterized8_540    |    42|
|288   |          reg_in_3              |dreg__parameterized10_541   |    22|
|289   |          reg_sum_3_0           |dreg__parameterized3_542    |     9|
|290   |        reg_add                 |dreg__parameterized12_534   |    17|
|291   |        reg_mult                |dreg__parameterized4_535    |    67|
|292   |      l1n12                     |neuron_10                   |   256|
|293   |        mult_1                  |multiply_510                |    28|
|294   |          dreg_a                |dreg__parameterized3_527    |    11|
|295   |          dreg_acc              |dreg__parameterized3_528    |    17|
|296   |        mult_4                  |multiply_511                |    35|
|297   |          dreg_a                |dreg__parameterized3_525    |    22|
|298   |          dreg_acc              |dreg__parameterized3_526    |    13|
|299   |        mult_b                  |multiply_512                |    19|
|300   |          dreg_a                |dreg__parameterized3_523    |     6|
|301   |          dreg_acc              |dreg__parameterized3_524    |    13|
|302   |        piped_adder             |piped_adder_513             |   118|
|303   |          reg_carry_0           |dreg__parameterized6_516    |     1|
|304   |          reg_carry_1           |dreg__parameterized6_517    |     3|
|305   |          reg_carry_2           |dreg__parameterized6_518    |     3|
|306   |          reg_in_1              |dreg__parameterized7_519    |    50|
|307   |          reg_in_2              |dreg__parameterized8_520    |    34|
|308   |          reg_in_3              |dreg__parameterized10_521   |    18|
|309   |          reg_sum_3_0           |dreg__parameterized3_522    |     9|
|310   |        reg_add                 |dreg__parameterized12_514   |    17|
|311   |        reg_mult                |dreg__parameterized4_515    |    39|
|312   |      l1n13                     |neuron_11                   |   348|
|313   |        mult_1                  |multiply_488                |    25|
|314   |          dreg_a                |dreg__parameterized3_508    |    10|
|315   |          dreg_acc              |dreg__parameterized3_509    |    15|
|316   |        mult_2                  |multiply_489                |    29|
|317   |          dreg_a                |dreg__parameterized3_506    |    14|
|318   |          dreg_acc              |dreg__parameterized3_507    |    15|
|319   |        mult_4                  |multiply_490                |    36|
|320   |          dreg_a                |dreg__parameterized3_504    |    22|
|321   |          dreg_acc              |dreg__parameterized3_505    |    14|
|322   |        mult_b                  |multiply_491                |    34|
|323   |          dreg_a                |dreg__parameterized3_502    |     4|
|324   |          dreg_acc              |dreg__parameterized3_503    |    30|
|325   |        piped_adder             |piped_adder_492             |   142|
|326   |          reg_carry_0           |dreg__parameterized6_495    |     3|
|327   |          reg_carry_1           |dreg__parameterized6_496    |     3|
|328   |          reg_carry_2           |dreg__parameterized6_497    |     3|
|329   |          reg_in_1              |dreg__parameterized7_498    |    60|
|330   |          reg_in_2              |dreg__parameterized8_499    |    42|
|331   |          reg_in_3              |dreg__parameterized10_500   |    22|
|332   |          reg_sum_3_0           |dreg__parameterized3_501    |     9|
|333   |        reg_add                 |dreg__parameterized12_493   |    17|
|334   |        reg_mult                |dreg__parameterized4_494    |    65|
|335   |      l1n14                     |neuron_12                   |   348|
|336   |        mult_1                  |multiply_466                |    36|
|337   |          dreg_a                |dreg__parameterized3_486    |    19|
|338   |          dreg_acc              |dreg__parameterized3_487    |    17|
|339   |        mult_3                  |multiply_467                |    27|
|340   |          dreg_a                |dreg__parameterized3_484    |    13|
|341   |          dreg_acc              |dreg__parameterized3_485    |    14|
|342   |        mult_4                  |multiply_468                |    30|
|343   |          dreg_a                |dreg__parameterized3_482    |    18|
|344   |          dreg_acc              |dreg__parameterized3_483    |    12|
|345   |        mult_b                  |multiply_469                |    29|
|346   |          dreg_a                |dreg__parameterized3_480    |    10|
|347   |          dreg_acc              |dreg__parameterized3_481    |    19|
|348   |        piped_adder             |piped_adder_470             |   142|
|349   |          reg_carry_0           |dreg__parameterized6_473    |     3|
|350   |          reg_carry_1           |dreg__parameterized6_474    |     3|
|351   |          reg_carry_2           |dreg__parameterized6_475    |     3|
|352   |          reg_in_1              |dreg__parameterized7_476    |    60|
|353   |          reg_in_2              |dreg__parameterized8_477    |    42|
|354   |          reg_in_3              |dreg__parameterized10_478   |    22|
|355   |          reg_sum_3_0           |dreg__parameterized3_479    |     9|
|356   |        reg_add                 |dreg__parameterized12_471   |    17|
|357   |        reg_mult                |dreg__parameterized4_472    |    67|
|358   |      l1n15                     |neuron_13                   |   449|
|359   |        mult_1                  |multiply_441                |    37|
|360   |          dreg_a                |dreg__parameterized3_464    |    21|
|361   |          dreg_acc              |dreg__parameterized3_465    |    16|
|362   |        mult_2                  |multiply_442                |    24|
|363   |          dreg_a                |dreg__parameterized3_462    |     8|
|364   |          dreg_acc              |dreg__parameterized3_463    |    16|
|365   |        mult_3                  |multiply_443                |    28|
|366   |          dreg_a                |dreg__parameterized3_460    |    13|
|367   |          dreg_acc              |dreg__parameterized3_461    |    15|
|368   |        mult_4                  |multiply_444                |    38|
|369   |          dreg_a                |dreg__parameterized3_458    |    22|
|370   |          dreg_acc              |dreg__parameterized3_459    |    16|
|371   |        mult_b                  |multiply_445                |    32|
|372   |          dreg_a                |dreg__parameterized3_456    |    14|
|373   |          dreg_acc              |dreg__parameterized3_457    |    18|
|374   |        piped_adder             |piped_adder_446             |   189|
|375   |          reg_carry_0           |dreg__parameterized6_449    |     3|
|376   |          reg_carry_1           |dreg__parameterized6_450    |     3|
|377   |          reg_carry_2           |dreg__parameterized6_451    |     3|
|378   |          reg_in_1              |dreg__parameterized7_452    |    80|
|379   |          reg_in_2              |dreg__parameterized8_453    |    58|
|380   |          reg_in_3              |dreg__parameterized10_454   |    33|
|381   |          reg_sum_3_0           |dreg__parameterized3_455    |     9|
|382   |        reg_add                 |dreg__parameterized12_447   |    17|
|383   |        reg_mult                |dreg__parameterized4_448    |    84|
|384   |      l1n16                     |neuron_14                   |   349|
|385   |        mult_1                  |multiply_420                |    14|
|386   |          dreg_acc              |dreg__parameterized3_440    |    14|
|387   |        mult_3                  |multiply_421                |    38|
|388   |          dreg_a                |dreg__parameterized3_438    |    24|
|389   |          dreg_acc              |dreg__parameterized3_439    |    14|
|390   |        mult_4                  |multiply_422                |    30|
|391   |          dreg_a                |dreg__parameterized3_436    |    14|
|392   |          dreg_acc              |dreg__parameterized3_437    |    16|
|393   |        mult_b                  |multiply_423                |    39|
|394   |          dreg_a                |dreg__parameterized3_434    |    17|
|395   |          dreg_acc              |dreg__parameterized3_435    |    22|
|396   |        piped_adder             |piped_adder_424             |   142|
|397   |          reg_carry_0           |dreg__parameterized6_427    |     3|
|398   |          reg_carry_1           |dreg__parameterized6_428    |     3|
|399   |          reg_carry_2           |dreg__parameterized6_429    |     3|
|400   |          reg_in_1              |dreg__parameterized7_430    |    60|
|401   |          reg_in_2              |dreg__parameterized8_431    |    42|
|402   |          reg_in_3              |dreg__parameterized10_432   |    22|
|403   |          reg_sum_3_0           |dreg__parameterized3_433    |     9|
|404   |        reg_add                 |dreg__parameterized12_425   |    17|
|405   |        reg_mult                |dreg__parameterized4_426    |    69|
|406   |      l1n17                     |neuron_15                   |   471|
|407   |        mult_1                  |multiply_395                |    39|
|408   |          dreg_a                |dreg__parameterized3_418    |    23|
|409   |          dreg_acc              |dreg__parameterized3_419    |    16|
|410   |        mult_2                  |multiply_396                |    31|
|411   |          dreg_a                |dreg__parameterized3_416    |    15|
|412   |          dreg_acc              |dreg__parameterized3_417    |    16|
|413   |        mult_3                  |multiply_397                |    23|
|414   |          dreg_a                |dreg__parameterized3_414    |     9|
|415   |          dreg_acc              |dreg__parameterized3_415    |    14|
|416   |        mult_4                  |multiply_398                |    39|
|417   |          dreg_a                |dreg__parameterized3_412    |    23|
|418   |          dreg_acc              |dreg__parameterized3_413    |    16|
|419   |        mult_b                  |multiply_399                |    41|
|420   |          dreg_a                |dreg__parameterized3_410    |     9|
|421   |          dreg_acc              |dreg__parameterized3_411    |    32|
|422   |        piped_adder             |piped_adder_400             |   189|
|423   |          reg_carry_0           |dreg__parameterized6_403    |     3|
|424   |          reg_carry_1           |dreg__parameterized6_404    |     3|
|425   |          reg_carry_2           |dreg__parameterized6_405    |     3|
|426   |          reg_in_1              |dreg__parameterized7_406    |    80|
|427   |          reg_in_2              |dreg__parameterized8_407    |    58|
|428   |          reg_in_3              |dreg__parameterized10_408   |    33|
|429   |          reg_sum_3_0           |dreg__parameterized3_409    |     9|
|430   |        reg_add                 |dreg__parameterized12_401   |    17|
|431   |        reg_mult                |dreg__parameterized4_402    |    92|
|432   |      l1n18                     |neuron_16                   |   477|
|433   |        mult_1                  |multiply_371                |    39|
|434   |          dreg_a                |dreg__parameterized3_393    |    24|
|435   |          dreg_acc              |dreg__parameterized3_394    |    15|
|436   |        mult_2                  |multiply_372                |    43|
|437   |          dreg_a                |dreg__parameterized3_391    |    27|
|438   |          dreg_acc              |dreg__parameterized3_392    |    16|
|439   |        mult_3                  |multiply_373                |    34|
|440   |          dreg_a                |dreg__parameterized3_389    |    17|
|441   |          dreg_acc              |dreg__parameterized3_390    |    17|
|442   |        mult_4                  |multiply_374                |    40|
|443   |          dreg_a                |dreg__parameterized3_387    |    25|
|444   |          dreg_acc              |dreg__parameterized3_388    |    15|
|445   |        mult_b                  |multiply_375                |    32|
|446   |          dreg_acc              |dreg__parameterized3_386    |    14|
|447   |        piped_adder             |piped_adder_376             |   189|
|448   |          reg_carry_0           |dreg__parameterized6_379    |     3|
|449   |          reg_carry_1           |dreg__parameterized6_380    |     3|
|450   |          reg_carry_2           |dreg__parameterized6_381    |     3|
|451   |          reg_in_1              |dreg__parameterized7_382    |    80|
|452   |          reg_in_2              |dreg__parameterized8_383    |    58|
|453   |          reg_in_3              |dreg__parameterized10_384   |    33|
|454   |          reg_sum_3_0           |dreg__parameterized3_385    |     9|
|455   |        reg_add                 |dreg__parameterized12_377   |    17|
|456   |        reg_mult                |dreg__parameterized4_378    |    83|
|457   |      l1n19                     |neuron_17                   |   465|
|458   |        mult_1                  |multiply_347                |    32|
|459   |          dreg_a                |dreg__parameterized3_369    |    16|
|460   |          dreg_acc              |dreg__parameterized3_370    |    16|
|461   |        mult_2                  |multiply_348                |    44|
|462   |          dreg_a                |dreg__parameterized3_367    |    27|
|463   |          dreg_acc              |dreg__parameterized3_368    |    17|
|464   |        mult_3                  |multiply_349                |    26|
|465   |          dreg_a                |dreg__parameterized3_365    |    12|
|466   |          dreg_acc              |dreg__parameterized3_366    |    14|
|467   |        mult_4                  |multiply_350                |    34|
|468   |          dreg_a                |dreg__parameterized3_363    |    18|
|469   |          dreg_acc              |dreg__parameterized3_364    |    16|
|470   |        mult_b                  |multiply_351                |    36|
|471   |          dreg_acc              |dreg__parameterized3_362    |    16|
|472   |        piped_adder             |piped_adder_352             |   189|
|473   |          reg_carry_0           |dreg__parameterized6_355    |     3|
|474   |          reg_carry_1           |dreg__parameterized6_356    |     3|
|475   |          reg_carry_2           |dreg__parameterized6_357    |     3|
|476   |          reg_in_1              |dreg__parameterized7_358    |    80|
|477   |          reg_in_2              |dreg__parameterized8_359    |    58|
|478   |          reg_in_3              |dreg__parameterized10_360   |    33|
|479   |          reg_sum_3_0           |dreg__parameterized3_361    |     9|
|480   |        reg_add                 |dreg__parameterized12_353   |    17|
|481   |        reg_mult                |dreg__parameterized4_354    |    87|
|482   |      l1n2                      |neuron_18                   |   377|
|483   |        mult_1                  |multiply_326                |    45|
|484   |          dreg_a                |dreg__parameterized3_345    |    28|
|485   |          dreg_acc              |dreg__parameterized3_346    |    17|
|486   |        mult_2                  |multiply_327                |    34|
|487   |          dreg_a                |dreg__parameterized3_343    |    18|
|488   |          dreg_acc              |dreg__parameterized3_344    |    16|
|489   |        mult_3                  |multiply_328                |    40|
|490   |          dreg_a                |dreg__parameterized3_341    |    25|
|491   |          dreg_acc              |dreg__parameterized3_342    |    15|
|492   |        mult_b                  |multiply_329                |    33|
|493   |          dreg_acc              |dreg__parameterized3_340    |    14|
|494   |        piped_adder             |piped_adder_330             |   142|
|495   |          reg_carry_0           |dreg__parameterized6_333    |     3|
|496   |          reg_carry_1           |dreg__parameterized6_334    |     3|
|497   |          reg_carry_2           |dreg__parameterized6_335    |     3|
|498   |          reg_in_1              |dreg__parameterized7_336    |    60|
|499   |          reg_in_2              |dreg__parameterized8_337    |    42|
|500   |          reg_in_3              |dreg__parameterized10_338   |    22|
|501   |          reg_sum_3_0           |dreg__parameterized3_339    |     9|
|502   |        reg_add                 |dreg__parameterized12_331   |    17|
|503   |        reg_mult                |dreg__parameterized4_332    |    66|
|504   |      l1n20                     |neuron_19                   |   293|
|505   |        mult_1                  |multiply_308                |    17|
|506   |          dreg_acc              |dreg__parameterized3_325    |    17|
|507   |        mult_2                  |multiply_309                |    43|
|508   |          dreg_a                |dreg__parameterized3_323    |    27|
|509   |          dreg_acc              |dreg__parameterized3_324    |    16|
|510   |        mult_b                  |multiply_310                |    39|
|511   |          dreg_a                |dreg__parameterized3_321    |    19|
|512   |          dreg_acc              |dreg__parameterized3_322    |    20|
|513   |        piped_adder             |piped_adder_311             |   120|
|514   |          reg_carry_0           |dreg__parameterized6_314    |     3|
|515   |          reg_carry_1           |dreg__parameterized6_315    |     3|
|516   |          reg_carry_2           |dreg__parameterized6_316    |     3|
|517   |          reg_in_1              |dreg__parameterized7_317    |    50|
|518   |          reg_in_2              |dreg__parameterized8_318    |    34|
|519   |          reg_in_3              |dreg__parameterized10_319   |    18|
|520   |          reg_sum_3_0           |dreg__parameterized3_320    |     9|
|521   |        reg_add                 |dreg__parameterized12_312   |    17|
|522   |        reg_mult                |dreg__parameterized4_313    |    57|
|523   |      l1n21                     |neuron_20                   |   360|
|524   |        mult_1                  |multiply_287                |    32|
|525   |          dreg_a                |dreg__parameterized3_306    |    16|
|526   |          dreg_acc              |dreg__parameterized3_307    |    16|
|527   |        mult_3                  |multiply_288                |    37|
|528   |          dreg_a                |dreg__parameterized3_304    |    23|
|529   |          dreg_acc              |dreg__parameterized3_305    |    14|
|530   |        mult_4                  |multiply_289                |    36|
|531   |          dreg_a                |dreg__parameterized3_302    |    19|
|532   |          dreg_acc              |dreg__parameterized3_303    |    17|
|533   |        mult_b                  |multiply_290                |    33|
|534   |          dreg_acc              |dreg__parameterized3_301    |    14|
|535   |        piped_adder             |piped_adder_291             |   142|
|536   |          reg_carry_0           |dreg__parameterized6_294    |     3|
|537   |          reg_carry_1           |dreg__parameterized6_295    |     3|
|538   |          reg_carry_2           |dreg__parameterized6_296    |     3|
|539   |          reg_in_1              |dreg__parameterized7_297    |    60|
|540   |          reg_in_2              |dreg__parameterized8_298    |    42|
|541   |          reg_in_3              |dreg__parameterized10_299   |    22|
|542   |          reg_sum_3_0           |dreg__parameterized3_300    |     9|
|543   |        reg_add                 |dreg__parameterized12_292   |    17|
|544   |        reg_mult                |dreg__parameterized4_293    |    63|
|545   |      l1n22                     |neuron_21                   |   459|
|546   |        mult_1                  |multiply_262                |    43|
|547   |          dreg_a                |dreg__parameterized3_285    |    27|
|548   |          dreg_acc              |dreg__parameterized3_286    |    16|
|549   |        mult_2                  |multiply_263                |    45|
|550   |          dreg_a                |dreg__parameterized3_283    |    29|
|551   |          dreg_acc              |dreg__parameterized3_284    |    16|
|552   |        mult_3                  |multiply_264                |    28|
|553   |          dreg_a                |dreg__parameterized3_281    |    12|
|554   |          dreg_acc              |dreg__parameterized3_282    |    16|
|555   |        mult_4                  |multiply_265                |    27|
|556   |          dreg_a                |dreg__parameterized3_279    |    14|
|557   |          dreg_acc              |dreg__parameterized3_280    |    13|
|558   |        mult_b                  |multiply_266                |    23|
|559   |          dreg_a                |dreg__parameterized3_277    |     6|
|560   |          dreg_acc              |dreg__parameterized3_278    |    17|
|561   |        piped_adder             |piped_adder_267             |   189|
|562   |          reg_carry_0           |dreg__parameterized6_270    |     3|
|563   |          reg_carry_1           |dreg__parameterized6_271    |     3|
|564   |          reg_carry_2           |dreg__parameterized6_272    |     3|
|565   |          reg_in_1              |dreg__parameterized7_273    |    80|
|566   |          reg_in_2              |dreg__parameterized8_274    |    58|
|567   |          reg_in_3              |dreg__parameterized10_275   |    33|
|568   |          reg_sum_3_0           |dreg__parameterized3_276    |     9|
|569   |        reg_add                 |dreg__parameterized12_268   |    17|
|570   |        reg_mult                |dreg__parameterized4_269    |    87|
|571   |      l1n23                     |neuron_22                   |   447|
|572   |        mult_1                  |multiply_237                |    26|
|573   |          dreg_a                |dreg__parameterized3_260    |     9|
|574   |          dreg_acc              |dreg__parameterized3_261    |    17|
|575   |        mult_2                  |multiply_238                |    26|
|576   |          dreg_a                |dreg__parameterized3_258    |    12|
|577   |          dreg_acc              |dreg__parameterized3_259    |    14|
|578   |        mult_3                  |multiply_239                |    41|
|579   |          dreg_a                |dreg__parameterized3_256    |    25|
|580   |          dreg_acc              |dreg__parameterized3_257    |    16|
|581   |        mult_4                  |multiply_240                |    27|
|582   |          dreg_a                |dreg__parameterized3_254    |    11|
|583   |          dreg_acc              |dreg__parameterized3_255    |    16|
|584   |        mult_b                  |multiply_241                |    27|
|585   |          dreg_a                |dreg__parameterized3_252    |    11|
|586   |          dreg_acc              |dreg__parameterized3_253    |    16|
|587   |        piped_adder             |piped_adder_242             |   189|
|588   |          reg_carry_0           |dreg__parameterized6_245    |     3|
|589   |          reg_carry_1           |dreg__parameterized6_246    |     3|
|590   |          reg_carry_2           |dreg__parameterized6_247    |     3|
|591   |          reg_in_1              |dreg__parameterized7_248    |    80|
|592   |          reg_in_2              |dreg__parameterized8_249    |    58|
|593   |          reg_in_3              |dreg__parameterized10_250   |    33|
|594   |          reg_sum_3_0           |dreg__parameterized3_251    |     9|
|595   |        reg_add                 |dreg__parameterized12_243   |    17|
|596   |        reg_mult                |dreg__parameterized4_244    |    94|
|597   |      l1n24                     |neuron_23                   |   458|
|598   |        mult_1                  |multiply_212                |    29|
|599   |          dreg_a                |dreg__parameterized3_235    |    12|
|600   |          dreg_acc              |dreg__parameterized3_236    |    17|
|601   |        mult_2                  |multiply_213                |    22|
|602   |          dreg_a                |dreg__parameterized3_233    |     7|
|603   |          dreg_acc              |dreg__parameterized3_234    |    15|
|604   |        mult_3                  |multiply_214                |    42|
|605   |          dreg_a                |dreg__parameterized3_231    |    26|
|606   |          dreg_acc              |dreg__parameterized3_232    |    16|
|607   |        mult_4                  |multiply_215                |    44|
|608   |          dreg_a                |dreg__parameterized3_229    |    28|
|609   |          dreg_acc              |dreg__parameterized3_230    |    16|
|610   |        mult_b                  |multiply_216                |    19|
|611   |          dreg_a                |dreg__parameterized3_227    |     5|
|612   |          dreg_acc              |dreg__parameterized3_228    |    14|
|613   |        piped_adder             |piped_adder_217             |   189|
|614   |          reg_carry_0           |dreg__parameterized6_220    |     3|
|615   |          reg_carry_1           |dreg__parameterized6_221    |     3|
|616   |          reg_carry_2           |dreg__parameterized6_222    |     3|
|617   |          reg_in_1              |dreg__parameterized7_223    |    80|
|618   |          reg_in_2              |dreg__parameterized8_224    |    58|
|619   |          reg_in_3              |dreg__parameterized10_225   |    33|
|620   |          reg_sum_3_0           |dreg__parameterized3_226    |     9|
|621   |        reg_add                 |dreg__parameterized12_218   |    17|
|622   |        reg_mult                |dreg__parameterized4_219    |    96|
|623   |      l1n25                     |neuron_24                   |   571|
|624   |        mult_1                  |multiply_184                |    61|
|625   |          dreg_a                |dreg__parameterized3_209    |    25|
|626   |          dreg_acc              |dreg__parameterized3_210    |    15|
|627   |          dreg_b                |dreg__parameterized0_211    |    21|
|628   |        mult_2                  |multiply_185                |    62|
|629   |          dreg_a                |dreg__parameterized3_206    |    26|
|630   |          dreg_acc              |dreg__parameterized3_207    |    15|
|631   |          dreg_b                |dreg__parameterized0_208    |    21|
|632   |        mult_3                  |multiply_186                |    69|
|633   |          dreg_a                |dreg__parameterized3_203    |    29|
|634   |          dreg_acc              |dreg__parameterized3_204    |    17|
|635   |          dreg_b                |dreg__parameterized0_205    |    23|
|636   |        mult_4                  |multiply_187                |    57|
|637   |          dreg_a                |dreg__parameterized3_200    |    23|
|638   |          dreg_acc              |dreg__parameterized3_201    |    14|
|639   |          dreg_b                |dreg__parameterized0_202    |    20|
|640   |        mult_b                  |multiply_188                |    35|
|641   |          dreg_acc              |dreg__parameterized3_199    |    15|
|642   |        piped_adder             |piped_adder_189             |   189|
|643   |          reg_carry_0           |dreg__parameterized6_192    |     3|
|644   |          reg_carry_1           |dreg__parameterized6_193    |     3|
|645   |          reg_carry_2           |dreg__parameterized6_194    |     3|
|646   |          reg_in_1              |dreg__parameterized7_195    |    80|
|647   |          reg_in_2              |dreg__parameterized8_196    |    58|
|648   |          reg_in_3              |dreg__parameterized10_197   |    33|
|649   |          reg_sum_3_0           |dreg__parameterized3_198    |     9|
|650   |        reg_add                 |dreg__parameterized12_190   |    17|
|651   |        reg_mult                |dreg__parameterized4_191    |    81|
|652   |      l1n3                      |neuron_25                   |   478|
|653   |        mult_1                  |multiply_160                |    45|
|654   |          dreg_a                |dreg__parameterized3_182    |    28|
|655   |          dreg_acc              |dreg__parameterized3_183    |    17|
|656   |        mult_2                  |multiply_161                |    30|
|657   |          dreg_a                |dreg__parameterized3_180    |    14|
|658   |          dreg_acc              |dreg__parameterized3_181    |    16|
|659   |        mult_3                  |multiply_162                |    32|
|660   |          dreg_a                |dreg__parameterized3_178    |    16|
|661   |          dreg_acc              |dreg__parameterized3_179    |    16|
|662   |        mult_4                  |multiply_163                |    42|
|663   |          dreg_a                |dreg__parameterized3_176    |    26|
|664   |          dreg_acc              |dreg__parameterized3_177    |    16|
|665   |        mult_b                  |multiply_164                |    34|
|666   |          dreg_acc              |dreg__parameterized3_175    |    15|
|667   |        piped_adder             |piped_adder_165             |   189|
|668   |          reg_carry_0           |dreg__parameterized6_168    |     3|
|669   |          reg_carry_1           |dreg__parameterized6_169    |     3|
|670   |          reg_carry_2           |dreg__parameterized6_170    |     3|
|671   |          reg_in_1              |dreg__parameterized7_171    |    80|
|672   |          reg_in_2              |dreg__parameterized8_172    |    58|
|673   |          reg_in_3              |dreg__parameterized10_173   |    33|
|674   |          reg_sum_3_0           |dreg__parameterized3_174    |     9|
|675   |        reg_add                 |dreg__parameterized12_166   |    17|
|676   |        reg_mult                |dreg__parameterized4_167    |    89|
|677   |      l1n4                      |neuron_26                   |   486|
|678   |        mult_1                  |multiply_136                |    36|
|679   |          dreg_a                |dreg__parameterized3_158    |    19|
|680   |          dreg_acc              |dreg__parameterized3_159    |    17|
|681   |        mult_2                  |multiply_137                |    41|
|682   |          dreg_a                |dreg__parameterized3_156    |    25|
|683   |          dreg_acc              |dreg__parameterized3_157    |    16|
|684   |        mult_3                  |multiply_138                |    36|
|685   |          dreg_a                |dreg__parameterized3_154    |    19|
|686   |          dreg_acc              |dreg__parameterized3_155    |    17|
|687   |        mult_4                  |multiply_139                |    36|
|688   |          dreg_a                |dreg__parameterized3_152    |    19|
|689   |          dreg_acc              |dreg__parameterized3_153    |    17|
|690   |        mult_b                  |multiply_140                |    32|
|691   |          dreg_acc              |dreg__parameterized3_151    |    14|
|692   |        piped_adder             |piped_adder_141             |   189|
|693   |          reg_carry_0           |dreg__parameterized6_144    |     3|
|694   |          reg_carry_1           |dreg__parameterized6_145    |     3|
|695   |          reg_carry_2           |dreg__parameterized6_146    |     3|
|696   |          reg_in_1              |dreg__parameterized7_147    |    80|
|697   |          reg_in_2              |dreg__parameterized8_148    |    58|
|698   |          reg_in_3              |dreg__parameterized10_149   |    33|
|699   |          reg_sum_3_0           |dreg__parameterized3_150    |     9|
|700   |        reg_add                 |dreg__parameterized12_142   |    17|
|701   |        reg_mult                |dreg__parameterized4_143    |    99|
|702   |      l1n5                      |neuron_27                   |   369|
|703   |        mult_2                  |multiply_113                |    24|
|704   |          dreg_a                |dreg__parameterized3_134    |    10|
|705   |          dreg_acc              |dreg__parameterized3_135    |    14|
|706   |        mult_3                  |multiply_114                |    34|
|707   |          dreg_a                |dreg__parameterized3_132    |    18|
|708   |          dreg_acc              |dreg__parameterized3_133    |    16|
|709   |        mult_4                  |multiply_115                |    39|
|710   |          dreg_a                |dreg__parameterized3_130    |    24|
|711   |          dreg_acc              |dreg__parameterized3_131    |    15|
|712   |        mult_b                  |multiply_116                |    45|
|713   |          dreg_a                |dreg__parameterized3_128    |    14|
|714   |          dreg_acc              |dreg__parameterized3_129    |    31|
|715   |        piped_adder             |piped_adder_117             |   143|
|716   |          reg_carry_0           |dreg__parameterized6_120    |     3|
|717   |          reg_carry_1           |dreg__parameterized6_121    |     3|
|718   |          reg_carry_2           |dreg__parameterized6_122    |     3|
|719   |          reg_in_1              |dreg__parameterized7_123    |    60|
|720   |          reg_in_2              |dreg__parameterized8_124    |    42|
|721   |          reg_in_3              |dreg__parameterized10_125   |    22|
|722   |          reg_ready_3           |dreg__parameterized11_126   |     1|
|723   |          reg_sum_3_0           |dreg__parameterized3_127    |     9|
|724   |        reg_add                 |dreg__parameterized12_118   |    19|
|725   |        reg_mult                |dreg__parameterized4_119    |    65|
|726   |      l1n6                      |neuron_28                   |   471|
|727   |        mult_1                  |multiply_89                 |    44|
|728   |          dreg_a                |dreg__parameterized3_111    |    27|
|729   |          dreg_acc              |dreg__parameterized3_112    |    17|
|730   |        mult_2                  |multiply_90                 |    26|
|731   |          dreg_a                |dreg__parameterized3_109    |    12|
|732   |          dreg_acc              |dreg__parameterized3_110    |    14|
|733   |        mult_3                  |multiply_91                 |    30|
|734   |          dreg_a                |dreg__parameterized3_107    |    15|
|735   |          dreg_acc              |dreg__parameterized3_108    |    15|
|736   |        mult_4                  |multiply_92                 |    42|
|737   |          dreg_a                |dreg__parameterized3_105    |    26|
|738   |          dreg_acc              |dreg__parameterized3_106    |    16|
|739   |        mult_b                  |multiply_93                 |    36|
|740   |          dreg_acc              |dreg__parameterized3_104    |    16|
|741   |        piped_adder             |piped_adder_94              |   189|
|742   |          reg_carry_0           |dreg__parameterized6_97     |     3|
|743   |          reg_carry_1           |dreg__parameterized6_98     |     3|
|744   |          reg_carry_2           |dreg__parameterized6_99     |     3|
|745   |          reg_in_1              |dreg__parameterized7_100    |    80|
|746   |          reg_in_2              |dreg__parameterized8_101    |    58|
|747   |          reg_in_3              |dreg__parameterized10_102   |    33|
|748   |          reg_sum_3_0           |dreg__parameterized3_103    |     9|
|749   |        reg_add                 |dreg__parameterized12_95    |    17|
|750   |        reg_mult                |dreg__parameterized4_96     |    87|
|751   |      l1n7                      |neuron_29                   |   476|
|752   |        mult_1                  |multiply_65                 |    37|
|753   |          dreg_a                |dreg__parameterized3_87     |    23|
|754   |          dreg_acc              |dreg__parameterized3_88     |    14|
|755   |        mult_2                  |multiply_66                 |    28|
|756   |          dreg_a                |dreg__parameterized3_85     |    13|
|757   |          dreg_acc              |dreg__parameterized3_86     |    15|
|758   |        mult_3                  |multiply_67                 |    46|
|759   |          dreg_a                |dreg__parameterized3_83     |    29|
|760   |          dreg_acc              |dreg__parameterized3_84     |    17|
|761   |        mult_4                  |multiply_68                 |    34|
|762   |          dreg_a                |dreg__parameterized3_81     |    17|
|763   |          dreg_acc              |dreg__parameterized3_82     |    17|
|764   |        mult_b                  |multiply_69                 |    35|
|765   |          dreg_acc              |dreg__parameterized3_80     |    16|
|766   |        piped_adder             |piped_adder_70              |   189|
|767   |          reg_carry_0           |dreg__parameterized6_73     |     3|
|768   |          reg_carry_1           |dreg__parameterized6_74     |     3|
|769   |          reg_carry_2           |dreg__parameterized6_75     |     3|
|770   |          reg_in_1              |dreg__parameterized7_76     |    80|
|771   |          reg_in_2              |dreg__parameterized8_77     |    58|
|772   |          reg_in_3              |dreg__parameterized10_78    |    33|
|773   |          reg_sum_3_0           |dreg__parameterized3_79     |     9|
|774   |        reg_add                 |dreg__parameterized12_71    |    17|
|775   |        reg_mult                |dreg__parameterized4_72     |    90|
|776   |      l1n8                      |neuron_30                   |   376|
|777   |        mult_1                  |multiply_44                 |    34|
|778   |          dreg_a                |dreg__parameterized3_63     |    17|
|779   |          dreg_acc              |dreg__parameterized3_64     |    17|
|780   |        mult_3                  |multiply_45                 |    45|
|781   |          dreg_a                |dreg__parameterized3_61     |    28|
|782   |          dreg_acc              |dreg__parameterized3_62     |    17|
|783   |        mult_4                  |multiply_46                 |    28|
|784   |          dreg_a                |dreg__parameterized3_59     |    13|
|785   |          dreg_acc              |dreg__parameterized3_60     |    15|
|786   |        mult_b                  |multiply_47                 |    35|
|787   |          dreg_acc              |dreg__parameterized3_58     |    16|
|788   |        piped_adder             |piped_adder_48              |   142|
|789   |          reg_carry_0           |dreg__parameterized6_51     |     3|
|790   |          reg_carry_1           |dreg__parameterized6_52     |     3|
|791   |          reg_carry_2           |dreg__parameterized6_53     |     3|
|792   |          reg_in_1              |dreg__parameterized7_54     |    60|
|793   |          reg_in_2              |dreg__parameterized8_55     |    42|
|794   |          reg_in_3              |dreg__parameterized10_56    |    22|
|795   |          reg_sum_3_0           |dreg__parameterized3_57     |     9|
|796   |        reg_add                 |dreg__parameterized12_49    |    17|
|797   |        reg_mult                |dreg__parameterized4_50     |    75|
|798   |      l1n9                      |neuron_31                   |   370|
|799   |        mult_1                  |multiply                    |    42|
|800   |          dreg_a                |dreg__parameterized3_42     |    26|
|801   |          dreg_acc              |dreg__parameterized3_43     |    16|
|802   |        mult_2                  |multiply_32                 |    28|
|803   |          dreg_a                |dreg__parameterized3_40     |    13|
|804   |          dreg_acc              |dreg__parameterized3_41     |    15|
|805   |        mult_4                  |multiply_33                 |    40|
|806   |          dreg_a                |dreg__parameterized3_38     |    25|
|807   |          dreg_acc              |dreg__parameterized3_39     |    15|
|808   |        mult_b                  |multiply_34                 |    36|
|809   |          dreg_acc              |dreg__parameterized3_37     |    16|
|810   |        piped_adder             |piped_adder                 |   142|
|811   |          reg_carry_0           |dreg__parameterized6        |     3|
|812   |          reg_carry_1           |dreg__parameterized6_35     |     3|
|813   |          reg_carry_2           |dreg__parameterized6_36     |     3|
|814   |          reg_in_1              |dreg__parameterized7        |    60|
|815   |          reg_in_2              |dreg__parameterized8        |    42|
|816   |          reg_in_3              |dreg__parameterized10       |    22|
|817   |          reg_sum_3_0           |dreg__parameterized3        |     9|
|818   |        reg_add                 |dreg__parameterized12       |    17|
|819   |        reg_mult                |dreg__parameterized4        |    65|
|820   |  display_clk                   |display_clk__parameterized0 |    67|
|821   |    clk_div                     |clk_div__parameterized0     |    67|
|822   |  reg_done                      |dreg__parameterized11       |     1|
|823   |  shift_display                 |new_shift4                  |    35|
|824   |    dreg_0                      |dreg__parameterized15       |     7|
|825   |    dreg_1                      |dreg__parameterized15_0     |     7|
|826   |    dreg_2                      |dreg__parameterized15_1     |    14|
|827   |    dreg_3                      |dreg__parameterized15_2     |     7|
|828   |  shifty_clk                    |display_clk                 |    65|
|829   |    clk_div                     |clk_div                     |    65|
+------+--------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:00 ; elapsed = 00:02:01 . Memory (MB): peak = 970.570 ; gain = 720.836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1227 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:42 ; elapsed = 00:01:50 . Memory (MB): peak = 970.570 ; gain = 311.281
Synthesis Optimization Complete : Time (s): cpu = 00:02:00 ; elapsed = 00:02:01 . Memory (MB): peak = 970.570 ; gain = 720.836
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 577 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
336 Infos, 239 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:06 ; elapsed = 00:02:07 . Memory (MB): peak = 970.570 ; gain = 732.355
INFO: [Common 17-1381] The checkpoint 'C:/Users/tuamy/Documents/GitHub/EE89/Part 2/ShiftingMorse/ShiftingMorse.runs/synth_1/display_decoder.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file display_decoder_utilization_synth.rpt -pb display_clk_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 970.570 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 14 09:54:52 2017...
