--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Lab5_TopLevel.twx Lab5_TopLevel.ncd -o Lab5_TopLevel.twr
Lab5_TopLevel.pcf -ucf Lab4_ucf.ucf

Design file:              Lab5_TopLevel.ncd
Physical constraint file: Lab5_TopLevel.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SW<0>       |    1.828(R)|      SLOW  |   -0.408(R)|      SLOW  |clock_BUFGP       |   0.000|
SW<1>       |    1.865(R)|      SLOW  |   -0.321(R)|      SLOW  |clock_BUFGP       |   0.000|
SW<2>       |    2.221(R)|      SLOW  |   -0.250(R)|      SLOW  |clock_BUFGP       |   0.000|
SW<3>       |    1.592(R)|      SLOW  |   -0.434(R)|      SLOW  |clock_BUFGP       |   0.000|
btnL        |    6.687(R)|      SLOW  |   -2.802(R)|      FAST  |clock_BUFGP       |   0.000|
btnR        |    5.706(R)|      SLOW  |   -2.304(R)|      FAST  |clock_BUFGP       |   0.000|
reset       |    6.353(R)|      SLOW  |   -0.432(R)|      FAST  |clock_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
A           |        15.133(R)|      SLOW  |         5.207(R)|      FAST  |clock_BUFGP       |   0.000|
B           |        14.838(R)|      SLOW  |         5.094(R)|      FAST  |clock_BUFGP       |   0.000|
C           |        15.248(R)|      SLOW  |         5.195(R)|      FAST  |clock_BUFGP       |   0.000|
D           |        15.259(R)|      SLOW  |         5.301(R)|      FAST  |clock_BUFGP       |   0.000|
E           |        14.743(R)|      SLOW  |         5.098(R)|      FAST  |clock_BUFGP       |   0.000|
F           |        15.361(R)|      SLOW  |         5.242(R)|      FAST  |clock_BUFGP       |   0.000|
G           |        14.842(R)|      SLOW  |         5.173(R)|      FAST  |clock_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    6.547|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<4>          |A              |   14.438|
SW<4>          |B              |   14.143|
SW<4>          |C              |   14.553|
SW<4>          |D              |   14.564|
SW<4>          |E              |   14.048|
SW<4>          |F              |   14.666|
SW<4>          |G              |   14.147|
SW<5>          |A              |   13.941|
SW<5>          |B              |   13.646|
SW<5>          |C              |   14.056|
SW<5>          |D              |   14.067|
SW<5>          |E              |   13.551|
SW<5>          |F              |   14.169|
SW<5>          |G              |   13.650|
SW<6>          |A              |   13.566|
SW<6>          |B              |   13.271|
SW<6>          |C              |   13.681|
SW<6>          |D              |   13.692|
SW<6>          |E              |   13.176|
SW<6>          |F              |   13.794|
SW<6>          |G              |   13.275|
SW<7>          |A              |   14.624|
SW<7>          |B              |   14.329|
SW<7>          |C              |   14.739|
SW<7>          |D              |   14.750|
SW<7>          |E              |   14.234|
SW<7>          |F              |   14.852|
SW<7>          |G              |   14.333|
---------------+---------------+---------+


Analysis completed Sun Oct 16 11:19:17 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 244 MB



