{"params": {"action": "query", "list": "search", "srsearch": "UCIe 2.0 Universal Chiplet Interconnect Express", "srlimit": 4, "srnamespace": "0", "format": "json", "utf8": "1"}, "data": {"batchcomplete": "", "query": {"searchinfo": {"totalhits": 3}, "search": [{"ns": 0, "title": "UCIe", "pageid": 70437946, "size": 7034, "wordcount": 643, "snippet": "<span class=\"searchmatch\">Universal</span> <span class=\"searchmatch\">Chiplet</span> <span class=\"searchmatch\">Interconnect</span> <span class=\"searchmatch\">Express</span> (<span class=\"searchmatch\">UCIe</span>) is an open specification for a die-to-die <span class=\"searchmatch\">interconnect</span> and serial bus between <span class=\"searchmatch\">chiplets</span>. It is co-developed", "timestamp": "2025-10-17T03:03:52Z"}, {"ns": 0, "title": "Compute Express Link", "pageid": 61476522, "size": 24811, "wordcount": 2190, "snippet": "Processor Interface (CAPI) <span class=\"searchmatch\">Universal</span> <span class=\"searchmatch\">Chiplet</span> <span class=\"searchmatch\">Interconnect</span> <span class=\"searchmatch\">express</span> (<span class=\"searchmatch\">UCIe</span>) Data processing unit (DPU) &quot;ABOUT CXL&quot;. Compute <span class=\"searchmatch\">Express</span> Link. Retrieved 2019-08-09", "timestamp": "2025-12-19T19:44:03Z"}, {"ns": 0, "title": "Winbond", "pageid": 3862103, "size": 7380, "wordcount": 566, "snippet": "secure embedded flash products. In 2023 Winbond joined the <span class=\"searchmatch\">Universal</span> <span class=\"searchmatch\">Chiplet</span> <span class=\"searchmatch\">Interconnect</span> <span class=\"searchmatch\">Express</span> Consortium. List of semiconductor fabrication plants List", "timestamp": "2025-12-30T18:57:50Z"}]}}, "fetched_at": "2026-01-31T14:57:23.413167"}