<stg><name>case_9</name>


<trans_list>

<trans id="1243" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1244" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1245" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1319" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1320" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1321" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1322" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1323" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1324" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1325" from="9" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1258" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1259" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1264" from="11" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1261" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1262" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1263" from="14" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1265" from="15" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1266" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1267" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1271" from="16" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1269" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1270" from="18" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1273" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1274" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1275" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1283" from="21" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1276" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1282" from="22" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1278" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1279" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1280" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1281" from="26" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1327" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1332" from="28" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1333" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1328" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1329" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1330" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1331" from="32" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1293" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1294" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1295" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1296" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1297" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1298" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1299" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1300" from="40" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1307" from="40" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1302" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1303" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1304" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1305" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1306" from="45" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1308" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1309" from="46" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1311" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1312" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1313" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1314" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1315" from="51" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1317" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %add_i5426_phi = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_i5426_phi"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="32">
<![CDATA[
entry:1 %mul_i6484_phi = alloca i32 1

]]></Node>
<StgValue><ssdm name="mul_i6484_phi"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="32">
<![CDATA[
entry:2 %mul_i6668_phi = alloca i32 1

]]></Node>
<StgValue><ssdm name="mul_i6668_phi"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="32">
<![CDATA[
entry:3 %phi_ln145 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_ln145"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="32">
<![CDATA[
entry:4 %phi_ln140 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_ln140"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="32">
<![CDATA[
entry:5 %add_i5493_phi = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_i5493_phi"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="32">
<![CDATA[
entry:6 %phi_ln133 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_ln133"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32">
<![CDATA[
entry:7 %phi_ln130 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_ln130"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="32">
<![CDATA[
entry:8 %phi_ln129 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_ln129"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="32">
<![CDATA[
entry:9 %phi_ln127 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_ln127"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="32">
<![CDATA[
entry:10 %phi_ln124 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_ln124"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="32">
<![CDATA[
entry:11 %add_i6304_phi = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_i6304_phi"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="32">
<![CDATA[
entry:12 %add_i6356_phi = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_i6356_phi"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="32">
<![CDATA[
entry:13 %add_i6572_phi = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_i6572_phi"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="32">
<![CDATA[
entry:14 %phi_ln119 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_ln119"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="18" op_0_bw="32">
<![CDATA[
entry:15 %m16_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m16_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="32">
<![CDATA[
entry:16 %i_n1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_n1_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="32">
<![CDATA[
entry:17 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
entry:18 %m16_19_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="m16_19_loc"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:63 %in_scalar_addr = getelementptr i8 %in_scalar, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="in_scalar_addr"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="4">
<![CDATA[
entry:64 %in_scalar_load = load i4 %in_scalar_addr

]]></Node>
<StgValue><ssdm name="in_scalar_load"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:66 %in_scalar_addr_1 = getelementptr i8 %in_scalar, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="in_scalar_addr_1"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="4">
<![CDATA[
entry:67 %in_scalar_load_1 = load i4 %in_scalar_addr_1

]]></Node>
<StgValue><ssdm name="in_scalar_load_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:74 %store_ln0 = store i7 0, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:75 %store_ln114 = store i4 0, i4 %i_n1_1

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:76 %store_ln22 = store i18 0, i18 %m16_1

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="80" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="4">
<![CDATA[
entry:64 %in_scalar_load = load i4 %in_scalar_addr

]]></Node>
<StgValue><ssdm name="in_scalar_load"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="8">
<![CDATA[
entry:65 %empty = trunc i8 %in_scalar_load

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="4">
<![CDATA[
entry:67 %in_scalar_load_1 = load i4 %in_scalar_addr_1

]]></Node>
<StgValue><ssdm name="in_scalar_load_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:69 %in_scalar_addr_2 = getelementptr i8 %in_scalar, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="in_scalar_addr_2"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="4">
<![CDATA[
entry:70 %in_scalar_load_2 = load i4 %in_scalar_addr_2

]]></Node>
<StgValue><ssdm name="in_scalar_load_2"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:72 %in_scalar_addr_3 = getelementptr i8 %in_scalar, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="in_scalar_addr_3"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="4">
<![CDATA[
entry:73 %in_scalar_load_3 = load i4 %in_scalar_addr_3

]]></Node>
<StgValue><ssdm name="in_scalar_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:19 %spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_31

]]></Node>
<StgValue><ssdm name="spectopmodule_ln7"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:20 %specinterface_ln7 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_39, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln7"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_0, void @empty_27, i32 0, i32 0, void @empty_28, i32 4294967295, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
entry:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_1, void @empty_27, i32 0, i32 0, void @empty_28, i32 4294967295, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
entry:24 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_2, void @empty_27, i32 0, i32 0, void @empty_28, i32 4294967295, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
entry:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_3, void @empty_27, i32 0, i32 0, void @empty_28, i32 4294967295, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
entry:28 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_4, void @empty_27, i32 0, i32 0, void @empty_28, i32 4294967295, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
entry:30 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_5, void @empty_27, i32 0, i32 0, void @empty_28, i32 4294967295, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
entry:32 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_6, void @empty_27, i32 0, i32 0, void @empty_28, i32 4294967295, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
entry:34 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_7, void @empty_27, i32 0, i32 0, void @empty_28, i32 4294967295, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
entry:36 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_8, void @empty_27, i32 0, i32 0, void @empty_28, i32 4294967295, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
entry:38 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_9, void @empty_27, i32 0, i32 0, void @empty_28, i32 4294967295, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
entry:40 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_10, void @empty_27, i32 0, i32 0, void @empty_28, i32 4294967295, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
entry:42 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_11, void @empty_27, i32 0, i32 0, void @empty_28, i32 4294967295, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
entry:44 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:45 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_12, void @empty_27, i32 0, i32 0, void @empty_28, i32 4294967295, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
entry:46 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:47 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_13, void @empty_27, i32 0, i32 0, void @empty_28, i32 4294967295, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
entry:48 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_14, void @empty_27, i32 0, i32 0, void @empty_28, i32 4294967295, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
entry:50 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:51 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_15, void @empty_27, i32 0, i32 0, void @empty_28, i32 4294967295, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
entry:52 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:53 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_scalar, void @empty_27, i32 0, i32 0, void @empty_28, i32 4294967295, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:54 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_scalar

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:55 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_data_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:56 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_data_0, void @empty_29, i32 4294967295, i32 4294967295, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:57 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_data_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:58 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_data_1, void @empty_29, i32 4294967295, i32 4294967295, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:59 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_data_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:60 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_data_2, void @empty_29, i32 4294967295, i32 4294967295, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:61 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_data_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:62 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_data_3, void @empty_29, i32 4294967295, i32 4294967295, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="8">
<![CDATA[
entry:68 %in_scalar_load_1_cast24 = sext i8 %in_scalar_load_1

]]></Node>
<StgValue><ssdm name="in_scalar_load_1_cast24"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="4">
<![CDATA[
entry:70 %in_scalar_load_2 = load i4 %in_scalar_addr_2

]]></Node>
<StgValue><ssdm name="in_scalar_load_2"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="8">
<![CDATA[
entry:71 %in_scalar_load_2_cast = sext i8 %in_scalar_load_2

]]></Node>
<StgValue><ssdm name="in_scalar_load_2_cast"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="4">
<![CDATA[
entry:73 %in_scalar_load_3 = load i4 %in_scalar_addr_3

]]></Node>
<StgValue><ssdm name="in_scalar_load_3"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
entry:77 %br_ln113 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc:4 %indvar_flatten_load = load i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:10 %icmp_ln113 = icmp_eq  i7 %indvar_flatten_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln113"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:11 %add_ln113 = add i7 %indvar_flatten_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln113"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:12 %br_ln113 = br i1 %icmp_ln113, void %fpga_resource_hint.for.inc.157, void %for.cond.cleanup

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.157:0 %i_n1_1_load = load i4 %i_n1_1

]]></Node>
<StgValue><ssdm name="i_n1_1_load"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.157:4 %icmp_ln114 = icmp_eq  i4 %i_n1_1_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln114"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.157:5 %select_ln1 = select i1 %icmp_ln114, i4 0, i4 %i_n1_1_load

]]></Node>
<StgValue><ssdm name="select_ln1"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.157:7 %zext_ln114 = zext i4 %select_ln1

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.157:13 %in_data_8_addr_1 = getelementptr i3 %in_data_8, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="in_data_8_addr_1"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.157:14 %in_data_8_load_1 = load i4 %in_data_8_addr_1

]]></Node>
<StgValue><ssdm name="in_data_8_load_1"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.157:21 %in_data_0_addr_1 = getelementptr i3 %in_data_0, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="in_data_0_addr_1"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.157:22 %in_data_0_load_1 = load i4 %in_data_0_addr_1

]]></Node>
<StgValue><ssdm name="in_data_0_load_1"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.157:25 %in_data_6_addr = getelementptr i3 %in_data_6, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="in_data_6_addr"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.157:26 %in_data_6_load = load i4 %in_data_6_addr

]]></Node>
<StgValue><ssdm name="in_data_6_load"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.157:53 %in_data_10_addr = getelementptr i3 %in_data_10, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="in_data_10_addr"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.157:54 %in_data_10_load = load i4 %in_data_10_addr

]]></Node>
<StgValue><ssdm name="in_data_10_load"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.157:155 %add_ln114 = add i4 %select_ln1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.157:156 %store_ln113 = store i7 %add_ln113, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.157:157 %store_ln114 = store i4 %add_ln114, i4 %i_n1_1

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.157:9 %in_data_14_addr_1 = getelementptr i3 %in_data_14, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="in_data_14_addr_1"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.157:10 %in_data_14_load_1 = load i4 %in_data_14_addr_1

]]></Node>
<StgValue><ssdm name="in_data_14_load_1"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.157:14 %in_data_8_load_1 = load i4 %in_data_8_addr_1

]]></Node>
<StgValue><ssdm name="in_data_8_load_1"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc.157:15 %sext_ln116 = sext i3 %in_data_8_load_1

]]></Node>
<StgValue><ssdm name="sext_ln116"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.157:22 %in_data_0_load_1 = load i4 %in_data_0_addr_1

]]></Node>
<StgValue><ssdm name="in_data_0_load_1"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.157:26 %in_data_6_load = load i4 %in_data_6_addr

]]></Node>
<StgValue><ssdm name="in_data_6_load"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.157:32 %in_data_12_addr = getelementptr i3 %in_data_12, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="in_data_12_addr"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.157:33 %in_data_12_load = load i4 %in_data_12_addr

]]></Node>
<StgValue><ssdm name="in_data_12_load"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.157:54 %in_data_10_load = load i4 %in_data_10_addr

]]></Node>
<StgValue><ssdm name="in_data_10_load"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc.157:55 %sext_ln127_1 = sext i3 %in_data_10_load

]]></Node>
<StgValue><ssdm name="sext_ln127_1"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc.157:56 %sext_ln127_2 = sext i3 %in_data_8_load_1

]]></Node>
<StgValue><ssdm name="sext_ln127_2"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.157:57 %m28 = add i4 %sext_ln127_1, i4 %sext_ln127_2

]]></Node>
<StgValue><ssdm name="m28"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="2" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc.157:66 %trunc_ln129 = trunc i3 %in_data_0_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln129"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="7" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.157:80 %sext_ln132_1 = sext i4 %m28

]]></Node>
<StgValue><ssdm name="sext_ln132_1"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="7" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc.157:81 %sext_ln132_2 = sext i3 %in_data_0_load_1

]]></Node>
<StgValue><ssdm name="sext_ln132_2"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.157:82 %m32 = mul i7 %sext_ln132_1, i7 %sext_ln132_2

]]></Node>
<StgValue><ssdm name="m32"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="6" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc.157:110 %sext_ln144_1 = sext i3 %in_data_6_load

]]></Node>
<StgValue><ssdm name="sext_ln144_1"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.157:111 %m39 = mul i6 %sext_ln144_1, i6 %sext_ln116

]]></Node>
<StgValue><ssdm name="m39"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.157:164 %store_ln127 = store i4 %m28, i4 %phi_ln127

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="174" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.157:10 %in_data_14_load_1 = load i4 %in_data_14_addr_1

]]></Node>
<StgValue><ssdm name="in_data_14_load_1"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc.157:19 %sext_ln118_1 = sext i3 %in_data_14_load_1

]]></Node>
<StgValue><ssdm name="sext_ln118_1"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.157:20 %m21 = add i9 %sext_ln118_1, i9 %in_scalar_load_1_cast24

]]></Node>
<StgValue><ssdm name="m21"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.for.inc.157:23 %m22 = mul i3 %in_data_0_load_1, i3 %in_data_14_load_1

]]></Node>
<StgValue><ssdm name="m22"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="11" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc.157:27 %sext_ln120 = sext i3 %in_data_6_load

]]></Node>
<StgValue><ssdm name="sext_ln120"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.inc.157:28 %m23 = mul i11 %in_scalar_load_2_cast, i11 %sext_ln120

]]></Node>
<StgValue><ssdm name="m23"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.157:29 %specfucore_ln22 = specfucore void @_ssdm_op_SpecFUCore, i11 %m23, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln22"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.157:33 %in_data_12_load = load i4 %in_data_12_addr

]]></Node>
<StgValue><ssdm name="in_data_12_load"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="7" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.157:34 %trunc_ln122 = trunc i9 %m21

]]></Node>
<StgValue><ssdm name="trunc_ln122"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="11">
<![CDATA[
fpga_resource_hint.for.inc.157:46 %trunc_ln134 = trunc i11 %m23

]]></Node>
<StgValue><ssdm name="trunc_ln134"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.157:59 %in_data_2_addr = getelementptr i3 %in_data_2, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="in_data_2_addr"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.157:60 %in_data_2_load = load i4 %in_data_2_addr

]]></Node>
<StgValue><ssdm name="in_data_2_load"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.157:82 %m32 = mul i7 %sext_ln132_1, i7 %sext_ln132_2

]]></Node>
<StgValue><ssdm name="m32"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.157:111 %m39 = mul i6 %sext_ln144_1, i6 %sext_ln116

]]></Node>
<StgValue><ssdm name="m39"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.for.inc.157:159 %store_ln119 = store i3 %m22, i3 %phi_ln119

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.157:160 %store_ln118 = store i9 %m21, i9 %add_i6572_phi

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc.157:11 %sext_ln115 = sext i3 %in_data_14_load_1

]]></Node>
<StgValue><ssdm name="sext_ln115"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.157:12 %m19 = add i6 %sext_ln115, i6 %empty

]]></Node>
<StgValue><ssdm name="m19"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.157:16 %m20 = mul i6 %sext_ln116, i6 %sext_ln115

]]></Node>
<StgValue><ssdm name="m20"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.157:17 %sext_ln117 = sext i6 %m19

]]></Node>
<StgValue><ssdm name="sext_ln117"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc.157:31 %sext_ln121 = sext i3 %m22

]]></Node>
<StgValue><ssdm name="sext_ln121"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="7" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc.157:35 %sext_ln122 = sext i3 %in_data_12_load

]]></Node>
<StgValue><ssdm name="sext_ln122"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.157:36 %m24 = add i7 %sext_ln122, i7 %trunc_ln122

]]></Node>
<StgValue><ssdm name="m24"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc.157:37 %sext_ln123 = sext i3 %in_data_0_load_1

]]></Node>
<StgValue><ssdm name="sext_ln123"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.157:38 %m25 = add i4 %sext_ln121, i4 %sext_ln123

]]></Node>
<StgValue><ssdm name="m25"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.157:40 %sext_ln124 = sext i4 %m25

]]></Node>
<StgValue><ssdm name="sext_ln124"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc.157:41 %sext_ln124_1 = sext i3 %in_data_6_load

]]></Node>
<StgValue><ssdm name="sext_ln124_1"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.inc.157:42 %m26 = add i5 %sext_ln124, i5 %sext_ln124_1

]]></Node>
<StgValue><ssdm name="m26"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc.157:43 %sext_ln25 = sext i5 %m26

]]></Node>
<StgValue><ssdm name="sext_ln25"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.157:44 %specfucore_ln25 = specfucore void @_ssdm_op_SpecFUCore, i5 %m26, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln25"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.inc.157:47 %m27 = mul i8 %in_scalar_load_3, i8 %trunc_ln134

]]></Node>
<StgValue><ssdm name="m27"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.157:48 %sext_ln126 = sext i7 %m24

]]></Node>
<StgValue><ssdm name="sext_ln126"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="7" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.157:51 %sext_ln126_2 = sext i4 %m25

]]></Node>
<StgValue><ssdm name="sext_ln126_2"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.inc.157:52 %sext_ln127 = sext i8 %m27

]]></Node>
<StgValue><ssdm name="sext_ln127"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.157:60 %in_data_2_load = load i4 %in_data_2_addr

]]></Node>
<StgValue><ssdm name="in_data_2_load"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="7" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc.157:61 %sext_ln128 = sext i3 %in_data_2_load

]]></Node>
<StgValue><ssdm name="sext_ln128"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.157:62 %m29 = mul i7 %sext_ln126_2, i7 %sext_ln128

]]></Node>
<StgValue><ssdm name="m29"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.157:63 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i7 %m29, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.157:67 %trunc_ln129_1 = trunc i7 %m24

]]></Node>
<StgValue><ssdm name="trunc_ln129_1"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="2">
<![CDATA[
fpga_resource_hint.for.inc.157:68 %sext_ln129 = sext i2 %trunc_ln129

]]></Node>
<StgValue><ssdm name="sext_ln129"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="4" op_0_bw="2">
<![CDATA[
fpga_resource_hint.for.inc.157:69 %sext_ln129_1 = sext i2 %trunc_ln129_1

]]></Node>
<StgValue><ssdm name="sext_ln129_1"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.157:70 %mul_ln129 = mul i4 %sext_ln129_1, i4 %sext_ln129

]]></Node>
<StgValue><ssdm name="mul_ln129"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.157:71 %specfucore_ln29 = specfucore void @_ssdm_op_SpecFUCore, i4 %mul_ln129, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln29"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="2" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.157:72 %m30 = trunc i4 %mul_ln129

]]></Node>
<StgValue><ssdm name="m30"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.157:77 %sext_ln131_1 = sext i7 %m29

]]></Node>
<StgValue><ssdm name="sext_ln131_1"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="3" op_0_bw="2">
<![CDATA[
fpga_resource_hint.for.inc.157:78 %sext_ln131_2 = sext i2 %m30

]]></Node>
<StgValue><ssdm name="sext_ln131_2"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.157:82 %m32 = mul i7 %sext_ln132_1, i7 %sext_ln132_2

]]></Node>
<StgValue><ssdm name="m32"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="4" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.157:83 %trunc_ln133 = trunc i6 %m19

]]></Node>
<StgValue><ssdm name="trunc_ln133"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="4" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc.157:84 %sext_ln133 = sext i3 %in_data_12_load

]]></Node>
<StgValue><ssdm name="sext_ln133"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.157:85 %m33 = add i4 %sext_ln133, i4 %trunc_ln133

]]></Node>
<StgValue><ssdm name="m33"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.157:87 %sext_ln134 = sext i4 %m25

]]></Node>
<StgValue><ssdm name="sext_ln134"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.inc.157:88 %m34 = add i8 %sext_ln134, i8 %trunc_ln134

]]></Node>
<StgValue><ssdm name="m34"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.157:89 %specfucore_ln33 = specfucore void @_ssdm_op_SpecFUCore, i8 %m34, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln33"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.157:91 %sext_ln135 = sext i7 %m32

]]></Node>
<StgValue><ssdm name="sext_ln135"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="5" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.157:92 %sext_ln135_1 = sext i4 %m33

]]></Node>
<StgValue><ssdm name="sext_ln135_1"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.inc.157:93 %sext_ln135_2 = sext i8 %m34

]]></Node>
<StgValue><ssdm name="sext_ln135_2"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="9" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc.157:95 %sext_ln136 = sext i5 %m26

]]></Node>
<StgValue><ssdm name="sext_ln136"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.157:96 %m35 = add i9 %sext_ln136, i9 %sext_ln127

]]></Node>
<StgValue><ssdm name="m35"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.157:97 %specfucore_ln34 = specfucore void @_ssdm_op_SpecFUCore, i9 %m35, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln34"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="4" op_0_bw="2">
<![CDATA[
fpga_resource_hint.for.inc.157:101 %sext_ln140 = sext i2 %m30

]]></Node>
<StgValue><ssdm name="sext_ln140"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.157:102 %m37 = mul i4 %sext_ln123, i4 %sext_ln140

]]></Node>
<StgValue><ssdm name="m37"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="5" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.157:103 %sext_ln141 = sext i4 %m37

]]></Node>
<StgValue><ssdm name="sext_ln141"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="5" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc.157:105 %sext_ln142 = sext i3 %in_data_12_load

]]></Node>
<StgValue><ssdm name="sext_ln142"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.inc.157:106 %m38 = add i5 %sext_ln142, i5 %sext_ln124

]]></Node>
<StgValue><ssdm name="m38"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.157:107 %specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i5 %m38, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln37"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc.157:109 %sext_ln144 = sext i5 %m38

]]></Node>
<StgValue><ssdm name="sext_ln144"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.157:111 %m39 = mul i6 %sext_ln144_1, i6 %sext_ln116

]]></Node>
<StgValue><ssdm name="m39"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.157:113 %mul_ln145 = mul i4 %sext_ln129, i4 %sext_ln129

]]></Node>
<StgValue><ssdm name="mul_ln145"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.157:114 %specfucore_ln39 = specfucore void @_ssdm_op_SpecFUCore, i4 %mul_ln145, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln39"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="2" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.157:115 %m40 = trunc i4 %mul_ln145

]]></Node>
<StgValue><ssdm name="m40"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="3" op_0_bw="2">
<![CDATA[
fpga_resource_hint.for.inc.157:117 %sext_ln146 = sext i2 %m40

]]></Node>
<StgValue><ssdm name="sext_ln146"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.157:125 %add_ln146_4 = add i9 %sext_ln135, i9 %m35

]]></Node>
<StgValue><ssdm name="add_ln146_4"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.157:128 %add_ln146_6 = add i9 %sext_ln127, i9 %sext_ln135_2

]]></Node>
<StgValue><ssdm name="add_ln146_6"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.157:129 %sext_ln146_3 = sext i9 %add_ln146_6

]]></Node>
<StgValue><ssdm name="sext_ln146_3"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.157:130 %add_ln146_7 = add i10 %sext_ln146_3, i10 %sext_ln131_1

]]></Node>
<StgValue><ssdm name="add_ln146_7"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.157:135 %add_ln146_10 = add i6 %sext_ln144, i6 %m39

]]></Node>
<StgValue><ssdm name="add_ln146_10"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.inc.157:137 %add_ln146_11 = add i8 %sext_ln126, i8 %sext_ln117

]]></Node>
<StgValue><ssdm name="add_ln146_11"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.inc.157:138 %add_ln146_12 = add i8 %add_ln146_11, i8 %sext_ln25

]]></Node>
<StgValue><ssdm name="add_ln146_12"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.inc.157:141 %add_ln146_14 = add i5 %sext_ln135_1, i5 %sext_ln141

]]></Node>
<StgValue><ssdm name="add_ln146_14"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.for.inc.157:144 %add_ln146_16 = add i3 %sext_ln146, i3 %sext_ln131_2

]]></Node>
<StgValue><ssdm name="add_ln146_16"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="4" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc.157:145 %sext_ln146_9 = sext i3 %add_ln146_16

]]></Node>
<StgValue><ssdm name="sext_ln146_9"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.157:146 %add_ln146_17 = add i4 %sext_ln146_9, i4 %sext_ln121

]]></Node>
<StgValue><ssdm name="add_ln146_17"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.157:161 %store_ln122 = store i7 %m24, i7 %add_i6356_phi

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.inc.157:163 %store_ln124 = store i5 %m26, i5 %phi_ln124

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
fpga_resource_hint.for.inc.157:165 %store_ln129 = store i2 %m30, i2 %phi_ln129

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.157:167 %store_ln133 = store i4 %m33, i4 %phi_ln133

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.157:168 %store_ln136 = store i9 %m35, i9 %add_i5493_phi

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.157:169 %store_ln140 = store i4 %m37, i4 %phi_ln140

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
fpga_resource_hint.for.inc.157:170 %store_ln145 = store i2 %m40, i2 %phi_ln145

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.157:171 %store_ln116 = store i6 %m20, i6 %mul_i6668_phi

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="264" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="4">
<![CDATA[
for.inc:0 %add_i5426_phi_load = load i4 %add_i5426_phi

]]></Node>
<StgValue><ssdm name="add_i5426_phi_load"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="11" op_0_bw="11">
<![CDATA[
for.inc:1 %mul_i6484_phi_load = load i11 %mul_i6484_phi

]]></Node>
<StgValue><ssdm name="mul_i6484_phi_load"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="4">
<![CDATA[
for.inc:2 %add_i6304_phi_load = load i4 %add_i6304_phi

]]></Node>
<StgValue><ssdm name="add_i6304_phi_load"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.157:18 %sext_ln118 = sext i6 %m20

]]></Node>
<StgValue><ssdm name="sext_ln118"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="6" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.157:49 %sext_ln126_1 = sext i4 %m25

]]></Node>
<StgValue><ssdm name="sext_ln126_1"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.157:50 %sext_ln130 = sext i4 %m25

]]></Node>
<StgValue><ssdm name="sext_ln130"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.157:74 %sext_ln130_1 = sext i9 %m21

]]></Node>
<StgValue><ssdm name="sext_ln130_1"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.157:75 %m31 = mul i10 %sext_ln130_1, i10 %sext_ln130

]]></Node>
<StgValue><ssdm name="m31"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="5" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.157:76 %sext_ln131 = sext i4 %m28

]]></Node>
<StgValue><ssdm name="sext_ln131"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.157:79 %sext_ln132 = sext i10 %m31

]]></Node>
<StgValue><ssdm name="sext_ln132"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.157:99 %tmp_4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %in_data_2_load, i1 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="5" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.157:100 %sext_ln138 = sext i4 %tmp_4

]]></Node>
<StgValue><ssdm name="sext_ln138"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.157:118 %add_ln146 = add i9 %sext_ln118, i9 %m21

]]></Node>
<StgValue><ssdm name="add_ln146"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="11" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.157:119 %sext_ln146_1 = sext i9 %add_ln146

]]></Node>
<StgValue><ssdm name="sext_ln146_1"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.inc.157:120 %add_ln146_1 = add i5 %sext_ln138, i5 %sext_ln131

]]></Node>
<StgValue><ssdm name="add_ln146_1"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="11" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc.157:121 %sext_ln146_2 = sext i5 %add_ln146_1

]]></Node>
<StgValue><ssdm name="sext_ln146_2"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.inc.157:122 %add_ln146_2 = add i11 %sext_ln146_2, i11 %m23

]]></Node>
<StgValue><ssdm name="add_ln146_2"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.inc.157:123 %add_ln146_3 = add i11 %add_ln146_2, i11 %sext_ln146_1

]]></Node>
<StgValue><ssdm name="add_ln146_3"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.157:125 %add_ln146_4 = add i9 %sext_ln135, i9 %m35

]]></Node>
<StgValue><ssdm name="add_ln146_4"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="11" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.157:126 %sext_ln146_5 = sext i9 %add_ln146_4

]]></Node>
<StgValue><ssdm name="sext_ln146_5"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.inc.157:127 %add_ln146_5 = add i11 %sext_ln146_5, i11 %sext_ln132

]]></Node>
<StgValue><ssdm name="add_ln146_5"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.157:131 %sext_ln146_12 = sext i10 %add_ln146_7

]]></Node>
<StgValue><ssdm name="sext_ln146_12"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.inc.157:132 %add_ln146_8 = add i11 %sext_ln146_12, i11 %add_ln146_5

]]></Node>
<StgValue><ssdm name="add_ln146_8"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.157:135 %add_ln146_10 = add i6 %sext_ln144, i6 %m39

]]></Node>
<StgValue><ssdm name="add_ln146_10"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.157:136 %sext_ln146_6 = sext i6 %add_ln146_10

]]></Node>
<StgValue><ssdm name="sext_ln146_6"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.inc.157:139 %sext_ln146_7 = sext i8 %add_ln146_12

]]></Node>
<StgValue><ssdm name="sext_ln146_7"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.157:140 %add_ln146_13 = add i9 %sext_ln146_7, i9 %sext_ln146_6

]]></Node>
<StgValue><ssdm name="add_ln146_13"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc.157:142 %sext_ln146_8 = sext i5 %add_ln146_14

]]></Node>
<StgValue><ssdm name="sext_ln146_8"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.157:143 %add_ln146_15 = add i6 %sext_ln146_8, i6 %sext_ln126_1

]]></Node>
<StgValue><ssdm name="add_ln146_15"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="6" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.157:147 %sext_ln146_10 = sext i4 %add_ln146_17

]]></Node>
<StgValue><ssdm name="sext_ln146_10"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.157:148 %add_ln146_18 = add i6 %sext_ln146_10, i6 %add_ln146_15

]]></Node>
<StgValue><ssdm name="add_ln146_18"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.157:149 %sext_ln146_11 = sext i6 %add_ln146_18

]]></Node>
<StgValue><ssdm name="sext_ln146_11"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.157:150 %add_ln146_19 = add i9 %sext_ln146_11, i9 %add_ln146_13

]]></Node>
<StgValue><ssdm name="add_ln146_19"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.157:162 %store_ln123 = store i4 %m25, i4 %add_i6304_phi

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.157:166 %store_ln130 = store i10 %m31, i10 %phi_ln130

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.157:172 %store_ln120 = store i11 %m23, i11 %mul_i6484_phi

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.157:173 %store_ln138 = store i4 %tmp_4, i4 %add_i5426_phi

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="301" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
for.inc:3 %m16_5 = load i18 %m16_1

]]></Node>
<StgValue><ssdm name="m16_5"/></StgValue>
</operation>

<operation id="302" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="4">
<![CDATA[
for.inc:5 %sext_ln1 = sext i4 %add_i5426_phi_load

]]></Node>
<StgValue><ssdm name="sext_ln1"/></StgValue>
</operation>

<operation id="303" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="4">
<![CDATA[
for.inc:6 %sext_ln1_1 = sext i4 %add_i6304_phi_load

]]></Node>
<StgValue><ssdm name="sext_ln1_1"/></StgValue>
</operation>

<operation id="304" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="11">
<![CDATA[
for.inc:7 %sext_ln1_2 = sext i11 %mul_i6484_phi_load

]]></Node>
<StgValue><ssdm name="sext_ln1_2"/></StgValue>
</operation>

<operation id="305" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="19" op_0_bw="18">
<![CDATA[
for.inc:8 %sext_ln1_3 = sext i18 %m16_5

]]></Node>
<StgValue><ssdm name="sext_ln1_3"/></StgValue>
</operation>

<operation id="306" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:9 %specpipeline_ln1 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_28

]]></Node>
<StgValue><ssdm name="specpipeline_ln1"/></StgValue>
</operation>

<operation id="307" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.157:1 %specpipeline_ln1 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_28

]]></Node>
<StgValue><ssdm name="specpipeline_ln1"/></StgValue>
</operation>

<operation id="308" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.157:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L_n1_1_L_n1_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="309" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.157:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="310" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.157:6 %specpipeline_ln1 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_28

]]></Node>
<StgValue><ssdm name="specpipeline_ln1"/></StgValue>
</operation>

<operation id="311" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.157:8 %specpipeline_ln2 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_28

]]></Node>
<StgValue><ssdm name="specpipeline_ln2"/></StgValue>
</operation>

<operation id="312" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.157:24 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="313" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.157:30 %rend270 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend270"/></StgValue>
</operation>

<operation id="314" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.157:39 %rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="315" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.157:45 %rend268 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin4

]]></Node>
<StgValue><ssdm name="rend268"/></StgValue>
</operation>

<operation id="316" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.157:58 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="317" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.157:64 %rend266 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend266"/></StgValue>
</operation>

<operation id="318" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.157:65 %rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="319" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.157:73 %rend264 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin6

]]></Node>
<StgValue><ssdm name="rend264"/></StgValue>
</operation>

<operation id="320" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.157:86 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="321" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.157:90 %rend262 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend262"/></StgValue>
</operation>

<operation id="322" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.157:94 %rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="323" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.157:98 %rend260 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin8

]]></Node>
<StgValue><ssdm name="rend260"/></StgValue>
</operation>

<operation id="324" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.157:104 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="325" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.157:108 %rend258 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend258"/></StgValue>
</operation>

<operation id="326" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.157:112 %rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5

]]></Node>
<StgValue><ssdm name="rbegin10"/></StgValue>
</operation>

<operation id="327" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.157:116 %rend256 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin10

]]></Node>
<StgValue><ssdm name="rend256"/></StgValue>
</operation>

<operation id="328" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.for.inc.157:124 %sext_ln146_4 = sext i11 %add_ln146_3

]]></Node>
<StgValue><ssdm name="sext_ln146_4"/></StgValue>
</operation>

<operation id="329" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.for.inc.157:133 %sext_ln146_13 = sext i11 %add_ln146_8

]]></Node>
<StgValue><ssdm name="sext_ln146_13"/></StgValue>
</operation>

<operation id="330" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.inc.157:134 %add_ln146_9 = add i12 %sext_ln146_13, i12 %sext_ln146_4

]]></Node>
<StgValue><ssdm name="add_ln146_9"/></StgValue>
</operation>

<operation id="331" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.157:151 %sext_ln146_14 = sext i9 %add_ln146_19

]]></Node>
<StgValue><ssdm name="sext_ln146_14"/></StgValue>
</operation>

<operation id="332" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.inc.157:152 %add_ln146_20 = add i12 %sext_ln146_14, i12 %add_ln146_9

]]></Node>
<StgValue><ssdm name="add_ln146_20"/></StgValue>
</operation>

<operation id="333" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="18" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc.157:153 %sext_ln146_15 = sext i12 %add_ln146_20

]]></Node>
<StgValue><ssdm name="sext_ln146_15"/></StgValue>
</operation>

<operation id="334" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.for.inc.157:154 %m16_23 = add i18 %m16_5, i18 %sext_ln146_15

]]></Node>
<StgValue><ssdm name="m16_23"/></StgValue>
</operation>

<operation id="335" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.157:158 %store_ln22 = store i18 %m16_23, i18 %m16_1

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.157:174 %br_ln114 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="337" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="7" op_0_bw="32">
<![CDATA[
for.cond.cleanup:0 %add_i5077_phi = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_i5077_phi"/></StgValue>
</operation>

<operation id="338" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="19" op_0_bw="32">
<![CDATA[
for.cond.cleanup:1 %m16_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m16_2"/></StgValue>
</operation>

<operation id="339" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="4" op_0_bw="32">
<![CDATA[
for.cond.cleanup:2 %i_s1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_s1_0"/></StgValue>
</operation>

<operation id="340" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="6" op_0_bw="6">
<![CDATA[
for.cond.cleanup:3 %mul_i6668_phi_load = load i6 %mul_i6668_phi

]]></Node>
<StgValue><ssdm name="mul_i6668_phi_load"/></StgValue>
</operation>

<operation id="341" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="9" op_0_bw="9">
<![CDATA[
for.cond.cleanup:4 %add_i5493_phi_load_1 = load i9 %add_i5493_phi

]]></Node>
<StgValue><ssdm name="add_i5493_phi_load_1"/></StgValue>
</operation>

<operation id="342" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="5" op_0_bw="5">
<![CDATA[
for.cond.cleanup:5 %phi_ln124_load = load i5 %phi_ln124

]]></Node>
<StgValue><ssdm name="phi_ln124_load"/></StgValue>
</operation>

<operation id="343" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="7" op_0_bw="9">
<![CDATA[
for.cond.cleanup:6 %empty_47 = trunc i9 %add_i5493_phi_load_1

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="344" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="13" op_0_bw="8">
<![CDATA[
for.cond.cleanup:7 %in_scalar_load_1_cast23 = sext i8 %in_scalar_load_1

]]></Node>
<StgValue><ssdm name="in_scalar_load_1_cast23"/></StgValue>
</operation>

<operation id="345" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="13" op_0_bw="5">
<![CDATA[
for.cond.cleanup:8 %phi_ln124_cast = sext i5 %phi_ln124_load

]]></Node>
<StgValue><ssdm name="phi_ln124_cast"/></StgValue>
</operation>

<operation id="346" st_id="10" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.cond.cleanup:9 %mul_i5012 = mul i13 %in_scalar_load_1_cast23, i13 %phi_ln124_cast

]]></Node>
<StgValue><ssdm name="mul_i5012"/></StgValue>
</operation>

<operation id="347" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="12" op_0_bw="13">
<![CDATA[
for.cond.cleanup:10 %m43 = trunc i13 %mul_i5012

]]></Node>
<StgValue><ssdm name="m43"/></StgValue>
</operation>

<operation id="348" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="4" op_0_bw="6">
<![CDATA[
for.cond.cleanup:11 %empty_48 = trunc i6 %mul_i6668_phi_load

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="349" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="7" op_0_bw="4">
<![CDATA[
for.cond.cleanup:12 %conv_i4979_cast = sext i4 %empty_48

]]></Node>
<StgValue><ssdm name="conv_i4979_cast"/></StgValue>
</operation>

<operation id="350" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="11" op_0_bw="8">
<![CDATA[
for.cond.cleanup:13 %in_scalar_load_cast = sext i8 %in_scalar_load

]]></Node>
<StgValue><ssdm name="in_scalar_load_cast"/></StgValue>
</operation>

<operation id="351" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="15" op_0_bw="12">
<![CDATA[
for.cond.cleanup:14 %sext_ln46 = sext i12 %m43

]]></Node>
<StgValue><ssdm name="sext_ln46"/></StgValue>
</operation>

<operation id="352" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="13" op_0_bw="12">
<![CDATA[
for.cond.cleanup:15 %sext_ln46_1 = sext i12 %m43

]]></Node>
<StgValue><ssdm name="sext_ln46_1"/></StgValue>
</operation>

<operation id="353" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.cond.cleanup:16 %store_ln149 = store i4 0, i4 %i_s1_0

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="354" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.cond.cleanup:17 %store_ln22 = store i19 %sext_ln1_3, i19 %m16_2

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="355" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
for.cond.cleanup:18 %br_ln149 = br void %for.inc261

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="356" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
for.inc261:0 %m16_7 = load i19 %m16_2

]]></Node>
<StgValue><ssdm name="m16_7"/></StgValue>
</operation>

<operation id="357" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc261:1 %i_s1_0_1 = load i4 %i_s1_0

]]></Node>
<StgValue><ssdm name="i_s1_0_1"/></StgValue>
</operation>

<operation id="358" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="19">
<![CDATA[
for.inc261:2 %sext_ln149 = sext i19 %m16_7

]]></Node>
<StgValue><ssdm name="sext_ln149"/></StgValue>
</operation>

<operation id="359" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc261:3 %icmp_ln149 = icmp_eq  i4 %i_s1_0_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln149"/></StgValue>
</operation>

<operation id="360" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc261:4 %add_ln149 = add i4 %i_s1_0_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln149"/></StgValue>
</operation>

<operation id="361" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc261:5 %br_ln149 = br i1 %icmp_ln149, void %fpga_resource_hint.for.inc261.149, void %for.cond.cleanup214

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="362" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc261.149:0 %zext_ln149 = zext i4 %i_s1_0_1

]]></Node>
<StgValue><ssdm name="zext_ln149"/></StgValue>
</operation>

<operation id="363" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc261.149:4 %in_data_14_addr = getelementptr i3 %in_data_14, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="in_data_14_addr"/></StgValue>
</operation>

<operation id="364" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc261.149:5 %in_data_14_load = load i4 %in_data_14_addr

]]></Node>
<StgValue><ssdm name="in_data_14_load"/></StgValue>
</operation>

<operation id="365" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc261.149:10 %specfucore_ln41 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_i5012, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln41"/></StgValue>
</operation>

<operation id="366" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc261.149:13 %in_data_0_addr = getelementptr i3 %in_data_0, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="in_data_0_addr"/></StgValue>
</operation>

<operation id="367" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc261.149:14 %in_data_0_load = load i4 %in_data_0_addr

]]></Node>
<StgValue><ssdm name="in_data_0_load"/></StgValue>
</operation>

<operation id="368" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc261.149:20 %in_data_8_addr = getelementptr i3 %in_data_8, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="in_data_8_addr"/></StgValue>
</operation>

<operation id="369" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc261.149:21 %in_data_8_load = load i4 %in_data_8_addr

]]></Node>
<StgValue><ssdm name="in_data_8_load"/></StgValue>
</operation>

<operation id="370" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc261.149:25 %in_data_4_addr = getelementptr i3 %in_data_4, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="in_data_4_addr"/></StgValue>
</operation>

<operation id="371" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc261.149:26 %in_data_4_load = load i4 %in_data_4_addr

]]></Node>
<StgValue><ssdm name="in_data_4_load"/></StgValue>
</operation>

<operation id="372" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc261.149:42 %store_ln149 = store i4 %add_ln149, i4 %i_s1_0

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="373" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="4" op_0_bw="32">
<![CDATA[
for.cond.cleanup214:0 %i_n2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_n2_0"/></StgValue>
</operation>

<operation id="374" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32">
<![CDATA[
for.cond.cleanup214:1 %m16_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m16_4"/></StgValue>
</operation>

<operation id="375" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32">
<![CDATA[
for.cond.cleanup214:2 %mul_i4703_lcssa_phi = alloca i32 1

]]></Node>
<StgValue><ssdm name="mul_i4703_lcssa_phi"/></StgValue>
</operation>

<operation id="376" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="6" op_0_bw="6">
<![CDATA[
for.cond.cleanup214:3 %mul_i6668_phi_load_1 = load i6 %mul_i6668_phi

]]></Node>
<StgValue><ssdm name="mul_i6668_phi_load_1"/></StgValue>
</operation>

<operation id="377" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="9" op_0_bw="9">
<![CDATA[
for.cond.cleanup214:4 %add_i6572_phi_load_1 = load i9 %add_i6572_phi

]]></Node>
<StgValue><ssdm name="add_i6572_phi_load_1"/></StgValue>
</operation>

<operation id="378" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="7" op_0_bw="9">
<![CDATA[
for.cond.cleanup214:5 %trunc_ln122_1 = trunc i9 %add_i6572_phi_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln122_1"/></StgValue>
</operation>

<operation id="379" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="9" op_0_bw="6">
<![CDATA[
for.cond.cleanup214:6 %conv_i4714_cast = sext i6 %mul_i6668_phi_load_1

]]></Node>
<StgValue><ssdm name="conv_i4714_cast"/></StgValue>
</operation>

<operation id="380" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="4" op_0_bw="8">
<![CDATA[
for.cond.cleanup214:7 %empty_49 = trunc i8 %in_scalar_load_1

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="381" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond.cleanup214:8 %store_ln22 = store i32 %sext_ln149, i32 %m16_4

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="382" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.cond.cleanup214:9 %store_ln158 = store i4 0, i4 %i_n2_0

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="383" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
for.cond.cleanup214:10 %br_ln158 = br void %L_n2_2

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="384" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc261.149:5 %in_data_14_load = load i4 %in_data_14_addr

]]></Node>
<StgValue><ssdm name="in_data_14_load"/></StgValue>
</operation>

<operation id="385" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="7" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc261.149:6 %sext_ln150 = sext i3 %in_data_14_load

]]></Node>
<StgValue><ssdm name="sext_ln150"/></StgValue>
</operation>

<operation id="386" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc261.149:7 %m42 = add i7 %empty_47, i7 %sext_ln150

]]></Node>
<StgValue><ssdm name="m42"/></StgValue>
</operation>

<operation id="387" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc261.149:8 %sext_ln151 = sext i7 %m42

]]></Node>
<StgValue><ssdm name="sext_ln151"/></StgValue>
</operation>

<operation id="388" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc261.149:14 %in_data_0_load = load i4 %in_data_0_addr

]]></Node>
<StgValue><ssdm name="in_data_0_load"/></StgValue>
</operation>

<operation id="389" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="7" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc261.149:15 %sext_ln153 = sext i3 %in_data_0_load

]]></Node>
<StgValue><ssdm name="sext_ln153"/></StgValue>
</operation>

<operation id="390" st_id="12" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc261.149:16 %mul_ln153 = mul i7 %conv_i4979_cast, i7 %sext_ln153

]]></Node>
<StgValue><ssdm name="mul_ln153"/></StgValue>
</operation>

<operation id="391" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc261.149:17 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln153, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="392" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="4" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc261.149:18 %m44 = trunc i7 %mul_ln153

]]></Node>
<StgValue><ssdm name="m44"/></StgValue>
</operation>

<operation id="393" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc261.149:21 %in_data_8_load = load i4 %in_data_8_addr

]]></Node>
<StgValue><ssdm name="in_data_8_load"/></StgValue>
</operation>

<operation id="394" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc261.149:22 %sext_ln154 = sext i3 %in_data_8_load

]]></Node>
<StgValue><ssdm name="sext_ln154"/></StgValue>
</operation>

<operation id="395" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.inc261.149:23 %m45 = add i8 %in_scalar_load_1, i8 %sext_ln154

]]></Node>
<StgValue><ssdm name="m45"/></StgValue>
</operation>

<operation id="396" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc261.149:26 %in_data_4_load = load i4 %in_data_4_addr

]]></Node>
<StgValue><ssdm name="in_data_4_load"/></StgValue>
</operation>

<operation id="397" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="11" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc261.149:27 %sext_ln155 = sext i3 %in_data_4_load

]]></Node>
<StgValue><ssdm name="sext_ln155"/></StgValue>
</operation>

<operation id="398" st_id="12" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.inc261.149:28 %m46 = mul i11 %in_scalar_load_cast, i11 %sext_ln155

]]></Node>
<StgValue><ssdm name="m46"/></StgValue>
</operation>

<operation id="399" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc261.149:29 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i11 %m46, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="400" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc261.149:31 %sext_ln156 = sext i4 %m44

]]></Node>
<StgValue><ssdm name="sext_ln156"/></StgValue>
</operation>

<operation id="401" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.inc261.149:35 %add_ln156_1 = add i8 %sext_ln151, i8 %sext_ln156

]]></Node>
<StgValue><ssdm name="add_ln156_1"/></StgValue>
</operation>

<operation id="402" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc261.149:44 %store_ln150 = store i7 %m42, i7 %add_i5077_phi

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="403" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.inc261.149:32 %sext_ln156_1 = sext i8 %m45

]]></Node>
<StgValue><ssdm name="sext_ln156_1"/></StgValue>
</operation>

<operation id="404" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="13" op_0_bw="11">
<![CDATA[
fpga_resource_hint.for.inc261.149:33 %sext_ln156_2 = sext i11 %m46

]]></Node>
<StgValue><ssdm name="sext_ln156_2"/></StgValue>
</operation>

<operation id="405" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.inc261.149:34 %add_ln156 = add i13 %sext_ln46_1, i13 %sext_ln156_2

]]></Node>
<StgValue><ssdm name="add_ln156"/></StgValue>
</operation>

<operation id="406" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.inc261.149:36 %sext_ln156_3 = sext i8 %add_ln156_1

]]></Node>
<StgValue><ssdm name="sext_ln156_3"/></StgValue>
</operation>

<operation id="407" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.inc261.149:37 %add_ln156_2 = add i9 %sext_ln156_3, i9 %sext_ln156_1

]]></Node>
<StgValue><ssdm name="add_ln156_2"/></StgValue>
</operation>

<operation id="408" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="13" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc261.149:38 %sext_ln156_4 = sext i9 %add_ln156_2

]]></Node>
<StgValue><ssdm name="sext_ln156_4"/></StgValue>
</operation>

<operation id="409" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.inc261.149:39 %add_ln156_3 = add i13 %sext_ln156_4, i13 %add_ln156

]]></Node>
<StgValue><ssdm name="add_ln156_3"/></StgValue>
</operation>

<operation id="410" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="19" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc261.149:40 %sext_ln156_5 = sext i13 %add_ln156_3

]]></Node>
<StgValue><ssdm name="sext_ln156_5"/></StgValue>
</operation>

<operation id="411" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.for.inc261.149:41 %m16 = add i19 %m16_7, i19 %sext_ln156_5

]]></Node>
<StgValue><ssdm name="m16"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="412" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.inc261.149:1 %specpipeline_ln3 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_28

]]></Node>
<StgValue><ssdm name="specpipeline_ln3"/></StgValue>
</operation>

<operation id="413" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.for.inc261.149:2 %speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln22"/></StgValue>
</operation>

<operation id="414" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc261.149:3 %specloopname_ln149 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38

]]></Node>
<StgValue><ssdm name="specloopname_ln149"/></StgValue>
</operation>

<operation id="415" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc261.149:9 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="416" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc261.149:11 %rend276 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend276"/></StgValue>
</operation>

<operation id="417" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc261.149:12 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="418" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc261.149:19 %rend274 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend274"/></StgValue>
</operation>

<operation id="419" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc261.149:24 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="420" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc261.149:30 %rend272 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend272"/></StgValue>
</operation>

<operation id="421" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="19" op_1_bw="19" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc261.149:43 %store_ln22 = store i19 %m16, i19 %m16_2

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="422" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.for.inc261.149:45 %br_ln149 = br void %for.inc261

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="423" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
L_n2_2:0 %i_n2_0_1 = load i4 %i_n2_0

]]></Node>
<StgValue><ssdm name="i_n2_0_1"/></StgValue>
</operation>

<operation id="424" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
L_n2_2:1 %m16_9 = load i32 %m16_4

]]></Node>
<StgValue><ssdm name="m16_9"/></StgValue>
</operation>

<operation id="425" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
L_n2_2:2 %icmp_ln158 = icmp_eq  i4 %i_n2_0_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln158"/></StgValue>
</operation>

<operation id="426" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
L_n2_2:3 %i_n2_0_2 = add i4 %i_n2_0_1, i4 1

]]></Node>
<StgValue><ssdm name="i_n2_0_2"/></StgValue>
</operation>

<operation id="427" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
L_n2_2:4 %br_ln158 = br i1 %icmp_ln158, void %L_n2_2.split, void %for.cond.cleanup266

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="428" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
L_n2_2.split:0 %specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_28

]]></Node>
<StgValue><ssdm name="specpipeline_ln4"/></StgValue>
</operation>

<operation id="429" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
L_n2_2.split:1 %speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln22"/></StgValue>
</operation>

<operation id="430" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
L_n2_2.split:2 %specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37

]]></Node>
<StgValue><ssdm name="specloopname_ln158"/></StgValue>
</operation>

<operation id="431" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0">
<![CDATA[
L_n2_2.split:3 %br_ln159 = br void %for.inc291

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="432" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="4" op_0_bw="32">
<![CDATA[
for.cond.cleanup266:0 %i_n3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_n3_0"/></StgValue>
</operation>

<operation id="433" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32">
<![CDATA[
for.cond.cleanup266:1 %m16_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m16_6"/></StgValue>
</operation>

<operation id="434" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32">
<![CDATA[
for.cond.cleanup266:2 %mul_i4387_lcssa_phi = alloca i32 1

]]></Node>
<StgValue><ssdm name="mul_i4387_lcssa_phi"/></StgValue>
</operation>

<operation id="435" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="32">
<![CDATA[
for.cond.cleanup266:3 %mul_i4506_lcssa_phi = alloca i32 1

]]></Node>
<StgValue><ssdm name="mul_i4506_lcssa_phi"/></StgValue>
</operation>

<operation id="436" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32">
<![CDATA[
for.cond.cleanup266:4 %mul_i3908_lcssa_phi = alloca i32 1

]]></Node>
<StgValue><ssdm name="mul_i3908_lcssa_phi"/></StgValue>
</operation>

<operation id="437" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="32">
<![CDATA[
for.cond.cleanup266:5 %add_i4161_lcssa_phi = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_i4161_lcssa_phi"/></StgValue>
</operation>

<operation id="438" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup266:13 %in_scalar_addr_4 = getelementptr i8 %in_scalar, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="in_scalar_addr_4"/></StgValue>
</operation>

<operation id="439" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="4">
<![CDATA[
for.cond.cleanup266:14 %in_scalar_load_4 = load i4 %in_scalar_addr_4

]]></Node>
<StgValue><ssdm name="in_scalar_load_4"/></StgValue>
</operation>

<operation id="440" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond.cleanup266:45 %store_ln22 = store i32 %m16_9, i32 %m16_6

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="441" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.cond.cleanup266:46 %store_ln166 = store i4 0, i4 %i_n3_0

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="442" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc291:0 %i_n2_1 = phi i4 0, void %L_n2_2.split, i4 %add_ln159, void %for.inc291.split

]]></Node>
<StgValue><ssdm name="i_n2_1"/></StgValue>
</operation>

<operation id="443" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc291:1 %icmp_ln159 = icmp_eq  i4 %i_n2_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln159"/></StgValue>
</operation>

<operation id="444" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc291:2 %add_ln159 = add i4 %i_n2_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln159"/></StgValue>
</operation>

<operation id="445" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc291:3 %br_ln159 = br i1 %icmp_ln159, void %for.inc291.split, void %for.inc294

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="446" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="4">
<![CDATA[
for.inc291.split:1 %zext_ln159 = zext i4 %i_n2_1

]]></Node>
<StgValue><ssdm name="zext_ln159"/></StgValue>
</operation>

<operation id="447" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc291.split:5 %in_data_2_addr_1 = getelementptr i3 %in_data_2, i64 0, i64 %zext_ln159

]]></Node>
<StgValue><ssdm name="in_data_2_addr_1"/></StgValue>
</operation>

<operation id="448" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="3" op_0_bw="4">
<![CDATA[
for.inc291.split:6 %in_data_2_load_1 = load i4 %in_data_2_addr_1

]]></Node>
<StgValue><ssdm name="in_data_2_load_1"/></StgValue>
</operation>

<operation id="449" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc291.split:12 %in_data_6_addr_1 = getelementptr i3 %in_data_6, i64 0, i64 %zext_ln159

]]></Node>
<StgValue><ssdm name="in_data_6_addr_1"/></StgValue>
</operation>

<operation id="450" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="3" op_0_bw="4">
<![CDATA[
for.inc291.split:13 %in_data_6_load_1 = load i4 %in_data_6_addr_1

]]></Node>
<StgValue><ssdm name="in_data_6_load_1"/></StgValue>
</operation>

<operation id="451" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc294:0 %store_ln158 = store i4 %i_n2_0_2, i4 %i_n2_0

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="452" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
for.inc294:1 %br_ln158 = br void %L_n2_2

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="453" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="3" op_0_bw="4">
<![CDATA[
for.inc291.split:6 %in_data_2_load_1 = load i4 %in_data_2_addr_1

]]></Node>
<StgValue><ssdm name="in_data_2_load_1"/></StgValue>
</operation>

<operation id="454" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="9" op_0_bw="3">
<![CDATA[
for.inc291.split:7 %sext_ln160 = sext i3 %in_data_2_load_1

]]></Node>
<StgValue><ssdm name="sext_ln160"/></StgValue>
</operation>

<operation id="455" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc291.split:8 %mul_ln160 = mul i9 %conv_i4714_cast, i9 %sext_ln160

]]></Node>
<StgValue><ssdm name="mul_ln160"/></StgValue>
</operation>

<operation id="456" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="9">
<![CDATA[
for.inc291.split:9 %sext_ln160_1 = sext i9 %mul_ln160

]]></Node>
<StgValue><ssdm name="sext_ln160_1"/></StgValue>
</operation>

<operation id="457" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="6" op_0_bw="9">
<![CDATA[
for.inc291.split:10 %m49 = trunc i9 %mul_ln160

]]></Node>
<StgValue><ssdm name="m49"/></StgValue>
</operation>

<operation id="458" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="7" op_0_bw="6">
<![CDATA[
for.inc291.split:11 %sext_ln162_1 = sext i6 %m49

]]></Node>
<StgValue><ssdm name="sext_ln162_1"/></StgValue>
</operation>

<operation id="459" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="3" op_0_bw="4">
<![CDATA[
for.inc291.split:13 %in_data_6_load_1 = load i4 %in_data_6_addr_1

]]></Node>
<StgValue><ssdm name="in_data_6_load_1"/></StgValue>
</operation>

<operation id="460" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="4" op_0_bw="3">
<![CDATA[
for.inc291.split:14 %sext_ln162 = sext i3 %in_data_6_load_1

]]></Node>
<StgValue><ssdm name="sext_ln162"/></StgValue>
</operation>

<operation id="461" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc291.split:15 %m50 = mul i4 %empty_49, i4 %sext_ln162

]]></Node>
<StgValue><ssdm name="m50"/></StgValue>
</operation>

<operation id="462" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="7" op_0_bw="4">
<![CDATA[
for.inc291.split:16 %sext_ln163 = sext i4 %m50

]]></Node>
<StgValue><ssdm name="sext_ln163"/></StgValue>
</operation>

<operation id="463" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc291.split:17 %add_ln163 = add i7 %sext_ln163, i7 %sext_ln162_1

]]></Node>
<StgValue><ssdm name="add_ln163"/></StgValue>
</operation>

<operation id="464" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc291.split:20 %store_ln160 = store i32 %sext_ln160_1, i32 %mul_i4703_lcssa_phi

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="465" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc291.split:0 %m16_4_load = load i32 %m16_4

]]></Node>
<StgValue><ssdm name="m16_4_load"/></StgValue>
</operation>

<operation id="466" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc291.split:2 %specpipeline_ln5 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_28

]]></Node>
<StgValue><ssdm name="specpipeline_ln5"/></StgValue>
</operation>

<operation id="467" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc291.split:3 %speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln22"/></StgValue>
</operation>

<operation id="468" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc291.split:4 %specloopname_ln159 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36

]]></Node>
<StgValue><ssdm name="specloopname_ln159"/></StgValue>
</operation>

<operation id="469" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="7">
<![CDATA[
for.inc291.split:18 %sext_ln163_1 = sext i7 %add_ln163

]]></Node>
<StgValue><ssdm name="sext_ln163_1"/></StgValue>
</operation>

<operation id="470" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc291.split:19 %m16_13 = add i32 %m16_4_load, i32 %sext_ln163_1

]]></Node>
<StgValue><ssdm name="m16_13"/></StgValue>
</operation>

<operation id="471" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc291.split:21 %store_ln22 = store i32 %m16_13, i32 %m16_4

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="472" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
for.inc291.split:22 %br_ln159 = br void %for.inc291

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="473" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="4">
<![CDATA[
for.cond.cleanup266:14 %in_scalar_load_4 = load i4 %in_scalar_addr_4

]]></Node>
<StgValue><ssdm name="in_scalar_load_4"/></StgValue>
</operation>

<operation id="474" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup266:30 %in_scalar_addr_5 = getelementptr i8 %in_scalar, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="in_scalar_addr_5"/></StgValue>
</operation>

<operation id="475" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="4">
<![CDATA[
for.cond.cleanup266:31 %in_scalar_load_5 = load i4 %in_scalar_addr_5

]]></Node>
<StgValue><ssdm name="in_scalar_load_5"/></StgValue>
</operation>

<operation id="476" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup266:36 %in_scalar_addr_6 = getelementptr i8 %in_scalar, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="in_scalar_addr_6"/></StgValue>
</operation>

<operation id="477" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="4">
<![CDATA[
for.cond.cleanup266:37 %in_scalar_load_6 = load i4 %in_scalar_addr_6

]]></Node>
<StgValue><ssdm name="in_scalar_load_6"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="478" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32">
<![CDATA[
for.cond.cleanup266:6 %mul_i4703_lcssa_phi_load = load i32 %mul_i4703_lcssa_phi

]]></Node>
<StgValue><ssdm name="mul_i4703_lcssa_phi_load"/></StgValue>
</operation>

<operation id="479" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="2" op_0_bw="2">
<![CDATA[
for.cond.cleanup266:7 %phi_ln145_load_1 = load i2 %phi_ln145

]]></Node>
<StgValue><ssdm name="phi_ln145_load_1"/></StgValue>
</operation>

<operation id="480" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="4" op_0_bw="4">
<![CDATA[
for.cond.cleanup266:8 %phi_ln140_load = load i4 %phi_ln140

]]></Node>
<StgValue><ssdm name="phi_ln140_load"/></StgValue>
</operation>

<operation id="481" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="2" op_0_bw="2">
<![CDATA[
for.cond.cleanup266:9 %phi_ln129_load = load i2 %phi_ln129

]]></Node>
<StgValue><ssdm name="phi_ln129_load"/></StgValue>
</operation>

<operation id="482" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="7" op_0_bw="7">
<![CDATA[
for.cond.cleanup266:10 %add_i6356_phi_load = load i7 %add_i6356_phi

]]></Node>
<StgValue><ssdm name="add_i6356_phi_load"/></StgValue>
</operation>

<operation id="483" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="3" op_0_bw="3">
<![CDATA[
for.cond.cleanup266:11 %phi_ln119_load = load i3 %phi_ln119

]]></Node>
<StgValue><ssdm name="phi_ln119_load"/></StgValue>
</operation>

<operation id="484" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="6" op_0_bw="32">
<![CDATA[
for.cond.cleanup266:12 %trunc_ln160 = trunc i32 %mul_i4703_lcssa_phi_load

]]></Node>
<StgValue><ssdm name="trunc_ln160"/></StgValue>
</operation>

<operation id="485" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="9" op_0_bw="8">
<![CDATA[
for.cond.cleanup266:15 %in_scalar_load_4_cast = sext i8 %in_scalar_load_4

]]></Node>
<StgValue><ssdm name="in_scalar_load_4_cast"/></StgValue>
</operation>

<operation id="486" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="2" op_0_bw="4">
<![CDATA[
for.cond.cleanup266:16 %empty_50 = trunc i4 %add_i6304_phi_load

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="487" st_id="20" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.cond.cleanup266:17 %m55 = mul i2 %empty_50, i2 %empty_50

]]></Node>
<StgValue><ssdm name="m55"/></StgValue>
</operation>

<operation id="488" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="6">
<![CDATA[
for.cond.cleanup266:18 %trunc_ln160_cast = sext i6 %trunc_ln160

]]></Node>
<StgValue><ssdm name="trunc_ln160_cast"/></StgValue>
</operation>

<operation id="489" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="2">
<![CDATA[
for.cond.cleanup266:19 %trunc_ln129_cast = sext i2 %phi_ln129_load

]]></Node>
<StgValue><ssdm name="trunc_ln129_cast"/></StgValue>
</operation>

<operation id="490" st_id="20" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.cond.cleanup266:20 %mul_i4343 = mul i8 %trunc_ln160_cast, i8 %trunc_ln129_cast

]]></Node>
<StgValue><ssdm name="mul_i4343"/></StgValue>
</operation>

<operation id="491" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="6" op_0_bw="8">
<![CDATA[
for.cond.cleanup266:21 %m57 = trunc i8 %mul_i4343

]]></Node>
<StgValue><ssdm name="m57"/></StgValue>
</operation>

<operation id="492" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="4" op_0_bw="2">
<![CDATA[
for.cond.cleanup266:22 %m55_cast = sext i2 %m55

]]></Node>
<StgValue><ssdm name="m55_cast"/></StgValue>
</operation>

<operation id="493" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="7" op_0_bw="6">
<![CDATA[
for.cond.cleanup266:23 %mul_i4343_cast_cast = sext i6 %m57

]]></Node>
<StgValue><ssdm name="mul_i4343_cast_cast"/></StgValue>
</operation>

<operation id="494" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="4" op_0_bw="2">
<![CDATA[
for.cond.cleanup266:24 %phi_ln145_cast = sext i2 %phi_ln145_load_1

]]></Node>
<StgValue><ssdm name="phi_ln145_cast"/></StgValue>
</operation>

<operation id="495" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="7" op_0_bw="2">
<![CDATA[
for.cond.cleanup266:25 %conv3_i_i4149133_cast_cast_cast = sext i2 %phi_ln145_load_1

]]></Node>
<StgValue><ssdm name="conv3_i_i4149133_cast_cast_cast"/></StgValue>
</operation>

<operation id="496" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="7">
<![CDATA[
for.cond.cleanup266:26 %conv3_i_i4149133_cast_cast_cast_cast = zext i7 %conv3_i_i4149133_cast_cast_cast

]]></Node>
<StgValue><ssdm name="conv3_i_i4149133_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="497" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="7" op_0_bw="3">
<![CDATA[
for.cond.cleanup266:27 %conv_i6325_phi_cast = sext i3 %phi_ln119_load

]]></Node>
<StgValue><ssdm name="conv_i6325_phi_cast"/></StgValue>
</operation>

<operation id="498" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="5" op_0_bw="7">
<![CDATA[
for.cond.cleanup266:28 %empty_51 = trunc i7 %add_i6356_phi_load

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="499" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="5">
<![CDATA[
for.cond.cleanup266:29 %conv_i3929_cast = sext i5 %empty_51

]]></Node>
<StgValue><ssdm name="conv_i3929_cast"/></StgValue>
</operation>

<operation id="500" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="4">
<![CDATA[
for.cond.cleanup266:31 %in_scalar_load_5 = load i4 %in_scalar_addr_5

]]></Node>
<StgValue><ssdm name="in_scalar_load_5"/></StgValue>
</operation>

<operation id="501" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="12" op_0_bw="8">
<![CDATA[
for.cond.cleanup266:32 %in_scalar_load_5_cast = sext i8 %in_scalar_load_5

]]></Node>
<StgValue><ssdm name="in_scalar_load_5_cast"/></StgValue>
</operation>

<operation id="502" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="12" op_0_bw="4">
<![CDATA[
for.cond.cleanup266:33 %trunc_ln140_cast = sext i4 %phi_ln140_load

]]></Node>
<StgValue><ssdm name="trunc_ln140_cast"/></StgValue>
</operation>

<operation id="503" st_id="20" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.cond.cleanup266:34 %mul_i3800 = mul i12 %in_scalar_load_5_cast, i12 %trunc_ln140_cast

]]></Node>
<StgValue><ssdm name="mul_i3800"/></StgValue>
</operation>

<operation id="504" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="10" op_0_bw="12">
<![CDATA[
for.cond.cleanup266:35 %m64 = trunc i12 %mul_i3800

]]></Node>
<StgValue><ssdm name="m64"/></StgValue>
</operation>

<operation id="505" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="4">
<![CDATA[
for.cond.cleanup266:37 %in_scalar_load_6 = load i4 %in_scalar_addr_6

]]></Node>
<StgValue><ssdm name="in_scalar_load_6"/></StgValue>
</operation>

<operation id="506" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="3" op_0_bw="8">
<![CDATA[
for.cond.cleanup266:38 %empty_52 = trunc i8 %in_scalar_load_6

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="507" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="3" op_0_bw="8">
<![CDATA[
for.cond.cleanup266:39 %empty_53 = trunc i8 %mul_i4343

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="508" st_id="20" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond.cleanup266:40 %m65 = mul i3 %empty_52, i3 %empty_53

]]></Node>
<StgValue><ssdm name="m65"/></StgValue>
</operation>

<operation id="509" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="11" op_0_bw="10">
<![CDATA[
for.cond.cleanup266:41 %m64_cast = sext i10 %m64

]]></Node>
<StgValue><ssdm name="m64_cast"/></StgValue>
</operation>

<operation id="510" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="4" op_0_bw="3">
<![CDATA[
for.cond.cleanup266:42 %sext_ln22 = sext i3 %m65

]]></Node>
<StgValue><ssdm name="sext_ln22"/></StgValue>
</operation>

<operation id="511" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.cond.cleanup266:43 %add_ln185_8 = add i4 %sext_ln22, i4 %m55_cast

]]></Node>
<StgValue><ssdm name="add_ln185_8"/></StgValue>
</operation>

<operation id="512" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="6" op_0_bw="4">
<![CDATA[
for.cond.cleanup266:44 %sext_ln185_5 = sext i4 %add_ln185_8

]]></Node>
<StgValue><ssdm name="sext_ln185_5"/></StgValue>
</operation>

<operation id="513" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
for.cond.cleanup266:47 %br_ln166 = br void %L_n3_2

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="514" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
L_n3_2:0 %i_n3_0_1 = load i4 %i_n3_0

]]></Node>
<StgValue><ssdm name="i_n3_0_1"/></StgValue>
</operation>

<operation id="515" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
L_n3_2:1 %m16_12 = load i32 %m16_6

]]></Node>
<StgValue><ssdm name="m16_12"/></StgValue>
</operation>

<operation id="516" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
L_n3_2:2 %icmp_ln166 = icmp_eq  i4 %i_n3_0_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln166"/></StgValue>
</operation>

<operation id="517" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
L_n3_2:3 %i_n3_0_2 = add i4 %i_n3_0_1, i4 1

]]></Node>
<StgValue><ssdm name="i_n3_0_2"/></StgValue>
</operation>

<operation id="518" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
L_n3_2:4 %br_ln166 = br i1 %icmp_ln166, void %L_n3_2.split, void %for.cond.cleanup299

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="519" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
L_n3_2.split:0 %specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_28

]]></Node>
<StgValue><ssdm name="specpipeline_ln6"/></StgValue>
</operation>

<operation id="520" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
L_n3_2.split:1 %speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln22"/></StgValue>
</operation>

<operation id="521" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
L_n3_2.split:2 %specloopname_ln166 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35

]]></Node>
<StgValue><ssdm name="specloopname_ln166"/></StgValue>
</operation>

<operation id="522" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0">
<![CDATA[
L_n3_2.split:3 %br_ln167 = br void %for.inc416

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="523" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="15" op_0_bw="32">
<![CDATA[
for.cond.cleanup299:0 %mul_i3533_phi = alloca i32 1

]]></Node>
<StgValue><ssdm name="mul_i3533_phi"/></StgValue>
</operation>

<operation id="524" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="4" op_0_bw="32">
<![CDATA[
for.cond.cleanup299:1 %add_i2039_phi = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_i2039_phi"/></StgValue>
</operation>

<operation id="525" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="32">
<![CDATA[
for.cond.cleanup299:2 %add_i2636_phi = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_i2636_phi"/></StgValue>
</operation>

<operation id="526" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="4" op_0_bw="32">
<![CDATA[
for.cond.cleanup299:3 %phi_ln193 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_ln193"/></StgValue>
</operation>

<operation id="527" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="8" op_0_bw="32">
<![CDATA[
for.cond.cleanup299:4 %phi_ln190 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_ln190"/></StgValue>
</operation>

<operation id="528" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32">
<![CDATA[
for.cond.cleanup299:5 %m16_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m16_10"/></StgValue>
</operation>

<operation id="529" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="4" op_0_bw="32">
<![CDATA[
for.cond.cleanup299:6 %i_n4_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_n4_1"/></StgValue>
</operation>

<operation id="530" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="7" op_0_bw="32">
<![CDATA[
for.cond.cleanup299:7 %indvar_flatten6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="531" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32">
<![CDATA[
for.cond.cleanup299:8 %mul_i4387_lcssa_phi_load_1 = load i32 %mul_i4387_lcssa_phi

]]></Node>
<StgValue><ssdm name="mul_i4387_lcssa_phi_load_1"/></StgValue>
</operation>

<operation id="532" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="8">
<![CDATA[
for.cond.cleanup299:9 %mul_i4506_lcssa_phi_load = load i8 %mul_i4506_lcssa_phi

]]></Node>
<StgValue><ssdm name="mul_i4506_lcssa_phi_load"/></StgValue>
</operation>

<operation id="533" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="8" op_0_bw="8">
<![CDATA[
for.cond.cleanup299:10 %add_i4161_lcssa_phi_load = load i8 %add_i4161_lcssa_phi

]]></Node>
<StgValue><ssdm name="add_i4161_lcssa_phi_load"/></StgValue>
</operation>

<operation id="534" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="7" op_0_bw="7">
<![CDATA[
for.cond.cleanup299:11 %add_i5077_phi_load = load i7 %add_i5077_phi

]]></Node>
<StgValue><ssdm name="add_i5077_phi_load"/></StgValue>
</operation>

<operation id="535" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="2" op_0_bw="2">
<![CDATA[
for.cond.cleanup299:12 %phi_ln145_load = load i2 %phi_ln145

]]></Node>
<StgValue><ssdm name="phi_ln145_load"/></StgValue>
</operation>

<operation id="536" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="9" op_0_bw="9">
<![CDATA[
for.cond.cleanup299:13 %add_i5493_phi_load_2 = load i9 %add_i5493_phi

]]></Node>
<StgValue><ssdm name="add_i5493_phi_load_2"/></StgValue>
</operation>

<operation id="537" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="4" op_0_bw="4">
<![CDATA[
for.cond.cleanup299:14 %phi_ln133_load = load i4 %phi_ln133

]]></Node>
<StgValue><ssdm name="phi_ln133_load"/></StgValue>
</operation>

<operation id="538" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="7" op_0_bw="7">
<![CDATA[
for.cond.cleanup299:15 %add_i6356_phi_load_1 = load i7 %add_i6356_phi

]]></Node>
<StgValue><ssdm name="add_i6356_phi_load_1"/></StgValue>
</operation>

<operation id="539" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="3" op_0_bw="3">
<![CDATA[
for.cond.cleanup299:16 %phi_ln119_load_1 = load i3 %phi_ln119

]]></Node>
<StgValue><ssdm name="phi_ln119_load_1"/></StgValue>
</operation>

<operation id="540" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="7" op_0_bw="8">
<![CDATA[
for.cond.cleanup299:17 %trunc_ln177 = trunc i8 %add_i4161_lcssa_phi_load

]]></Node>
<StgValue><ssdm name="trunc_ln177"/></StgValue>
</operation>

<operation id="541" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="8" op_0_bw="7">
<![CDATA[
for.cond.cleanup299:18 %add_i5077_phi_cast = sext i7 %add_i5077_phi_load

]]></Node>
<StgValue><ssdm name="add_i5077_phi_cast"/></StgValue>
</operation>

<operation id="542" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="15" op_0_bw="7">
<![CDATA[
for.cond.cleanup299:19 %add_i6356_phi_cast37 = sext i7 %add_i6356_phi_load_1

]]></Node>
<StgValue><ssdm name="add_i6356_phi_cast37"/></StgValue>
</operation>

<operation id="543" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="6" op_0_bw="8">
<![CDATA[
for.cond.cleanup299:20 %empty_54 = trunc i8 %in_scalar_load_1

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="544" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="9" op_0_bw="6">
<![CDATA[
for.cond.cleanup299:21 %conv_i3502_cast112 = sext i6 %empty_54

]]></Node>
<StgValue><ssdm name="conv_i3502_cast112"/></StgValue>
</operation>

<operation id="545" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="12" op_0_bw="6">
<![CDATA[
for.cond.cleanup299:22 %conv_i3502_cast = sext i6 %empty_54

]]></Node>
<StgValue><ssdm name="conv_i3502_cast"/></StgValue>
</operation>

<operation id="546" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="5" op_0_bw="8">
<![CDATA[
for.cond.cleanup299:23 %empty_55 = trunc i8 %in_scalar_load_2

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="547" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="5" op_0_bw="3">
<![CDATA[
for.cond.cleanup299:24 %conv_i3211 = sext i3 %phi_ln119_load_1

]]></Node>
<StgValue><ssdm name="conv_i3211"/></StgValue>
</operation>

<operation id="548" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.cond.cleanup299:25 %m73 = add i5 %empty_55, i5 %conv_i3211

]]></Node>
<StgValue><ssdm name="m73"/></StgValue>
</operation>

<operation id="549" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="7" op_0_bw="5">
<![CDATA[
for.cond.cleanup299:26 %m73_cast = sext i5 %m73

]]></Node>
<StgValue><ssdm name="m73_cast"/></StgValue>
</operation>

<operation id="550" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="6" op_0_bw="8">
<![CDATA[
for.cond.cleanup299:27 %empty_56 = trunc i8 %in_scalar_load_2

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="551" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="12" op_0_bw="6">
<![CDATA[
for.cond.cleanup299:28 %conv_i3154_cast = sext i6 %empty_56

]]></Node>
<StgValue><ssdm name="conv_i3154_cast"/></StgValue>
</operation>

<operation id="552" st_id="21" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.cond.cleanup299:29 %mul_i3133 = mul i12 %conv_i3154_cast, i12 %conv_i3502_cast

]]></Node>
<StgValue><ssdm name="mul_i3133"/></StgValue>
</operation>

<operation id="553" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="6" op_0_bw="12">
<![CDATA[
for.cond.cleanup299:30 %m74 = trunc i12 %mul_i3133

]]></Node>
<StgValue><ssdm name="m74"/></StgValue>
</operation>

<operation id="554" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="7" op_0_bw="6">
<![CDATA[
for.cond.cleanup299:31 %m74_cast = sext i6 %m74

]]></Node>
<StgValue><ssdm name="m74_cast"/></StgValue>
</operation>

<operation id="555" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="9" op_0_bw="32">
<![CDATA[
for.cond.cleanup299:32 %empty_57 = trunc i32 %mul_i4387_lcssa_phi_load_1

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="556" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="7" op_0_bw="8">
<![CDATA[
for.cond.cleanup299:33 %empty_58 = trunc i8 %in_scalar_load_1

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="557" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="5" op_0_bw="8">
<![CDATA[
for.cond.cleanup299:34 %empty_59 = trunc i8 %in_scalar_load_1

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="558" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="12">
<![CDATA[
for.cond.cleanup299:35 %trunc_ln211 = trunc i12 %mul_i3800

]]></Node>
<StgValue><ssdm name="trunc_ln211"/></StgValue>
</operation>

<operation id="559" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="12" op_0_bw="9">
<![CDATA[
for.cond.cleanup299:36 %conv25_i4067_cast = sext i9 %add_i5493_phi_load_2

]]></Node>
<StgValue><ssdm name="conv25_i4067_cast"/></StgValue>
</operation>

<operation id="560" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="7">
<![CDATA[
for.cond.cleanup299:37 %trunc_ln177_cast = sext i7 %trunc_ln177

]]></Node>
<StgValue><ssdm name="trunc_ln177_cast"/></StgValue>
</operation>

<operation id="561" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="9" op_0_bw="4">
<![CDATA[
for.cond.cleanup299:38 %trunc_ln133_cast = sext i4 %phi_ln133_load

]]></Node>
<StgValue><ssdm name="trunc_ln133_cast"/></StgValue>
</operation>

<operation id="562" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="9" op_0_bw="8">
<![CDATA[
for.cond.cleanup299:39 %mul_i4506_lcssa_phi_cast = sext i8 %mul_i4506_lcssa_phi_load

]]></Node>
<StgValue><ssdm name="mul_i4506_lcssa_phi_cast"/></StgValue>
</operation>

<operation id="563" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.cond.cleanup299:40 %m88 = add i9 %mul_i4506_lcssa_phi_cast, i9 %trunc_ln133_cast

]]></Node>
<StgValue><ssdm name="m88"/></StgValue>
</operation>

<operation id="564" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="10" op_0_bw="2">
<![CDATA[
for.cond.cleanup299:41 %trunc_ln145_cast = sext i2 %phi_ln145_load

]]></Node>
<StgValue><ssdm name="trunc_ln145_cast"/></StgValue>
</operation>

<operation id="565" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="10" op_0_bw="8">
<![CDATA[
for.cond.cleanup299:42 %in_scalar_load_6_cast = sext i8 %in_scalar_load_6

]]></Node>
<StgValue><ssdm name="in_scalar_load_6_cast"/></StgValue>
</operation>

<operation id="566" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.cond.cleanup299:43 %m90 = mul i10 %in_scalar_load_6_cast, i10 %trunc_ln145_cast

]]></Node>
<StgValue><ssdm name="m90"/></StgValue>
</operation>

<operation id="567" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="11" op_0_bw="8">
<![CDATA[
for.cond.cleanup299:44 %in_scalar_load_6_cast122 = sext i8 %in_scalar_load_6

]]></Node>
<StgValue><ssdm name="in_scalar_load_6_cast122"/></StgValue>
</operation>

<operation id="568" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.cond.cleanup299:45 %store_ln0 = store i7 0, i7 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="569" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.cond.cleanup299:46 %store_ln189 = store i4 0, i4 %i_n4_1

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="570" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond.cleanup299:47 %store_ln22 = store i32 %m16_12, i32 %m16_10

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="571" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0">
<![CDATA[
for.cond.cleanup299:48 %br_ln188 = br void %for.inc663

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="572" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc416:0 %i_n3_1 = phi i4 0, void %L_n3_2.split, i4 %add_ln167, void %fpga_resource_hint.for.inc416.146

]]></Node>
<StgValue><ssdm name="i_n3_1"/></StgValue>
</operation>

<operation id="573" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc416:1 %icmp_ln167 = icmp_eq  i4 %i_n3_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln167"/></StgValue>
</operation>

<operation id="574" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc416:2 %add_ln167 = add i4 %i_n3_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln167"/></StgValue>
</operation>

<operation id="575" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc416:3 %br_ln167 = br i1 %icmp_ln167, void %fpga_resource_hint.for.inc416.146, void %for.inc419

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="576" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc416.146:2 %zext_ln167 = zext i4 %i_n3_1

]]></Node>
<StgValue><ssdm name="zext_ln167"/></StgValue>
</operation>

<operation id="577" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc416.146:6 %in_data_8_addr_10 = getelementptr i3 %in_data_8, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="in_data_8_addr_10"/></StgValue>
</operation>

<operation id="578" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc416.146:7 %in_data_8_load_10 = load i4 %in_data_8_addr_10

]]></Node>
<StgValue><ssdm name="in_data_8_load_10"/></StgValue>
</operation>

<operation id="579" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc416.146:12 %in_data_10_addr_9 = getelementptr i3 %in_data_10, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="in_data_10_addr_9"/></StgValue>
</operation>

<operation id="580" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc416.146:13 %in_data_10_load_9 = load i4 %in_data_10_addr_9

]]></Node>
<StgValue><ssdm name="in_data_10_load_9"/></StgValue>
</operation>

<operation id="581" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc416.146:19 %in_data_0_addr_2 = getelementptr i3 %in_data_0, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="in_data_0_addr_2"/></StgValue>
</operation>

<operation id="582" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc416.146:20 %in_data_0_load_2 = load i4 %in_data_0_addr_2

]]></Node>
<StgValue><ssdm name="in_data_0_load_2"/></StgValue>
</operation>

<operation id="583" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc416.146:28 %specfucore_ln51 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_i4343, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln51"/></StgValue>
</operation>

<operation id="584" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc416.146:31 %in_data_2_addr_2 = getelementptr i3 %in_data_2, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="in_data_2_addr_2"/></StgValue>
</operation>

<operation id="585" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc416.146:32 %in_data_2_load_2 = load i4 %in_data_2_addr_2

]]></Node>
<StgValue><ssdm name="in_data_2_load_2"/></StgValue>
</operation>

<operation id="586" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc416.146:35 %in_data_14_addr_10 = getelementptr i3 %in_data_14, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="in_data_14_addr_10"/></StgValue>
</operation>

<operation id="587" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc416.146:36 %in_data_14_load_10 = load i4 %in_data_14_addr_10

]]></Node>
<StgValue><ssdm name="in_data_14_load_10"/></StgValue>
</operation>

<operation id="588" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc416.146:58 %in_data_4_addr_1 = getelementptr i3 %in_data_4, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="in_data_4_addr_1"/></StgValue>
</operation>

<operation id="589" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc416.146:59 %in_data_4_load_1 = load i4 %in_data_4_addr_1

]]></Node>
<StgValue><ssdm name="in_data_4_load_1"/></StgValue>
</operation>

<operation id="590" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc416.146:64 %in_data_12_addr_1 = getelementptr i3 %in_data_12, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="in_data_12_addr_1"/></StgValue>
</operation>

<operation id="591" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc416.146:65 %in_data_12_load_1 = load i4 %in_data_12_addr_1

]]></Node>
<StgValue><ssdm name="in_data_12_load_1"/></StgValue>
</operation>

<operation id="592" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc419:0 %store_ln166 = store i4 %i_n3_0_2, i4 %i_n3_0

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="593" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
for.inc419:1 %br_ln166 = br void %L_n3_2

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="594" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="9" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc416.146:1 %add_i5493_phi_load = load i9 %add_i5493_phi

]]></Node>
<StgValue><ssdm name="add_i5493_phi_load"/></StgValue>
</operation>

<operation id="595" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc416.146:7 %in_data_8_load_10 = load i4 %in_data_8_addr_10

]]></Node>
<StgValue><ssdm name="in_data_8_load_10"/></StgValue>
</operation>

<operation id="596" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc416.146:8 %sext_ln168 = sext i3 %in_data_8_load_10

]]></Node>
<StgValue><ssdm name="sext_ln168"/></StgValue>
</operation>

<operation id="597" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.inc416.146:9 %m53 = add i9 %in_scalar_load_4_cast, i9 %sext_ln168

]]></Node>
<StgValue><ssdm name="m53"/></StgValue>
</operation>

<operation id="598" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="6" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc416.146:11 %sext_ln170_1 = sext i3 %in_data_8_load_10

]]></Node>
<StgValue><ssdm name="sext_ln170_1"/></StgValue>
</operation>

<operation id="599" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc416.146:13 %in_data_10_load_9 = load i4 %in_data_10_addr_9

]]></Node>
<StgValue><ssdm name="in_data_10_load_9"/></StgValue>
</operation>

<operation id="600" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="6" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc416.146:14 %sext_ln170_2 = sext i3 %in_data_10_load_9

]]></Node>
<StgValue><ssdm name="sext_ln170_2"/></StgValue>
</operation>

<operation id="601" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc416.146:15 %m54 = mul i6 %sext_ln170_2, i6 %sext_ln170_1

]]></Node>
<StgValue><ssdm name="m54"/></StgValue>
</operation>

<operation id="602" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc416.146:16 %sext_ln171 = sext i6 %m54

]]></Node>
<StgValue><ssdm name="sext_ln171"/></StgValue>
</operation>

<operation id="603" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc416.146:17 %sext_ln54 = sext i6 %m54

]]></Node>
<StgValue><ssdm name="sext_ln54"/></StgValue>
</operation>

<operation id="604" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc416.146:20 %in_data_0_load_2 = load i4 %in_data_0_addr_2

]]></Node>
<StgValue><ssdm name="in_data_0_load_2"/></StgValue>
</operation>

<operation id="605" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc416.146:32 %in_data_2_load_2 = load i4 %in_data_2_addr_2

]]></Node>
<StgValue><ssdm name="in_data_2_load_2"/></StgValue>
</operation>

<operation id="606" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc416.146:36 %in_data_14_load_10 = load i4 %in_data_14_addr_10

]]></Node>
<StgValue><ssdm name="in_data_14_load_10"/></StgValue>
</operation>

<operation id="607" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="4" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc416.146:37 %sext_ln177 = sext i3 %in_data_14_load_10

]]></Node>
<StgValue><ssdm name="sext_ln177"/></StgValue>
</operation>

<operation id="608" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="7" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc416.146:38 %sext_ln177_1 = sext i3 %in_data_14_load_10

]]></Node>
<StgValue><ssdm name="sext_ln177_1"/></StgValue>
</operation>

<operation id="609" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc416.146:39 %zext_ln177 = zext i7 %sext_ln177_1

]]></Node>
<StgValue><ssdm name="zext_ln177"/></StgValue>
</operation>

<operation id="610" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.inc416.146:40 %m59 = add i4 %sext_ln177, i4 %phi_ln145_cast

]]></Node>
<StgValue><ssdm name="m59"/></StgValue>
</operation>

<operation id="611" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.inc416.146:41 %add_ln177 = add i8 %zext_ln177, i8 %conv3_i_i4149133_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="add_ln177"/></StgValue>
</operation>

<operation id="612" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="4" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc416.146:43 %trunc_ln178 = trunc i6 %m54

]]></Node>
<StgValue><ssdm name="trunc_ln178"/></StgValue>
</operation>

<operation id="613" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="7" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc416.146:44 %sext_ln178 = sext i4 %trunc_ln178

]]></Node>
<StgValue><ssdm name="sext_ln178"/></StgValue>
</operation>

<operation id="614" st_id="23" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc416.146:45 %mul_ln178 = mul i7 %sext_ln178, i7 %conv_i6325_phi_cast

]]></Node>
<StgValue><ssdm name="mul_ln178"/></StgValue>
</operation>

<operation id="615" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc416.146:46 %specfucore_ln54 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln178, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln54"/></StgValue>
</operation>

<operation id="616" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="4" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc416.146:47 %m60 = trunc i7 %mul_ln178

]]></Node>
<StgValue><ssdm name="m60"/></StgValue>
</operation>

<operation id="617" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc416.146:50 %sext_ln179 = sext i3 %in_data_2_load_2

]]></Node>
<StgValue><ssdm name="sext_ln179"/></StgValue>
</operation>

<operation id="618" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.inc416.146:51 %m61 = add i9 %sext_ln179, i9 %add_i5493_phi_load

]]></Node>
<StgValue><ssdm name="m61"/></StgValue>
</operation>

<operation id="619" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc416.146:52 %specfucore_ln55 = specfucore void @_ssdm_op_SpecFUCore, i9 %m61, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln55"/></StgValue>
</operation>

<operation id="620" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="7" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc416.146:55 %sext_ln180_1 = sext i4 %m59

]]></Node>
<StgValue><ssdm name="sext_ln180_1"/></StgValue>
</operation>

<operation id="621" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc416.146:57 %sext_ln181 = sext i9 %m61

]]></Node>
<StgValue><ssdm name="sext_ln181"/></StgValue>
</operation>

<operation id="622" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc416.146:59 %in_data_4_load_1 = load i4 %in_data_4_addr_1

]]></Node>
<StgValue><ssdm name="in_data_4_load_1"/></StgValue>
</operation>

<operation id="623" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc416.146:60 %sext_ln181_1 = sext i3 %in_data_4_load_1

]]></Node>
<StgValue><ssdm name="sext_ln181_1"/></StgValue>
</operation>

<operation id="624" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.inc416.146:61 %mul_ln181 = mul i8 %conv_i3929_cast, i8 %sext_ln181_1

]]></Node>
<StgValue><ssdm name="mul_ln181"/></StgValue>
</operation>

<operation id="625" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.inc416.146:62 %sext_ln181_2 = sext i8 %mul_ln181

]]></Node>
<StgValue><ssdm name="sext_ln181_2"/></StgValue>
</operation>

<operation id="626" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="5" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.inc416.146:63 %m62 = trunc i8 %mul_ln181

]]></Node>
<StgValue><ssdm name="m62"/></StgValue>
</operation>

<operation id="627" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc416.146:65 %in_data_12_load_1 = load i4 %in_data_12_addr_1

]]></Node>
<StgValue><ssdm name="in_data_12_load_1"/></StgValue>
</operation>

<operation id="628" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="4" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc416.146:66 %sext_ln182 = sext i3 %in_data_12_load_1

]]></Node>
<StgValue><ssdm name="sext_ln182"/></StgValue>
</operation>

<operation id="629" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.inc416.146:67 %m63 = add i4 %sext_ln182, i4 %sext_ln177

]]></Node>
<StgValue><ssdm name="m63"/></StgValue>
</operation>

<operation id="630" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="10" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc416.146:69 %sext_ln185_1 = sext i4 %m63

]]></Node>
<StgValue><ssdm name="sext_ln185_1"/></StgValue>
</operation>

<operation id="631" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc416.146:73 %add_ln185_2 = add i10 %sext_ln181, i10 %sext_ln185_1

]]></Node>
<StgValue><ssdm name="add_ln185_2"/></StgValue>
</operation>

<operation id="632" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc416.146:74 %sext_ln185_3 = sext i10 %add_ln185_2

]]></Node>
<StgValue><ssdm name="sext_ln185_3"/></StgValue>
</operation>

<operation id="633" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.inc416.146:75 %add_ln185_3 = add i11 %sext_ln185_3, i11 %m64_cast

]]></Node>
<StgValue><ssdm name="add_ln185_3"/></StgValue>
</operation>

<operation id="634" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc416.146:78 %add_ln185_5 = add i7 %sext_ln180_1, i7 %mul_i4343_cast_cast

]]></Node>
<StgValue><ssdm name="add_ln185_5"/></StgValue>
</operation>

<operation id="635" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc416.146:79 %add_ln185_6 = add i7 %add_ln185_5, i7 %sext_ln54

]]></Node>
<StgValue><ssdm name="add_ln185_6"/></StgValue>
</operation>

<operation id="636" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.inc416.146:89 %store_ln177 = store i8 %add_ln177, i8 %add_i4161_lcssa_phi

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="637" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc416.146:90 %store_ln181 = store i32 %sext_ln181_2, i32 %mul_i3908_lcssa_phi

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="638" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.inc416.146:91 %store_ln171 = store i8 %sext_ln171, i8 %mul_i4506_lcssa_phi

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="639" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="15" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc416.146:21 %sext_ln173 = sext i3 %in_data_0_load_2

]]></Node>
<StgValue><ssdm name="sext_ln173"/></StgValue>
</operation>

<operation id="640" st_id="24" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.inc416.146:22 %mul_ln173 = mul i15 %sext_ln46, i15 %sext_ln173

]]></Node>
<StgValue><ssdm name="mul_ln173"/></StgValue>
</operation>

<operation id="641" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="15">
<![CDATA[
fpga_resource_hint.for.inc416.146:23 %sext_ln50 = sext i15 %mul_ln173

]]></Node>
<StgValue><ssdm name="sext_ln50"/></StgValue>
</operation>

<operation id="642" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc416.146:24 %specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln173, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln50"/></StgValue>
</operation>

<operation id="643" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="13" op_0_bw="15">
<![CDATA[
fpga_resource_hint.for.inc416.146:25 %m56 = trunc i15 %mul_ln173

]]></Node>
<StgValue><ssdm name="m56"/></StgValue>
</operation>

<operation id="644" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="6" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc416.146:56 %sext_ln180_2 = sext i4 %m60

]]></Node>
<StgValue><ssdm name="sext_ln180_2"/></StgValue>
</operation>

<operation id="645" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc416.146:68 %sext_ln185 = sext i5 %m62

]]></Node>
<StgValue><ssdm name="sext_ln185"/></StgValue>
</operation>

<operation id="646" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc416.146:80 %sext_ln185_6 = sext i7 %add_ln185_6

]]></Node>
<StgValue><ssdm name="sext_ln185_6"/></StgValue>
</operation>

<operation id="647" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc416.146:81 %add_ln185_7 = add i6 %sext_ln185, i6 %sext_ln180_2

]]></Node>
<StgValue><ssdm name="add_ln185_7"/></StgValue>
</operation>

<operation id="648" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc416.146:82 %add_ln185_9 = add i6 %sext_ln185_5, i6 %add_ln185_7

]]></Node>
<StgValue><ssdm name="add_ln185_9"/></StgValue>
</operation>

<operation id="649" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc416.146:83 %sext_ln185_7 = sext i6 %add_ln185_9

]]></Node>
<StgValue><ssdm name="sext_ln185_7"/></StgValue>
</operation>

<operation id="650" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.inc416.146:84 %add_ln185_10 = add i8 %sext_ln185_7, i8 %sext_ln185_6

]]></Node>
<StgValue><ssdm name="add_ln185_10"/></StgValue>
</operation>

<operation id="651" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc416.146:92 %store_ln50 = store i32 %sext_ln50, i32 %mul_i4387_lcssa_phi

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="652" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="14" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc416.146:10 %sext_ln170 = sext i9 %m53

]]></Node>
<StgValue><ssdm name="sext_ln170"/></StgValue>
</operation>

<operation id="653" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="14" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc416.146:30 %sext_ln176 = sext i13 %m56

]]></Node>
<StgValue><ssdm name="sext_ln176"/></StgValue>
</operation>

<operation id="654" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="14" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc416.146:33 %sext_ln176_1 = sext i3 %in_data_2_load_2

]]></Node>
<StgValue><ssdm name="sext_ln176_1"/></StgValue>
</operation>

<operation id="655" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.inc416.146:34 %m58 = add i14 %sext_ln176, i14 %sext_ln176_1

]]></Node>
<StgValue><ssdm name="m58"/></StgValue>
</operation>

<operation id="656" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="15" op_0_bw="14">
<![CDATA[
fpga_resource_hint.for.inc416.146:54 %sext_ln180 = sext i14 %m58

]]></Node>
<StgValue><ssdm name="sext_ln180"/></StgValue>
</operation>

<operation id="657" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.inc416.146:70 %add_ln185 = add i14 %sext_ln176, i14 %sext_ln170

]]></Node>
<StgValue><ssdm name="add_ln185"/></StgValue>
</operation>

<operation id="658" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="15" op_0_bw="14">
<![CDATA[
fpga_resource_hint.for.inc416.146:71 %sext_ln185_2 = sext i14 %add_ln185

]]></Node>
<StgValue><ssdm name="sext_ln185_2"/></StgValue>
</operation>

<operation id="659" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.inc416.146:72 %add_ln185_1 = add i15 %sext_ln185_2, i15 %sext_ln180

]]></Node>
<StgValue><ssdm name="add_ln185_1"/></StgValue>
</operation>

<operation id="660" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="15" op_0_bw="11">
<![CDATA[
fpga_resource_hint.for.inc416.146:76 %sext_ln185_4 = sext i11 %add_ln185_3

]]></Node>
<StgValue><ssdm name="sext_ln185_4"/></StgValue>
</operation>

<operation id="661" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.inc416.146:77 %add_ln185_4 = add i15 %sext_ln185_4, i15 %add_ln185_1

]]></Node>
<StgValue><ssdm name="add_ln185_4"/></StgValue>
</operation>

<operation id="662" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="15" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.inc416.146:85 %sext_ln185_8 = sext i8 %add_ln185_10

]]></Node>
<StgValue><ssdm name="sext_ln185_8"/></StgValue>
</operation>

<operation id="663" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.inc416.146:86 %add_ln185_11 = add i15 %sext_ln185_8, i15 %add_ln185_4

]]></Node>
<StgValue><ssdm name="add_ln185_11"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="664" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc416.146:0 %m16_6_load = load i32 %m16_6

]]></Node>
<StgValue><ssdm name="m16_6_load"/></StgValue>
</operation>

<operation id="665" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.inc416.146:3 %specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_28

]]></Node>
<StgValue><ssdm name="specpipeline_ln7"/></StgValue>
</operation>

<operation id="666" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.for.inc416.146:4 %speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln22"/></StgValue>
</operation>

<operation id="667" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc416.146:5 %specloopname_ln167 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34

]]></Node>
<StgValue><ssdm name="specloopname_ln167"/></StgValue>
</operation>

<operation id="668" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc416.146:18 %rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13

]]></Node>
<StgValue><ssdm name="rbegin11"/></StgValue>
</operation>

<operation id="669" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc416.146:26 %rend284 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin11

]]></Node>
<StgValue><ssdm name="rend284"/></StgValue>
</operation>

<operation id="670" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc416.146:27 %rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12

]]></Node>
<StgValue><ssdm name="rbegin12"/></StgValue>
</operation>

<operation id="671" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc416.146:29 %rend282 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin12

]]></Node>
<StgValue><ssdm name="rend282"/></StgValue>
</operation>

<operation id="672" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc416.146:42 %rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11

]]></Node>
<StgValue><ssdm name="rbegin13"/></StgValue>
</operation>

<operation id="673" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc416.146:48 %rend280 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin13

]]></Node>
<StgValue><ssdm name="rend280"/></StgValue>
</operation>

<operation id="674" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc416.146:49 %rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10

]]></Node>
<StgValue><ssdm name="rbegin14"/></StgValue>
</operation>

<operation id="675" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc416.146:53 %rend278 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin14

]]></Node>
<StgValue><ssdm name="rend278"/></StgValue>
</operation>

<operation id="676" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="15">
<![CDATA[
fpga_resource_hint.for.inc416.146:87 %sext_ln185_9 = sext i15 %add_ln185_11

]]></Node>
<StgValue><ssdm name="sext_ln185_9"/></StgValue>
</operation>

<operation id="677" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc416.146:88 %m16_19 = add i32 %m16_6_load, i32 %sext_ln185_9

]]></Node>
<StgValue><ssdm name="m16_19"/></StgValue>
</operation>

<operation id="678" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
fpga_resource_hint.for.inc416.146:93 %store_ln22 = store i32 %m16_19, i32 %m16_6

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="679" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.for.inc416.146:94 %br_ln167 = br void %for.inc416

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="680" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc663:1 %indvar_flatten6_load = load i7 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="indvar_flatten6_load"/></StgValue>
</operation>

<operation id="681" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc663:4 %icmp_ln188 = icmp_eq  i7 %indvar_flatten6_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln188"/></StgValue>
</operation>

<operation id="682" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc663:5 %add_ln188 = add i7 %indvar_flatten6_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln188"/></StgValue>
</operation>

<operation id="683" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc663:6 %br_ln188 = br i1 %icmp_ln188, void %fpga_resource_hint.for.inc663.142, void %for.cond.cleanup424

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="684" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc663.142:1 %i_n4_1_load = load i4 %i_n4_1

]]></Node>
<StgValue><ssdm name="i_n4_1_load"/></StgValue>
</operation>

<operation id="685" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.inc663.142:5 %icmp_ln189 = icmp_eq  i4 %i_n4_1_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln189"/></StgValue>
</operation>

<operation id="686" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.inc663.142:6 %select_ln8 = select i1 %icmp_ln189, i4 0, i4 %i_n4_1_load

]]></Node>
<StgValue><ssdm name="select_ln8"/></StgValue>
</operation>

<operation id="687" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc663.142:8 %zext_ln189 = zext i4 %select_ln8

]]></Node>
<StgValue><ssdm name="zext_ln189"/></StgValue>
</operation>

<operation id="688" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc663.142:11 %in_data_4_addr_2 = getelementptr i3 %in_data_4, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="in_data_4_addr_2"/></StgValue>
</operation>

<operation id="689" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc663.142:12 %in_data_4_load_2 = load i4 %in_data_4_addr_2

]]></Node>
<StgValue><ssdm name="in_data_4_load_2"/></StgValue>
</operation>

<operation id="690" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc663.142:20 %in_data_12_addr_2 = getelementptr i3 %in_data_12, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="in_data_12_addr_2"/></StgValue>
</operation>

<operation id="691" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc663.142:21 %in_data_12_load_2 = load i4 %in_data_12_addr_2

]]></Node>
<StgValue><ssdm name="in_data_12_load_2"/></StgValue>
</operation>

<operation id="692" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc663.142:46 %specfucore_ln66 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_i3133, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln66"/></StgValue>
</operation>

<operation id="693" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.inc663.142:154 %add_ln189 = add i4 %select_ln8, i4 1

]]></Node>
<StgValue><ssdm name="add_ln189"/></StgValue>
</operation>

<operation id="694" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc663.142:155 %store_ln188 = store i7 %add_ln188, i7 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="695" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc663.142:156 %store_ln189 = store i4 %add_ln189, i4 %i_n4_1

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="696" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="15" op_0_bw="15">
<![CDATA[
for.inc663:0 %mul_i3533_phi_load = load i15 %mul_i3533_phi

]]></Node>
<StgValue><ssdm name="mul_i3533_phi_load"/></StgValue>
</operation>

<operation id="697" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="15">
<![CDATA[
for.inc663:2 %sext_ln8 = sext i15 %mul_i3533_phi_load

]]></Node>
<StgValue><ssdm name="sext_ln8"/></StgValue>
</operation>

<operation id="698" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc663:3 %specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_28

]]></Node>
<StgValue><ssdm name="specpipeline_ln8"/></StgValue>
</operation>

<operation id="699" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc663.142:12 %in_data_4_load_2 = load i4 %in_data_4_addr_2

]]></Node>
<StgValue><ssdm name="in_data_4_load_2"/></StgValue>
</operation>

<operation id="700" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc663.142:13 %sext_ln190 = sext i3 %in_data_4_load_2

]]></Node>
<StgValue><ssdm name="sext_ln190"/></StgValue>
</operation>

<operation id="701" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.inc663.142:14 %m68 = add i8 %sext_ln190, i8 %add_i5077_phi_cast

]]></Node>
<StgValue><ssdm name="m68"/></StgValue>
</operation>

<operation id="702" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc663.142:15 %specfucore_ln60 = specfucore void @_ssdm_op_SpecFUCore, i8 %m68, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln60"/></StgValue>
</operation>

<operation id="703" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="15" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.inc663.142:17 %sext_ln191 = sext i8 %m68

]]></Node>
<StgValue><ssdm name="sext_ln191"/></StgValue>
</operation>

<operation id="704" st_id="28" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.inc663.142:18 %m69 = mul i15 %sext_ln191, i15 %add_i6356_phi_cast37

]]></Node>
<StgValue><ssdm name="m69"/></StgValue>
</operation>

<operation id="705" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc663.142:21 %in_data_12_load_2 = load i4 %in_data_12_addr_2

]]></Node>
<StgValue><ssdm name="in_data_12_load_2"/></StgValue>
</operation>

<operation id="706" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="14" op_0_bw="15">
<![CDATA[
fpga_resource_hint.for.inc663.142:34 %trunc_ln194 = trunc i15 %m69

]]></Node>
<StgValue><ssdm name="trunc_ln194"/></StgValue>
</operation>

<operation id="707" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc663.142:66 %in_data_14_addr_11 = getelementptr i3 %in_data_14, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="in_data_14_addr_11"/></StgValue>
</operation>

<operation id="708" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc663.142:67 %in_data_14_load_11 = load i4 %in_data_14_addr_11

]]></Node>
<StgValue><ssdm name="in_data_14_load_11"/></StgValue>
</operation>

<operation id="709" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="12" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc663.142:84 %sext_ln211 = sext i3 %in_data_12_load_2

]]></Node>
<StgValue><ssdm name="sext_ln211"/></StgValue>
</operation>

<operation id="710" st_id="28" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.inc663.142:85 %m83 = mul i12 %conv25_i4067_cast, i12 %sext_ln211

]]></Node>
<StgValue><ssdm name="m83"/></StgValue>
</operation>

<operation id="711" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="11" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc663.142:111 %sext_ln221_1 = sext i3 %in_data_4_load_2

]]></Node>
<StgValue><ssdm name="sext_ln221_1"/></StgValue>
</operation>

<operation id="712" st_id="28" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.inc663.142:112 %m91 = mul i11 %in_scalar_load_6_cast122, i11 %sext_ln221_1

]]></Node>
<StgValue><ssdm name="m91"/></StgValue>
</operation>

<operation id="713" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.inc663.142:158 %store_ln190 = store i8 %m68, i8 %phi_ln190

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="714" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc663.142:162 %store_ln191 = store i15 %m69, i15 %mul_i3533_phi

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="715" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc663.142:28 %in_data_8_addr_11 = getelementptr i3 %in_data_8, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="in_data_8_addr_11"/></StgValue>
</operation>

<operation id="716" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc663.142:29 %in_data_8_load_11 = load i4 %in_data_8_addr_11

]]></Node>
<StgValue><ssdm name="in_data_8_load_11"/></StgValue>
</operation>

<operation id="717" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="14" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.inc663.142:33 %sext_ln194 = sext i8 %m68

]]></Node>
<StgValue><ssdm name="sext_ln194"/></StgValue>
</operation>

<operation id="718" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc663.142:37 %in_data_0_addr_3 = getelementptr i3 %in_data_0, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="in_data_0_addr_3"/></StgValue>
</operation>

<operation id="719" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc663.142:38 %in_data_0_load_3 = load i4 %in_data_0_addr_3

]]></Node>
<StgValue><ssdm name="in_data_0_load_3"/></StgValue>
</operation>

<operation id="720" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc663.142:40 %in_data_2_addr_3 = getelementptr i3 %in_data_2, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="in_data_2_addr_3"/></StgValue>
</operation>

<operation id="721" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc663.142:41 %in_data_2_load_3 = load i4 %in_data_2_addr_3

]]></Node>
<StgValue><ssdm name="in_data_2_load_3"/></StgValue>
</operation>

<operation id="722" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc663.142:67 %in_data_14_load_11 = load i4 %in_data_14_addr_11

]]></Node>
<StgValue><ssdm name="in_data_14_load_11"/></StgValue>
</operation>

<operation id="723" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc663.142:78 %in_data_6_addr_2 = getelementptr i3 %in_data_6, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="in_data_6_addr_2"/></StgValue>
</operation>

<operation id="724" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc663.142:79 %in_data_6_load_2 = load i4 %in_data_6_addr_2

]]></Node>
<StgValue><ssdm name="in_data_6_load_2"/></StgValue>
</operation>

<operation id="725" st_id="29" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.inc663.142:85 %m83 = mul i12 %conv25_i4067_cast, i12 %sext_ln211

]]></Node>
<StgValue><ssdm name="m83"/></StgValue>
</operation>

<operation id="726" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc663.142:92 %in_data_10_addr_10 = getelementptr i3 %in_data_10, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="in_data_10_addr_10"/></StgValue>
</operation>

<operation id="727" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc663.142:93 %in_data_10_load_10 = load i4 %in_data_10_addr_10

]]></Node>
<StgValue><ssdm name="in_data_10_load_10"/></StgValue>
</operation>

<operation id="728" st_id="29" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.inc663.142:112 %m91 = mul i11 %in_scalar_load_6_cast122, i11 %sext_ln221_1

]]></Node>
<StgValue><ssdm name="m91"/></StgValue>
</operation>

<operation id="729" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.inc663.142:114 %add_ln222 = add i14 %trunc_ln194, i14 %sext_ln194

]]></Node>
<StgValue><ssdm name="add_ln222"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="730" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc663.142:22 %sext_ln192 = sext i3 %in_data_12_load_2

]]></Node>
<StgValue><ssdm name="sext_ln192"/></StgValue>
</operation>

<operation id="731" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="8" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc663.142:23 %sext_ln192_1 = sext i3 %in_data_12_load_2

]]></Node>
<StgValue><ssdm name="sext_ln192_1"/></StgValue>
</operation>

<operation id="732" st_id="30" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.inc663.142:24 %mul_ln192 = mul i9 %conv_i3502_cast112, i9 %sext_ln192

]]></Node>
<StgValue><ssdm name="mul_ln192"/></StgValue>
</operation>

<operation id="733" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc663.142:25 %specfucore_ln62 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln192, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln62"/></StgValue>
</operation>

<operation id="734" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="6" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc663.142:26 %m70 = trunc i9 %mul_ln192

]]></Node>
<StgValue><ssdm name="m70"/></StgValue>
</operation>

<operation id="735" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc663.142:29 %in_data_8_load_11 = load i4 %in_data_8_addr_11

]]></Node>
<StgValue><ssdm name="in_data_8_load_11"/></StgValue>
</operation>

<operation id="736" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="4" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc663.142:30 %sext_ln193 = sext i3 %in_data_8_load_11

]]></Node>
<StgValue><ssdm name="sext_ln193"/></StgValue>
</operation>

<operation id="737" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="4" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc663.142:31 %sext_ln193_1 = sext i3 %in_data_4_load_2

]]></Node>
<StgValue><ssdm name="sext_ln193_1"/></StgValue>
</operation>

<operation id="738" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.inc663.142:32 %m71 = add i4 %sext_ln193, i4 %sext_ln193_1

]]></Node>
<StgValue><ssdm name="m71"/></StgValue>
</operation>

<operation id="739" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc663.142:38 %in_data_0_load_3 = load i4 %in_data_0_addr_3

]]></Node>
<StgValue><ssdm name="in_data_0_load_3"/></StgValue>
</operation>

<operation id="740" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="4" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc663.142:39 %sext_ln195_1 = sext i3 %in_data_0_load_3

]]></Node>
<StgValue><ssdm name="sext_ln195_1"/></StgValue>
</operation>

<operation id="741" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc663.142:41 %in_data_2_load_3 = load i4 %in_data_2_addr_3

]]></Node>
<StgValue><ssdm name="in_data_2_load_3"/></StgValue>
</operation>

<operation id="742" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="4" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc663.142:42 %sext_ln195_2 = sext i3 %in_data_2_load_3

]]></Node>
<StgValue><ssdm name="sext_ln195_2"/></StgValue>
</operation>

<operation id="743" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.inc663.142:43 %m72 = add i4 %sext_ln195_2, i4 %sext_ln195_1

]]></Node>
<StgValue><ssdm name="m72"/></StgValue>
</operation>

<operation id="744" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="5" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc663.142:49 %sext_ln201 = sext i3 %in_data_8_load_11

]]></Node>
<StgValue><ssdm name="sext_ln201"/></StgValue>
</operation>

<operation id="745" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc663.142:50 %zext_ln201 = zext i5 %sext_ln201

]]></Node>
<StgValue><ssdm name="zext_ln201"/></StgValue>
</operation>

<operation id="746" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc663.142:51 %m75 = shl i6 %zext_ln201, i6 1

]]></Node>
<StgValue><ssdm name="m75"/></StgValue>
</operation>

<operation id="747" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc663.142:52 %specfucore_ln67 = specfucore void @_ssdm_op_SpecFUCore, i6 %m75, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln67"/></StgValue>
</operation>

<operation id="748" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc663.142:54 %sext_ln202 = sext i3 %in_data_8_load_11

]]></Node>
<StgValue><ssdm name="sext_ln202"/></StgValue>
</operation>

<operation id="749" st_id="30" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.inc663.142:55 %m76 = mul i9 %empty_57, i9 %sext_ln202

]]></Node>
<StgValue><ssdm name="m76"/></StgValue>
</operation>

<operation id="750" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="7" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc663.142:56 %sext_ln203 = sext i3 %in_data_0_load_3

]]></Node>
<StgValue><ssdm name="sext_ln203"/></StgValue>
</operation>

<operation id="751" st_id="30" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc663.142:57 %m77 = mul i7 %empty_58, i7 %sext_ln203

]]></Node>
<StgValue><ssdm name="m77"/></StgValue>
</operation>

<operation id="752" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.inc663.142:58 %m78 = add i4 %sext_ln195_1, i4 %sext_ln193_1

]]></Node>
<StgValue><ssdm name="m78"/></StgValue>
</operation>

<operation id="753" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc663.142:59 %sext_ln205 = sext i6 %m75

]]></Node>
<StgValue><ssdm name="sext_ln205"/></StgValue>
</operation>

<operation id="754" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc663.142:61 %sext_ln205_2 = sext i7 %m77

]]></Node>
<StgValue><ssdm name="sext_ln205_2"/></StgValue>
</operation>

<operation id="755" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc663.142:64 %specfucore_ln71 = specfucore void @_ssdm_op_SpecFUCore, i4 %m72, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln71"/></StgValue>
</operation>

<operation id="756" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="5" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc663.142:68 %sext_ln207 = sext i3 %in_data_14_load_11

]]></Node>
<StgValue><ssdm name="sext_ln207"/></StgValue>
</operation>

<operation id="757" st_id="30" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.inc663.142:69 %m80 = mul i5 %empty_59, i5 %sext_ln207

]]></Node>
<StgValue><ssdm name="m80"/></StgValue>
</operation>

<operation id="758" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.inc663.142:71 %m81 = add i8 %sext_ln192_1, i8 %trunc_ln211

]]></Node>
<StgValue><ssdm name="m81"/></StgValue>
</operation>

<operation id="759" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc663.142:72 %specfucore_ln73 = specfucore void @_ssdm_op_SpecFUCore, i8 %m81, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln73"/></StgValue>
</operation>

<operation id="760" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="6" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc663.142:74 %sext_ln209 = sext i4 %m72

]]></Node>
<StgValue><ssdm name="sext_ln209"/></StgValue>
</operation>

<operation id="761" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc663.142:75 %sext_ln209_1 = sext i5 %m80

]]></Node>
<StgValue><ssdm name="sext_ln209_1"/></StgValue>
</operation>

<operation id="762" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.inc663.142:76 %sext_ln209_2 = sext i8 %m81

]]></Node>
<StgValue><ssdm name="sext_ln209_2"/></StgValue>
</operation>

<operation id="763" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc663.142:79 %in_data_6_load_2 = load i4 %in_data_6_addr_2

]]></Node>
<StgValue><ssdm name="in_data_6_load_2"/></StgValue>
</operation>

<operation id="764" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="4" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc663.142:80 %sext_ln210 = sext i3 %in_data_6_load_2

]]></Node>
<StgValue><ssdm name="sext_ln210"/></StgValue>
</operation>

<operation id="765" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.inc663.142:81 %m82 = add i4 %sext_ln210, i4 %sext_ln195_2

]]></Node>
<StgValue><ssdm name="m82"/></StgValue>
</operation>

<operation id="766" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc663.142:82 %specfucore_ln74 = specfucore void @_ssdm_op_SpecFUCore, i4 %m82, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln74"/></StgValue>
</operation>

<operation id="767" st_id="30" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.inc663.142:85 %m83 = mul i12 %conv25_i4067_cast, i12 %sext_ln211

]]></Node>
<StgValue><ssdm name="m83"/></StgValue>
</operation>

<operation id="768" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="7" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc663.142:87 %sext_ln212 = sext i3 %in_data_12_load_2

]]></Node>
<StgValue><ssdm name="sext_ln212"/></StgValue>
</operation>

<operation id="769" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="5" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc663.142:88 %sext_ln212_1 = sext i3 %in_data_12_load_2

]]></Node>
<StgValue><ssdm name="sext_ln212_1"/></StgValue>
</operation>

<operation id="770" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.inc663.142:89 %m84 = add i5 %sext_ln1, i5 %sext_ln212_1

]]></Node>
<StgValue><ssdm name="m84"/></StgValue>
</operation>

<operation id="771" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc663.142:90 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i5 %m84, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="772" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc663.142:93 %in_data_10_load_10 = load i4 %in_data_10_addr_10

]]></Node>
<StgValue><ssdm name="in_data_10_load_10"/></StgValue>
</operation>

<operation id="773" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="8" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc663.142:94 %sext_ln213 = sext i3 %in_data_10_load_10

]]></Node>
<StgValue><ssdm name="sext_ln213"/></StgValue>
</operation>

<operation id="774" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.inc663.142:95 %m85 = add i8 %trunc_ln177_cast, i8 %sext_ln213

]]></Node>
<StgValue><ssdm name="m85"/></StgValue>
</operation>

<operation id="775" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="7" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc663.142:96 %sext_ln214 = sext i4 %m82

]]></Node>
<StgValue><ssdm name="sext_ln214"/></StgValue>
</operation>

<operation id="776" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="8" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc663.142:97 %sext_ln214_1 = sext i5 %m84

]]></Node>
<StgValue><ssdm name="sext_ln214_1"/></StgValue>
</operation>

<operation id="777" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.inc663.142:98 %sext_ln215 = sext i8 %m85

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="778" st_id="30" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc663.142:99 %m86 = mul i7 %trunc_ln177, i7 %sext_ln212

]]></Node>
<StgValue><ssdm name="m86"/></StgValue>
</operation>

<operation id="779" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="4" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc663.142:101 %zext_ln216 = zext i3 %in_data_14_load_11

]]></Node>
<StgValue><ssdm name="zext_ln216"/></StgValue>
</operation>

<operation id="780" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.inc663.142:102 %m87 = shl i4 %zext_ln216, i4 1

]]></Node>
<StgValue><ssdm name="m87"/></StgValue>
</operation>

<operation id="781" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc663.142:103 %specfucore_ln79 = specfucore void @_ssdm_op_SpecFUCore, i4 %m87, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln79"/></StgValue>
</operation>

<operation id="782" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc663.142:106 %specfucore_ln81 = specfucore void @_ssdm_op_SpecFUCore, i4 %m72, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln81"/></StgValue>
</operation>

<operation id="783" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc663.142:108 %sext_ln219 = sext i7 %m86

]]></Node>
<StgValue><ssdm name="sext_ln219"/></StgValue>
</operation>

<operation id="784" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="7" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc663.142:109 %sext_ln219_1 = sext i4 %m87

]]></Node>
<StgValue><ssdm name="sext_ln219_1"/></StgValue>
</operation>

<operation id="785" st_id="30" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.inc663.142:112 %m91 = mul i11 %in_scalar_load_6_cast122, i11 %sext_ln221_1

]]></Node>
<StgValue><ssdm name="m91"/></StgValue>
</operation>

<operation id="786" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="14" op_0_bw="11">
<![CDATA[
fpga_resource_hint.for.inc663.142:113 %sext_ln222 = sext i11 %m91

]]></Node>
<StgValue><ssdm name="sext_ln222"/></StgValue>
</operation>

<operation id="787" st_id="30" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.inc663.142:115 %add_ln222_1 = add i14 %add_ln222, i14 %sext_ln222

]]></Node>
<StgValue><ssdm name="add_ln222_1"/></StgValue>
</operation>

<operation id="788" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.inc663.142:116 %add_ln222_2 = add i9 %sext_ln215, i9 %m88

]]></Node>
<StgValue><ssdm name="add_ln222_2"/></StgValue>
</operation>

<operation id="789" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="12" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc663.142:117 %sext_ln222_1 = sext i9 %add_ln222_2

]]></Node>
<StgValue><ssdm name="sext_ln222_1"/></StgValue>
</operation>

<operation id="790" st_id="30" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.inc663.142:118 %add_ln222_3 = add i12 %sext_ln222_1, i12 %m83

]]></Node>
<StgValue><ssdm name="add_ln222_3"/></StgValue>
</operation>

<operation id="791" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.inc663.142:131 %add_ln222_11 = add i8 %sext_ln219, i8 %sext_ln214_1

]]></Node>
<StgValue><ssdm name="add_ln222_11"/></StgValue>
</operation>

<operation id="792" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.inc663.142:132 %sext_ln222_7 = sext i8 %add_ln222_11

]]></Node>
<StgValue><ssdm name="sext_ln222_7"/></StgValue>
</operation>

<operation id="793" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.inc663.142:133 %add_ln222_12 = add i9 %sext_ln222_7, i9 %sext_ln209_2

]]></Node>
<StgValue><ssdm name="add_ln222_12"/></StgValue>
</operation>

<operation id="794" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc663.142:135 %add_ln222_13 = add i7 %sext_ln219_1, i7 %m74_cast

]]></Node>
<StgValue><ssdm name="add_ln222_13"/></StgValue>
</operation>

<operation id="795" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc663.142:136 %sext_ln222_9 = sext i7 %add_ln222_13

]]></Node>
<StgValue><ssdm name="sext_ln222_9"/></StgValue>
</operation>

<operation id="796" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.inc663.142:137 %add_ln222_14 = add i8 %sext_ln222_9, i8 %sext_ln205_2

]]></Node>
<StgValue><ssdm name="add_ln222_14"/></StgValue>
</operation>

<operation id="797" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc663.142:140 %add_ln222_16 = add i7 %sext_ln205, i7 %sext_ln214

]]></Node>
<StgValue><ssdm name="add_ln222_16"/></StgValue>
</operation>

<operation id="798" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc663.142:143 %add_ln222_18 = add i6 %sext_ln209_1, i6 %sext_ln209

]]></Node>
<StgValue><ssdm name="add_ln222_18"/></StgValue>
</operation>

<operation id="799" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc663.142:144 %sext_ln222_12 = sext i6 %add_ln222_18

]]></Node>
<StgValue><ssdm name="sext_ln222_12"/></StgValue>
</operation>

<operation id="800" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc663.142:145 %add_ln222_19 = add i7 %sext_ln222_12, i7 %m73_cast

]]></Node>
<StgValue><ssdm name="add_ln222_19"/></StgValue>
</operation>

<operation id="801" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.inc663.142:159 %store_ln193 = store i4 %m71, i4 %phi_ln193

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="802" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.inc663.142:160 %store_ln208 = store i8 %m81, i8 %add_i2636_phi

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="803" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.inc663.142:161 %store_ln195 = store i4 %m72, i4 %add_i2039_phi

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="804" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc663.142:35 %sext_ln194_1 = sext i6 %m70

]]></Node>
<StgValue><ssdm name="sext_ln194_1"/></StgValue>
</operation>

<operation id="805" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="5" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc663.142:36 %sext_ln195 = sext i4 %m71

]]></Node>
<StgValue><ssdm name="sext_ln195"/></StgValue>
</operation>

<operation id="806" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="5" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc663.142:44 %sext_ln70 = sext i4 %m72

]]></Node>
<StgValue><ssdm name="sext_ln70"/></StgValue>
</operation>

<operation id="807" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc663.142:60 %sext_ln205_1 = sext i9 %m76

]]></Node>
<StgValue><ssdm name="sext_ln205_1"/></StgValue>
</operation>

<operation id="808" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="10" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc663.142:62 %sext_ln205_3 = sext i4 %m78

]]></Node>
<StgValue><ssdm name="sext_ln205_3"/></StgValue>
</operation>

<operation id="809" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="10" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc663.142:110 %sext_ln221 = sext i4 %m72

]]></Node>
<StgValue><ssdm name="sext_ln221"/></StgValue>
</operation>

<operation id="810" st_id="31" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.inc663.142:115 %add_ln222_1 = add i14 %add_ln222, i14 %sext_ln222

]]></Node>
<StgValue><ssdm name="add_ln222_1"/></StgValue>
</operation>

<operation id="811" st_id="31" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.inc663.142:118 %add_ln222_3 = add i12 %sext_ln222_1, i12 %m83

]]></Node>
<StgValue><ssdm name="add_ln222_3"/></StgValue>
</operation>

<operation id="812" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="14" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc663.142:119 %sext_ln222_2 = sext i12 %add_ln222_3

]]></Node>
<StgValue><ssdm name="sext_ln222_2"/></StgValue>
</operation>

<operation id="813" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.inc663.142:120 %add_ln222_4 = add i14 %sext_ln222_2, i14 %add_ln222_1

]]></Node>
<StgValue><ssdm name="add_ln222_4"/></StgValue>
</operation>

<operation id="814" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.inc663.142:121 %add_ln222_5 = add i5 %sext_ln195, i5 %sext_ln70

]]></Node>
<StgValue><ssdm name="add_ln222_5"/></StgValue>
</operation>

<operation id="815" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc663.142:122 %sext_ln222_3 = sext i5 %add_ln222_5

]]></Node>
<StgValue><ssdm name="sext_ln222_3"/></StgValue>
</operation>

<operation id="816" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc663.142:123 %add_ln222_6 = add i10 %sext_ln222_3, i10 %m90

]]></Node>
<StgValue><ssdm name="add_ln222_6"/></StgValue>
</operation>

<operation id="817" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc663.142:124 %sext_ln222_4 = sext i10 %add_ln222_6

]]></Node>
<StgValue><ssdm name="sext_ln222_4"/></StgValue>
</operation>

<operation id="818" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc663.142:125 %add_ln222_7 = add i10 %sext_ln205_1, i10 %sext_ln205_3

]]></Node>
<StgValue><ssdm name="add_ln222_7"/></StgValue>
</operation>

<operation id="819" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc663.142:126 %add_ln222_8 = add i10 %add_ln222_7, i10 %sext_ln221

]]></Node>
<StgValue><ssdm name="add_ln222_8"/></StgValue>
</operation>

<operation id="820" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc663.142:127 %sext_ln222_5 = sext i10 %add_ln222_8

]]></Node>
<StgValue><ssdm name="sext_ln222_5"/></StgValue>
</operation>

<operation id="821" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.inc663.142:128 %add_ln222_9 = add i11 %sext_ln222_5, i11 %sext_ln222_4

]]></Node>
<StgValue><ssdm name="add_ln222_9"/></StgValue>
</operation>

<operation id="822" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc663.142:134 %sext_ln222_8 = sext i9 %add_ln222_12

]]></Node>
<StgValue><ssdm name="sext_ln222_8"/></StgValue>
</operation>

<operation id="823" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.inc663.142:138 %sext_ln222_10 = sext i8 %add_ln222_14

]]></Node>
<StgValue><ssdm name="sext_ln222_10"/></StgValue>
</operation>

<operation id="824" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc663.142:139 %add_ln222_15 = add i10 %sext_ln222_10, i10 %sext_ln222_8

]]></Node>
<StgValue><ssdm name="add_ln222_15"/></StgValue>
</operation>

<operation id="825" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc663.142:141 %sext_ln222_11 = sext i7 %add_ln222_16

]]></Node>
<StgValue><ssdm name="sext_ln222_11"/></StgValue>
</operation>

<operation id="826" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.inc663.142:142 %add_ln222_17 = add i8 %sext_ln222_11, i8 %sext_ln194_1

]]></Node>
<StgValue><ssdm name="add_ln222_17"/></StgValue>
</operation>

<operation id="827" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc663.142:146 %sext_ln222_13 = sext i7 %add_ln222_19

]]></Node>
<StgValue><ssdm name="sext_ln222_13"/></StgValue>
</operation>

<operation id="828" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.inc663.142:147 %add_ln222_20 = add i8 %sext_ln222_13, i8 %add_ln222_17

]]></Node>
<StgValue><ssdm name="add_ln222_20"/></StgValue>
</operation>

<operation id="829" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.inc663.142:148 %sext_ln222_14 = sext i8 %add_ln222_20

]]></Node>
<StgValue><ssdm name="sext_ln222_14"/></StgValue>
</operation>

<operation id="830" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc663.142:149 %add_ln222_21 = add i10 %sext_ln222_14, i10 %add_ln222_15

]]></Node>
<StgValue><ssdm name="add_ln222_21"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="831" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc663.142:0 %m16_10_load = load i32 %m16_10

]]></Node>
<StgValue><ssdm name="m16_10_load"/></StgValue>
</operation>

<operation id="832" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.inc663.142:2 %specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_28

]]></Node>
<StgValue><ssdm name="specpipeline_ln8"/></StgValue>
</operation>

<operation id="833" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc663.142:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L_n4_1_L_n4_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="834" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.for.inc663.142:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="835" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.inc663.142:7 %specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_28

]]></Node>
<StgValue><ssdm name="specpipeline_ln8"/></StgValue>
</operation>

<operation id="836" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.inc663.142:9 %specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_28

]]></Node>
<StgValue><ssdm name="specpipeline_ln9"/></StgValue>
</operation>

<operation id="837" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc663.142:10 %rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18

]]></Node>
<StgValue><ssdm name="rbegin15"/></StgValue>
</operation>

<operation id="838" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc663.142:16 %rend304 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin15

]]></Node>
<StgValue><ssdm name="rend304"/></StgValue>
</operation>

<operation id="839" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc663.142:19 %rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8

]]></Node>
<StgValue><ssdm name="rbegin16"/></StgValue>
</operation>

<operation id="840" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc663.142:27 %rend302 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin16

]]></Node>
<StgValue><ssdm name="rend302"/></StgValue>
</operation>

<operation id="841" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc663.142:45 %rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin17"/></StgValue>
</operation>

<operation id="842" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc663.142:47 %rend300 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin17

]]></Node>
<StgValue><ssdm name="rend300"/></StgValue>
</operation>

<operation id="843" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc663.142:48 %rbegin18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6

]]></Node>
<StgValue><ssdm name="rbegin18"/></StgValue>
</operation>

<operation id="844" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc663.142:53 %rend298 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin18

]]></Node>
<StgValue><ssdm name="rend298"/></StgValue>
</operation>

<operation id="845" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc663.142:63 %rbegin19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19

]]></Node>
<StgValue><ssdm name="rbegin19"/></StgValue>
</operation>

<operation id="846" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc663.142:65 %rend296 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin19

]]></Node>
<StgValue><ssdm name="rend296"/></StgValue>
</operation>

<operation id="847" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc663.142:70 %rbegin20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4

]]></Node>
<StgValue><ssdm name="rbegin20"/></StgValue>
</operation>

<operation id="848" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc663.142:73 %rend294 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin20

]]></Node>
<StgValue><ssdm name="rend294"/></StgValue>
</operation>

<operation id="849" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc663.142:77 %rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3

]]></Node>
<StgValue><ssdm name="rbegin21"/></StgValue>
</operation>

<operation id="850" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc663.142:83 %rend292 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin21

]]></Node>
<StgValue><ssdm name="rend292"/></StgValue>
</operation>

<operation id="851" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc663.142:86 %rbegin22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2

]]></Node>
<StgValue><ssdm name="rbegin22"/></StgValue>
</operation>

<operation id="852" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc663.142:91 %rend290 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin22

]]></Node>
<StgValue><ssdm name="rend290"/></StgValue>
</operation>

<operation id="853" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc663.142:100 %rbegin23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1

]]></Node>
<StgValue><ssdm name="rbegin23"/></StgValue>
</operation>

<operation id="854" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc663.142:104 %rend288 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin23

]]></Node>
<StgValue><ssdm name="rend288"/></StgValue>
</operation>

<operation id="855" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc663.142:105 %rbegin24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0

]]></Node>
<StgValue><ssdm name="rbegin24"/></StgValue>
</operation>

<operation id="856" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc663.142:107 %rend286 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin24

]]></Node>
<StgValue><ssdm name="rend286"/></StgValue>
</operation>

<operation id="857" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="14" op_0_bw="11">
<![CDATA[
fpga_resource_hint.for.inc663.142:129 %sext_ln222_6 = sext i11 %add_ln222_9

]]></Node>
<StgValue><ssdm name="sext_ln222_6"/></StgValue>
</operation>

<operation id="858" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.inc663.142:130 %add_ln222_10 = add i14 %sext_ln222_6, i14 %add_ln222_4

]]></Node>
<StgValue><ssdm name="add_ln222_10"/></StgValue>
</operation>

<operation id="859" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="14" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc663.142:150 %sext_ln222_15 = sext i10 %add_ln222_21

]]></Node>
<StgValue><ssdm name="sext_ln222_15"/></StgValue>
</operation>

<operation id="860" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.inc663.142:151 %add_ln222_22 = add i14 %sext_ln222_15, i14 %add_ln222_10

]]></Node>
<StgValue><ssdm name="add_ln222_22"/></StgValue>
</operation>

<operation id="861" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="14">
<![CDATA[
fpga_resource_hint.for.inc663.142:152 %sext_ln222_16 = sext i14 %add_ln222_22

]]></Node>
<StgValue><ssdm name="sext_ln222_16"/></StgValue>
</operation>

<operation id="862" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc663.142:153 %m16_24 = add i32 %m16_10_load, i32 %sext_ln222_16

]]></Node>
<StgValue><ssdm name="m16_24"/></StgValue>
</operation>

<operation id="863" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc663.142:157 %store_ln22 = store i32 %m16_24, i32 %m16_10

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="864" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.for.inc663.142:163 %br_ln189 = br void %for.inc663

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="865" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="7" op_0_bw="32">
<![CDATA[
for.cond.cleanup424:0 %mul_i1148_phi = alloca i32 1

]]></Node>
<StgValue><ssdm name="mul_i1148_phi"/></StgValue>
</operation>

<operation id="866" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="4" op_0_bw="32">
<![CDATA[
for.cond.cleanup424:1 %i_s2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_s2_0"/></StgValue>
</operation>

<operation id="867" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32">
<![CDATA[
for.cond.cleanup424:2 %m16_14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m16_14"/></StgValue>
</operation>

<operation id="868" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="4" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:3 %add_i2039_phi_load = load i4 %add_i2039_phi

]]></Node>
<StgValue><ssdm name="add_i2039_phi_load"/></StgValue>
</operation>

<operation id="869" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup424:11 %in_data_14_addr_2 = getelementptr i3 %in_data_14, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="in_data_14_addr_2"/></StgValue>
</operation>

<operation id="870" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:12 %in_data_14_load_2 = load i4 %in_data_14_addr_2

]]></Node>
<StgValue><ssdm name="in_data_14_load_2"/></StgValue>
</operation>

<operation id="871" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup424:15 %in_data_14_addr_3 = getelementptr i3 %in_data_14, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="in_data_14_addr_3"/></StgValue>
</operation>

<operation id="872" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:16 %in_data_14_load_3 = load i4 %in_data_14_addr_3

]]></Node>
<StgValue><ssdm name="in_data_14_load_3"/></StgValue>
</operation>

<operation id="873" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="5" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:39 %add_i2039_phi_cast = sext i4 %add_i2039_phi_load

]]></Node>
<StgValue><ssdm name="add_i2039_phi_cast"/></StgValue>
</operation>

<operation id="874" st_id="33" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.cond.cleanup424:40 %mul_i1663 = mul i5 %add_i2039_phi_cast, i5 %empty_55

]]></Node>
<StgValue><ssdm name="mul_i1663"/></StgValue>
</operation>

<operation id="875" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup424:41 %in_data_10_addr_1 = getelementptr i3 %in_data_10, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="in_data_10_addr_1"/></StgValue>
</operation>

<operation id="876" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:42 %in_data_10_load_1 = load i4 %in_data_10_addr_1

]]></Node>
<StgValue><ssdm name="in_data_10_load_1"/></StgValue>
</operation>

<operation id="877" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup424:43 %in_data_8_addr_2 = getelementptr i3 %in_data_8, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="in_data_8_addr_2"/></StgValue>
</operation>

<operation id="878" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:44 %in_data_8_load_2 = load i4 %in_data_8_addr_2

]]></Node>
<StgValue><ssdm name="in_data_8_load_2"/></StgValue>
</operation>

<operation id="879" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup424:62 %in_data_10_addr_4 = getelementptr i3 %in_data_10, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="in_data_10_addr_4"/></StgValue>
</operation>

<operation id="880" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:63 %in_data_10_load_4 = load i4 %in_data_10_addr_4

]]></Node>
<StgValue><ssdm name="in_data_10_load_4"/></StgValue>
</operation>

<operation id="881" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup424:64 %in_data_8_addr_5 = getelementptr i3 %in_data_8, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="in_data_8_addr_5"/></StgValue>
</operation>

<operation id="882" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:65 %in_data_8_load_5 = load i4 %in_data_8_addr_5

]]></Node>
<StgValue><ssdm name="in_data_8_load_5"/></StgValue>
</operation>

<operation id="883" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.cond.cleanup424:153 %m101 = add i5 %sext_ln1, i5 %sext_ln1_1

]]></Node>
<StgValue><ssdm name="m101"/></StgValue>
</operation>

<operation id="884" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="16" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:155 %conv_i1370 = sext i4 %add_i2039_phi_load

]]></Node>
<StgValue><ssdm name="conv_i1370"/></StgValue>
</operation>

<operation id="885" st_id="33" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.cond.cleanup424:156 %m104 = mul i16 %sext_ln8, i16 %conv_i1370

]]></Node>
<StgValue><ssdm name="m104"/></StgValue>
</operation>

<operation id="886" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.cond.cleanup424:164 %store_ln240 = store i4 0, i4 %i_s2_0

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="887" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:12 %in_data_14_load_2 = load i4 %in_data_14_addr_2

]]></Node>
<StgValue><ssdm name="in_data_14_load_2"/></StgValue>
</operation>

<operation id="888" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:16 %in_data_14_load_3 = load i4 %in_data_14_addr_3

]]></Node>
<StgValue><ssdm name="in_data_14_load_3"/></StgValue>
</operation>

<operation id="889" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup424:19 %in_data_14_addr_4 = getelementptr i3 %in_data_14, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="in_data_14_addr_4"/></StgValue>
</operation>

<operation id="890" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:20 %in_data_14_load_4 = load i4 %in_data_14_addr_4

]]></Node>
<StgValue><ssdm name="in_data_14_load_4"/></StgValue>
</operation>

<operation id="891" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup424:23 %in_data_14_addr_5 = getelementptr i3 %in_data_14, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="in_data_14_addr_5"/></StgValue>
</operation>

<operation id="892" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:24 %in_data_14_load_5 = load i4 %in_data_14_addr_5

]]></Node>
<StgValue><ssdm name="in_data_14_load_5"/></StgValue>
</operation>

<operation id="893" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:42 %in_data_10_load_1 = load i4 %in_data_10_addr_1

]]></Node>
<StgValue><ssdm name="in_data_10_load_1"/></StgValue>
</operation>

<operation id="894" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:44 %in_data_8_load_2 = load i4 %in_data_8_addr_2

]]></Node>
<StgValue><ssdm name="in_data_8_load_2"/></StgValue>
</operation>

<operation id="895" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="6" op_0_bw="3">
<![CDATA[
for.cond.cleanup424:45 %in_data_10_load_1_cast = sext i3 %in_data_10_load_1

]]></Node>
<StgValue><ssdm name="in_data_10_load_1_cast"/></StgValue>
</operation>

<operation id="896" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="6" op_0_bw="3">
<![CDATA[
for.cond.cleanup424:46 %in_data_8_load_2_cast = sext i3 %in_data_8_load_2

]]></Node>
<StgValue><ssdm name="in_data_8_load_2_cast"/></StgValue>
</operation>

<operation id="897" st_id="34" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.cond.cleanup424:47 %mul_i1609 = mul i6 %in_data_8_load_2_cast, i6 %in_data_10_load_1_cast

]]></Node>
<StgValue><ssdm name="mul_i1609"/></StgValue>
</operation>

<operation id="898" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:63 %in_data_10_load_4 = load i4 %in_data_10_addr_4

]]></Node>
<StgValue><ssdm name="in_data_10_load_4"/></StgValue>
</operation>

<operation id="899" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:65 %in_data_8_load_5 = load i4 %in_data_8_addr_5

]]></Node>
<StgValue><ssdm name="in_data_8_load_5"/></StgValue>
</operation>

<operation id="900" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="6" op_0_bw="3">
<![CDATA[
for.cond.cleanup424:66 %in_data_10_load_4_cast = sext i3 %in_data_10_load_4

]]></Node>
<StgValue><ssdm name="in_data_10_load_4_cast"/></StgValue>
</operation>

<operation id="901" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="6" op_0_bw="3">
<![CDATA[
for.cond.cleanup424:67 %in_data_8_load_5_cast = sext i3 %in_data_8_load_5

]]></Node>
<StgValue><ssdm name="in_data_8_load_5_cast"/></StgValue>
</operation>

<operation id="902" st_id="34" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.cond.cleanup424:68 %mul_i1609_3315 = mul i6 %in_data_8_load_5_cast, i6 %in_data_10_load_4_cast

]]></Node>
<StgValue><ssdm name="mul_i1609_3315"/></StgValue>
</operation>

<operation id="903" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup424:76 %in_data_10_addr_6 = getelementptr i3 %in_data_10, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="in_data_10_addr_6"/></StgValue>
</operation>

<operation id="904" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:77 %in_data_10_load_6 = load i4 %in_data_10_addr_6

]]></Node>
<StgValue><ssdm name="in_data_10_load_6"/></StgValue>
</operation>

<operation id="905" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup424:78 %in_data_8_addr_7 = getelementptr i3 %in_data_8, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="in_data_8_addr_7"/></StgValue>
</operation>

<operation id="906" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:79 %in_data_8_load_7 = load i4 %in_data_8_addr_7

]]></Node>
<StgValue><ssdm name="in_data_8_load_7"/></StgValue>
</operation>

<operation id="907" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup424:83 %in_data_10_addr_7 = getelementptr i3 %in_data_10, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="in_data_10_addr_7"/></StgValue>
</operation>

<operation id="908" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:84 %in_data_10_load_7 = load i4 %in_data_10_addr_7

]]></Node>
<StgValue><ssdm name="in_data_10_load_7"/></StgValue>
</operation>

<operation id="909" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup424:85 %in_data_8_addr_8 = getelementptr i3 %in_data_8, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="in_data_8_addr_8"/></StgValue>
</operation>

<operation id="910" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:86 %in_data_8_load_8 = load i4 %in_data_8_addr_8

]]></Node>
<StgValue><ssdm name="in_data_8_load_8"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="911" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:20 %in_data_14_load_4 = load i4 %in_data_14_addr_4

]]></Node>
<StgValue><ssdm name="in_data_14_load_4"/></StgValue>
</operation>

<operation id="912" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:24 %in_data_14_load_5 = load i4 %in_data_14_addr_5

]]></Node>
<StgValue><ssdm name="in_data_14_load_5"/></StgValue>
</operation>

<operation id="913" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup424:27 %in_data_14_addr_6 = getelementptr i3 %in_data_14, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="in_data_14_addr_6"/></StgValue>
</operation>

<operation id="914" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:28 %in_data_14_load_6 = load i4 %in_data_14_addr_6

]]></Node>
<StgValue><ssdm name="in_data_14_load_6"/></StgValue>
</operation>

<operation id="915" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup424:30 %in_data_14_addr_7 = getelementptr i3 %in_data_14, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="in_data_14_addr_7"/></StgValue>
</operation>

<operation id="916" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:31 %in_data_14_load_7 = load i4 %in_data_14_addr_7

]]></Node>
<StgValue><ssdm name="in_data_14_load_7"/></StgValue>
</operation>

<operation id="917" st_id="35" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.cond.cleanup424:47 %mul_i1609 = mul i6 %in_data_8_load_2_cast, i6 %in_data_10_load_1_cast

]]></Node>
<StgValue><ssdm name="mul_i1609"/></StgValue>
</operation>

<operation id="918" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup424:48 %in_data_10_addr_2 = getelementptr i3 %in_data_10, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="in_data_10_addr_2"/></StgValue>
</operation>

<operation id="919" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:49 %in_data_10_load_2 = load i4 %in_data_10_addr_2

]]></Node>
<StgValue><ssdm name="in_data_10_load_2"/></StgValue>
</operation>

<operation id="920" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup424:50 %in_data_8_addr_3 = getelementptr i3 %in_data_8, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="in_data_8_addr_3"/></StgValue>
</operation>

<operation id="921" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:51 %in_data_8_load_3 = load i4 %in_data_8_addr_3

]]></Node>
<StgValue><ssdm name="in_data_8_load_3"/></StgValue>
</operation>

<operation id="922" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup424:55 %in_data_10_addr_3 = getelementptr i3 %in_data_10, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="in_data_10_addr_3"/></StgValue>
</operation>

<operation id="923" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:56 %in_data_10_load_3 = load i4 %in_data_10_addr_3

]]></Node>
<StgValue><ssdm name="in_data_10_load_3"/></StgValue>
</operation>

<operation id="924" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup424:57 %in_data_8_addr_4 = getelementptr i3 %in_data_8, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="in_data_8_addr_4"/></StgValue>
</operation>

<operation id="925" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:58 %in_data_8_load_4 = load i4 %in_data_8_addr_4

]]></Node>
<StgValue><ssdm name="in_data_8_load_4"/></StgValue>
</operation>

<operation id="926" st_id="35" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.cond.cleanup424:68 %mul_i1609_3315 = mul i6 %in_data_8_load_5_cast, i6 %in_data_10_load_4_cast

]]></Node>
<StgValue><ssdm name="mul_i1609_3315"/></StgValue>
</operation>

<operation id="927" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:77 %in_data_10_load_6 = load i4 %in_data_10_addr_6

]]></Node>
<StgValue><ssdm name="in_data_10_load_6"/></StgValue>
</operation>

<operation id="928" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:79 %in_data_8_load_7 = load i4 %in_data_8_addr_7

]]></Node>
<StgValue><ssdm name="in_data_8_load_7"/></StgValue>
</operation>

<operation id="929" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="6" op_0_bw="3">
<![CDATA[
for.cond.cleanup424:80 %in_data_10_load_6_cast = sext i3 %in_data_10_load_6

]]></Node>
<StgValue><ssdm name="in_data_10_load_6_cast"/></StgValue>
</operation>

<operation id="930" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="6" op_0_bw="3">
<![CDATA[
for.cond.cleanup424:81 %in_data_8_load_7_cast = sext i3 %in_data_8_load_7

]]></Node>
<StgValue><ssdm name="in_data_8_load_7_cast"/></StgValue>
</operation>

<operation id="931" st_id="35" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.cond.cleanup424:82 %mul_i1609_5343 = mul i6 %in_data_8_load_7_cast, i6 %in_data_10_load_6_cast

]]></Node>
<StgValue><ssdm name="mul_i1609_5343"/></StgValue>
</operation>

<operation id="932" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:84 %in_data_10_load_7 = load i4 %in_data_10_addr_7

]]></Node>
<StgValue><ssdm name="in_data_10_load_7"/></StgValue>
</operation>

<operation id="933" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:86 %in_data_8_load_8 = load i4 %in_data_8_addr_8

]]></Node>
<StgValue><ssdm name="in_data_8_load_8"/></StgValue>
</operation>

<operation id="934" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="6" op_0_bw="3">
<![CDATA[
for.cond.cleanup424:87 %in_data_10_load_7_cast = sext i3 %in_data_10_load_7

]]></Node>
<StgValue><ssdm name="in_data_10_load_7_cast"/></StgValue>
</operation>

<operation id="935" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="6" op_0_bw="3">
<![CDATA[
for.cond.cleanup424:88 %in_data_8_load_8_cast = sext i3 %in_data_8_load_8

]]></Node>
<StgValue><ssdm name="in_data_8_load_8_cast"/></StgValue>
</operation>

<operation id="936" st_id="35" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.cond.cleanup424:89 %mul_i1609_6357 = mul i6 %in_data_8_load_8_cast, i6 %in_data_10_load_7_cast

]]></Node>
<StgValue><ssdm name="mul_i1609_6357"/></StgValue>
</operation>

<operation id="937" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="6" op_0_bw="10">
<![CDATA[
for.cond.cleanup424:159 %empty_61 = trunc i10 %m90

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="938" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:28 %in_data_14_load_6 = load i4 %in_data_14_addr_6

]]></Node>
<StgValue><ssdm name="in_data_14_load_6"/></StgValue>
</operation>

<operation id="939" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:31 %in_data_14_load_7 = load i4 %in_data_14_addr_7

]]></Node>
<StgValue><ssdm name="in_data_14_load_7"/></StgValue>
</operation>

<operation id="940" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup424:33 %in_data_14_addr_8 = getelementptr i3 %in_data_14, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="in_data_14_addr_8"/></StgValue>
</operation>

<operation id="941" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:34 %in_data_14_load_8 = load i4 %in_data_14_addr_8

]]></Node>
<StgValue><ssdm name="in_data_14_load_8"/></StgValue>
</operation>

<operation id="942" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup424:36 %in_data_14_addr_9 = getelementptr i3 %in_data_14, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="in_data_14_addr_9"/></StgValue>
</operation>

<operation id="943" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:37 %in_data_14_load_9 = load i4 %in_data_14_addr_9

]]></Node>
<StgValue><ssdm name="in_data_14_load_9"/></StgValue>
</operation>

<operation id="944" st_id="36" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.cond.cleanup424:47 %mul_i1609 = mul i6 %in_data_8_load_2_cast, i6 %in_data_10_load_1_cast

]]></Node>
<StgValue><ssdm name="mul_i1609"/></StgValue>
</operation>

<operation id="945" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:49 %in_data_10_load_2 = load i4 %in_data_10_addr_2

]]></Node>
<StgValue><ssdm name="in_data_10_load_2"/></StgValue>
</operation>

<operation id="946" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:51 %in_data_8_load_3 = load i4 %in_data_8_addr_3

]]></Node>
<StgValue><ssdm name="in_data_8_load_3"/></StgValue>
</operation>

<operation id="947" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="6" op_0_bw="3">
<![CDATA[
for.cond.cleanup424:52 %in_data_10_load_2_cast = sext i3 %in_data_10_load_2

]]></Node>
<StgValue><ssdm name="in_data_10_load_2_cast"/></StgValue>
</operation>

<operation id="948" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="6" op_0_bw="3">
<![CDATA[
for.cond.cleanup424:53 %in_data_8_load_3_cast = sext i3 %in_data_8_load_3

]]></Node>
<StgValue><ssdm name="in_data_8_load_3_cast"/></StgValue>
</operation>

<operation id="949" st_id="36" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.cond.cleanup424:54 %mul_i1609_1287 = mul i6 %in_data_8_load_3_cast, i6 %in_data_10_load_2_cast

]]></Node>
<StgValue><ssdm name="mul_i1609_1287"/></StgValue>
</operation>

<operation id="950" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:56 %in_data_10_load_3 = load i4 %in_data_10_addr_3

]]></Node>
<StgValue><ssdm name="in_data_10_load_3"/></StgValue>
</operation>

<operation id="951" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:58 %in_data_8_load_4 = load i4 %in_data_8_addr_4

]]></Node>
<StgValue><ssdm name="in_data_8_load_4"/></StgValue>
</operation>

<operation id="952" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="6" op_0_bw="3">
<![CDATA[
for.cond.cleanup424:59 %in_data_10_load_3_cast = sext i3 %in_data_10_load_3

]]></Node>
<StgValue><ssdm name="in_data_10_load_3_cast"/></StgValue>
</operation>

<operation id="953" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="6" op_0_bw="3">
<![CDATA[
for.cond.cleanup424:60 %in_data_8_load_4_cast = sext i3 %in_data_8_load_4

]]></Node>
<StgValue><ssdm name="in_data_8_load_4_cast"/></StgValue>
</operation>

<operation id="954" st_id="36" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.cond.cleanup424:61 %mul_i1609_2301 = mul i6 %in_data_8_load_4_cast, i6 %in_data_10_load_3_cast

]]></Node>
<StgValue><ssdm name="mul_i1609_2301"/></StgValue>
</operation>

<operation id="955" st_id="36" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.cond.cleanup424:68 %mul_i1609_3315 = mul i6 %in_data_8_load_5_cast, i6 %in_data_10_load_4_cast

]]></Node>
<StgValue><ssdm name="mul_i1609_3315"/></StgValue>
</operation>

<operation id="956" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup424:69 %in_data_10_addr_5 = getelementptr i3 %in_data_10, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="in_data_10_addr_5"/></StgValue>
</operation>

<operation id="957" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:70 %in_data_10_load_5 = load i4 %in_data_10_addr_5

]]></Node>
<StgValue><ssdm name="in_data_10_load_5"/></StgValue>
</operation>

<operation id="958" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup424:71 %in_data_8_addr_6 = getelementptr i3 %in_data_8, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="in_data_8_addr_6"/></StgValue>
</operation>

<operation id="959" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:72 %in_data_8_load_6 = load i4 %in_data_8_addr_6

]]></Node>
<StgValue><ssdm name="in_data_8_load_6"/></StgValue>
</operation>

<operation id="960" st_id="36" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.cond.cleanup424:82 %mul_i1609_5343 = mul i6 %in_data_8_load_7_cast, i6 %in_data_10_load_6_cast

]]></Node>
<StgValue><ssdm name="mul_i1609_5343"/></StgValue>
</operation>

<operation id="961" st_id="36" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.cond.cleanup424:89 %mul_i1609_6357 = mul i6 %in_data_8_load_8_cast, i6 %in_data_10_load_7_cast

]]></Node>
<StgValue><ssdm name="mul_i1609_6357"/></StgValue>
</operation>

<operation id="962" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup424:90 %in_data_10_addr_8 = getelementptr i3 %in_data_10, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="in_data_10_addr_8"/></StgValue>
</operation>

<operation id="963" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:91 %in_data_10_load_8 = load i4 %in_data_10_addr_8

]]></Node>
<StgValue><ssdm name="in_data_10_load_8"/></StgValue>
</operation>

<operation id="964" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup424:92 %in_data_8_addr_9 = getelementptr i3 %in_data_8, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="in_data_8_addr_9"/></StgValue>
</operation>

<operation id="965" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:93 %in_data_8_load_9 = load i4 %in_data_8_addr_9

]]></Node>
<StgValue><ssdm name="in_data_8_load_9"/></StgValue>
</operation>

<operation id="966" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="7" op_0_bw="6">
<![CDATA[
for.cond.cleanup424:124 %sext_ln231 = sext i6 %mul_i1609

]]></Node>
<StgValue><ssdm name="sext_ln231"/></StgValue>
</operation>

<operation id="967" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="7" op_0_bw="6">
<![CDATA[
for.cond.cleanup424:125 %sext_ln231_1 = sext i6 %mul_i1609_1287

]]></Node>
<StgValue><ssdm name="sext_ln231_1"/></StgValue>
</operation>

<operation id="968" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="7" op_0_bw="6">
<![CDATA[
for.cond.cleanup424:126 %sext_ln231_2 = sext i6 %mul_i1609_2301

]]></Node>
<StgValue><ssdm name="sext_ln231_2"/></StgValue>
</operation>

<operation id="969" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="7" op_0_bw="6">
<![CDATA[
for.cond.cleanup424:127 %sext_ln231_3 = sext i6 %mul_i1609_3315

]]></Node>
<StgValue><ssdm name="sext_ln231_3"/></StgValue>
</operation>

<operation id="970" st_id="36" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.cond.cleanup424:134 %add_ln231 = add i7 %sext_ln231_1, i7 %sext_ln231

]]></Node>
<StgValue><ssdm name="add_ln231"/></StgValue>
</operation>

<operation id="971" st_id="36" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.cond.cleanup424:136 %add_ln231_1 = add i7 %sext_ln231_2, i7 %sext_ln231_3

]]></Node>
<StgValue><ssdm name="add_ln231_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="972" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:34 %in_data_14_load_8 = load i4 %in_data_14_addr_8

]]></Node>
<StgValue><ssdm name="in_data_14_load_8"/></StgValue>
</operation>

<operation id="973" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:37 %in_data_14_load_9 = load i4 %in_data_14_addr_9

]]></Node>
<StgValue><ssdm name="in_data_14_load_9"/></StgValue>
</operation>

<operation id="974" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:70 %in_data_10_load_5 = load i4 %in_data_10_addr_5

]]></Node>
<StgValue><ssdm name="in_data_10_load_5"/></StgValue>
</operation>

<operation id="975" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:72 %in_data_8_load_6 = load i4 %in_data_8_addr_6

]]></Node>
<StgValue><ssdm name="in_data_8_load_6"/></StgValue>
</operation>

<operation id="976" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="6" op_0_bw="3">
<![CDATA[
for.cond.cleanup424:73 %in_data_10_load_5_cast = sext i3 %in_data_10_load_5

]]></Node>
<StgValue><ssdm name="in_data_10_load_5_cast"/></StgValue>
</operation>

<operation id="977" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="6" op_0_bw="3">
<![CDATA[
for.cond.cleanup424:74 %in_data_8_load_6_cast = sext i3 %in_data_8_load_6

]]></Node>
<StgValue><ssdm name="in_data_8_load_6_cast"/></StgValue>
</operation>

<operation id="978" st_id="37" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.cond.cleanup424:75 %mul_i1609_4329 = mul i6 %in_data_8_load_6_cast, i6 %in_data_10_load_5_cast

]]></Node>
<StgValue><ssdm name="mul_i1609_4329"/></StgValue>
</operation>

<operation id="979" st_id="37" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.cond.cleanup424:82 %mul_i1609_5343 = mul i6 %in_data_8_load_7_cast, i6 %in_data_10_load_6_cast

]]></Node>
<StgValue><ssdm name="mul_i1609_5343"/></StgValue>
</operation>

<operation id="980" st_id="37" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.cond.cleanup424:89 %mul_i1609_6357 = mul i6 %in_data_8_load_8_cast, i6 %in_data_10_load_7_cast

]]></Node>
<StgValue><ssdm name="mul_i1609_6357"/></StgValue>
</operation>

<operation id="981" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:91 %in_data_10_load_8 = load i4 %in_data_10_addr_8

]]></Node>
<StgValue><ssdm name="in_data_10_load_8"/></StgValue>
</operation>

<operation id="982" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="3" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:93 %in_data_8_load_9 = load i4 %in_data_8_addr_9

]]></Node>
<StgValue><ssdm name="in_data_8_load_9"/></StgValue>
</operation>

<operation id="983" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="6" op_0_bw="3">
<![CDATA[
for.cond.cleanup424:94 %in_data_10_load_8_cast = sext i3 %in_data_10_load_8

]]></Node>
<StgValue><ssdm name="in_data_10_load_8_cast"/></StgValue>
</operation>

<operation id="984" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="6" op_0_bw="3">
<![CDATA[
for.cond.cleanup424:95 %in_data_8_load_9_cast = sext i3 %in_data_8_load_9

]]></Node>
<StgValue><ssdm name="in_data_8_load_9_cast"/></StgValue>
</operation>

<operation id="985" st_id="37" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.cond.cleanup424:96 %conv_i1223 = mul i6 %in_data_8_load_9_cast, i6 %in_data_10_load_8_cast

]]></Node>
<StgValue><ssdm name="conv_i1223"/></StgValue>
</operation>

<operation id="986" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="7" op_0_bw="6">
<![CDATA[
for.cond.cleanup424:128 %sext_ln231_4 = sext i6 %mul_i1609_4329

]]></Node>
<StgValue><ssdm name="sext_ln231_4"/></StgValue>
</operation>

<operation id="987" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="7" op_0_bw="6">
<![CDATA[
for.cond.cleanup424:129 %sext_ln231_5 = sext i6 %mul_i1609_5343

]]></Node>
<StgValue><ssdm name="sext_ln231_5"/></StgValue>
</operation>

<operation id="988" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="7" op_0_bw="6">
<![CDATA[
for.cond.cleanup424:130 %sext_ln231_6 = sext i6 %mul_i1609_6357

]]></Node>
<StgValue><ssdm name="sext_ln231_6"/></StgValue>
</operation>

<operation id="989" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="7" op_0_bw="6">
<![CDATA[
for.cond.cleanup424:131 %mul_i1609_7371_cast = sext i6 %conv_i1223

]]></Node>
<StgValue><ssdm name="mul_i1609_7371_cast"/></StgValue>
</operation>

<operation id="990" st_id="37" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.cond.cleanup424:134 %add_ln231 = add i7 %sext_ln231_1, i7 %sext_ln231

]]></Node>
<StgValue><ssdm name="add_ln231"/></StgValue>
</operation>

<operation id="991" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="8" op_0_bw="7">
<![CDATA[
for.cond.cleanup424:135 %sext_ln231_8 = sext i7 %add_ln231

]]></Node>
<StgValue><ssdm name="sext_ln231_8"/></StgValue>
</operation>

<operation id="992" st_id="37" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.cond.cleanup424:136 %add_ln231_1 = add i7 %sext_ln231_2, i7 %sext_ln231_3

]]></Node>
<StgValue><ssdm name="add_ln231_1"/></StgValue>
</operation>

<operation id="993" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="8" op_0_bw="7">
<![CDATA[
for.cond.cleanup424:137 %sext_ln231_9 = sext i7 %add_ln231_1

]]></Node>
<StgValue><ssdm name="sext_ln231_9"/></StgValue>
</operation>

<operation id="994" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.cond.cleanup424:138 %add_ln231_2 = add i8 %sext_ln231_9, i8 %sext_ln231_8

]]></Node>
<StgValue><ssdm name="add_ln231_2"/></StgValue>
</operation>

<operation id="995" st_id="37" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.cond.cleanup424:140 %add_ln231_3 = add i7 %sext_ln231_4, i7 %sext_ln231_5

]]></Node>
<StgValue><ssdm name="add_ln231_3"/></StgValue>
</operation>

<operation id="996" st_id="37" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.cond.cleanup424:142 %add_ln231_4 = add i7 %sext_ln231_6, i7 %mul_i1609_7371_cast

]]></Node>
<StgValue><ssdm name="add_ln231_4"/></StgValue>
</operation>

<operation id="997" st_id="37" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.cond.cleanup424:160 %m105 = mul i6 %conv_i1223, i6 %empty_61

]]></Node>
<StgValue><ssdm name="m105"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="998" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32">
<![CDATA[
for.cond.cleanup424:6 %mul_i4387_lcssa_phi_load = load i32 %mul_i4387_lcssa_phi

]]></Node>
<StgValue><ssdm name="mul_i4387_lcssa_phi_load"/></StgValue>
</operation>

<operation id="999" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="11" op_0_bw="32">
<![CDATA[
for.cond.cleanup424:10 %empty_60 = trunc i32 %mul_i4387_lcssa_phi_load

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="1000" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="11" op_0_bw="3">
<![CDATA[
for.cond.cleanup424:13 %conv_i1751 = sext i3 %in_data_14_load_2

]]></Node>
<StgValue><ssdm name="conv_i1751"/></StgValue>
</operation>

<operation id="1001" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond.cleanup424:14 %add_i1730 = add i11 %empty_60, i11 %conv_i1751

]]></Node>
<StgValue><ssdm name="add_i1730"/></StgValue>
</operation>

<operation id="1002" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="11" op_0_bw="3">
<![CDATA[
for.cond.cleanup424:17 %conv_i1751_1 = sext i3 %in_data_14_load_3

]]></Node>
<StgValue><ssdm name="conv_i1751_1"/></StgValue>
</operation>

<operation id="1003" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond.cleanup424:18 %add_i1730_1 = add i11 %empty_60, i11 %conv_i1751_1

]]></Node>
<StgValue><ssdm name="add_i1730_1"/></StgValue>
</operation>

<operation id="1004" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="11" op_0_bw="3">
<![CDATA[
for.cond.cleanup424:21 %conv_i1751_2 = sext i3 %in_data_14_load_4

]]></Node>
<StgValue><ssdm name="conv_i1751_2"/></StgValue>
</operation>

<operation id="1005" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond.cleanup424:22 %add_i1730_2 = add i11 %empty_60, i11 %conv_i1751_2

]]></Node>
<StgValue><ssdm name="add_i1730_2"/></StgValue>
</operation>

<operation id="1006" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="11" op_0_bw="3">
<![CDATA[
for.cond.cleanup424:25 %conv_i1751_3 = sext i3 %in_data_14_load_5

]]></Node>
<StgValue><ssdm name="conv_i1751_3"/></StgValue>
</operation>

<operation id="1007" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond.cleanup424:26 %add_i1730_3 = add i11 %empty_60, i11 %conv_i1751_3

]]></Node>
<StgValue><ssdm name="add_i1730_3"/></StgValue>
</operation>

<operation id="1008" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="11" op_0_bw="3">
<![CDATA[
for.cond.cleanup424:29 %conv_i1751_4 = sext i3 %in_data_14_load_6

]]></Node>
<StgValue><ssdm name="conv_i1751_4"/></StgValue>
</operation>

<operation id="1009" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="11" op_0_bw="3">
<![CDATA[
for.cond.cleanup424:32 %conv_i1751_5 = sext i3 %in_data_14_load_7

]]></Node>
<StgValue><ssdm name="conv_i1751_5"/></StgValue>
</operation>

<operation id="1010" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="11" op_0_bw="3">
<![CDATA[
for.cond.cleanup424:35 %conv_i1751_6 = sext i3 %in_data_14_load_8

]]></Node>
<StgValue><ssdm name="conv_i1751_6"/></StgValue>
</operation>

<operation id="1011" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="11" op_0_bw="3">
<![CDATA[
for.cond.cleanup424:38 %conv_i1751_7 = sext i3 %in_data_14_load_9

]]></Node>
<StgValue><ssdm name="conv_i1751_7"/></StgValue>
</operation>

<operation id="1012" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond.cleanup424:97 %add_i1730_4 = add i11 %empty_60, i11 %conv_i1751_4

]]></Node>
<StgValue><ssdm name="add_i1730_4"/></StgValue>
</operation>

<operation id="1013" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond.cleanup424:98 %add_i1730_5 = add i11 %empty_60, i11 %conv_i1751_5

]]></Node>
<StgValue><ssdm name="add_i1730_5"/></StgValue>
</operation>

<operation id="1014" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond.cleanup424:99 %add_i1730_6 = add i11 %empty_60, i11 %conv_i1751_6

]]></Node>
<StgValue><ssdm name="add_i1730_6"/></StgValue>
</operation>

<operation id="1015" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.cond.cleanup424:100 %add_i1730_7 = add i11 %empty_60, i11 %conv_i1751_7

]]></Node>
<StgValue><ssdm name="add_i1730_7"/></StgValue>
</operation>

<operation id="1016" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="12" op_0_bw="11">
<![CDATA[
for.cond.cleanup424:101 %sext_ln225 = sext i11 %add_i1730

]]></Node>
<StgValue><ssdm name="sext_ln225"/></StgValue>
</operation>

<operation id="1017" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="12" op_0_bw="11">
<![CDATA[
for.cond.cleanup424:102 %sext_ln225_1 = sext i11 %add_i1730_1

]]></Node>
<StgValue><ssdm name="sext_ln225_1"/></StgValue>
</operation>

<operation id="1018" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="12" op_0_bw="11">
<![CDATA[
for.cond.cleanup424:103 %sext_ln225_2 = sext i11 %add_i1730_2

]]></Node>
<StgValue><ssdm name="sext_ln225_2"/></StgValue>
</operation>

<operation id="1019" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="12" op_0_bw="11">
<![CDATA[
for.cond.cleanup424:104 %sext_ln225_3 = sext i11 %add_i1730_3

]]></Node>
<StgValue><ssdm name="sext_ln225_3"/></StgValue>
</operation>

<operation id="1020" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="12" op_0_bw="11">
<![CDATA[
for.cond.cleanup424:105 %sext_ln225_4 = sext i11 %add_i1730_4

]]></Node>
<StgValue><ssdm name="sext_ln225_4"/></StgValue>
</operation>

<operation id="1021" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="12" op_0_bw="11">
<![CDATA[
for.cond.cleanup424:106 %sext_ln225_5 = sext i11 %add_i1730_5

]]></Node>
<StgValue><ssdm name="sext_ln225_5"/></StgValue>
</operation>

<operation id="1022" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="12" op_0_bw="11">
<![CDATA[
for.cond.cleanup424:107 %sext_ln225_6 = sext i11 %add_i1730_6

]]></Node>
<StgValue><ssdm name="sext_ln225_6"/></StgValue>
</operation>

<operation id="1023" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="12" op_0_bw="11">
<![CDATA[
for.cond.cleanup424:108 %add_i1730_7_cast = sext i11 %add_i1730_7

]]></Node>
<StgValue><ssdm name="add_i1730_7_cast"/></StgValue>
</operation>

<operation id="1024" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.cond.cleanup424:109 %add_ln225 = add i12 %sext_ln225_1, i12 %sext_ln225

]]></Node>
<StgValue><ssdm name="add_ln225"/></StgValue>
</operation>

<operation id="1025" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="13" op_0_bw="12">
<![CDATA[
for.cond.cleanup424:110 %sext_ln225_7 = sext i12 %add_ln225

]]></Node>
<StgValue><ssdm name="sext_ln225_7"/></StgValue>
</operation>

<operation id="1026" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.cond.cleanup424:111 %add_ln225_1 = add i12 %sext_ln225_2, i12 %sext_ln225_3

]]></Node>
<StgValue><ssdm name="add_ln225_1"/></StgValue>
</operation>

<operation id="1027" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="13" op_0_bw="12">
<![CDATA[
for.cond.cleanup424:112 %sext_ln225_8 = sext i12 %add_ln225_1

]]></Node>
<StgValue><ssdm name="sext_ln225_8"/></StgValue>
</operation>

<operation id="1028" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.cond.cleanup424:113 %add_ln225_2 = add i13 %sext_ln225_8, i13 %sext_ln225_7

]]></Node>
<StgValue><ssdm name="add_ln225_2"/></StgValue>
</operation>

<operation id="1029" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="14" op_0_bw="13">
<![CDATA[
for.cond.cleanup424:114 %sext_ln225_9 = sext i13 %add_ln225_2

]]></Node>
<StgValue><ssdm name="sext_ln225_9"/></StgValue>
</operation>

<operation id="1030" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.cond.cleanup424:115 %add_ln225_3 = add i12 %sext_ln225_4, i12 %sext_ln225_5

]]></Node>
<StgValue><ssdm name="add_ln225_3"/></StgValue>
</operation>

<operation id="1031" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="13" op_0_bw="12">
<![CDATA[
for.cond.cleanup424:116 %sext_ln225_10 = sext i12 %add_ln225_3

]]></Node>
<StgValue><ssdm name="sext_ln225_10"/></StgValue>
</operation>

<operation id="1032" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.cond.cleanup424:117 %add_ln225_4 = add i12 %sext_ln225_6, i12 %add_i1730_7_cast

]]></Node>
<StgValue><ssdm name="add_ln225_4"/></StgValue>
</operation>

<operation id="1033" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="13" op_0_bw="12">
<![CDATA[
for.cond.cleanup424:118 %sext_ln225_11 = sext i12 %add_ln225_4

]]></Node>
<StgValue><ssdm name="sext_ln225_11"/></StgValue>
</operation>

<operation id="1034" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.cond.cleanup424:119 %add_ln225_5 = add i13 %sext_ln225_11, i13 %sext_ln225_10

]]></Node>
<StgValue><ssdm name="add_ln225_5"/></StgValue>
</operation>

<operation id="1035" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="14" op_0_bw="13">
<![CDATA[
for.cond.cleanup424:120 %sext_ln225_12 = sext i13 %add_ln225_5

]]></Node>
<StgValue><ssdm name="sext_ln225_12"/></StgValue>
</operation>

<operation id="1036" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.cond.cleanup424:121 %add_ln225_6 = add i14 %sext_ln225_12, i14 %sext_ln225_9

]]></Node>
<StgValue><ssdm name="add_ln225_6"/></StgValue>
</operation>

<operation id="1037" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="17" op_0_bw="17" op_1_bw="14" op_2_bw="3">
<![CDATA[
for.cond.cleanup424:122 %tmp_6 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %add_ln225_6, i3 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1038" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="18" op_0_bw="17">
<![CDATA[
for.cond.cleanup424:123 %sext_ln231_14 = sext i17 %tmp_6

]]></Node>
<StgValue><ssdm name="sext_ln231_14"/></StgValue>
</operation>

<operation id="1039" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="9" op_0_bw="8">
<![CDATA[
for.cond.cleanup424:139 %sext_ln231_10 = sext i8 %add_ln231_2

]]></Node>
<StgValue><ssdm name="sext_ln231_10"/></StgValue>
</operation>

<operation id="1040" st_id="38" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.cond.cleanup424:140 %add_ln231_3 = add i7 %sext_ln231_4, i7 %sext_ln231_5

]]></Node>
<StgValue><ssdm name="add_ln231_3"/></StgValue>
</operation>

<operation id="1041" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="8" op_0_bw="7">
<![CDATA[
for.cond.cleanup424:141 %sext_ln231_11 = sext i7 %add_ln231_3

]]></Node>
<StgValue><ssdm name="sext_ln231_11"/></StgValue>
</operation>

<operation id="1042" st_id="38" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.cond.cleanup424:142 %add_ln231_4 = add i7 %sext_ln231_6, i7 %mul_i1609_7371_cast

]]></Node>
<StgValue><ssdm name="add_ln231_4"/></StgValue>
</operation>

<operation id="1043" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="8" op_0_bw="7">
<![CDATA[
for.cond.cleanup424:143 %sext_ln231_12 = sext i7 %add_ln231_4

]]></Node>
<StgValue><ssdm name="sext_ln231_12"/></StgValue>
</operation>

<operation id="1044" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.cond.cleanup424:144 %add_ln231_5 = add i8 %sext_ln231_12, i8 %sext_ln231_11

]]></Node>
<StgValue><ssdm name="add_ln231_5"/></StgValue>
</operation>

<operation id="1045" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="9" op_0_bw="8">
<![CDATA[
for.cond.cleanup424:145 %sext_ln231_13 = sext i8 %add_ln231_5

]]></Node>
<StgValue><ssdm name="sext_ln231_13"/></StgValue>
</operation>

<operation id="1046" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.cond.cleanup424:146 %add_ln231_6 = add i9 %sext_ln231_13, i9 %sext_ln231_10

]]></Node>
<StgValue><ssdm name="add_ln231_6"/></StgValue>
</operation>

<operation id="1047" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="15" op_0_bw="15" op_1_bw="9" op_2_bw="6">
<![CDATA[
for.cond.cleanup424:147 %tmp_7 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %add_ln231_6, i6 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="1048" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="18" op_0_bw="15">
<![CDATA[
for.cond.cleanup424:148 %sext_ln231_15 = sext i15 %tmp_7

]]></Node>
<StgValue><ssdm name="sext_ln231_15"/></StgValue>
</operation>

<operation id="1049" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.cond.cleanup424:150 %add_ln231_8 = add i18 %sext_ln231_14, i18 %sext_ln231_15

]]></Node>
<StgValue><ssdm name="add_ln231_8"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1050" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="8" op_0_bw="8">
<![CDATA[
for.cond.cleanup424:4 %add_i2636_phi_load_1 = load i8 %add_i2636_phi

]]></Node>
<StgValue><ssdm name="add_i2636_phi_load_1"/></StgValue>
</operation>

<operation id="1051" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.cond.cleanup424:5 %m16_10_load_1 = load i32 %m16_10

]]></Node>
<StgValue><ssdm name="m16_10_load_1"/></StgValue>
</operation>

<operation id="1052" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32">
<![CDATA[
for.cond.cleanup424:7 %mul_i3908_lcssa_phi_load = load i32 %mul_i3908_lcssa_phi

]]></Node>
<StgValue><ssdm name="mul_i3908_lcssa_phi_load"/></StgValue>
</operation>

<operation id="1053" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="4" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:8 %phi_ln127_load = load i4 %phi_ln127

]]></Node>
<StgValue><ssdm name="phi_ln127_load"/></StgValue>
</operation>

<operation id="1054" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="5" op_0_bw="32">
<![CDATA[
for.cond.cleanup424:9 %trunc_ln181 = trunc i32 %mul_i3908_lcssa_phi_load

]]></Node>
<StgValue><ssdm name="trunc_ln181"/></StgValue>
</operation>

<operation id="1055" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="14" op_0_bw="14" op_1_bw="5" op_2_bw="9">
<![CDATA[
for.cond.cleanup424:132 %shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i9, i5 %mul_i1663, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="1056" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="14">
<![CDATA[
for.cond.cleanup424:133 %sext_ln231_7 = sext i14 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln231_7"/></StgValue>
</operation>

<operation id="1057" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond.cleanup424:149 %add_ln231_7 = add i32 %sext_ln231_7, i32 %m16_10_load_1

]]></Node>
<StgValue><ssdm name="add_ln231_7"/></StgValue>
</operation>

<operation id="1058" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="18">
<![CDATA[
for.cond.cleanup424:151 %sext_ln231_16 = sext i18 %add_ln231_8

]]></Node>
<StgValue><ssdm name="sext_ln231_16"/></StgValue>
</operation>

<operation id="1059" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond.cleanup424:152 %add_ln231_9 = add i32 %sext_ln231_16, i32 %add_ln231_7

]]></Node>
<StgValue><ssdm name="add_ln231_9"/></StgValue>
</operation>

<operation id="1060" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="5" op_0_bw="4">
<![CDATA[
for.cond.cleanup424:154 %phi_ln127_cast = sext i4 %phi_ln127_load

]]></Node>
<StgValue><ssdm name="phi_ln127_cast"/></StgValue>
</operation>

<operation id="1061" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="8" op_0_bw="5">
<![CDATA[
for.cond.cleanup424:157 %m101_cast149 = sext i5 %m101

]]></Node>
<StgValue><ssdm name="m101_cast149"/></StgValue>
</operation>

<operation id="1062" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="17" op_0_bw="16">
<![CDATA[
for.cond.cleanup424:158 %m104_cast = sext i16 %m104

]]></Node>
<StgValue><ssdm name="m104_cast"/></StgValue>
</operation>

<operation id="1063" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="11" op_0_bw="8">
<![CDATA[
for.cond.cleanup424:161 %trunc_ln208_cast = sext i8 %add_i2636_phi_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln208_cast"/></StgValue>
</operation>

<operation id="1064" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="7" op_0_bw="6">
<![CDATA[
for.cond.cleanup424:162 %sext_ln240 = sext i6 %m105

]]></Node>
<StgValue><ssdm name="sext_ln240"/></StgValue>
</operation>

<operation id="1065" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond.cleanup424:163 %store_ln22 = store i32 %add_ln231_9, i32 %m16_14

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="1066" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="0">
<![CDATA[
for.cond.cleanup424:165 %br_ln240 = br void %for.inc817

]]></Node>
<StgValue><ssdm name="br_ln240"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1067" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc817:0 %i_s2_0_1 = load i4 %i_s2_0

]]></Node>
<StgValue><ssdm name="i_s2_0_1"/></StgValue>
</operation>

<operation id="1068" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc817:1 %m16_20 = load i32 %m16_14

]]></Node>
<StgValue><ssdm name="m16_20"/></StgValue>
</operation>

<operation id="1069" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc817:2 %icmp_ln240 = icmp_eq  i4 %i_s2_0_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln240"/></StgValue>
</operation>

<operation id="1070" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc817:3 %add_ln240 = add i4 %i_s2_0_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln240"/></StgValue>
</operation>

<operation id="1071" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc817:4 %br_ln240 = br i1 %icmp_ln240, void %fpga_resource_hint.for.inc817.4, void %for.cond.cleanup734

]]></Node>
<StgValue><ssdm name="br_ln240"/></StgValue>
</operation>

<operation id="1072" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="64" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc817.4:0 %zext_ln240 = zext i4 %i_s2_0_1

]]></Node>
<StgValue><ssdm name="zext_ln240"/></StgValue>
</operation>

<operation id="1073" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc817.4:5 %specfucore_ln87 = specfucore void @_ssdm_op_SpecFUCore, i5 %m101, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln87"/></StgValue>
</operation>

<operation id="1074" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc817.4:7 %in_data_12_addr_3 = getelementptr i3 %in_data_12, i64 0, i64 %zext_ln240

]]></Node>
<StgValue><ssdm name="in_data_12_addr_3"/></StgValue>
</operation>

<operation id="1075" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc817.4:8 %in_data_12_load_3 = load i4 %in_data_12_addr_3

]]></Node>
<StgValue><ssdm name="in_data_12_load_3"/></StgValue>
</operation>

<operation id="1076" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc817.4:12 %in_data_0_addr_4 = getelementptr i3 %in_data_0, i64 0, i64 %zext_ln240

]]></Node>
<StgValue><ssdm name="in_data_0_addr_4"/></StgValue>
</operation>

<operation id="1077" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc817.4:13 %in_data_0_load_4 = load i4 %in_data_0_addr_4

]]></Node>
<StgValue><ssdm name="in_data_0_load_4"/></StgValue>
</operation>

<operation id="1078" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc817.4:15 %in_data_6_addr_3 = getelementptr i3 %in_data_6, i64 0, i64 %zext_ln240

]]></Node>
<StgValue><ssdm name="in_data_6_addr_3"/></StgValue>
</operation>

<operation id="1079" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc817.4:16 %in_data_6_load_3 = load i4 %in_data_6_addr_3

]]></Node>
<StgValue><ssdm name="in_data_6_load_3"/></StgValue>
</operation>

<operation id="1080" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc817.4:21 %in_data_4_addr_3 = getelementptr i3 %in_data_4, i64 0, i64 %zext_ln240

]]></Node>
<StgValue><ssdm name="in_data_4_addr_3"/></StgValue>
</operation>

<operation id="1081" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc817.4:22 %in_data_4_load_3 = load i4 %in_data_4_addr_3

]]></Node>
<StgValue><ssdm name="in_data_4_load_3"/></StgValue>
</operation>

<operation id="1082" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc817.4:28 %in_data_10_addr_11 = getelementptr i3 %in_data_10, i64 0, i64 %zext_ln240

]]></Node>
<StgValue><ssdm name="in_data_10_addr_11"/></StgValue>
</operation>

<operation id="1083" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc817.4:29 %in_data_10_load_11 = load i4 %in_data_10_addr_11

]]></Node>
<StgValue><ssdm name="in_data_10_load_11"/></StgValue>
</operation>

<operation id="1084" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc817.4:33 %in_data_2_addr_4 = getelementptr i3 %in_data_2, i64 0, i64 %zext_ln240

]]></Node>
<StgValue><ssdm name="in_data_2_addr_4"/></StgValue>
</operation>

<operation id="1085" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc817.4:34 %in_data_2_load_4 = load i4 %in_data_2_addr_4

]]></Node>
<StgValue><ssdm name="in_data_2_load_4"/></StgValue>
</operation>

<operation id="1086" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc817.4:56 %store_ln240 = store i4 %add_ln240, i4 %i_s2_0

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="1087" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32">
<![CDATA[
for.cond.cleanup734:0 %m16_17 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m16_17"/></StgValue>
</operation>

<operation id="1088" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="4" op_0_bw="32">
<![CDATA[
for.cond.cleanup734:1 %i_s3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_s3_0"/></StgValue>
</operation>

<operation id="1089" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="8" op_0_bw="8">
<![CDATA[
for.cond.cleanup734:2 %add_i2636_phi_load = load i8 %add_i2636_phi

]]></Node>
<StgValue><ssdm name="add_i2636_phi_load"/></StgValue>
</operation>

<operation id="1090" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="4" op_0_bw="4">
<![CDATA[
for.cond.cleanup734:3 %phi_ln193_load = load i4 %phi_ln193

]]></Node>
<StgValue><ssdm name="phi_ln193_load"/></StgValue>
</operation>

<operation id="1091" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="8" op_0_bw="8">
<![CDATA[
for.cond.cleanup734:4 %phi_ln190_load = load i8 %phi_ln190

]]></Node>
<StgValue><ssdm name="phi_ln190_load"/></StgValue>
</operation>

<operation id="1092" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="6" op_0_bw="5">
<![CDATA[
for.cond.cleanup734:5 %sext_ln255 = sext i5 %mul_i1663

]]></Node>
<StgValue><ssdm name="sext_ln255"/></StgValue>
</operation>

<operation id="1093" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="7" op_0_bw="8">
<![CDATA[
for.cond.cleanup734:6 %empty_62 = trunc i8 %add_i2636_phi_load

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="1094" st_id="40" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.cond.cleanup734:7 %m112 = mul i7 %empty_62, i7 %trunc_ln122_1

]]></Node>
<StgValue><ssdm name="m112"/></StgValue>
</operation>

<operation id="1095" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="8" op_0_bw="7">
<![CDATA[
for.cond.cleanup734:8 %sext_ln259 = sext i7 %m112

]]></Node>
<StgValue><ssdm name="sext_ln259"/></StgValue>
</operation>

<operation id="1096" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="11" op_0_bw="8">
<![CDATA[
for.cond.cleanup734:9 %phi_ln190_cast = sext i8 %phi_ln190_load

]]></Node>
<StgValue><ssdm name="phi_ln190_cast"/></StgValue>
</operation>

<operation id="1097" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="11" op_0_bw="8">
<![CDATA[
for.cond.cleanup734:10 %in_scalar_load_4_cast124 = sext i8 %in_scalar_load_4

]]></Node>
<StgValue><ssdm name="in_scalar_load_4_cast124"/></StgValue>
</operation>

<operation id="1098" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="12" op_0_bw="5">
<![CDATA[
for.cond.cleanup734:11 %conv_i519 = sext i5 %trunc_ln181

]]></Node>
<StgValue><ssdm name="conv_i519"/></StgValue>
</operation>

<operation id="1099" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.cond.cleanup734:12 %m116 = add i12 %sext_ln1_2, i12 %conv_i519

]]></Node>
<StgValue><ssdm name="m116"/></StgValue>
</operation>

<operation id="1100" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="7" op_0_bw="4">
<![CDATA[
for.cond.cleanup734:13 %sext_ln22_1 = sext i4 %phi_ln193_load

]]></Node>
<StgValue><ssdm name="sext_ln22_1"/></StgValue>
</operation>

<operation id="1101" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.cond.cleanup734:14 %store_ln254 = store i4 0, i4 %i_s3_0

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="1102" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond.cleanup734:15 %store_ln22 = store i32 %m16_20, i32 %m16_17

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="1103" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="0">
<![CDATA[
for.cond.cleanup734:16 %br_ln254 = br void %for.inc882

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1104" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc817.4:8 %in_data_12_load_3 = load i4 %in_data_12_addr_3

]]></Node>
<StgValue><ssdm name="in_data_12_load_3"/></StgValue>
</operation>

<operation id="1105" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="5" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc817.4:9 %sext_ln242 = sext i3 %in_data_12_load_3

]]></Node>
<StgValue><ssdm name="sext_ln242"/></StgValue>
</operation>

<operation id="1106" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.inc817.4:10 %m102 = add i5 %phi_ln127_cast, i5 %sext_ln242

]]></Node>
<StgValue><ssdm name="m102"/></StgValue>
</operation>

<operation id="1107" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc817.4:13 %in_data_0_load_4 = load i4 %in_data_0_addr_4

]]></Node>
<StgValue><ssdm name="in_data_0_load_4"/></StgValue>
</operation>

<operation id="1108" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="4" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc817.4:14 %sext_ln243 = sext i3 %in_data_0_load_4

]]></Node>
<StgValue><ssdm name="sext_ln243"/></StgValue>
</operation>

<operation id="1109" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc817.4:16 %in_data_6_load_3 = load i4 %in_data_6_addr_3

]]></Node>
<StgValue><ssdm name="in_data_6_load_3"/></StgValue>
</operation>

<operation id="1110" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="4" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc817.4:17 %sext_ln243_1 = sext i3 %in_data_6_load_3

]]></Node>
<StgValue><ssdm name="sext_ln243_1"/></StgValue>
</operation>

<operation id="1111" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.inc817.4:18 %m103 = add i4 %sext_ln243_1, i4 %sext_ln243

]]></Node>
<StgValue><ssdm name="m103"/></StgValue>
</operation>

<operation id="1112" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="7" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc817.4:19 %sext_ln94 = sext i4 %m103

]]></Node>
<StgValue><ssdm name="sext_ln94"/></StgValue>
</operation>

<operation id="1113" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc817.4:22 %in_data_4_load_3 = load i4 %in_data_4_addr_3

]]></Node>
<StgValue><ssdm name="in_data_4_load_3"/></StgValue>
</operation>

<operation id="1114" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="11" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc817.4:23 %sext_ln247 = sext i3 %in_data_4_load_3

]]></Node>
<StgValue><ssdm name="sext_ln247"/></StgValue>
</operation>

<operation id="1115" st_id="41" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.inc817.4:24 %m106 = mul i11 %trunc_ln208_cast, i11 %sext_ln247

]]></Node>
<StgValue><ssdm name="m106"/></StgValue>
</operation>

<operation id="1116" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc817.4:25 %specfucore_ln92 = specfucore void @_ssdm_op_SpecFUCore, i11 %m106, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln92"/></StgValue>
</operation>

<operation id="1117" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.for.inc817.4:27 %m107 = shl i3 %in_data_0_load_4, i3 1

]]></Node>
<StgValue><ssdm name="m107"/></StgValue>
</operation>

<operation id="1118" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc817.4:29 %in_data_10_load_11 = load i4 %in_data_10_addr_11

]]></Node>
<StgValue><ssdm name="in_data_10_load_11"/></StgValue>
</operation>

<operation id="1119" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="7" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc817.4:30 %sext_ln249 = sext i3 %in_data_10_load_11

]]></Node>
<StgValue><ssdm name="sext_ln249"/></StgValue>
</operation>

<operation id="1120" st_id="41" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc817.4:31 %m108 = mul i7 %sext_ln94, i7 %sext_ln249

]]></Node>
<StgValue><ssdm name="m108"/></StgValue>
</operation>

<operation id="1121" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="7" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc817.4:32 %sext_ln250 = sext i3 %m107

]]></Node>
<StgValue><ssdm name="sext_ln250"/></StgValue>
</operation>

<operation id="1122" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc817.4:34 %in_data_2_load_4 = load i4 %in_data_2_addr_4

]]></Node>
<StgValue><ssdm name="in_data_2_load_4"/></StgValue>
</operation>

<operation id="1123" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="6" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc817.4:35 %sext_ln251 = sext i3 %in_data_12_load_3

]]></Node>
<StgValue><ssdm name="sext_ln251"/></StgValue>
</operation>

<operation id="1124" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="6" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc817.4:36 %sext_ln251_1 = sext i3 %in_data_2_load_4

]]></Node>
<StgValue><ssdm name="sext_ln251_1"/></StgValue>
</operation>

<operation id="1125" st_id="41" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc817.4:37 %m109 = mul i6 %sext_ln251_1, i6 %sext_ln251

]]></Node>
<StgValue><ssdm name="m109"/></StgValue>
</operation>

<operation id="1126" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc817.4:45 %add_ln252_4 = add i7 %sext_ln240, i7 %sext_ln250

]]></Node>
<StgValue><ssdm name="add_ln252_4"/></StgValue>
</operation>

<operation id="1127" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc817.4:46 %sext_ln252_3 = sext i7 %add_ln252_4

]]></Node>
<StgValue><ssdm name="sext_ln252_3"/></StgValue>
</operation>

<operation id="1128" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.inc817.4:47 %add_ln252_5 = add i8 %sext_ln252_3, i8 %m101_cast149

]]></Node>
<StgValue><ssdm name="add_ln252_5"/></StgValue>
</operation>

<operation id="1129" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="7" op_0_bw="11">
<![CDATA[
fpga_resource_hint.for.inc817.4:54 %trunc_ln240 = trunc i11 %m106

]]></Node>
<StgValue><ssdm name="trunc_ln240"/></StgValue>
</operation>

<operation id="1130" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc817.4:57 %store_ln240 = store i7 %trunc_ln240, i7 %mul_i1148_phi

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1131" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="11" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc817.4:11 %sext_ln93 = sext i5 %m102

]]></Node>
<StgValue><ssdm name="sext_ln93"/></StgValue>
</operation>

<operation id="1132" st_id="42" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc817.4:31 %m108 = mul i7 %sext_ln94, i7 %sext_ln249

]]></Node>
<StgValue><ssdm name="m108"/></StgValue>
</operation>

<operation id="1133" st_id="42" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc817.4:37 %m109 = mul i6 %sext_ln251_1, i6 %sext_ln251

]]></Node>
<StgValue><ssdm name="m109"/></StgValue>
</operation>

<operation id="1134" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.inc817.4:40 %add_ln252_1 = add i11 %m106, i11 %sext_ln93

]]></Node>
<StgValue><ssdm name="add_ln252_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1135" st_id="43" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc817.4:31 %m108 = mul i7 %sext_ln94, i7 %sext_ln249

]]></Node>
<StgValue><ssdm name="m108"/></StgValue>
</operation>

<operation id="1136" st_id="43" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc817.4:37 %m109 = mul i6 %sext_ln251_1, i6 %sext_ln251

]]></Node>
<StgValue><ssdm name="m109"/></StgValue>
</operation>

<operation id="1137" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="17" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc817.4:38 %sext_ln252 = sext i6 %m109

]]></Node>
<StgValue><ssdm name="sext_ln252"/></StgValue>
</operation>

<operation id="1138" st_id="43" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.inc817.4:39 %add_ln252 = add i17 %m104_cast, i17 %sext_ln252

]]></Node>
<StgValue><ssdm name="add_ln252"/></StgValue>
</operation>

<operation id="1139" st_id="43" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc817.4:43 %add_ln252_3 = add i7 %sext_ln94, i7 %m108

]]></Node>
<StgValue><ssdm name="add_ln252_3"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1140" st_id="44" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.inc817.4:39 %add_ln252 = add i17 %m104_cast, i17 %sext_ln252

]]></Node>
<StgValue><ssdm name="add_ln252"/></StgValue>
</operation>

<operation id="1141" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="17" op_0_bw="11">
<![CDATA[
fpga_resource_hint.for.inc817.4:41 %sext_ln252_1 = sext i11 %add_ln252_1

]]></Node>
<StgValue><ssdm name="sext_ln252_1"/></StgValue>
</operation>

<operation id="1142" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.inc817.4:42 %add_ln252_2 = add i17 %sext_ln252_1, i17 %add_ln252

]]></Node>
<StgValue><ssdm name="add_ln252_2"/></StgValue>
</operation>

<operation id="1143" st_id="44" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc817.4:43 %add_ln252_3 = add i7 %sext_ln94, i7 %m108

]]></Node>
<StgValue><ssdm name="add_ln252_3"/></StgValue>
</operation>

<operation id="1144" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc817.4:44 %sext_ln252_2 = sext i7 %add_ln252_3

]]></Node>
<StgValue><ssdm name="sext_ln252_2"/></StgValue>
</operation>

<operation id="1145" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.inc817.4:48 %sext_ln252_6 = sext i8 %add_ln252_5

]]></Node>
<StgValue><ssdm name="sext_ln252_6"/></StgValue>
</operation>

<operation id="1146" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.inc817.4:49 %add_ln252_6 = add i9 %sext_ln252_6, i9 %sext_ln252_2

]]></Node>
<StgValue><ssdm name="add_ln252_6"/></StgValue>
</operation>

<operation id="1147" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="17" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc817.4:50 %sext_ln252_4 = sext i9 %add_ln252_6

]]></Node>
<StgValue><ssdm name="sext_ln252_4"/></StgValue>
</operation>

<operation id="1148" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.inc817.4:51 %add_ln252_7 = add i17 %sext_ln252_4, i17 %add_ln252_2

]]></Node>
<StgValue><ssdm name="add_ln252_7"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1149" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.inc817.4:1 %specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_28

]]></Node>
<StgValue><ssdm name="specpipeline_ln15"/></StgValue>
</operation>

<operation id="1150" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.for.inc817.4:2 %speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln22"/></StgValue>
</operation>

<operation id="1151" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc817.4:3 %specloopname_ln240 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33

]]></Node>
<StgValue><ssdm name="specloopname_ln240"/></StgValue>
</operation>

<operation id="1152" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc817.4:4 %rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin25"/></StgValue>
</operation>

<operation id="1153" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc817.4:6 %rend308 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin25

]]></Node>
<StgValue><ssdm name="rend308"/></StgValue>
</operation>

<operation id="1154" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc817.4:20 %rbegin26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30

]]></Node>
<StgValue><ssdm name="rbegin26"/></StgValue>
</operation>

<operation id="1155" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc817.4:26 %rend306 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin26

]]></Node>
<StgValue><ssdm name="rend306"/></StgValue>
</operation>

<operation id="1156" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="17">
<![CDATA[
fpga_resource_hint.for.inc817.4:52 %sext_ln252_5 = sext i17 %add_ln252_7

]]></Node>
<StgValue><ssdm name="sext_ln252_5"/></StgValue>
</operation>

<operation id="1157" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc817.4:53 %m16_21 = add i32 %m16_20, i32 %sext_ln252_5

]]></Node>
<StgValue><ssdm name="m16_21"/></StgValue>
</operation>

<operation id="1158" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc817.4:55 %store_ln22 = store i32 %m16_21, i32 %m16_14

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="1159" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.for.inc817.4:58 %br_ln240 = br void %for.inc817

]]></Node>
<StgValue><ssdm name="br_ln240"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1160" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc882:0 %i_s3_0_1 = load i4 %i_s3_0

]]></Node>
<StgValue><ssdm name="i_s3_0_1"/></StgValue>
</operation>

<operation id="1161" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc882:1 %icmp_ln254 = icmp_eq  i4 %i_s3_0_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln254"/></StgValue>
</operation>

<operation id="1162" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc882:2 %add_ln254 = add i4 %i_s3_0_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln254"/></StgValue>
</operation>

<operation id="1163" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc882:3 %br_ln254 = br i1 %icmp_ln254, void %fpga_resource_hint.for.inc882.2, void %L_s4_1

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="1164" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="64" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc882.2:2 %zext_ln254 = zext i4 %i_s3_0_1

]]></Node>
<StgValue><ssdm name="zext_ln254"/></StgValue>
</operation>

<operation id="1165" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc882.2:6 %in_data_0_addr_5 = getelementptr i3 %in_data_0, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="in_data_0_addr_5"/></StgValue>
</operation>

<operation id="1166" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc882.2:7 %in_data_0_load_5 = load i4 %in_data_0_addr_5

]]></Node>
<StgValue><ssdm name="in_data_0_load_5"/></StgValue>
</operation>

<operation id="1167" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc882.2:11 %in_data_10_addr_12 = getelementptr i3 %in_data_10, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="in_data_10_addr_12"/></StgValue>
</operation>

<operation id="1168" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc882.2:12 %in_data_10_load_12 = load i4 %in_data_10_addr_12

]]></Node>
<StgValue><ssdm name="in_data_10_load_12"/></StgValue>
</operation>

<operation id="1169" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc882.2:19 %in_data_2_addr_5 = getelementptr i3 %in_data_2, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="in_data_2_addr_5"/></StgValue>
</operation>

<operation id="1170" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc882.2:20 %in_data_2_load_5 = load i4 %in_data_2_addr_5

]]></Node>
<StgValue><ssdm name="in_data_2_load_5"/></StgValue>
</operation>

<operation id="1171" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc882.2:24 %in_data_14_addr_12 = getelementptr i3 %in_data_14, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="in_data_14_addr_12"/></StgValue>
</operation>

<operation id="1172" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc882.2:25 %in_data_14_load_12 = load i4 %in_data_14_addr_12

]]></Node>
<StgValue><ssdm name="in_data_14_load_12"/></StgValue>
</operation>

<operation id="1173" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc882.2:31 %in_data_6_addr_4 = getelementptr i3 %in_data_6, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="in_data_6_addr_4"/></StgValue>
</operation>

<operation id="1174" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc882.2:32 %in_data_6_load_4 = load i4 %in_data_6_addr_4

]]></Node>
<StgValue><ssdm name="in_data_6_load_4"/></StgValue>
</operation>

<operation id="1175" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc882.2:49 %store_ln254 = store i4 %add_ln254, i4 %i_s3_0

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="1176" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
L_s4_1:0 %m16_17_load_1 = load i32 %m16_17

]]></Node>
<StgValue><ssdm name="m16_17_load_1"/></StgValue>
</operation>

<operation id="1177" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="7" op_0_bw="7">
<![CDATA[
L_s4_1:1 %mul_i1148_phi_load = load i7 %mul_i1148_phi

]]></Node>
<StgValue><ssdm name="mul_i1148_phi_load"/></StgValue>
</operation>

<operation id="1178" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="10" op_0_bw="10">
<![CDATA[
L_s4_1:2 %phi_ln130_load = load i10 %phi_ln130

]]></Node>
<StgValue><ssdm name="phi_ln130_load"/></StgValue>
</operation>

<operation id="1179" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
L_s4_1:3 %m = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_i6304_phi_load, i1 0

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="1180" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3" op_3_bw="7" op_4_bw="3" op_5_bw="10" op_6_bw="5" op_7_bw="32">
<![CDATA[
L_s4_1:4 %call_ln0 = call void @case_9_Pipeline_L_s4_1, i32 %m16_17_load_1, i3 %in_data_4, i7 %mul_i1148_phi_load, i3 %in_data_14, i10 %phi_ln130_load, i5 %m, i32 %m16_19_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1181" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc882.2:7 %in_data_0_load_5 = load i4 %in_data_0_addr_5

]]></Node>
<StgValue><ssdm name="in_data_0_load_5"/></StgValue>
</operation>

<operation id="1182" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="6" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc882.2:8 %sext_ln255_1 = sext i3 %in_data_0_load_5

]]></Node>
<StgValue><ssdm name="sext_ln255_1"/></StgValue>
</operation>

<operation id="1183" st_id="47" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc882.2:9 %m111 = mul i6 %sext_ln255, i6 %sext_ln255_1

]]></Node>
<StgValue><ssdm name="m111"/></StgValue>
</operation>

<operation id="1184" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc882.2:12 %in_data_10_load_12 = load i4 %in_data_10_addr_12

]]></Node>
<StgValue><ssdm name="in_data_10_load_12"/></StgValue>
</operation>

<operation id="1185" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc882.2:17 %sext_ln258 = sext i6 %m111

]]></Node>
<StgValue><ssdm name="sext_ln258"/></StgValue>
</operation>

<operation id="1186" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc882.2:20 %in_data_2_load_5 = load i4 %in_data_2_addr_5

]]></Node>
<StgValue><ssdm name="in_data_2_load_5"/></StgValue>
</operation>

<operation id="1187" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc882.2:25 %in_data_14_load_12 = load i4 %in_data_14_addr_12

]]></Node>
<StgValue><ssdm name="in_data_14_load_12"/></StgValue>
</operation>

<operation id="1188" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="11" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc882.2:26 %sext_ln260 = sext i3 %in_data_14_load_12

]]></Node>
<StgValue><ssdm name="sext_ln260"/></StgValue>
</operation>

<operation id="1189" st_id="47" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.inc882.2:27 %mul_ln260 = mul i11 %in_scalar_load_4_cast124, i11 %sext_ln260

]]></Node>
<StgValue><ssdm name="mul_ln260"/></StgValue>
</operation>

<operation id="1190" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc882.2:28 %specfucore_ln100 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln260, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln100"/></StgValue>
</operation>

<operation id="1191" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="10" op_0_bw="11">
<![CDATA[
fpga_resource_hint.for.inc882.2:29 %m115 = trunc i11 %mul_ln260

]]></Node>
<StgValue><ssdm name="m115"/></StgValue>
</operation>

<operation id="1192" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc882.2:32 %in_data_6_load_4 = load i4 %in_data_6_addr_4

]]></Node>
<StgValue><ssdm name="in_data_6_load_4"/></StgValue>
</operation>

<operation id="1193" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="7" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc882.2:33 %sext_ln262 = sext i3 %in_data_6_load_4

]]></Node>
<StgValue><ssdm name="sext_ln262"/></StgValue>
</operation>

<operation id="1194" st_id="47" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc882.2:34 %m117 = mul i7 %sext_ln22_1, i7 %sext_ln262

]]></Node>
<StgValue><ssdm name="m117"/></StgValue>
</operation>

<operation id="1195" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.inc882.2:42 %add_ln263_3 = add i8 %sext_ln259, i8 %sext_ln258

]]></Node>
<StgValue><ssdm name="add_ln263_3"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1196" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="9" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc882.2:1 %add_i6572_phi_load = load i9 %add_i6572_phi

]]></Node>
<StgValue><ssdm name="add_i6572_phi_load"/></StgValue>
</operation>

<operation id="1197" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc882.2:13 %sext_ln257 = sext i3 %in_data_10_load_12

]]></Node>
<StgValue><ssdm name="sext_ln257"/></StgValue>
</operation>

<operation id="1198" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.inc882.2:14 %m113 = add i9 %sext_ln257, i9 %add_i6572_phi_load

]]></Node>
<StgValue><ssdm name="m113"/></StgValue>
</operation>

<operation id="1199" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc882.2:15 %specfucore_ln98 = specfucore void @_ssdm_op_SpecFUCore, i9 %m113, i64 8, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln98"/></StgValue>
</operation>

<operation id="1200" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="11" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc882.2:18 %sext_ln259_1 = sext i9 %m113

]]></Node>
<StgValue><ssdm name="sext_ln259_1"/></StgValue>
</operation>

<operation id="1201" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="11" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.inc882.2:21 %sext_ln259_2 = sext i3 %in_data_2_load_5

]]></Node>
<StgValue><ssdm name="sext_ln259_2"/></StgValue>
</operation>

<operation id="1202" st_id="48" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.inc882.2:22 %m114 = mul i11 %phi_ln190_cast, i11 %sext_ln259_2

]]></Node>
<StgValue><ssdm name="m114"/></StgValue>
</operation>

<operation id="1203" st_id="48" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc882.2:34 %m117 = mul i7 %sext_ln22_1, i7 %sext_ln262

]]></Node>
<StgValue><ssdm name="m117"/></StgValue>
</operation>

<operation id="1204" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc882.2:36 %sext_ln263_1 = sext i10 %m115

]]></Node>
<StgValue><ssdm name="sext_ln263_1"/></StgValue>
</operation>

<operation id="1205" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.inc882.2:41 %add_ln263_2 = add i11 %sext_ln263_1, i11 %sext_ln259_1

]]></Node>
<StgValue><ssdm name="add_ln263_2"/></StgValue>
</operation>

<operation id="1206" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="11" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.inc882.2:43 %sext_ln263_4 = sext i8 %add_ln263_3

]]></Node>
<StgValue><ssdm name="sext_ln263_4"/></StgValue>
</operation>

<operation id="1207" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.inc882.2:44 %add_ln263_4 = add i11 %sext_ln263_4, i11 %add_ln263_2

]]></Node>
<StgValue><ssdm name="add_ln263_4"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1208" st_id="49" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.inc882.2:22 %m114 = mul i11 %phi_ln190_cast, i11 %sext_ln259_2

]]></Node>
<StgValue><ssdm name="m114"/></StgValue>
</operation>

<operation id="1209" st_id="49" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc882.2:34 %m117 = mul i7 %sext_ln22_1, i7 %sext_ln262

]]></Node>
<StgValue><ssdm name="m117"/></StgValue>
</operation>

<operation id="1210" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="12" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc882.2:37 %sext_ln263_2 = sext i7 %m117

]]></Node>
<StgValue><ssdm name="sext_ln263_2"/></StgValue>
</operation>

<operation id="1211" st_id="49" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.inc882.2:38 %add_ln263 = add i12 %m116, i12 %sext_ln263_2

]]></Node>
<StgValue><ssdm name="add_ln263"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1212" st_id="50" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.inc882.2:22 %m114 = mul i11 %phi_ln190_cast, i11 %sext_ln259_2

]]></Node>
<StgValue><ssdm name="m114"/></StgValue>
</operation>

<operation id="1213" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.for.inc882.2:35 %sext_ln263 = sext i11 %m114

]]></Node>
<StgValue><ssdm name="sext_ln263"/></StgValue>
</operation>

<operation id="1214" st_id="50" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.inc882.2:38 %add_ln263 = add i12 %m116, i12 %sext_ln263_2

]]></Node>
<StgValue><ssdm name="add_ln263"/></StgValue>
</operation>

<operation id="1215" st_id="50" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.inc882.2:39 %add_ln263_1 = add i12 %add_ln263, i12 %sext_ln263

]]></Node>
<StgValue><ssdm name="add_ln263_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1216" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc882.2:0 %m16_17_load = load i32 %m16_17

]]></Node>
<StgValue><ssdm name="m16_17_load"/></StgValue>
</operation>

<operation id="1217" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.inc882.2:3 %specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_28

]]></Node>
<StgValue><ssdm name="specpipeline_ln16"/></StgValue>
</operation>

<operation id="1218" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.for.inc882.2:4 %speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln22"/></StgValue>
</operation>

<operation id="1219" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc882.2:5 %specloopname_ln254 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln254"/></StgValue>
</operation>

<operation id="1220" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc882.2:10 %rbegin27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin27"/></StgValue>
</operation>

<operation id="1221" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc882.2:16 %rend312 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin27

]]></Node>
<StgValue><ssdm name="rend312"/></StgValue>
</operation>

<operation id="1222" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc882.2:23 %rbegin28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40

]]></Node>
<StgValue><ssdm name="rbegin28"/></StgValue>
</operation>

<operation id="1223" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc882.2:30 %rend310 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin28

]]></Node>
<StgValue><ssdm name="rend310"/></StgValue>
</operation>

<operation id="1224" st_id="51" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.inc882.2:39 %add_ln263_1 = add i12 %add_ln263, i12 %sext_ln263

]]></Node>
<StgValue><ssdm name="add_ln263_1"/></StgValue>
</operation>

<operation id="1225" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="13" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc882.2:40 %sext_ln263_3 = sext i12 %add_ln263_1

]]></Node>
<StgValue><ssdm name="sext_ln263_3"/></StgValue>
</operation>

<operation id="1226" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="13" op_0_bw="11">
<![CDATA[
fpga_resource_hint.for.inc882.2:45 %sext_ln263_5 = sext i11 %add_ln263_4

]]></Node>
<StgValue><ssdm name="sext_ln263_5"/></StgValue>
</operation>

<operation id="1227" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.inc882.2:46 %add_ln263_5 = add i13 %sext_ln263_5, i13 %sext_ln263_3

]]></Node>
<StgValue><ssdm name="add_ln263_5"/></StgValue>
</operation>

<operation id="1228" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.inc882.2:47 %sext_ln263_6 = sext i13 %add_ln263_5

]]></Node>
<StgValue><ssdm name="sext_ln263_6"/></StgValue>
</operation>

<operation id="1229" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc882.2:48 %m16_22 = add i32 %m16_17_load, i32 %sext_ln263_6

]]></Node>
<StgValue><ssdm name="m16_22"/></StgValue>
</operation>

<operation id="1230" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc882.2:50 %store_ln22 = store i32 %m16_22, i32 %m16_17

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="1231" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.for.inc882.2:51 %br_ln254 = br void %for.inc882

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1232" st_id="52" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3" op_3_bw="7" op_4_bw="3" op_5_bw="10" op_6_bw="5" op_7_bw="32">
<![CDATA[
L_s4_1:4 %call_ln0 = call void @case_9_Pipeline_L_s4_1, i32 %m16_17_load_1, i3 %in_data_4, i7 %mul_i1148_phi_load, i3 %in_data_14, i10 %phi_ln130_load, i5 %m, i32 %m16_19_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1233" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
L_s4_1:5 %m16_19_loc_load = load i32 %m16_19_loc

]]></Node>
<StgValue><ssdm name="m16_19_loc_load"/></StgValue>
</operation>

<operation id="1234" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="8" op_0_bw="32">
<![CDATA[
L_s4_1:6 %trunc_ln273 = trunc i32 %m16_19_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln273"/></StgValue>
</operation>

<operation id="1235" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
L_s4_1:7 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %m16_19_loc_load, i32 8

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1236" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
L_s4_1:8 %tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %m16_19_loc_load, i32 16

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1237" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
L_s4_1:9 %tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %m16_19_loc_load, i32 24

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1238" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
L_s4_1:10 %write_ln273 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %out_data_0, i8 %trunc_ln273

]]></Node>
<StgValue><ssdm name="write_ln273"/></StgValue>
</operation>

<operation id="1239" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
L_s4_1:11 %write_ln274 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %out_data_1, i8 %tmp_1

]]></Node>
<StgValue><ssdm name="write_ln274"/></StgValue>
</operation>

<operation id="1240" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
L_s4_1:12 %write_ln275 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %out_data_2, i8 %tmp_2

]]></Node>
<StgValue><ssdm name="write_ln275"/></StgValue>
</operation>

<operation id="1241" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
L_s4_1:13 %write_ln276 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %out_data_3, i8 %tmp_3

]]></Node>
<StgValue><ssdm name="write_ln276"/></StgValue>
</operation>

<operation id="1242" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="0">
<![CDATA[
L_s4_1:14 %ret_ln278 = ret

]]></Node>
<StgValue><ssdm name="ret_ln278"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
