Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,28
design__inferred_latch__count,0
design__instance__count,9120
design__instance__area,129742
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,4
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.002946091815829277
power__switching__total,0.0007608697633258998
power__leakage__total,0.000009358897841593716
power__total,0.0037163204979151487
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.6426772629315728
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.6252107897249745
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10789269782981369
timing__setup__ws__corner:nom_fast_1p32V_m40C,5.409772338770355
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.107893
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,7.549453
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,4
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-1.2076775477037867
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,1.1645614802115507
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6029819036972537
timing__setup__ws__corner:nom_slow_1p08V_125C,4.378604713851665
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.602982
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,4.378605
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,4
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.8655790773580111
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.8385190557020001
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2916176271890962
timing__setup__ws__corner:nom_typ_1p20V_25C,5.255357187067811
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.291618
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,6.376483
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,4
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.6426772629315728
clock__skew__worst_setup,0.6252107897249745
timing__hold__ws,0.10789269782981369
timing__setup__ws,4.378604713851665
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.107893
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,4.378605
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 854.4 313.74
design__core__bbox,2.88 3.78 851.52 309.96
design__io,45
design__die__area,268059
design__core__area,259837
design__instance__count__stdcell,9120
design__instance__area__stdcell,129742
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.499323
design__instance__utilization__stdcell,0.499323
design__rows,81
design__rows:CoreSite,81
design__sites,143208
design__sites:CoreSite,143208
design__instance__count__class:buffer,4
design__instance__area__class:buffer,29.0304
design__instance__count__class:inverter,258
design__instance__area__class:inverter,1420.68
design__instance__count__class:sequential_cell,898
design__instance__area__class:sequential_cell,42362.6
design__instance__count__class:multi_input_combinational_cell,5648
design__instance__area__class:multi_input_combinational_cell,55936.1
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,1973
design__instance__area__class:timing_repair_buffer,27477.3
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,225919
design__violations,0
design__instance__count__class:clock_buffer,161
design__instance__area__class:clock_buffer,1433.38
design__instance__count__class:clock_inverter,128
design__instance__area__class:clock_inverter,811.037
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1097
antenna__violating__nets,4
antenna__violating__pins,4
route__antenna_violation__count,4
antenna_diodes_count,50
design__instance__count__class:antenna_cell,50
design__instance__area__class:antenna_cell,272.16
route__net,9940
route__net__special,2
route__drc_errors__iter:0,7593
route__wirelength__iter:0,260287
route__drc_errors__iter:1,3971
route__wirelength__iter:1,257544
route__drc_errors__iter:2,3839
route__wirelength__iter:2,257019
route__drc_errors__iter:3,723
route__wirelength__iter:3,254910
route__drc_errors__iter:4,114
route__wirelength__iter:4,254682
route__drc_errors__iter:5,50
route__wirelength__iter:5,254679
route__drc_errors__iter:6,38
route__wirelength__iter:6,254680
route__drc_errors__iter:7,30
route__wirelength__iter:7,254678
route__drc_errors__iter:8,18
route__wirelength__iter:8,254675
route__drc_errors__iter:9,15
route__wirelength__iter:9,254679
route__drc_errors__iter:10,5
route__wirelength__iter:10,254675
route__drc_errors__iter:11,0
route__wirelength__iter:11,254669
route__drc_errors,0
route__wirelength,254669
route__vias,60985
route__vias__singlecut,60985
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,1277.37
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,922
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,922
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,922
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,922
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000116458
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000140182
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000451349
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000140182
design_powergrid__voltage__worst,0.0000140182
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000140182
design_powergrid__drop__worst__net:VPWR,0.0000116458
design_powergrid__voltage__worst__net:VGND,0.0000140182
design_powergrid__drop__worst__net:VGND,0.0000140182
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000511000000000000020286723689810770565600250847637653350830078125
ir__drop__worst,0.00001160000000000000074562751806173110935560544021427631378173828125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
