{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 226, 226], "uint8"], ["TENSOR", [32, 4, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 226, 226, "uint8"], [32, 4, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[1.1386372499944873e-05], 0, 1.8725333213806152, 1579871069.8882198], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.973727598299529e-05], 0, 2.4147775173187256, 1579871382.9742131], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.3090597054154899e-05], 0, 2.3534138202667236, 1579872191.0361056], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.2554815734356779e-05], 0, 1.9911768436431885, 1579873083.0926032], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.2180852391896328e-05], 0, 2.499626636505127, 1579874072.9849017], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[1.8652605628164067e-05], 0, 2.7412667274475098, 1579874646.952181], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.165421632271093e-05], 0, 2.479813814163208, 1579876185.2691061], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[7.69297565833149e-06], 0, 1.7280693054199219, 1579877035.1330261], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.1042477992726728e-05], 0, 2.1693055629730225, 1579877846.1654785], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[7.202769277180024e-06], 0, 3.262263059616089, 1579878964.365821], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.8356583632531435e-05], 0, 2.2844715118408203, 1579879993.8235884], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[4.088296632816675e-06], 0, 3.2655282020568848, 1579880874.4420004], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.072377001238143e-05], 0, 1.9161362648010254, 1579882320.7278464], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.616141671811076e-06], 0, 3.299238681793213, 1579883097.2542224], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7462515839753057e-05], 0, 2.47209095954895, 1579884200.5045333], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[6.829779085252999e-06], 0, 1.7054142951965332, 1579882692.570783], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.757058607076648e-05], 0, 2.381943702697754, 1579883501.5600224], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[6.829779085252999e-06], 0, 1.7054142951965332, 1579882692.570783], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.757058607076648e-05], 0, 2.381943702697754, 1579883501.5600224], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[6.829779085252999e-06], 0, 1.7054142951965332, 1579882692.570783], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.757058607076648e-05], 0, 2.381943702697754, 1579883501.5600224], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[6.829779085252999e-06], 0, 1.7054142951965332, 1579882692.570783], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.757058607076648e-05], 0, 2.381943702697754, 1579883501.5600224], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.8176030000800145e-06], 0, 3.3176815509796143, 1579884766.1640246], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.1394241364549376e-05], 0, 1.9463839530944824, 1579885254.3491127], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.706681662049343e-06], 0, 1.841371774673462, 1579885949.3733084], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.8055695158147204e-05], 0, 2.191438913345337, 1579886338.3972917], "v": 0.1}
