

================================================================
== Vitis HLS Report for 'narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_s'
================================================================
* Date:           Thu Jan 27 12:44:54 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.706 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |       33|       34|  0.132 us|  0.136 us|   32|   32|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- narroToWideConverter_LOOP  |       33|       33|         3|          1|          1|    32|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_7_01 = alloca i32 1"   --->   Operation 5 'alloca' 'wideSample_superSample_M_imag_V_7_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_6_02 = alloca i32 1"   --->   Operation 6 'alloca' 'wideSample_superSample_M_imag_V_6_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_5_03 = alloca i32 1"   --->   Operation 7 'alloca' 'wideSample_superSample_M_imag_V_5_03' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_4_04 = alloca i32 1"   --->   Operation 8 'alloca' 'wideSample_superSample_M_imag_V_4_04' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_3_05 = alloca i32 1"   --->   Operation 9 'alloca' 'wideSample_superSample_M_imag_V_3_05' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_2_06 = alloca i32 1"   --->   Operation 10 'alloca' 'wideSample_superSample_M_imag_V_2_06' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_1_07 = alloca i32 1"   --->   Operation 11 'alloca' 'wideSample_superSample_M_imag_V_1_07' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_0_04168 = alloca i32 1"   --->   Operation 12 'alloca' 'wideSample_superSample_M_imag_V_0_04168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_7_09 = alloca i32 1"   --->   Operation 13 'alloca' 'wideSample_superSample_M_real_V_7_09' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_6_010 = alloca i32 1"   --->   Operation 14 'alloca' 'wideSample_superSample_M_real_V_6_010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_5_011 = alloca i32 1"   --->   Operation 15 'alloca' 'wideSample_superSample_M_real_V_5_011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_4_012 = alloca i32 1"   --->   Operation 16 'alloca' 'wideSample_superSample_M_real_V_4_012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_3_013 = alloca i32 1"   --->   Operation 17 'alloca' 'wideSample_superSample_M_real_V_3_013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_2_014 = alloca i32 1"   --->   Operation 18 'alloca' 'wideSample_superSample_M_real_V_2_014' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_1_015 = alloca i32 1"   --->   Operation 19 'alloca' 'wideSample_superSample_M_real_V_1_015' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_0_041516 = alloca i32 1"   --->   Operation 20 'alloca' 'wideSample_superSample_M_real_V_0_041516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_wideStreamOut_0_0_1_0_0_022, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_wideStreamOut_0_0_1_0_0_021, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_wideStreamOut_0_0_1_0_0_020, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_wideStreamOut_0_0_1_0_0_019, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_wideStreamOut_0_0_1_0_0_018, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_wideStreamOut_0_0_1_0_0_017, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_wideStreamOut_0_0_1_0_0_016, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_wideStreamOut_0_0_1_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_wideStreamOut_0_0_0_0_0_07, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_wideStreamOut_0_0_0_0_0_06, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_wideStreamOut_0_0_0_0_0_05, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_wideStreamOut_0_0_0_0_0_04, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_wideStreamOut_0_0_0_0_0_03, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_wideStreamOut_0_0_0_0_0_02, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_wideStreamOut_0_0_0_0_0_01, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_wideStreamOut_0_0_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ssrWideStream4kernelOut, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%br_ln113 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 38 'br' 'br_ln113' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.43>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi32ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit, i1 0, void %._crit_edge..split2_ifconv_crit_edge, i1 1, void"   --->   Operation 39 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%wideWriteIndex18 = phi i3 0, void %_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi32ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit, i3 %wideWriteIndex, void %._crit_edge..split2_ifconv_crit_edge, i3 0, void"   --->   Operation 40 'phi' 'wideWriteIndex18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%i17 = phi i5 0, void %_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi32ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit, i5 %i, void %._crit_edge..split2_ifconv_crit_edge, i5 0, void"   --->   Operation 41 'phi' 'i17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %do_init, void %.split2_ifconv, void %rewind_init"   --->   Operation 42 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_wideStreamOut_0_0_1_0_0_0, i32 %p_wideStreamOut_0_0_1_0_0_016, i32 %p_wideStreamOut_0_0_1_0_0_017, i32 %p_wideStreamOut_0_0_1_0_0_018, i32 %p_wideStreamOut_0_0_1_0_0_019, i32 %p_wideStreamOut_0_0_1_0_0_020, i32 %p_wideStreamOut_0_0_1_0_0_021, i32 %p_wideStreamOut_0_0_1_0_0_022, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_wideStreamOut_0_0_0_0_0_0, i32 %p_wideStreamOut_0_0_0_0_0_01, i32 %p_wideStreamOut_0_0_0_0_0_02, i32 %p_wideStreamOut_0_0_0_0_0_03, i32 %p_wideStreamOut_0_0_0_0_0_04, i32 %p_wideStreamOut_0_0_0_0_0_05, i32 %p_wideStreamOut_0_0_0_0_0_06, i32 %p_wideStreamOut_0_0_0_0_0_07, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %ssrWideStream4kernelOut, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln113 = br void %.split2_ifconv" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 46 'br' 'br_ln113' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i5 %i17" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 47 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.43ns)   --->   "%ssrWideStream4kernelOut_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %ssrWideStream4kernelOut" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 48 'read' 'ssrWideStream4kernelOut_read' <Predicate = true> <Delay = 1.43> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i256 %ssrWideStream4kernelOut_read" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 49 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %ssrWideStream4kernelOut_read, i32 32, i32 63" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'partselect' 'trunc_ln145_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln145_63 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %ssrWideStream4kernelOut_read, i32 64, i32 95" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 51 'partselect' 'trunc_ln145_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln145_64 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %ssrWideStream4kernelOut_read, i32 96, i32 127" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 52 'partselect' 'trunc_ln145_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln145_65 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %ssrWideStream4kernelOut_read, i32 128, i32 159" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'partselect' 'trunc_ln145_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln145_66 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %ssrWideStream4kernelOut_read, i32 160, i32 191" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'partselect' 'trunc_ln145_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln145_67 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %ssrWideStream4kernelOut_read, i32 192, i32 223" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 55 'partselect' 'trunc_ln145_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln145_68 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %ssrWideStream4kernelOut_read, i32 224, i32 255" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'partselect' 'trunc_ln145_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.49ns)   --->   "%icmp_ln117 = icmp_eq  i3 %wideWriteIndex18, i3 6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 57 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.49ns)   --->   "%icmp_ln117_7 = icmp_eq  i3 %wideWriteIndex18, i3 5" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 58 'icmp' 'icmp_ln117_7' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.49ns)   --->   "%icmp_ln117_8 = icmp_eq  i3 %wideWriteIndex18, i3 4" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 59 'icmp' 'icmp_ln117_8' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.49ns)   --->   "%icmp_ln117_9 = icmp_eq  i3 %wideWriteIndex18, i3 3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 60 'icmp' 'icmp_ln117_9' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.70ns)   --->   "%i = add i5 %i17, i5 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 61 'add' 'i' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %trunc_ln113, void %._crit_edge, void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:119]   --->   Operation 62 'br' 'br_ln119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.12ns)   --->   "%wideWriteIndex = xor i3 %wideWriteIndex18, i3 4" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:121]   --->   Operation 63 'xor' 'wideWriteIndex' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.63ns)   --->   "%icmp_ln113 = icmp_eq  i5 %i17, i5 31" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 64 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %._crit_edge..split2_ifconv_crit_edge, void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 65 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln113 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 66 'br' 'br_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln123 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:123]   --->   Operation 67 'br' 'br_ln123' <Predicate = (icmp_ln113)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.70>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_7_01_load = load i32 %wideSample_superSample_M_imag_V_7_01"   --->   Operation 68 'load' 'wideSample_superSample_M_imag_V_7_01_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_6_02_load = load i32 %wideSample_superSample_M_imag_V_6_02"   --->   Operation 69 'load' 'wideSample_superSample_M_imag_V_6_02_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_5_03_load = load i32 %wideSample_superSample_M_imag_V_5_03"   --->   Operation 70 'load' 'wideSample_superSample_M_imag_V_5_03_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_4_04_load = load i32 %wideSample_superSample_M_imag_V_4_04"   --->   Operation 71 'load' 'wideSample_superSample_M_imag_V_4_04_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_3_05_load = load i32 %wideSample_superSample_M_imag_V_3_05"   --->   Operation 72 'load' 'wideSample_superSample_M_imag_V_3_05_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_2_06_load = load i32 %wideSample_superSample_M_imag_V_2_06"   --->   Operation 73 'load' 'wideSample_superSample_M_imag_V_2_06_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_1_07_load = load i32 %wideSample_superSample_M_imag_V_1_07"   --->   Operation 74 'load' 'wideSample_superSample_M_imag_V_1_07_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_0_04168_load = load i32 %wideSample_superSample_M_imag_V_0_04168"   --->   Operation 75 'load' 'wideSample_superSample_M_imag_V_0_04168_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_7_09_load = load i32 %wideSample_superSample_M_real_V_7_09" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 76 'load' 'wideSample_superSample_M_real_V_7_09_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_6_010_load = load i32 %wideSample_superSample_M_real_V_6_010" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 77 'load' 'wideSample_superSample_M_real_V_6_010_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_5_011_load = load i32 %wideSample_superSample_M_real_V_5_011" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 78 'load' 'wideSample_superSample_M_real_V_5_011_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_4_012_load = load i32 %wideSample_superSample_M_real_V_4_012" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 79 'load' 'wideSample_superSample_M_real_V_4_012_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_3_013_load = load i32 %wideSample_superSample_M_real_V_3_013" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 80 'load' 'wideSample_superSample_M_real_V_3_013_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_2_014_load = load i32 %wideSample_superSample_M_real_V_2_014" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 81 'load' 'wideSample_superSample_M_real_V_2_014_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_1_015_load = load i32 %wideSample_superSample_M_real_V_1_015" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 82 'load' 'wideSample_superSample_M_real_V_1_015_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_0_041516_load = load i32 %wideSample_superSample_M_real_V_0_041516" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 83 'load' 'wideSample_superSample_M_real_V_0_041516_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 84 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 85 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 86 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_35)   --->   "%select_ln117 = select i1 %icmp_ln117, i32 %wideSample_superSample_M_real_V_7_09_load, i32 %trunc_ln145" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 87 'select' 'select_ln117' <Predicate = (!icmp_ln117_7 & !icmp_ln117_8 & !icmp_ln117_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln117_35 = select i1 %icmp_ln117_7, i32 %wideSample_superSample_M_real_V_7_09_load, i32 %select_ln117" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 88 'select' 'select_ln117_35' <Predicate = (!icmp_ln117_8 & !icmp_ln117_9)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_37)   --->   "%select_ln117_36 = select i1 %icmp_ln117_8, i32 %wideSample_superSample_M_real_V_7_09_load, i32 %select_ln117_35" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 89 'select' 'select_ln117_36' <Predicate = (!icmp_ln117_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln117_37 = select i1 %icmp_ln117_9, i32 %wideSample_superSample_M_real_V_7_09_load, i32 %select_ln117_36" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 90 'select' 'select_ln117_37' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.49ns)   --->   "%icmp_ln117_10 = icmp_eq  i3 %wideWriteIndex18, i3 2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 91 'icmp' 'icmp_ln117_10' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_39)   --->   "%select_ln117_38 = select i1 %icmp_ln117_10, i32 %wideSample_superSample_M_real_V_7_09_load, i32 %select_ln117_37" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 92 'select' 'select_ln117_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.49ns)   --->   "%icmp_ln117_11 = icmp_eq  i3 %wideWriteIndex18, i3 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 93 'icmp' 'icmp_ln117_11' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln117_39 = select i1 %icmp_ln117_11, i32 %wideSample_superSample_M_real_V_7_09_load, i32 %select_ln117_38" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 94 'select' 'select_ln117_39' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.49ns)   --->   "%icmp_ln117_12 = icmp_eq  i3 %wideWriteIndex18, i3 0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 95 'icmp' 'icmp_ln117_12' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln117_40 = select i1 %icmp_ln117_12, i32 %wideSample_superSample_M_real_V_7_09_load, i32 %select_ln117_39" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 96 'select' 'select_ln117_40' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_42)   --->   "%select_ln117_41 = select i1 %icmp_ln117, i32 %trunc_ln145, i32 %wideSample_superSample_M_real_V_6_010_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 97 'select' 'select_ln117_41' <Predicate = (!icmp_ln117_7 & !icmp_ln117_8 & !icmp_ln117_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln117_42 = select i1 %icmp_ln117_7, i32 %wideSample_superSample_M_real_V_6_010_load, i32 %select_ln117_41" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 98 'select' 'select_ln117_42' <Predicate = (!icmp_ln117_8 & !icmp_ln117_9)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_44)   --->   "%select_ln117_43 = select i1 %icmp_ln117_8, i32 %wideSample_superSample_M_real_V_6_010_load, i32 %select_ln117_42" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 99 'select' 'select_ln117_43' <Predicate = (!icmp_ln117_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln117_44 = select i1 %icmp_ln117_9, i32 %wideSample_superSample_M_real_V_6_010_load, i32 %select_ln117_43" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 100 'select' 'select_ln117_44' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_46)   --->   "%select_ln117_45 = select i1 %icmp_ln117_10, i32 %wideSample_superSample_M_real_V_6_010_load, i32 %select_ln117_44" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 101 'select' 'select_ln117_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln117_46 = select i1 %icmp_ln117_11, i32 %wideSample_superSample_M_real_V_6_010_load, i32 %select_ln117_45" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 102 'select' 'select_ln117_46' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln117_47 = select i1 %icmp_ln117_12, i32 %wideSample_superSample_M_real_V_6_010_load, i32 %select_ln117_46" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 103 'select' 'select_ln117_47' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_49)   --->   "%select_ln117_48 = select i1 %icmp_ln117_7, i32 %trunc_ln145, i32 %wideSample_superSample_M_real_V_5_011_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 104 'select' 'select_ln117_48' <Predicate = (!icmp_ln117_8 & !icmp_ln117_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln117_49 = select i1 %icmp_ln117_8, i32 %wideSample_superSample_M_real_V_5_011_load, i32 %select_ln117_48" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 105 'select' 'select_ln117_49' <Predicate = (!icmp_ln117_9)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_51)   --->   "%select_ln117_50 = select i1 %icmp_ln117_9, i32 %wideSample_superSample_M_real_V_5_011_load, i32 %select_ln117_49" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 106 'select' 'select_ln117_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln117_51 = select i1 %icmp_ln117_10, i32 %wideSample_superSample_M_real_V_5_011_load, i32 %select_ln117_50" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 107 'select' 'select_ln117_51' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_53)   --->   "%select_ln117_52 = select i1 %icmp_ln117_11, i32 %wideSample_superSample_M_real_V_5_011_load, i32 %select_ln117_51" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 108 'select' 'select_ln117_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln117_53 = select i1 %icmp_ln117_12, i32 %wideSample_superSample_M_real_V_5_011_load, i32 %select_ln117_52" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 109 'select' 'select_ln117_53' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_55)   --->   "%select_ln117_54 = select i1 %icmp_ln117_8, i32 %trunc_ln145, i32 %wideSample_superSample_M_real_V_4_012_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 110 'select' 'select_ln117_54' <Predicate = (!icmp_ln117_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln117_55 = select i1 %icmp_ln117_9, i32 %wideSample_superSample_M_real_V_4_012_load, i32 %select_ln117_54" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 111 'select' 'select_ln117_55' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_57)   --->   "%select_ln117_56 = select i1 %icmp_ln117_10, i32 %wideSample_superSample_M_real_V_4_012_load, i32 %select_ln117_55" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 112 'select' 'select_ln117_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln117_57 = select i1 %icmp_ln117_11, i32 %wideSample_superSample_M_real_V_4_012_load, i32 %select_ln117_56" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 113 'select' 'select_ln117_57' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln117_58 = select i1 %icmp_ln117_12, i32 %wideSample_superSample_M_real_V_4_012_load, i32 %select_ln117_57" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 114 'select' 'select_ln117_58' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_60)   --->   "%select_ln117_59 = select i1 %icmp_ln117_9, i32 %trunc_ln145, i32 %wideSample_superSample_M_real_V_3_013_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 115 'select' 'select_ln117_59' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln117_60 = select i1 %icmp_ln117_10, i32 %wideSample_superSample_M_real_V_3_013_load, i32 %select_ln117_59" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 116 'select' 'select_ln117_60' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_62)   --->   "%select_ln117_61 = select i1 %icmp_ln117_11, i32 %wideSample_superSample_M_real_V_3_013_load, i32 %select_ln117_60" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 117 'select' 'select_ln117_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln117_62 = select i1 %icmp_ln117_12, i32 %wideSample_superSample_M_real_V_3_013_load, i32 %select_ln117_61" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 118 'select' 'select_ln117_62' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_64)   --->   "%select_ln117_63 = select i1 %icmp_ln117_10, i32 %trunc_ln145, i32 %wideSample_superSample_M_real_V_2_014_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 119 'select' 'select_ln117_63' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln117_64 = select i1 %icmp_ln117_11, i32 %wideSample_superSample_M_real_V_2_014_load, i32 %select_ln117_63" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 120 'select' 'select_ln117_64' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln117_65 = select i1 %icmp_ln117_12, i32 %wideSample_superSample_M_real_V_2_014_load, i32 %select_ln117_64" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 121 'select' 'select_ln117_65' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_67)   --->   "%select_ln117_66 = select i1 %icmp_ln117_11, i32 %trunc_ln145, i32 %wideSample_superSample_M_real_V_1_015_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 122 'select' 'select_ln117_66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln117_67 = select i1 %icmp_ln117_12, i32 %wideSample_superSample_M_real_V_1_015_load, i32 %select_ln117_66" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 123 'select' 'select_ln117_67' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.22ns)   --->   "%select_ln117_68 = select i1 %icmp_ln117_12, i32 %trunc_ln145, i32 %wideSample_superSample_M_real_V_0_041516_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 124 'select' 'select_ln117_68' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_0_1 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %trunc_ln145_s, i32 %wideSample_superSample_M_imag_V_0_04168_load, i32 %wideSample_superSample_M_imag_V_0_04168_load, i32 %wideSample_superSample_M_imag_V_0_04168_load, i32 %wideSample_superSample_M_imag_V_0_04168_load, i32 %wideSample_superSample_M_imag_V_0_04168_load, i32 %wideSample_superSample_M_imag_V_0_04168_load, i32 %wideSample_superSample_M_imag_V_0_04168_load, i3 %wideWriteIndex18" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 125 'mux' 'wideSample_superSample_M_imag_V_0_1' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_1_1 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_1_07_load, i32 %trunc_ln145_s, i32 %wideSample_superSample_M_imag_V_1_07_load, i32 %wideSample_superSample_M_imag_V_1_07_load, i32 %wideSample_superSample_M_imag_V_1_07_load, i32 %wideSample_superSample_M_imag_V_1_07_load, i32 %wideSample_superSample_M_imag_V_1_07_load, i32 %wideSample_superSample_M_imag_V_1_07_load, i3 %wideWriteIndex18" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 126 'mux' 'wideSample_superSample_M_imag_V_1_1' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_2_1 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_2_06_load, i32 %wideSample_superSample_M_imag_V_2_06_load, i32 %trunc_ln145_s, i32 %wideSample_superSample_M_imag_V_2_06_load, i32 %wideSample_superSample_M_imag_V_2_06_load, i32 %wideSample_superSample_M_imag_V_2_06_load, i32 %wideSample_superSample_M_imag_V_2_06_load, i32 %wideSample_superSample_M_imag_V_2_06_load, i3 %wideWriteIndex18" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 127 'mux' 'wideSample_superSample_M_imag_V_2_1' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_3_1 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_3_05_load, i32 %wideSample_superSample_M_imag_V_3_05_load, i32 %wideSample_superSample_M_imag_V_3_05_load, i32 %trunc_ln145_s, i32 %wideSample_superSample_M_imag_V_3_05_load, i32 %wideSample_superSample_M_imag_V_3_05_load, i32 %wideSample_superSample_M_imag_V_3_05_load, i32 %wideSample_superSample_M_imag_V_3_05_load, i3 %wideWriteIndex18" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 128 'mux' 'wideSample_superSample_M_imag_V_3_1' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_4_1 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_4_04_load, i32 %wideSample_superSample_M_imag_V_4_04_load, i32 %wideSample_superSample_M_imag_V_4_04_load, i32 %wideSample_superSample_M_imag_V_4_04_load, i32 %trunc_ln145_s, i32 %wideSample_superSample_M_imag_V_4_04_load, i32 %wideSample_superSample_M_imag_V_4_04_load, i32 %wideSample_superSample_M_imag_V_4_04_load, i3 %wideWriteIndex18" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 129 'mux' 'wideSample_superSample_M_imag_V_4_1' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_5_1 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_5_03_load, i32 %wideSample_superSample_M_imag_V_5_03_load, i32 %wideSample_superSample_M_imag_V_5_03_load, i32 %wideSample_superSample_M_imag_V_5_03_load, i32 %wideSample_superSample_M_imag_V_5_03_load, i32 %trunc_ln145_s, i32 %wideSample_superSample_M_imag_V_5_03_load, i32 %wideSample_superSample_M_imag_V_5_03_load, i3 %wideWriteIndex18" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 130 'mux' 'wideSample_superSample_M_imag_V_5_1' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_6_1 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_6_02_load, i32 %wideSample_superSample_M_imag_V_6_02_load, i32 %wideSample_superSample_M_imag_V_6_02_load, i32 %wideSample_superSample_M_imag_V_6_02_load, i32 %wideSample_superSample_M_imag_V_6_02_load, i32 %wideSample_superSample_M_imag_V_6_02_load, i32 %trunc_ln145_s, i32 %wideSample_superSample_M_imag_V_6_02_load, i3 %wideWriteIndex18" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 131 'mux' 'wideSample_superSample_M_imag_V_6_1' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_7_1 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_7_01_load, i32 %wideSample_superSample_M_imag_V_7_01_load, i32 %wideSample_superSample_M_imag_V_7_01_load, i32 %wideSample_superSample_M_imag_V_7_01_load, i32 %wideSample_superSample_M_imag_V_7_01_load, i32 %wideSample_superSample_M_imag_V_7_01_load, i32 %wideSample_superSample_M_imag_V_7_01_load, i32 %trunc_ln145_s, i3 %wideWriteIndex18" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 132 'mux' 'wideSample_superSample_M_imag_V_7_1' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.57ns)   --->   "%add_ln117 = add i3 %wideWriteIndex18, i3 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 133 'add' 'add_ln117' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_real_V_1_2 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %select_ln117_67, i32 %trunc_ln145_63, i32 %select_ln117_67, i32 %select_ln117_67, i32 %select_ln117_67, i32 %select_ln117_67, i32 %select_ln117_67, i32 %select_ln117_67, i3 %add_ln117" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 134 'mux' 'wideSample_superSample_M_real_V_1_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_real_V_2_2 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %select_ln117_65, i32 %select_ln117_65, i32 %trunc_ln145_63, i32 %select_ln117_65, i32 %select_ln117_65, i32 %select_ln117_65, i32 %select_ln117_65, i32 %select_ln117_65, i3 %add_ln117" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 135 'mux' 'wideSample_superSample_M_real_V_2_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_real_V_3_2 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %select_ln117_62, i32 %select_ln117_62, i32 %select_ln117_62, i32 %trunc_ln145_63, i32 %select_ln117_62, i32 %select_ln117_62, i32 %select_ln117_62, i32 %select_ln117_62, i3 %add_ln117" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 136 'mux' 'wideSample_superSample_M_real_V_3_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_real_V_4_2 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %select_ln117_58, i32 %select_ln117_58, i32 %select_ln117_58, i32 %select_ln117_58, i32 %trunc_ln145_63, i32 %select_ln117_58, i32 %select_ln117_58, i32 %select_ln117_58, i3 %add_ln117" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 137 'mux' 'wideSample_superSample_M_real_V_4_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_real_V_5_2 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %select_ln117_53, i32 %select_ln117_53, i32 %select_ln117_53, i32 %select_ln117_53, i32 %select_ln117_53, i32 %trunc_ln145_63, i32 %select_ln117_53, i32 %select_ln117_53, i3 %add_ln117" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 138 'mux' 'wideSample_superSample_M_real_V_5_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_real_V_6_2 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %select_ln117_47, i32 %select_ln117_47, i32 %select_ln117_47, i32 %select_ln117_47, i32 %select_ln117_47, i32 %select_ln117_47, i32 %trunc_ln145_63, i32 %select_ln117_47, i3 %add_ln117" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 139 'mux' 'wideSample_superSample_M_real_V_6_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_real_V_7_2 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %trunc_ln145_63, i32 %select_ln117_40, i32 %select_ln117_40, i32 %select_ln117_40, i32 %select_ln117_40, i32 %select_ln117_40, i32 %select_ln117_40, i32 %trunc_ln145_63, i3 %add_ln117" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 140 'mux' 'wideSample_superSample_M_real_V_7_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_1_2 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_1_1, i32 %trunc_ln145_64, i32 %wideSample_superSample_M_imag_V_1_1, i32 %wideSample_superSample_M_imag_V_1_1, i32 %wideSample_superSample_M_imag_V_1_1, i32 %wideSample_superSample_M_imag_V_1_1, i32 %wideSample_superSample_M_imag_V_1_1, i32 %wideSample_superSample_M_imag_V_1_1, i3 %add_ln117" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 141 'mux' 'wideSample_superSample_M_imag_V_1_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_2_2 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_2_1, i32 %wideSample_superSample_M_imag_V_2_1, i32 %trunc_ln145_64, i32 %wideSample_superSample_M_imag_V_2_1, i32 %wideSample_superSample_M_imag_V_2_1, i32 %wideSample_superSample_M_imag_V_2_1, i32 %wideSample_superSample_M_imag_V_2_1, i32 %wideSample_superSample_M_imag_V_2_1, i3 %add_ln117" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 142 'mux' 'wideSample_superSample_M_imag_V_2_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_3_2 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_3_1, i32 %wideSample_superSample_M_imag_V_3_1, i32 %wideSample_superSample_M_imag_V_3_1, i32 %trunc_ln145_64, i32 %wideSample_superSample_M_imag_V_3_1, i32 %wideSample_superSample_M_imag_V_3_1, i32 %wideSample_superSample_M_imag_V_3_1, i32 %wideSample_superSample_M_imag_V_3_1, i3 %add_ln117" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 143 'mux' 'wideSample_superSample_M_imag_V_3_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_4_2 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_4_1, i32 %wideSample_superSample_M_imag_V_4_1, i32 %wideSample_superSample_M_imag_V_4_1, i32 %wideSample_superSample_M_imag_V_4_1, i32 %trunc_ln145_64, i32 %wideSample_superSample_M_imag_V_4_1, i32 %wideSample_superSample_M_imag_V_4_1, i32 %wideSample_superSample_M_imag_V_4_1, i3 %add_ln117" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 144 'mux' 'wideSample_superSample_M_imag_V_4_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_5_2 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_5_1, i32 %wideSample_superSample_M_imag_V_5_1, i32 %wideSample_superSample_M_imag_V_5_1, i32 %wideSample_superSample_M_imag_V_5_1, i32 %wideSample_superSample_M_imag_V_5_1, i32 %trunc_ln145_64, i32 %wideSample_superSample_M_imag_V_5_1, i32 %wideSample_superSample_M_imag_V_5_1, i3 %add_ln117" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 145 'mux' 'wideSample_superSample_M_imag_V_5_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_6_2 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_6_1, i32 %wideSample_superSample_M_imag_V_6_1, i32 %wideSample_superSample_M_imag_V_6_1, i32 %wideSample_superSample_M_imag_V_6_1, i32 %wideSample_superSample_M_imag_V_6_1, i32 %wideSample_superSample_M_imag_V_6_1, i32 %trunc_ln145_64, i32 %wideSample_superSample_M_imag_V_6_1, i3 %add_ln117" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 146 'mux' 'wideSample_superSample_M_imag_V_6_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_7_2 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %trunc_ln145_64, i32 %wideSample_superSample_M_imag_V_7_1, i32 %wideSample_superSample_M_imag_V_7_1, i32 %wideSample_superSample_M_imag_V_7_1, i32 %wideSample_superSample_M_imag_V_7_1, i32 %wideSample_superSample_M_imag_V_7_1, i32 %wideSample_superSample_M_imag_V_7_1, i32 %trunc_ln145_64, i3 %add_ln117" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 147 'mux' 'wideSample_superSample_M_imag_V_7_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.57ns)   --->   "%add_ln117_3 = add i3 %wideWriteIndex18, i3 2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 148 'add' 'add_ln117_3' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_real_V_2_3 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_real_V_2_2, i32 %wideSample_superSample_M_real_V_2_2, i32 %trunc_ln145_65, i32 %wideSample_superSample_M_real_V_2_2, i32 %wideSample_superSample_M_real_V_2_2, i32 %wideSample_superSample_M_real_V_2_2, i32 %wideSample_superSample_M_real_V_2_2, i32 %wideSample_superSample_M_real_V_2_2, i3 %add_ln117_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 149 'mux' 'wideSample_superSample_M_real_V_2_3' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_real_V_3_3 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_real_V_3_2, i32 %wideSample_superSample_M_real_V_3_2, i32 %wideSample_superSample_M_real_V_3_2, i32 %trunc_ln145_65, i32 %wideSample_superSample_M_real_V_3_2, i32 %wideSample_superSample_M_real_V_3_2, i32 %wideSample_superSample_M_real_V_3_2, i32 %wideSample_superSample_M_real_V_3_2, i3 %add_ln117_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 150 'mux' 'wideSample_superSample_M_real_V_3_3' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_real_V_4_3 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_real_V_4_2, i32 %wideSample_superSample_M_real_V_4_2, i32 %wideSample_superSample_M_real_V_4_2, i32 %wideSample_superSample_M_real_V_4_2, i32 %trunc_ln145_65, i32 %wideSample_superSample_M_real_V_4_2, i32 %wideSample_superSample_M_real_V_4_2, i32 %wideSample_superSample_M_real_V_4_2, i3 %add_ln117_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 151 'mux' 'wideSample_superSample_M_real_V_4_3' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_real_V_5_3 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_real_V_5_2, i32 %wideSample_superSample_M_real_V_5_2, i32 %wideSample_superSample_M_real_V_5_2, i32 %wideSample_superSample_M_real_V_5_2, i32 %wideSample_superSample_M_real_V_5_2, i32 %trunc_ln145_65, i32 %wideSample_superSample_M_real_V_5_2, i32 %wideSample_superSample_M_real_V_5_2, i3 %add_ln117_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 152 'mux' 'wideSample_superSample_M_real_V_5_3' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_real_V_6_3 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_real_V_6_2, i32 %wideSample_superSample_M_real_V_6_2, i32 %wideSample_superSample_M_real_V_6_2, i32 %wideSample_superSample_M_real_V_6_2, i32 %wideSample_superSample_M_real_V_6_2, i32 %wideSample_superSample_M_real_V_6_2, i32 %trunc_ln145_65, i32 %wideSample_superSample_M_real_V_6_2, i3 %add_ln117_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 153 'mux' 'wideSample_superSample_M_real_V_6_3' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_real_V_7_3 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %trunc_ln145_65, i32 %trunc_ln145_65, i32 %wideSample_superSample_M_real_V_7_2, i32 %wideSample_superSample_M_real_V_7_2, i32 %wideSample_superSample_M_real_V_7_2, i32 %wideSample_superSample_M_real_V_7_2, i32 %wideSample_superSample_M_real_V_7_2, i32 %trunc_ln145_65, i3 %add_ln117_3" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 154 'mux' 'wideSample_superSample_M_real_V_7_3' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_2_3 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_2_2, i32 %wideSample_superSample_M_imag_V_2_2, i32 %trunc_ln145_66, i32 %wideSample_superSample_M_imag_V_2_2, i32 %wideSample_superSample_M_imag_V_2_2, i32 %wideSample_superSample_M_imag_V_2_2, i32 %wideSample_superSample_M_imag_V_2_2, i32 %wideSample_superSample_M_imag_V_2_2, i3 %add_ln117_3" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 155 'mux' 'wideSample_superSample_M_imag_V_2_3' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_3_3 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_3_2, i32 %wideSample_superSample_M_imag_V_3_2, i32 %wideSample_superSample_M_imag_V_3_2, i32 %trunc_ln145_66, i32 %wideSample_superSample_M_imag_V_3_2, i32 %wideSample_superSample_M_imag_V_3_2, i32 %wideSample_superSample_M_imag_V_3_2, i32 %wideSample_superSample_M_imag_V_3_2, i3 %add_ln117_3" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 156 'mux' 'wideSample_superSample_M_imag_V_3_3' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_4_3 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_4_2, i32 %wideSample_superSample_M_imag_V_4_2, i32 %wideSample_superSample_M_imag_V_4_2, i32 %wideSample_superSample_M_imag_V_4_2, i32 %trunc_ln145_66, i32 %wideSample_superSample_M_imag_V_4_2, i32 %wideSample_superSample_M_imag_V_4_2, i32 %wideSample_superSample_M_imag_V_4_2, i3 %add_ln117_3" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 157 'mux' 'wideSample_superSample_M_imag_V_4_3' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_5_3 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_5_2, i32 %wideSample_superSample_M_imag_V_5_2, i32 %wideSample_superSample_M_imag_V_5_2, i32 %wideSample_superSample_M_imag_V_5_2, i32 %wideSample_superSample_M_imag_V_5_2, i32 %trunc_ln145_66, i32 %wideSample_superSample_M_imag_V_5_2, i32 %wideSample_superSample_M_imag_V_5_2, i3 %add_ln117_3" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 158 'mux' 'wideSample_superSample_M_imag_V_5_3' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_6_3 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_6_2, i32 %wideSample_superSample_M_imag_V_6_2, i32 %wideSample_superSample_M_imag_V_6_2, i32 %wideSample_superSample_M_imag_V_6_2, i32 %wideSample_superSample_M_imag_V_6_2, i32 %wideSample_superSample_M_imag_V_6_2, i32 %trunc_ln145_66, i32 %wideSample_superSample_M_imag_V_6_2, i3 %add_ln117_3" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 159 'mux' 'wideSample_superSample_M_imag_V_6_3' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_7_3 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %trunc_ln145_66, i32 %trunc_ln145_66, i32 %wideSample_superSample_M_imag_V_7_2, i32 %wideSample_superSample_M_imag_V_7_2, i32 %wideSample_superSample_M_imag_V_7_2, i32 %wideSample_superSample_M_imag_V_7_2, i32 %wideSample_superSample_M_imag_V_7_2, i32 %trunc_ln145_66, i3 %add_ln117_3" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 160 'mux' 'wideSample_superSample_M_imag_V_7_3' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.57ns)   --->   "%add_ln117_4 = add i3 %wideWriteIndex18, i3 3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 161 'add' 'add_ln117_4' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_real_V_3_4 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_real_V_3_3, i32 %wideSample_superSample_M_real_V_3_3, i32 %wideSample_superSample_M_real_V_3_3, i32 %trunc_ln145_67, i32 %wideSample_superSample_M_real_V_3_3, i32 %wideSample_superSample_M_real_V_3_3, i32 %wideSample_superSample_M_real_V_3_3, i32 %wideSample_superSample_M_real_V_3_3, i3 %add_ln117_4" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 162 'mux' 'wideSample_superSample_M_real_V_3_4' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_real_V_4_4 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_real_V_4_3, i32 %wideSample_superSample_M_real_V_4_3, i32 %wideSample_superSample_M_real_V_4_3, i32 %wideSample_superSample_M_real_V_4_3, i32 %trunc_ln145_67, i32 %wideSample_superSample_M_real_V_4_3, i32 %wideSample_superSample_M_real_V_4_3, i32 %wideSample_superSample_M_real_V_4_3, i3 %add_ln117_4" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 163 'mux' 'wideSample_superSample_M_real_V_4_4' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_real_V_5_4 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_real_V_5_3, i32 %wideSample_superSample_M_real_V_5_3, i32 %wideSample_superSample_M_real_V_5_3, i32 %wideSample_superSample_M_real_V_5_3, i32 %wideSample_superSample_M_real_V_5_3, i32 %trunc_ln145_67, i32 %wideSample_superSample_M_real_V_5_3, i32 %wideSample_superSample_M_real_V_5_3, i3 %add_ln117_4" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 164 'mux' 'wideSample_superSample_M_real_V_5_4' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_real_V_6_4 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_real_V_6_3, i32 %wideSample_superSample_M_real_V_6_3, i32 %wideSample_superSample_M_real_V_6_3, i32 %wideSample_superSample_M_real_V_6_3, i32 %wideSample_superSample_M_real_V_6_3, i32 %wideSample_superSample_M_real_V_6_3, i32 %trunc_ln145_67, i32 %wideSample_superSample_M_real_V_6_3, i3 %add_ln117_4" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 165 'mux' 'wideSample_superSample_M_real_V_6_4' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_real_V_7_4 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %trunc_ln145_67, i32 %trunc_ln145_67, i32 %trunc_ln145_67, i32 %wideSample_superSample_M_real_V_7_3, i32 %wideSample_superSample_M_real_V_7_3, i32 %wideSample_superSample_M_real_V_7_3, i32 %wideSample_superSample_M_real_V_7_3, i32 %trunc_ln145_67, i3 %add_ln117_4" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 166 'mux' 'wideSample_superSample_M_real_V_7_4' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_3_4 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_3_3, i32 %wideSample_superSample_M_imag_V_3_3, i32 %wideSample_superSample_M_imag_V_3_3, i32 %trunc_ln145_68, i32 %wideSample_superSample_M_imag_V_3_3, i32 %wideSample_superSample_M_imag_V_3_3, i32 %wideSample_superSample_M_imag_V_3_3, i32 %wideSample_superSample_M_imag_V_3_3, i3 %add_ln117_4" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 167 'mux' 'wideSample_superSample_M_imag_V_3_4' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_4_4 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_4_3, i32 %wideSample_superSample_M_imag_V_4_3, i32 %wideSample_superSample_M_imag_V_4_3, i32 %wideSample_superSample_M_imag_V_4_3, i32 %trunc_ln145_68, i32 %wideSample_superSample_M_imag_V_4_3, i32 %wideSample_superSample_M_imag_V_4_3, i32 %wideSample_superSample_M_imag_V_4_3, i3 %add_ln117_4" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 168 'mux' 'wideSample_superSample_M_imag_V_4_4' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_5_4 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_5_3, i32 %wideSample_superSample_M_imag_V_5_3, i32 %wideSample_superSample_M_imag_V_5_3, i32 %wideSample_superSample_M_imag_V_5_3, i32 %wideSample_superSample_M_imag_V_5_3, i32 %trunc_ln145_68, i32 %wideSample_superSample_M_imag_V_5_3, i32 %wideSample_superSample_M_imag_V_5_3, i3 %add_ln117_4" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 169 'mux' 'wideSample_superSample_M_imag_V_5_4' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_6_4 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_6_3, i32 %wideSample_superSample_M_imag_V_6_3, i32 %wideSample_superSample_M_imag_V_6_3, i32 %wideSample_superSample_M_imag_V_6_3, i32 %wideSample_superSample_M_imag_V_6_3, i32 %wideSample_superSample_M_imag_V_6_3, i32 %trunc_ln145_68, i32 %wideSample_superSample_M_imag_V_6_3, i3 %add_ln117_4" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 170 'mux' 'wideSample_superSample_M_imag_V_6_4' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_7_4 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %trunc_ln145_68, i32 %trunc_ln145_68, i32 %trunc_ln145_68, i32 %wideSample_superSample_M_imag_V_7_3, i32 %wideSample_superSample_M_imag_V_7_3, i32 %wideSample_superSample_M_imag_V_7_3, i32 %wideSample_superSample_M_imag_V_7_3, i32 %trunc_ln145_68, i3 %add_ln117_4" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 171 'mux' 'wideSample_superSample_M_imag_V_7_4' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%store_ln113 = store i32 %select_ln117_68, i32 %wideSample_superSample_M_real_V_0_041516" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 172 'store' 'store_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%store_ln113 = store i32 %wideSample_superSample_M_real_V_1_2, i32 %wideSample_superSample_M_real_V_1_015" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 173 'store' 'store_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%store_ln113 = store i32 %wideSample_superSample_M_real_V_2_3, i32 %wideSample_superSample_M_real_V_2_014" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 174 'store' 'store_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%store_ln113 = store i32 %wideSample_superSample_M_real_V_3_4, i32 %wideSample_superSample_M_real_V_3_013" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 175 'store' 'store_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%store_ln113 = store i32 %wideSample_superSample_M_real_V_4_4, i32 %wideSample_superSample_M_real_V_4_012" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 176 'store' 'store_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%store_ln113 = store i32 %wideSample_superSample_M_real_V_5_4, i32 %wideSample_superSample_M_real_V_5_011" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 177 'store' 'store_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%store_ln113 = store i32 %wideSample_superSample_M_real_V_6_4, i32 %wideSample_superSample_M_real_V_6_010" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 178 'store' 'store_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%store_ln113 = store i32 %wideSample_superSample_M_real_V_7_4, i32 %wideSample_superSample_M_real_V_7_09" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 179 'store' 'store_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%store_ln113 = store i32 %wideSample_superSample_M_imag_V_0_1, i32 %wideSample_superSample_M_imag_V_0_04168" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 180 'store' 'store_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%store_ln113 = store i32 %wideSample_superSample_M_imag_V_1_2, i32 %wideSample_superSample_M_imag_V_1_07" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 181 'store' 'store_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%store_ln113 = store i32 %wideSample_superSample_M_imag_V_2_3, i32 %wideSample_superSample_M_imag_V_2_06" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 182 'store' 'store_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%store_ln113 = store i32 %wideSample_superSample_M_imag_V_3_4, i32 %wideSample_superSample_M_imag_V_3_05" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 183 'store' 'store_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%store_ln113 = store i32 %wideSample_superSample_M_imag_V_4_4, i32 %wideSample_superSample_M_imag_V_4_04" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 184 'store' 'store_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%store_ln113 = store i32 %wideSample_superSample_M_imag_V_5_4, i32 %wideSample_superSample_M_imag_V_5_03" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 185 'store' 'store_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%store_ln113 = store i32 %wideSample_superSample_M_imag_V_6_4, i32 %wideSample_superSample_M_imag_V_6_02" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 186 'store' 'store_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%store_ln113 = store i32 %wideSample_superSample_M_imag_V_7_4, i32 %wideSample_superSample_M_imag_V_7_01" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 187 'store' 'store_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.32>
ST_4 : Operation 188 [1/1] (1.32ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A.i32P0A.i32P0A.i32P0A.i32P0A.i32P0A.i32P0A.i32P0A.i32P0A.i32P0A.i32P0A.i32P0A.i32P0A.i32P0A.i32P0A.i32P0A, i32 %p_wideStreamOut_0_0_0_0_0_0, i32 %p_wideStreamOut_0_0_0_0_0_01, i32 %p_wideStreamOut_0_0_0_0_0_02, i32 %p_wideStreamOut_0_0_0_0_0_03, i32 %p_wideStreamOut_0_0_0_0_0_04, i32 %p_wideStreamOut_0_0_0_0_0_05, i32 %p_wideStreamOut_0_0_0_0_0_06, i32 %p_wideStreamOut_0_0_0_0_0_07, i32 %p_wideStreamOut_0_0_1_0_0_0, i32 %p_wideStreamOut_0_0_1_0_0_016, i32 %p_wideStreamOut_0_0_1_0_0_017, i32 %p_wideStreamOut_0_0_1_0_0_018, i32 %p_wideStreamOut_0_0_1_0_0_019, i32 %p_wideStreamOut_0_0_1_0_0_020, i32 %p_wideStreamOut_0_0_1_0_0_021, i32 %p_wideStreamOut_0_0_1_0_0_022, i32 %select_ln117_68, i32 %wideSample_superSample_M_real_V_1_2, i32 %wideSample_superSample_M_real_V_2_3, i32 %wideSample_superSample_M_real_V_3_4, i32 %wideSample_superSample_M_real_V_4_4, i32 %wideSample_superSample_M_real_V_5_4, i32 %wideSample_superSample_M_real_V_6_4, i32 %wideSample_superSample_M_real_V_7_4, i32 %wideSample_superSample_M_imag_V_0_1, i32 %wideSample_superSample_M_imag_V_1_2, i32 %wideSample_superSample_M_imag_V_2_3, i32 %wideSample_superSample_M_imag_V_3_4, i32 %wideSample_superSample_M_imag_V_4_4, i32 %wideSample_superSample_M_imag_V_5_4, i32 %wideSample_superSample_M_imag_V_6_4, i32 %wideSample_superSample_M_imag_V_7_4" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 188 'write' 'write_ln174' <Predicate = (trunc_ln113)> <Delay = 1.32> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln119 = br void %._crit_edge" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:119]   --->   Operation 189 'br' 'br_ln119' <Predicate = (trunc_ln113)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%return_ln123 = return void @_ssdm_op_Return" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:123]   --->   Operation 190 'return' 'return_ln123' <Predicate = (icmp_ln113)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ssrWideStream4kernelOut]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamOut_0_0_0_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamOut_0_0_0_0_0_01]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamOut_0_0_0_0_0_02]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamOut_0_0_0_0_0_03]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamOut_0_0_0_0_0_04]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamOut_0_0_0_0_0_05]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamOut_0_0_0_0_0_06]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamOut_0_0_0_0_0_07]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamOut_0_0_1_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamOut_0_0_1_0_0_016]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamOut_0_0_1_0_0_017]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamOut_0_0_1_0_0_018]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamOut_0_0_1_0_0_019]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamOut_0_0_1_0_0_020]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamOut_0_0_1_0_0_021]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamOut_0_0_1_0_0_022]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
wideSample_superSample_M_imag_V_7_01          (alloca           ) [ 00111]
wideSample_superSample_M_imag_V_6_02          (alloca           ) [ 00111]
wideSample_superSample_M_imag_V_5_03          (alloca           ) [ 00111]
wideSample_superSample_M_imag_V_4_04          (alloca           ) [ 00111]
wideSample_superSample_M_imag_V_3_05          (alloca           ) [ 00111]
wideSample_superSample_M_imag_V_2_06          (alloca           ) [ 00111]
wideSample_superSample_M_imag_V_1_07          (alloca           ) [ 00111]
wideSample_superSample_M_imag_V_0_04168       (alloca           ) [ 00111]
wideSample_superSample_M_real_V_7_09          (alloca           ) [ 00111]
wideSample_superSample_M_real_V_6_010         (alloca           ) [ 00111]
wideSample_superSample_M_real_V_5_011         (alloca           ) [ 00111]
wideSample_superSample_M_real_V_4_012         (alloca           ) [ 00111]
wideSample_superSample_M_real_V_3_013         (alloca           ) [ 00111]
wideSample_superSample_M_real_V_2_014         (alloca           ) [ 00111]
wideSample_superSample_M_real_V_1_015         (alloca           ) [ 00111]
wideSample_superSample_M_real_V_0_041516      (alloca           ) [ 00111]
specinterface_ln0                             (specinterface    ) [ 00000]
specinterface_ln0                             (specinterface    ) [ 00000]
specinterface_ln0                             (specinterface    ) [ 00000]
specinterface_ln0                             (specinterface    ) [ 00000]
specinterface_ln0                             (specinterface    ) [ 00000]
specinterface_ln0                             (specinterface    ) [ 00000]
specinterface_ln0                             (specinterface    ) [ 00000]
specinterface_ln0                             (specinterface    ) [ 00000]
specinterface_ln0                             (specinterface    ) [ 00000]
specinterface_ln0                             (specinterface    ) [ 00000]
specinterface_ln0                             (specinterface    ) [ 00000]
specinterface_ln0                             (specinterface    ) [ 00000]
specinterface_ln0                             (specinterface    ) [ 00000]
specinterface_ln0                             (specinterface    ) [ 00000]
specinterface_ln0                             (specinterface    ) [ 00000]
specinterface_ln0                             (specinterface    ) [ 00000]
specinterface_ln0                             (specinterface    ) [ 00000]
br_ln113                                      (br               ) [ 01111]
do_init                                       (phi              ) [ 00111]
wideWriteIndex18                              (phi              ) [ 00111]
i17                                           (phi              ) [ 00111]
br_ln0                                        (br               ) [ 00000]
specmemcore_ln0                               (specmemcore      ) [ 00000]
specmemcore_ln0                               (specmemcore      ) [ 00000]
specmemcore_ln0                               (specmemcore      ) [ 00000]
br_ln113                                      (br               ) [ 00000]
trunc_ln113                                   (trunc            ) [ 00111]
ssrWideStream4kernelOut_read                  (read             ) [ 00000]
trunc_ln145                                   (trunc            ) [ 00110]
trunc_ln145_s                                 (partselect       ) [ 00110]
trunc_ln145_63                                (partselect       ) [ 00110]
trunc_ln145_64                                (partselect       ) [ 00110]
trunc_ln145_65                                (partselect       ) [ 00110]
trunc_ln145_66                                (partselect       ) [ 00110]
trunc_ln145_67                                (partselect       ) [ 00110]
trunc_ln145_68                                (partselect       ) [ 00110]
icmp_ln117                                    (icmp             ) [ 00110]
icmp_ln117_7                                  (icmp             ) [ 00110]
icmp_ln117_8                                  (icmp             ) [ 00110]
icmp_ln117_9                                  (icmp             ) [ 00110]
i                                             (add              ) [ 01111]
br_ln119                                      (br               ) [ 00000]
wideWriteIndex                                (xor              ) [ 01111]
icmp_ln113                                    (icmp             ) [ 00111]
br_ln113                                      (br               ) [ 00000]
br_ln113                                      (br               ) [ 01111]
br_ln123                                      (br               ) [ 01111]
wideSample_superSample_M_imag_V_7_01_load     (load             ) [ 00000]
wideSample_superSample_M_imag_V_6_02_load     (load             ) [ 00000]
wideSample_superSample_M_imag_V_5_03_load     (load             ) [ 00000]
wideSample_superSample_M_imag_V_4_04_load     (load             ) [ 00000]
wideSample_superSample_M_imag_V_3_05_load     (load             ) [ 00000]
wideSample_superSample_M_imag_V_2_06_load     (load             ) [ 00000]
wideSample_superSample_M_imag_V_1_07_load     (load             ) [ 00000]
wideSample_superSample_M_imag_V_0_04168_load  (load             ) [ 00000]
wideSample_superSample_M_real_V_7_09_load     (load             ) [ 00000]
wideSample_superSample_M_real_V_6_010_load    (load             ) [ 00000]
wideSample_superSample_M_real_V_5_011_load    (load             ) [ 00000]
wideSample_superSample_M_real_V_4_012_load    (load             ) [ 00000]
wideSample_superSample_M_real_V_3_013_load    (load             ) [ 00000]
wideSample_superSample_M_real_V_2_014_load    (load             ) [ 00000]
wideSample_superSample_M_real_V_1_015_load    (load             ) [ 00000]
wideSample_superSample_M_real_V_0_041516_load (load             ) [ 00000]
empty                                         (speclooptripcount) [ 00000]
specpipeline_ln0                              (specpipeline     ) [ 00000]
specloopname_ln0                              (specloopname     ) [ 00000]
select_ln117                                  (select           ) [ 00000]
select_ln117_35                               (select           ) [ 00000]
select_ln117_36                               (select           ) [ 00000]
select_ln117_37                               (select           ) [ 00000]
icmp_ln117_10                                 (icmp             ) [ 00000]
select_ln117_38                               (select           ) [ 00000]
icmp_ln117_11                                 (icmp             ) [ 00000]
select_ln117_39                               (select           ) [ 00000]
icmp_ln117_12                                 (icmp             ) [ 00000]
select_ln117_40                               (select           ) [ 00000]
select_ln117_41                               (select           ) [ 00000]
select_ln117_42                               (select           ) [ 00000]
select_ln117_43                               (select           ) [ 00000]
select_ln117_44                               (select           ) [ 00000]
select_ln117_45                               (select           ) [ 00000]
select_ln117_46                               (select           ) [ 00000]
select_ln117_47                               (select           ) [ 00000]
select_ln117_48                               (select           ) [ 00000]
select_ln117_49                               (select           ) [ 00000]
select_ln117_50                               (select           ) [ 00000]
select_ln117_51                               (select           ) [ 00000]
select_ln117_52                               (select           ) [ 00000]
select_ln117_53                               (select           ) [ 00000]
select_ln117_54                               (select           ) [ 00000]
select_ln117_55                               (select           ) [ 00000]
select_ln117_56                               (select           ) [ 00000]
select_ln117_57                               (select           ) [ 00000]
select_ln117_58                               (select           ) [ 00000]
select_ln117_59                               (select           ) [ 00000]
select_ln117_60                               (select           ) [ 00000]
select_ln117_61                               (select           ) [ 00000]
select_ln117_62                               (select           ) [ 00000]
select_ln117_63                               (select           ) [ 00000]
select_ln117_64                               (select           ) [ 00000]
select_ln117_65                               (select           ) [ 00000]
select_ln117_66                               (select           ) [ 00000]
select_ln117_67                               (select           ) [ 00000]
select_ln117_68                               (select           ) [ 00101]
wideSample_superSample_M_imag_V_0_1           (mux              ) [ 00101]
wideSample_superSample_M_imag_V_1_1           (mux              ) [ 00000]
wideSample_superSample_M_imag_V_2_1           (mux              ) [ 00000]
wideSample_superSample_M_imag_V_3_1           (mux              ) [ 00000]
wideSample_superSample_M_imag_V_4_1           (mux              ) [ 00000]
wideSample_superSample_M_imag_V_5_1           (mux              ) [ 00000]
wideSample_superSample_M_imag_V_6_1           (mux              ) [ 00000]
wideSample_superSample_M_imag_V_7_1           (mux              ) [ 00000]
add_ln117                                     (add              ) [ 00000]
wideSample_superSample_M_real_V_1_2           (mux              ) [ 00101]
wideSample_superSample_M_real_V_2_2           (mux              ) [ 00000]
wideSample_superSample_M_real_V_3_2           (mux              ) [ 00000]
wideSample_superSample_M_real_V_4_2           (mux              ) [ 00000]
wideSample_superSample_M_real_V_5_2           (mux              ) [ 00000]
wideSample_superSample_M_real_V_6_2           (mux              ) [ 00000]
wideSample_superSample_M_real_V_7_2           (mux              ) [ 00000]
wideSample_superSample_M_imag_V_1_2           (mux              ) [ 00101]
wideSample_superSample_M_imag_V_2_2           (mux              ) [ 00000]
wideSample_superSample_M_imag_V_3_2           (mux              ) [ 00000]
wideSample_superSample_M_imag_V_4_2           (mux              ) [ 00000]
wideSample_superSample_M_imag_V_5_2           (mux              ) [ 00000]
wideSample_superSample_M_imag_V_6_2           (mux              ) [ 00000]
wideSample_superSample_M_imag_V_7_2           (mux              ) [ 00000]
add_ln117_3                                   (add              ) [ 00000]
wideSample_superSample_M_real_V_2_3           (mux              ) [ 00101]
wideSample_superSample_M_real_V_3_3           (mux              ) [ 00000]
wideSample_superSample_M_real_V_4_3           (mux              ) [ 00000]
wideSample_superSample_M_real_V_5_3           (mux              ) [ 00000]
wideSample_superSample_M_real_V_6_3           (mux              ) [ 00000]
wideSample_superSample_M_real_V_7_3           (mux              ) [ 00000]
wideSample_superSample_M_imag_V_2_3           (mux              ) [ 00101]
wideSample_superSample_M_imag_V_3_3           (mux              ) [ 00000]
wideSample_superSample_M_imag_V_4_3           (mux              ) [ 00000]
wideSample_superSample_M_imag_V_5_3           (mux              ) [ 00000]
wideSample_superSample_M_imag_V_6_3           (mux              ) [ 00000]
wideSample_superSample_M_imag_V_7_3           (mux              ) [ 00000]
add_ln117_4                                   (add              ) [ 00000]
wideSample_superSample_M_real_V_3_4           (mux              ) [ 00101]
wideSample_superSample_M_real_V_4_4           (mux              ) [ 00101]
wideSample_superSample_M_real_V_5_4           (mux              ) [ 00101]
wideSample_superSample_M_real_V_6_4           (mux              ) [ 00101]
wideSample_superSample_M_real_V_7_4           (mux              ) [ 00101]
wideSample_superSample_M_imag_V_3_4           (mux              ) [ 00101]
wideSample_superSample_M_imag_V_4_4           (mux              ) [ 00101]
wideSample_superSample_M_imag_V_5_4           (mux              ) [ 00101]
wideSample_superSample_M_imag_V_6_4           (mux              ) [ 00101]
wideSample_superSample_M_imag_V_7_4           (mux              ) [ 00101]
store_ln113                                   (store            ) [ 00000]
store_ln113                                   (store            ) [ 00000]
store_ln113                                   (store            ) [ 00000]
store_ln113                                   (store            ) [ 00000]
store_ln113                                   (store            ) [ 00000]
store_ln113                                   (store            ) [ 00000]
store_ln113                                   (store            ) [ 00000]
store_ln113                                   (store            ) [ 00000]
store_ln113                                   (store            ) [ 00000]
store_ln113                                   (store            ) [ 00000]
store_ln113                                   (store            ) [ 00000]
store_ln113                                   (store            ) [ 00000]
store_ln113                                   (store            ) [ 00000]
store_ln113                                   (store            ) [ 00000]
store_ln113                                   (store            ) [ 00000]
store_ln113                                   (store            ) [ 00000]
write_ln174                                   (write            ) [ 00000]
br_ln119                                      (br               ) [ 00000]
return_ln123                                  (return           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ssrWideStream4kernelOut">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ssrWideStream4kernelOut"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_wideStreamOut_0_0_0_0_0_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamOut_0_0_0_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_wideStreamOut_0_0_0_0_0_01">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamOut_0_0_0_0_0_01"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_wideStreamOut_0_0_0_0_0_02">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamOut_0_0_0_0_0_02"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_wideStreamOut_0_0_0_0_0_03">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamOut_0_0_0_0_0_03"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_wideStreamOut_0_0_0_0_0_04">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamOut_0_0_0_0_0_04"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_wideStreamOut_0_0_0_0_0_05">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamOut_0_0_0_0_0_05"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_wideStreamOut_0_0_0_0_0_06">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamOut_0_0_0_0_0_06"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_wideStreamOut_0_0_0_0_0_07">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamOut_0_0_0_0_0_07"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_wideStreamOut_0_0_1_0_0_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamOut_0_0_1_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_wideStreamOut_0_0_1_0_0_016">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamOut_0_0_1_0_0_016"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_wideStreamOut_0_0_1_0_0_017">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamOut_0_0_1_0_0_017"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_wideStreamOut_0_0_1_0_0_018">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamOut_0_0_1_0_0_018"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_wideStreamOut_0_0_1_0_0_019">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamOut_0_0_1_0_0_019"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_wideStreamOut_0_0_1_0_0_020">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamOut_0_0_1_0_0_020"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_wideStreamOut_0_0_1_0_0_021">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamOut_0_0_1_0_0_021"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_wideStreamOut_0_0_1_0_0_022">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamOut_0_0_1_0_0_022"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i32.i3"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A.i32P0A.i32P0A.i32P0A.i32P0A.i32P0A.i32P0A.i32P0A.i32P0A.i32P0A.i32P0A.i32P0A.i32P0A.i32P0A.i32P0A.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="wideSample_superSample_M_imag_V_7_01_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_imag_V_7_01/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="wideSample_superSample_M_imag_V_6_02_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_imag_V_6_02/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="wideSample_superSample_M_imag_V_5_03_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_imag_V_5_03/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="wideSample_superSample_M_imag_V_4_04_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_imag_V_4_04/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="wideSample_superSample_M_imag_V_3_05_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_imag_V_3_05/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="wideSample_superSample_M_imag_V_2_06_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_imag_V_2_06/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="wideSample_superSample_M_imag_V_1_07_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_imag_V_1_07/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="wideSample_superSample_M_imag_V_0_04168_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_imag_V_0_04168/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="wideSample_superSample_M_real_V_7_09_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_real_V_7_09/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="wideSample_superSample_M_real_V_6_010_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_real_V_6_010/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="wideSample_superSample_M_real_V_5_011_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_real_V_5_011/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="wideSample_superSample_M_real_V_4_012_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_real_V_4_012/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="wideSample_superSample_M_real_V_3_013_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_real_V_3_013/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="wideSample_superSample_M_real_V_2_014_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_real_V_2_014/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="wideSample_superSample_M_real_V_1_015_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_real_V_1_015/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="wideSample_superSample_M_real_V_0_041516_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_real_V_0_041516/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="ssrWideStream4kernelOut_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="256" slack="0"/>
<pin id="196" dir="0" index="1" bw="256" slack="0"/>
<pin id="197" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ssrWideStream4kernelOut_read/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="write_ln174_write_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="32" slack="0"/>
<pin id="204" dir="0" index="3" bw="32" slack="0"/>
<pin id="205" dir="0" index="4" bw="32" slack="0"/>
<pin id="206" dir="0" index="5" bw="32" slack="0"/>
<pin id="207" dir="0" index="6" bw="32" slack="0"/>
<pin id="208" dir="0" index="7" bw="32" slack="0"/>
<pin id="209" dir="0" index="8" bw="32" slack="0"/>
<pin id="210" dir="0" index="9" bw="32" slack="0"/>
<pin id="211" dir="0" index="10" bw="32" slack="0"/>
<pin id="212" dir="0" index="11" bw="32" slack="0"/>
<pin id="213" dir="0" index="12" bw="32" slack="0"/>
<pin id="214" dir="0" index="13" bw="32" slack="0"/>
<pin id="215" dir="0" index="14" bw="32" slack="0"/>
<pin id="216" dir="0" index="15" bw="32" slack="0"/>
<pin id="217" dir="0" index="16" bw="32" slack="0"/>
<pin id="218" dir="0" index="17" bw="32" slack="1"/>
<pin id="219" dir="0" index="18" bw="32" slack="1"/>
<pin id="220" dir="0" index="19" bw="32" slack="1"/>
<pin id="221" dir="0" index="20" bw="32" slack="1"/>
<pin id="222" dir="0" index="21" bw="32" slack="1"/>
<pin id="223" dir="0" index="22" bw="32" slack="1"/>
<pin id="224" dir="0" index="23" bw="32" slack="1"/>
<pin id="225" dir="0" index="24" bw="32" slack="1"/>
<pin id="226" dir="0" index="25" bw="32" slack="1"/>
<pin id="227" dir="0" index="26" bw="32" slack="1"/>
<pin id="228" dir="0" index="27" bw="32" slack="1"/>
<pin id="229" dir="0" index="28" bw="32" slack="1"/>
<pin id="230" dir="0" index="29" bw="32" slack="1"/>
<pin id="231" dir="0" index="30" bw="32" slack="1"/>
<pin id="232" dir="0" index="31" bw="32" slack="1"/>
<pin id="233" dir="0" index="32" bw="32" slack="1"/>
<pin id="234" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/4 "/>
</bind>
</comp>

<comp id="252" class="1005" name="do_init_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="do_init_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="1" slack="0"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="4" bw="1" slack="0"/>
<pin id="262" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="267" class="1005" name="wideWriteIndex18_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="3" slack="1"/>
<pin id="269" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="wideWriteIndex18 (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="wideWriteIndex18_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="3" slack="0"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="4" bw="1" slack="0"/>
<pin id="277" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="6" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wideWriteIndex18/2 "/>
</bind>
</comp>

<comp id="282" class="1005" name="i17_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="5" slack="1"/>
<pin id="284" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i17 (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="i17_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="5" slack="0"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="4" bw="1" slack="0"/>
<pin id="292" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i17/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="trunc_ln113_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="5" slack="0"/>
<pin id="298" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln113/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="trunc_ln145_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="256" slack="0"/>
<pin id="302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="trunc_ln145_s_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="256" slack="0"/>
<pin id="307" dir="0" index="2" bw="7" slack="0"/>
<pin id="308" dir="0" index="3" bw="7" slack="0"/>
<pin id="309" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_s/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="trunc_ln145_63_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="256" slack="0"/>
<pin id="317" dir="0" index="2" bw="8" slack="0"/>
<pin id="318" dir="0" index="3" bw="8" slack="0"/>
<pin id="319" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_63/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="trunc_ln145_64_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="256" slack="0"/>
<pin id="327" dir="0" index="2" bw="8" slack="0"/>
<pin id="328" dir="0" index="3" bw="8" slack="0"/>
<pin id="329" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_64/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="trunc_ln145_65_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="256" slack="0"/>
<pin id="337" dir="0" index="2" bw="9" slack="0"/>
<pin id="338" dir="0" index="3" bw="9" slack="0"/>
<pin id="339" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_65/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="trunc_ln145_66_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="256" slack="0"/>
<pin id="347" dir="0" index="2" bw="9" slack="0"/>
<pin id="348" dir="0" index="3" bw="9" slack="0"/>
<pin id="349" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_66/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="trunc_ln145_67_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="256" slack="0"/>
<pin id="357" dir="0" index="2" bw="9" slack="0"/>
<pin id="358" dir="0" index="3" bw="9" slack="0"/>
<pin id="359" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_67/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="trunc_ln145_68_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="256" slack="0"/>
<pin id="367" dir="0" index="2" bw="9" slack="0"/>
<pin id="368" dir="0" index="3" bw="9" slack="0"/>
<pin id="369" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_68/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="icmp_ln117_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="3" slack="0"/>
<pin id="376" dir="0" index="1" bw="2" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="icmp_ln117_7_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="3" slack="0"/>
<pin id="382" dir="0" index="1" bw="3" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117_7/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="icmp_ln117_8_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="3" slack="0"/>
<pin id="388" dir="0" index="1" bw="3" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117_8/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="icmp_ln117_9_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="3" slack="0"/>
<pin id="394" dir="0" index="1" bw="3" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117_9/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="i_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="5" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="wideWriteIndex_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="3" slack="0"/>
<pin id="406" dir="0" index="1" bw="3" slack="0"/>
<pin id="407" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="wideWriteIndex/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="icmp_ln113_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="5" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln113/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="wideSample_superSample_M_imag_V_7_01_load_load_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="2"/>
<pin id="418" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_imag_V_7_01_load/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="wideSample_superSample_M_imag_V_6_02_load_load_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="2"/>
<pin id="421" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_imag_V_6_02_load/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="wideSample_superSample_M_imag_V_5_03_load_load_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="2"/>
<pin id="424" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_imag_V_5_03_load/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="wideSample_superSample_M_imag_V_4_04_load_load_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="2"/>
<pin id="427" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_imag_V_4_04_load/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="wideSample_superSample_M_imag_V_3_05_load_load_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="2"/>
<pin id="430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_imag_V_3_05_load/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="wideSample_superSample_M_imag_V_2_06_load_load_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="2"/>
<pin id="433" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_imag_V_2_06_load/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="wideSample_superSample_M_imag_V_1_07_load_load_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="2"/>
<pin id="436" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_imag_V_1_07_load/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="wideSample_superSample_M_imag_V_0_04168_load_load_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="2"/>
<pin id="439" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_imag_V_0_04168_load/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="wideSample_superSample_M_real_V_7_09_load_load_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="2"/>
<pin id="442" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_real_V_7_09_load/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="wideSample_superSample_M_real_V_6_010_load_load_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="2"/>
<pin id="445" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_real_V_6_010_load/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="wideSample_superSample_M_real_V_5_011_load_load_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="2"/>
<pin id="448" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_real_V_5_011_load/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="wideSample_superSample_M_real_V_4_012_load_load_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="2"/>
<pin id="451" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_real_V_4_012_load/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="wideSample_superSample_M_real_V_3_013_load_load_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="2"/>
<pin id="454" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_real_V_3_013_load/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="wideSample_superSample_M_real_V_2_014_load_load_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="2"/>
<pin id="457" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_real_V_2_014_load/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="wideSample_superSample_M_real_V_1_015_load_load_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="2"/>
<pin id="460" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_real_V_1_015_load/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="wideSample_superSample_M_real_V_0_041516_load_load_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="2"/>
<pin id="463" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_real_V_0_041516_load/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="select_ln117_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="1"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="0" index="2" bw="32" slack="1"/>
<pin id="468" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="select_ln117_35_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="1"/>
<pin id="472" dir="0" index="1" bw="32" slack="0"/>
<pin id="473" dir="0" index="2" bw="32" slack="0"/>
<pin id="474" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117_35/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="select_ln117_36_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="1"/>
<pin id="479" dir="0" index="1" bw="32" slack="0"/>
<pin id="480" dir="0" index="2" bw="32" slack="0"/>
<pin id="481" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117_36/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="select_ln117_37_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="1"/>
<pin id="486" dir="0" index="1" bw="32" slack="0"/>
<pin id="487" dir="0" index="2" bw="32" slack="0"/>
<pin id="488" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117_37/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="icmp_ln117_10_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="3" slack="1"/>
<pin id="493" dir="0" index="1" bw="3" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117_10/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="select_ln117_38_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="0"/>
<pin id="500" dir="0" index="2" bw="32" slack="0"/>
<pin id="501" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117_38/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="icmp_ln117_11_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="3" slack="1"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117_11/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="select_ln117_39_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="32" slack="0"/>
<pin id="514" dir="0" index="2" bw="32" slack="0"/>
<pin id="515" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117_39/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="icmp_ln117_12_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="3" slack="1"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117_12/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="select_ln117_40_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="32" slack="0"/>
<pin id="528" dir="0" index="2" bw="32" slack="0"/>
<pin id="529" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117_40/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="select_ln117_41_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="1"/>
<pin id="535" dir="0" index="1" bw="32" slack="1"/>
<pin id="536" dir="0" index="2" bw="32" slack="0"/>
<pin id="537" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117_41/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="select_ln117_42_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="1"/>
<pin id="541" dir="0" index="1" bw="32" slack="0"/>
<pin id="542" dir="0" index="2" bw="32" slack="0"/>
<pin id="543" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117_42/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="select_ln117_43_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="1"/>
<pin id="548" dir="0" index="1" bw="32" slack="0"/>
<pin id="549" dir="0" index="2" bw="32" slack="0"/>
<pin id="550" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117_43/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="select_ln117_44_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="1"/>
<pin id="555" dir="0" index="1" bw="32" slack="0"/>
<pin id="556" dir="0" index="2" bw="32" slack="0"/>
<pin id="557" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117_44/3 "/>
</bind>
</comp>

<comp id="560" class="1004" name="select_ln117_45_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="32" slack="0"/>
<pin id="563" dir="0" index="2" bw="32" slack="0"/>
<pin id="564" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117_45/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="select_ln117_46_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="32" slack="0"/>
<pin id="571" dir="0" index="2" bw="32" slack="0"/>
<pin id="572" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117_46/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="select_ln117_47_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="32" slack="0"/>
<pin id="579" dir="0" index="2" bw="32" slack="0"/>
<pin id="580" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117_47/3 "/>
</bind>
</comp>

<comp id="584" class="1004" name="select_ln117_48_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="1"/>
<pin id="586" dir="0" index="1" bw="32" slack="1"/>
<pin id="587" dir="0" index="2" bw="32" slack="0"/>
<pin id="588" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117_48/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="select_ln117_49_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="1"/>
<pin id="592" dir="0" index="1" bw="32" slack="0"/>
<pin id="593" dir="0" index="2" bw="32" slack="0"/>
<pin id="594" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117_49/3 "/>
</bind>
</comp>

<comp id="597" class="1004" name="select_ln117_50_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="1"/>
<pin id="599" dir="0" index="1" bw="32" slack="0"/>
<pin id="600" dir="0" index="2" bw="32" slack="0"/>
<pin id="601" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117_50/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="select_ln117_51_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="32" slack="0"/>
<pin id="607" dir="0" index="2" bw="32" slack="0"/>
<pin id="608" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117_51/3 "/>
</bind>
</comp>

<comp id="612" class="1004" name="select_ln117_52_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="32" slack="0"/>
<pin id="615" dir="0" index="2" bw="32" slack="0"/>
<pin id="616" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117_52/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="select_ln117_53_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="32" slack="0"/>
<pin id="623" dir="0" index="2" bw="32" slack="0"/>
<pin id="624" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117_53/3 "/>
</bind>
</comp>

<comp id="628" class="1004" name="select_ln117_54_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="1"/>
<pin id="630" dir="0" index="1" bw="32" slack="1"/>
<pin id="631" dir="0" index="2" bw="32" slack="0"/>
<pin id="632" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117_54/3 "/>
</bind>
</comp>

<comp id="634" class="1004" name="select_ln117_55_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="1"/>
<pin id="636" dir="0" index="1" bw="32" slack="0"/>
<pin id="637" dir="0" index="2" bw="32" slack="0"/>
<pin id="638" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117_55/3 "/>
</bind>
</comp>

<comp id="641" class="1004" name="select_ln117_56_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="32" slack="0"/>
<pin id="644" dir="0" index="2" bw="32" slack="0"/>
<pin id="645" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117_56/3 "/>
</bind>
</comp>

<comp id="649" class="1004" name="select_ln117_57_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="32" slack="0"/>
<pin id="652" dir="0" index="2" bw="32" slack="0"/>
<pin id="653" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117_57/3 "/>
</bind>
</comp>

<comp id="657" class="1004" name="select_ln117_58_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="32" slack="0"/>
<pin id="660" dir="0" index="2" bw="32" slack="0"/>
<pin id="661" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117_58/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="select_ln117_59_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="1"/>
<pin id="667" dir="0" index="1" bw="32" slack="1"/>
<pin id="668" dir="0" index="2" bw="32" slack="0"/>
<pin id="669" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117_59/3 "/>
</bind>
</comp>

<comp id="671" class="1004" name="select_ln117_60_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="32" slack="0"/>
<pin id="674" dir="0" index="2" bw="32" slack="0"/>
<pin id="675" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117_60/3 "/>
</bind>
</comp>

<comp id="679" class="1004" name="select_ln117_61_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="32" slack="0"/>
<pin id="682" dir="0" index="2" bw="32" slack="0"/>
<pin id="683" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117_61/3 "/>
</bind>
</comp>

<comp id="687" class="1004" name="select_ln117_62_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="32" slack="0"/>
<pin id="690" dir="0" index="2" bw="32" slack="0"/>
<pin id="691" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117_62/3 "/>
</bind>
</comp>

<comp id="695" class="1004" name="select_ln117_63_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="0"/>
<pin id="697" dir="0" index="1" bw="32" slack="1"/>
<pin id="698" dir="0" index="2" bw="32" slack="0"/>
<pin id="699" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117_63/3 "/>
</bind>
</comp>

<comp id="702" class="1004" name="select_ln117_64_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="32" slack="0"/>
<pin id="705" dir="0" index="2" bw="32" slack="0"/>
<pin id="706" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117_64/3 "/>
</bind>
</comp>

<comp id="710" class="1004" name="select_ln117_65_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="32" slack="0"/>
<pin id="713" dir="0" index="2" bw="32" slack="0"/>
<pin id="714" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117_65/3 "/>
</bind>
</comp>

<comp id="718" class="1004" name="select_ln117_66_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="0" index="1" bw="32" slack="1"/>
<pin id="721" dir="0" index="2" bw="32" slack="0"/>
<pin id="722" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117_66/3 "/>
</bind>
</comp>

<comp id="725" class="1004" name="select_ln117_67_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="32" slack="0"/>
<pin id="728" dir="0" index="2" bw="32" slack="0"/>
<pin id="729" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117_67/3 "/>
</bind>
</comp>

<comp id="733" class="1004" name="select_ln117_68_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="0" index="1" bw="32" slack="1"/>
<pin id="736" dir="0" index="2" bw="32" slack="0"/>
<pin id="737" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117_68/3 "/>
</bind>
</comp>

<comp id="740" class="1004" name="wideSample_superSample_M_imag_V_0_1_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="0"/>
<pin id="742" dir="0" index="1" bw="32" slack="1"/>
<pin id="743" dir="0" index="2" bw="32" slack="0"/>
<pin id="744" dir="0" index="3" bw="32" slack="0"/>
<pin id="745" dir="0" index="4" bw="32" slack="0"/>
<pin id="746" dir="0" index="5" bw="32" slack="0"/>
<pin id="747" dir="0" index="6" bw="32" slack="0"/>
<pin id="748" dir="0" index="7" bw="32" slack="0"/>
<pin id="749" dir="0" index="8" bw="32" slack="0"/>
<pin id="750" dir="0" index="9" bw="3" slack="1"/>
<pin id="751" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_imag_V_0_1/3 "/>
</bind>
</comp>

<comp id="761" class="1004" name="wideSample_superSample_M_imag_V_1_1_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="0"/>
<pin id="763" dir="0" index="1" bw="32" slack="0"/>
<pin id="764" dir="0" index="2" bw="32" slack="1"/>
<pin id="765" dir="0" index="3" bw="32" slack="0"/>
<pin id="766" dir="0" index="4" bw="32" slack="0"/>
<pin id="767" dir="0" index="5" bw="32" slack="0"/>
<pin id="768" dir="0" index="6" bw="32" slack="0"/>
<pin id="769" dir="0" index="7" bw="32" slack="0"/>
<pin id="770" dir="0" index="8" bw="32" slack="0"/>
<pin id="771" dir="0" index="9" bw="3" slack="1"/>
<pin id="772" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_imag_V_1_1/3 "/>
</bind>
</comp>

<comp id="782" class="1004" name="wideSample_superSample_M_imag_V_2_1_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="0"/>
<pin id="784" dir="0" index="1" bw="32" slack="0"/>
<pin id="785" dir="0" index="2" bw="32" slack="0"/>
<pin id="786" dir="0" index="3" bw="32" slack="1"/>
<pin id="787" dir="0" index="4" bw="32" slack="0"/>
<pin id="788" dir="0" index="5" bw="32" slack="0"/>
<pin id="789" dir="0" index="6" bw="32" slack="0"/>
<pin id="790" dir="0" index="7" bw="32" slack="0"/>
<pin id="791" dir="0" index="8" bw="32" slack="0"/>
<pin id="792" dir="0" index="9" bw="3" slack="1"/>
<pin id="793" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_imag_V_2_1/3 "/>
</bind>
</comp>

<comp id="803" class="1004" name="wideSample_superSample_M_imag_V_3_1_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="0"/>
<pin id="805" dir="0" index="1" bw="32" slack="0"/>
<pin id="806" dir="0" index="2" bw="32" slack="0"/>
<pin id="807" dir="0" index="3" bw="32" slack="0"/>
<pin id="808" dir="0" index="4" bw="32" slack="1"/>
<pin id="809" dir="0" index="5" bw="32" slack="0"/>
<pin id="810" dir="0" index="6" bw="32" slack="0"/>
<pin id="811" dir="0" index="7" bw="32" slack="0"/>
<pin id="812" dir="0" index="8" bw="32" slack="0"/>
<pin id="813" dir="0" index="9" bw="3" slack="1"/>
<pin id="814" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_imag_V_3_1/3 "/>
</bind>
</comp>

<comp id="824" class="1004" name="wideSample_superSample_M_imag_V_4_1_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="0"/>
<pin id="826" dir="0" index="1" bw="32" slack="0"/>
<pin id="827" dir="0" index="2" bw="32" slack="0"/>
<pin id="828" dir="0" index="3" bw="32" slack="0"/>
<pin id="829" dir="0" index="4" bw="32" slack="0"/>
<pin id="830" dir="0" index="5" bw="32" slack="1"/>
<pin id="831" dir="0" index="6" bw="32" slack="0"/>
<pin id="832" dir="0" index="7" bw="32" slack="0"/>
<pin id="833" dir="0" index="8" bw="32" slack="0"/>
<pin id="834" dir="0" index="9" bw="3" slack="1"/>
<pin id="835" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_imag_V_4_1/3 "/>
</bind>
</comp>

<comp id="845" class="1004" name="wideSample_superSample_M_imag_V_5_1_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="0"/>
<pin id="847" dir="0" index="1" bw="32" slack="0"/>
<pin id="848" dir="0" index="2" bw="32" slack="0"/>
<pin id="849" dir="0" index="3" bw="32" slack="0"/>
<pin id="850" dir="0" index="4" bw="32" slack="0"/>
<pin id="851" dir="0" index="5" bw="32" slack="0"/>
<pin id="852" dir="0" index="6" bw="32" slack="1"/>
<pin id="853" dir="0" index="7" bw="32" slack="0"/>
<pin id="854" dir="0" index="8" bw="32" slack="0"/>
<pin id="855" dir="0" index="9" bw="3" slack="1"/>
<pin id="856" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_imag_V_5_1/3 "/>
</bind>
</comp>

<comp id="866" class="1004" name="wideSample_superSample_M_imag_V_6_1_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="0"/>
<pin id="868" dir="0" index="1" bw="32" slack="0"/>
<pin id="869" dir="0" index="2" bw="32" slack="0"/>
<pin id="870" dir="0" index="3" bw="32" slack="0"/>
<pin id="871" dir="0" index="4" bw="32" slack="0"/>
<pin id="872" dir="0" index="5" bw="32" slack="0"/>
<pin id="873" dir="0" index="6" bw="32" slack="0"/>
<pin id="874" dir="0" index="7" bw="32" slack="1"/>
<pin id="875" dir="0" index="8" bw="32" slack="0"/>
<pin id="876" dir="0" index="9" bw="3" slack="1"/>
<pin id="877" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_imag_V_6_1/3 "/>
</bind>
</comp>

<comp id="887" class="1004" name="wideSample_superSample_M_imag_V_7_1_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="0"/>
<pin id="889" dir="0" index="1" bw="32" slack="0"/>
<pin id="890" dir="0" index="2" bw="32" slack="0"/>
<pin id="891" dir="0" index="3" bw="32" slack="0"/>
<pin id="892" dir="0" index="4" bw="32" slack="0"/>
<pin id="893" dir="0" index="5" bw="32" slack="0"/>
<pin id="894" dir="0" index="6" bw="32" slack="0"/>
<pin id="895" dir="0" index="7" bw="32" slack="0"/>
<pin id="896" dir="0" index="8" bw="32" slack="1"/>
<pin id="897" dir="0" index="9" bw="3" slack="1"/>
<pin id="898" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_imag_V_7_1/3 "/>
</bind>
</comp>

<comp id="908" class="1004" name="add_ln117_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="3" slack="1"/>
<pin id="910" dir="0" index="1" bw="1" slack="0"/>
<pin id="911" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117/3 "/>
</bind>
</comp>

<comp id="914" class="1004" name="wideSample_superSample_M_real_V_1_2_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="32" slack="0"/>
<pin id="916" dir="0" index="1" bw="32" slack="0"/>
<pin id="917" dir="0" index="2" bw="32" slack="1"/>
<pin id="918" dir="0" index="3" bw="32" slack="0"/>
<pin id="919" dir="0" index="4" bw="32" slack="0"/>
<pin id="920" dir="0" index="5" bw="32" slack="0"/>
<pin id="921" dir="0" index="6" bw="32" slack="0"/>
<pin id="922" dir="0" index="7" bw="32" slack="0"/>
<pin id="923" dir="0" index="8" bw="32" slack="0"/>
<pin id="924" dir="0" index="9" bw="3" slack="0"/>
<pin id="925" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_real_V_1_2/3 "/>
</bind>
</comp>

<comp id="935" class="1004" name="wideSample_superSample_M_real_V_2_2_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="32" slack="0"/>
<pin id="937" dir="0" index="1" bw="32" slack="0"/>
<pin id="938" dir="0" index="2" bw="32" slack="0"/>
<pin id="939" dir="0" index="3" bw="32" slack="1"/>
<pin id="940" dir="0" index="4" bw="32" slack="0"/>
<pin id="941" dir="0" index="5" bw="32" slack="0"/>
<pin id="942" dir="0" index="6" bw="32" slack="0"/>
<pin id="943" dir="0" index="7" bw="32" slack="0"/>
<pin id="944" dir="0" index="8" bw="32" slack="0"/>
<pin id="945" dir="0" index="9" bw="3" slack="0"/>
<pin id="946" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_real_V_2_2/3 "/>
</bind>
</comp>

<comp id="956" class="1004" name="wideSample_superSample_M_real_V_3_2_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="32" slack="0"/>
<pin id="958" dir="0" index="1" bw="32" slack="0"/>
<pin id="959" dir="0" index="2" bw="32" slack="0"/>
<pin id="960" dir="0" index="3" bw="32" slack="0"/>
<pin id="961" dir="0" index="4" bw="32" slack="1"/>
<pin id="962" dir="0" index="5" bw="32" slack="0"/>
<pin id="963" dir="0" index="6" bw="32" slack="0"/>
<pin id="964" dir="0" index="7" bw="32" slack="0"/>
<pin id="965" dir="0" index="8" bw="32" slack="0"/>
<pin id="966" dir="0" index="9" bw="3" slack="0"/>
<pin id="967" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_real_V_3_2/3 "/>
</bind>
</comp>

<comp id="977" class="1004" name="wideSample_superSample_M_real_V_4_2_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="32" slack="0"/>
<pin id="979" dir="0" index="1" bw="32" slack="0"/>
<pin id="980" dir="0" index="2" bw="32" slack="0"/>
<pin id="981" dir="0" index="3" bw="32" slack="0"/>
<pin id="982" dir="0" index="4" bw="32" slack="0"/>
<pin id="983" dir="0" index="5" bw="32" slack="1"/>
<pin id="984" dir="0" index="6" bw="32" slack="0"/>
<pin id="985" dir="0" index="7" bw="32" slack="0"/>
<pin id="986" dir="0" index="8" bw="32" slack="0"/>
<pin id="987" dir="0" index="9" bw="3" slack="0"/>
<pin id="988" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_real_V_4_2/3 "/>
</bind>
</comp>

<comp id="998" class="1004" name="wideSample_superSample_M_real_V_5_2_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="0"/>
<pin id="1000" dir="0" index="1" bw="32" slack="0"/>
<pin id="1001" dir="0" index="2" bw="32" slack="0"/>
<pin id="1002" dir="0" index="3" bw="32" slack="0"/>
<pin id="1003" dir="0" index="4" bw="32" slack="0"/>
<pin id="1004" dir="0" index="5" bw="32" slack="0"/>
<pin id="1005" dir="0" index="6" bw="32" slack="1"/>
<pin id="1006" dir="0" index="7" bw="32" slack="0"/>
<pin id="1007" dir="0" index="8" bw="32" slack="0"/>
<pin id="1008" dir="0" index="9" bw="3" slack="0"/>
<pin id="1009" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_real_V_5_2/3 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="wideSample_superSample_M_real_V_6_2_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="32" slack="0"/>
<pin id="1021" dir="0" index="1" bw="32" slack="0"/>
<pin id="1022" dir="0" index="2" bw="32" slack="0"/>
<pin id="1023" dir="0" index="3" bw="32" slack="0"/>
<pin id="1024" dir="0" index="4" bw="32" slack="0"/>
<pin id="1025" dir="0" index="5" bw="32" slack="0"/>
<pin id="1026" dir="0" index="6" bw="32" slack="0"/>
<pin id="1027" dir="0" index="7" bw="32" slack="1"/>
<pin id="1028" dir="0" index="8" bw="32" slack="0"/>
<pin id="1029" dir="0" index="9" bw="3" slack="0"/>
<pin id="1030" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_real_V_6_2/3 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="wideSample_superSample_M_real_V_7_2_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="32" slack="0"/>
<pin id="1042" dir="0" index="1" bw="32" slack="1"/>
<pin id="1043" dir="0" index="2" bw="32" slack="0"/>
<pin id="1044" dir="0" index="3" bw="32" slack="0"/>
<pin id="1045" dir="0" index="4" bw="32" slack="0"/>
<pin id="1046" dir="0" index="5" bw="32" slack="0"/>
<pin id="1047" dir="0" index="6" bw="32" slack="0"/>
<pin id="1048" dir="0" index="7" bw="32" slack="0"/>
<pin id="1049" dir="0" index="8" bw="32" slack="1"/>
<pin id="1050" dir="0" index="9" bw="3" slack="0"/>
<pin id="1051" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_real_V_7_2/3 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="wideSample_superSample_M_imag_V_1_2_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="32" slack="0"/>
<pin id="1062" dir="0" index="1" bw="32" slack="0"/>
<pin id="1063" dir="0" index="2" bw="32" slack="1"/>
<pin id="1064" dir="0" index="3" bw="32" slack="0"/>
<pin id="1065" dir="0" index="4" bw="32" slack="0"/>
<pin id="1066" dir="0" index="5" bw="32" slack="0"/>
<pin id="1067" dir="0" index="6" bw="32" slack="0"/>
<pin id="1068" dir="0" index="7" bw="32" slack="0"/>
<pin id="1069" dir="0" index="8" bw="32" slack="0"/>
<pin id="1070" dir="0" index="9" bw="3" slack="0"/>
<pin id="1071" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_imag_V_1_2/3 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="wideSample_superSample_M_imag_V_2_2_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="32" slack="0"/>
<pin id="1083" dir="0" index="1" bw="32" slack="0"/>
<pin id="1084" dir="0" index="2" bw="32" slack="0"/>
<pin id="1085" dir="0" index="3" bw="32" slack="1"/>
<pin id="1086" dir="0" index="4" bw="32" slack="0"/>
<pin id="1087" dir="0" index="5" bw="32" slack="0"/>
<pin id="1088" dir="0" index="6" bw="32" slack="0"/>
<pin id="1089" dir="0" index="7" bw="32" slack="0"/>
<pin id="1090" dir="0" index="8" bw="32" slack="0"/>
<pin id="1091" dir="0" index="9" bw="3" slack="0"/>
<pin id="1092" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_imag_V_2_2/3 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="wideSample_superSample_M_imag_V_3_2_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="32" slack="0"/>
<pin id="1104" dir="0" index="1" bw="32" slack="0"/>
<pin id="1105" dir="0" index="2" bw="32" slack="0"/>
<pin id="1106" dir="0" index="3" bw="32" slack="0"/>
<pin id="1107" dir="0" index="4" bw="32" slack="1"/>
<pin id="1108" dir="0" index="5" bw="32" slack="0"/>
<pin id="1109" dir="0" index="6" bw="32" slack="0"/>
<pin id="1110" dir="0" index="7" bw="32" slack="0"/>
<pin id="1111" dir="0" index="8" bw="32" slack="0"/>
<pin id="1112" dir="0" index="9" bw="3" slack="0"/>
<pin id="1113" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_imag_V_3_2/3 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="wideSample_superSample_M_imag_V_4_2_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="32" slack="0"/>
<pin id="1125" dir="0" index="1" bw="32" slack="0"/>
<pin id="1126" dir="0" index="2" bw="32" slack="0"/>
<pin id="1127" dir="0" index="3" bw="32" slack="0"/>
<pin id="1128" dir="0" index="4" bw="32" slack="0"/>
<pin id="1129" dir="0" index="5" bw="32" slack="1"/>
<pin id="1130" dir="0" index="6" bw="32" slack="0"/>
<pin id="1131" dir="0" index="7" bw="32" slack="0"/>
<pin id="1132" dir="0" index="8" bw="32" slack="0"/>
<pin id="1133" dir="0" index="9" bw="3" slack="0"/>
<pin id="1134" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_imag_V_4_2/3 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="wideSample_superSample_M_imag_V_5_2_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="32" slack="0"/>
<pin id="1146" dir="0" index="1" bw="32" slack="0"/>
<pin id="1147" dir="0" index="2" bw="32" slack="0"/>
<pin id="1148" dir="0" index="3" bw="32" slack="0"/>
<pin id="1149" dir="0" index="4" bw="32" slack="0"/>
<pin id="1150" dir="0" index="5" bw="32" slack="0"/>
<pin id="1151" dir="0" index="6" bw="32" slack="1"/>
<pin id="1152" dir="0" index="7" bw="32" slack="0"/>
<pin id="1153" dir="0" index="8" bw="32" slack="0"/>
<pin id="1154" dir="0" index="9" bw="3" slack="0"/>
<pin id="1155" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_imag_V_5_2/3 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="wideSample_superSample_M_imag_V_6_2_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="32" slack="0"/>
<pin id="1167" dir="0" index="1" bw="32" slack="0"/>
<pin id="1168" dir="0" index="2" bw="32" slack="0"/>
<pin id="1169" dir="0" index="3" bw="32" slack="0"/>
<pin id="1170" dir="0" index="4" bw="32" slack="0"/>
<pin id="1171" dir="0" index="5" bw="32" slack="0"/>
<pin id="1172" dir="0" index="6" bw="32" slack="0"/>
<pin id="1173" dir="0" index="7" bw="32" slack="1"/>
<pin id="1174" dir="0" index="8" bw="32" slack="0"/>
<pin id="1175" dir="0" index="9" bw="3" slack="0"/>
<pin id="1176" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_imag_V_6_2/3 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="wideSample_superSample_M_imag_V_7_2_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="32" slack="0"/>
<pin id="1188" dir="0" index="1" bw="32" slack="1"/>
<pin id="1189" dir="0" index="2" bw="32" slack="0"/>
<pin id="1190" dir="0" index="3" bw="32" slack="0"/>
<pin id="1191" dir="0" index="4" bw="32" slack="0"/>
<pin id="1192" dir="0" index="5" bw="32" slack="0"/>
<pin id="1193" dir="0" index="6" bw="32" slack="0"/>
<pin id="1194" dir="0" index="7" bw="32" slack="0"/>
<pin id="1195" dir="0" index="8" bw="32" slack="1"/>
<pin id="1196" dir="0" index="9" bw="3" slack="0"/>
<pin id="1197" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_imag_V_7_2/3 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="add_ln117_3_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="3" slack="1"/>
<pin id="1208" dir="0" index="1" bw="3" slack="0"/>
<pin id="1209" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117_3/3 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="wideSample_superSample_M_real_V_2_3_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="32" slack="0"/>
<pin id="1214" dir="0" index="1" bw="32" slack="0"/>
<pin id="1215" dir="0" index="2" bw="32" slack="0"/>
<pin id="1216" dir="0" index="3" bw="32" slack="1"/>
<pin id="1217" dir="0" index="4" bw="32" slack="0"/>
<pin id="1218" dir="0" index="5" bw="32" slack="0"/>
<pin id="1219" dir="0" index="6" bw="32" slack="0"/>
<pin id="1220" dir="0" index="7" bw="32" slack="0"/>
<pin id="1221" dir="0" index="8" bw="32" slack="0"/>
<pin id="1222" dir="0" index="9" bw="3" slack="0"/>
<pin id="1223" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_real_V_2_3/3 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="wideSample_superSample_M_real_V_3_3_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="32" slack="0"/>
<pin id="1235" dir="0" index="1" bw="32" slack="0"/>
<pin id="1236" dir="0" index="2" bw="32" slack="0"/>
<pin id="1237" dir="0" index="3" bw="32" slack="0"/>
<pin id="1238" dir="0" index="4" bw="32" slack="1"/>
<pin id="1239" dir="0" index="5" bw="32" slack="0"/>
<pin id="1240" dir="0" index="6" bw="32" slack="0"/>
<pin id="1241" dir="0" index="7" bw="32" slack="0"/>
<pin id="1242" dir="0" index="8" bw="32" slack="0"/>
<pin id="1243" dir="0" index="9" bw="3" slack="0"/>
<pin id="1244" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_real_V_3_3/3 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="wideSample_superSample_M_real_V_4_3_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="32" slack="0"/>
<pin id="1256" dir="0" index="1" bw="32" slack="0"/>
<pin id="1257" dir="0" index="2" bw="32" slack="0"/>
<pin id="1258" dir="0" index="3" bw="32" slack="0"/>
<pin id="1259" dir="0" index="4" bw="32" slack="0"/>
<pin id="1260" dir="0" index="5" bw="32" slack="1"/>
<pin id="1261" dir="0" index="6" bw="32" slack="0"/>
<pin id="1262" dir="0" index="7" bw="32" slack="0"/>
<pin id="1263" dir="0" index="8" bw="32" slack="0"/>
<pin id="1264" dir="0" index="9" bw="3" slack="0"/>
<pin id="1265" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_real_V_4_3/3 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="wideSample_superSample_M_real_V_5_3_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="32" slack="0"/>
<pin id="1277" dir="0" index="1" bw="32" slack="0"/>
<pin id="1278" dir="0" index="2" bw="32" slack="0"/>
<pin id="1279" dir="0" index="3" bw="32" slack="0"/>
<pin id="1280" dir="0" index="4" bw="32" slack="0"/>
<pin id="1281" dir="0" index="5" bw="32" slack="0"/>
<pin id="1282" dir="0" index="6" bw="32" slack="1"/>
<pin id="1283" dir="0" index="7" bw="32" slack="0"/>
<pin id="1284" dir="0" index="8" bw="32" slack="0"/>
<pin id="1285" dir="0" index="9" bw="3" slack="0"/>
<pin id="1286" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_real_V_5_3/3 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="wideSample_superSample_M_real_V_6_3_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="32" slack="0"/>
<pin id="1298" dir="0" index="1" bw="32" slack="0"/>
<pin id="1299" dir="0" index="2" bw="32" slack="0"/>
<pin id="1300" dir="0" index="3" bw="32" slack="0"/>
<pin id="1301" dir="0" index="4" bw="32" slack="0"/>
<pin id="1302" dir="0" index="5" bw="32" slack="0"/>
<pin id="1303" dir="0" index="6" bw="32" slack="0"/>
<pin id="1304" dir="0" index="7" bw="32" slack="1"/>
<pin id="1305" dir="0" index="8" bw="32" slack="0"/>
<pin id="1306" dir="0" index="9" bw="3" slack="0"/>
<pin id="1307" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_real_V_6_3/3 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="wideSample_superSample_M_real_V_7_3_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="32" slack="0"/>
<pin id="1319" dir="0" index="1" bw="32" slack="1"/>
<pin id="1320" dir="0" index="2" bw="32" slack="1"/>
<pin id="1321" dir="0" index="3" bw="32" slack="0"/>
<pin id="1322" dir="0" index="4" bw="32" slack="0"/>
<pin id="1323" dir="0" index="5" bw="32" slack="0"/>
<pin id="1324" dir="0" index="6" bw="32" slack="0"/>
<pin id="1325" dir="0" index="7" bw="32" slack="0"/>
<pin id="1326" dir="0" index="8" bw="32" slack="1"/>
<pin id="1327" dir="0" index="9" bw="3" slack="0"/>
<pin id="1328" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_real_V_7_3/3 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="wideSample_superSample_M_imag_V_2_3_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="32" slack="0"/>
<pin id="1338" dir="0" index="1" bw="32" slack="0"/>
<pin id="1339" dir="0" index="2" bw="32" slack="0"/>
<pin id="1340" dir="0" index="3" bw="32" slack="1"/>
<pin id="1341" dir="0" index="4" bw="32" slack="0"/>
<pin id="1342" dir="0" index="5" bw="32" slack="0"/>
<pin id="1343" dir="0" index="6" bw="32" slack="0"/>
<pin id="1344" dir="0" index="7" bw="32" slack="0"/>
<pin id="1345" dir="0" index="8" bw="32" slack="0"/>
<pin id="1346" dir="0" index="9" bw="3" slack="0"/>
<pin id="1347" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_imag_V_2_3/3 "/>
</bind>
</comp>

<comp id="1357" class="1004" name="wideSample_superSample_M_imag_V_3_3_fu_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="32" slack="0"/>
<pin id="1359" dir="0" index="1" bw="32" slack="0"/>
<pin id="1360" dir="0" index="2" bw="32" slack="0"/>
<pin id="1361" dir="0" index="3" bw="32" slack="0"/>
<pin id="1362" dir="0" index="4" bw="32" slack="1"/>
<pin id="1363" dir="0" index="5" bw="32" slack="0"/>
<pin id="1364" dir="0" index="6" bw="32" slack="0"/>
<pin id="1365" dir="0" index="7" bw="32" slack="0"/>
<pin id="1366" dir="0" index="8" bw="32" slack="0"/>
<pin id="1367" dir="0" index="9" bw="3" slack="0"/>
<pin id="1368" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_imag_V_3_3/3 "/>
</bind>
</comp>

<comp id="1378" class="1004" name="wideSample_superSample_M_imag_V_4_3_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="32" slack="0"/>
<pin id="1380" dir="0" index="1" bw="32" slack="0"/>
<pin id="1381" dir="0" index="2" bw="32" slack="0"/>
<pin id="1382" dir="0" index="3" bw="32" slack="0"/>
<pin id="1383" dir="0" index="4" bw="32" slack="0"/>
<pin id="1384" dir="0" index="5" bw="32" slack="1"/>
<pin id="1385" dir="0" index="6" bw="32" slack="0"/>
<pin id="1386" dir="0" index="7" bw="32" slack="0"/>
<pin id="1387" dir="0" index="8" bw="32" slack="0"/>
<pin id="1388" dir="0" index="9" bw="3" slack="0"/>
<pin id="1389" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_imag_V_4_3/3 "/>
</bind>
</comp>

<comp id="1399" class="1004" name="wideSample_superSample_M_imag_V_5_3_fu_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="32" slack="0"/>
<pin id="1401" dir="0" index="1" bw="32" slack="0"/>
<pin id="1402" dir="0" index="2" bw="32" slack="0"/>
<pin id="1403" dir="0" index="3" bw="32" slack="0"/>
<pin id="1404" dir="0" index="4" bw="32" slack="0"/>
<pin id="1405" dir="0" index="5" bw="32" slack="0"/>
<pin id="1406" dir="0" index="6" bw="32" slack="1"/>
<pin id="1407" dir="0" index="7" bw="32" slack="0"/>
<pin id="1408" dir="0" index="8" bw="32" slack="0"/>
<pin id="1409" dir="0" index="9" bw="3" slack="0"/>
<pin id="1410" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_imag_V_5_3/3 "/>
</bind>
</comp>

<comp id="1420" class="1004" name="wideSample_superSample_M_imag_V_6_3_fu_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="32" slack="0"/>
<pin id="1422" dir="0" index="1" bw="32" slack="0"/>
<pin id="1423" dir="0" index="2" bw="32" slack="0"/>
<pin id="1424" dir="0" index="3" bw="32" slack="0"/>
<pin id="1425" dir="0" index="4" bw="32" slack="0"/>
<pin id="1426" dir="0" index="5" bw="32" slack="0"/>
<pin id="1427" dir="0" index="6" bw="32" slack="0"/>
<pin id="1428" dir="0" index="7" bw="32" slack="1"/>
<pin id="1429" dir="0" index="8" bw="32" slack="0"/>
<pin id="1430" dir="0" index="9" bw="3" slack="0"/>
<pin id="1431" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_imag_V_6_3/3 "/>
</bind>
</comp>

<comp id="1441" class="1004" name="wideSample_superSample_M_imag_V_7_3_fu_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="32" slack="0"/>
<pin id="1443" dir="0" index="1" bw="32" slack="1"/>
<pin id="1444" dir="0" index="2" bw="32" slack="1"/>
<pin id="1445" dir="0" index="3" bw="32" slack="0"/>
<pin id="1446" dir="0" index="4" bw="32" slack="0"/>
<pin id="1447" dir="0" index="5" bw="32" slack="0"/>
<pin id="1448" dir="0" index="6" bw="32" slack="0"/>
<pin id="1449" dir="0" index="7" bw="32" slack="0"/>
<pin id="1450" dir="0" index="8" bw="32" slack="1"/>
<pin id="1451" dir="0" index="9" bw="3" slack="0"/>
<pin id="1452" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_imag_V_7_3/3 "/>
</bind>
</comp>

<comp id="1460" class="1004" name="add_ln117_4_fu_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="3" slack="1"/>
<pin id="1462" dir="0" index="1" bw="3" slack="0"/>
<pin id="1463" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117_4/3 "/>
</bind>
</comp>

<comp id="1466" class="1004" name="wideSample_superSample_M_real_V_3_4_fu_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="32" slack="0"/>
<pin id="1468" dir="0" index="1" bw="32" slack="0"/>
<pin id="1469" dir="0" index="2" bw="32" slack="0"/>
<pin id="1470" dir="0" index="3" bw="32" slack="0"/>
<pin id="1471" dir="0" index="4" bw="32" slack="1"/>
<pin id="1472" dir="0" index="5" bw="32" slack="0"/>
<pin id="1473" dir="0" index="6" bw="32" slack="0"/>
<pin id="1474" dir="0" index="7" bw="32" slack="0"/>
<pin id="1475" dir="0" index="8" bw="32" slack="0"/>
<pin id="1476" dir="0" index="9" bw="3" slack="0"/>
<pin id="1477" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_real_V_3_4/3 "/>
</bind>
</comp>

<comp id="1487" class="1004" name="wideSample_superSample_M_real_V_4_4_fu_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="32" slack="0"/>
<pin id="1489" dir="0" index="1" bw="32" slack="0"/>
<pin id="1490" dir="0" index="2" bw="32" slack="0"/>
<pin id="1491" dir="0" index="3" bw="32" slack="0"/>
<pin id="1492" dir="0" index="4" bw="32" slack="0"/>
<pin id="1493" dir="0" index="5" bw="32" slack="1"/>
<pin id="1494" dir="0" index="6" bw="32" slack="0"/>
<pin id="1495" dir="0" index="7" bw="32" slack="0"/>
<pin id="1496" dir="0" index="8" bw="32" slack="0"/>
<pin id="1497" dir="0" index="9" bw="3" slack="0"/>
<pin id="1498" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_real_V_4_4/3 "/>
</bind>
</comp>

<comp id="1508" class="1004" name="wideSample_superSample_M_real_V_5_4_fu_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="32" slack="0"/>
<pin id="1510" dir="0" index="1" bw="32" slack="0"/>
<pin id="1511" dir="0" index="2" bw="32" slack="0"/>
<pin id="1512" dir="0" index="3" bw="32" slack="0"/>
<pin id="1513" dir="0" index="4" bw="32" slack="0"/>
<pin id="1514" dir="0" index="5" bw="32" slack="0"/>
<pin id="1515" dir="0" index="6" bw="32" slack="1"/>
<pin id="1516" dir="0" index="7" bw="32" slack="0"/>
<pin id="1517" dir="0" index="8" bw="32" slack="0"/>
<pin id="1518" dir="0" index="9" bw="3" slack="0"/>
<pin id="1519" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_real_V_5_4/3 "/>
</bind>
</comp>

<comp id="1529" class="1004" name="wideSample_superSample_M_real_V_6_4_fu_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="32" slack="0"/>
<pin id="1531" dir="0" index="1" bw="32" slack="0"/>
<pin id="1532" dir="0" index="2" bw="32" slack="0"/>
<pin id="1533" dir="0" index="3" bw="32" slack="0"/>
<pin id="1534" dir="0" index="4" bw="32" slack="0"/>
<pin id="1535" dir="0" index="5" bw="32" slack="0"/>
<pin id="1536" dir="0" index="6" bw="32" slack="0"/>
<pin id="1537" dir="0" index="7" bw="32" slack="1"/>
<pin id="1538" dir="0" index="8" bw="32" slack="0"/>
<pin id="1539" dir="0" index="9" bw="3" slack="0"/>
<pin id="1540" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_real_V_6_4/3 "/>
</bind>
</comp>

<comp id="1550" class="1004" name="wideSample_superSample_M_real_V_7_4_fu_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="32" slack="0"/>
<pin id="1552" dir="0" index="1" bw="32" slack="1"/>
<pin id="1553" dir="0" index="2" bw="32" slack="1"/>
<pin id="1554" dir="0" index="3" bw="32" slack="1"/>
<pin id="1555" dir="0" index="4" bw="32" slack="0"/>
<pin id="1556" dir="0" index="5" bw="32" slack="0"/>
<pin id="1557" dir="0" index="6" bw="32" slack="0"/>
<pin id="1558" dir="0" index="7" bw="32" slack="0"/>
<pin id="1559" dir="0" index="8" bw="32" slack="1"/>
<pin id="1560" dir="0" index="9" bw="3" slack="0"/>
<pin id="1561" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_real_V_7_4/3 "/>
</bind>
</comp>

<comp id="1568" class="1004" name="wideSample_superSample_M_imag_V_3_4_fu_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="32" slack="0"/>
<pin id="1570" dir="0" index="1" bw="32" slack="0"/>
<pin id="1571" dir="0" index="2" bw="32" slack="0"/>
<pin id="1572" dir="0" index="3" bw="32" slack="0"/>
<pin id="1573" dir="0" index="4" bw="32" slack="1"/>
<pin id="1574" dir="0" index="5" bw="32" slack="0"/>
<pin id="1575" dir="0" index="6" bw="32" slack="0"/>
<pin id="1576" dir="0" index="7" bw="32" slack="0"/>
<pin id="1577" dir="0" index="8" bw="32" slack="0"/>
<pin id="1578" dir="0" index="9" bw="3" slack="0"/>
<pin id="1579" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_imag_V_3_4/3 "/>
</bind>
</comp>

<comp id="1589" class="1004" name="wideSample_superSample_M_imag_V_4_4_fu_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="32" slack="0"/>
<pin id="1591" dir="0" index="1" bw="32" slack="0"/>
<pin id="1592" dir="0" index="2" bw="32" slack="0"/>
<pin id="1593" dir="0" index="3" bw="32" slack="0"/>
<pin id="1594" dir="0" index="4" bw="32" slack="0"/>
<pin id="1595" dir="0" index="5" bw="32" slack="1"/>
<pin id="1596" dir="0" index="6" bw="32" slack="0"/>
<pin id="1597" dir="0" index="7" bw="32" slack="0"/>
<pin id="1598" dir="0" index="8" bw="32" slack="0"/>
<pin id="1599" dir="0" index="9" bw="3" slack="0"/>
<pin id="1600" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_imag_V_4_4/3 "/>
</bind>
</comp>

<comp id="1610" class="1004" name="wideSample_superSample_M_imag_V_5_4_fu_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="32" slack="0"/>
<pin id="1612" dir="0" index="1" bw="32" slack="0"/>
<pin id="1613" dir="0" index="2" bw="32" slack="0"/>
<pin id="1614" dir="0" index="3" bw="32" slack="0"/>
<pin id="1615" dir="0" index="4" bw="32" slack="0"/>
<pin id="1616" dir="0" index="5" bw="32" slack="0"/>
<pin id="1617" dir="0" index="6" bw="32" slack="1"/>
<pin id="1618" dir="0" index="7" bw="32" slack="0"/>
<pin id="1619" dir="0" index="8" bw="32" slack="0"/>
<pin id="1620" dir="0" index="9" bw="3" slack="0"/>
<pin id="1621" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_imag_V_5_4/3 "/>
</bind>
</comp>

<comp id="1631" class="1004" name="wideSample_superSample_M_imag_V_6_4_fu_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="32" slack="0"/>
<pin id="1633" dir="0" index="1" bw="32" slack="0"/>
<pin id="1634" dir="0" index="2" bw="32" slack="0"/>
<pin id="1635" dir="0" index="3" bw="32" slack="0"/>
<pin id="1636" dir="0" index="4" bw="32" slack="0"/>
<pin id="1637" dir="0" index="5" bw="32" slack="0"/>
<pin id="1638" dir="0" index="6" bw="32" slack="0"/>
<pin id="1639" dir="0" index="7" bw="32" slack="1"/>
<pin id="1640" dir="0" index="8" bw="32" slack="0"/>
<pin id="1641" dir="0" index="9" bw="3" slack="0"/>
<pin id="1642" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_imag_V_6_4/3 "/>
</bind>
</comp>

<comp id="1652" class="1004" name="wideSample_superSample_M_imag_V_7_4_fu_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="32" slack="0"/>
<pin id="1654" dir="0" index="1" bw="32" slack="1"/>
<pin id="1655" dir="0" index="2" bw="32" slack="1"/>
<pin id="1656" dir="0" index="3" bw="32" slack="1"/>
<pin id="1657" dir="0" index="4" bw="32" slack="0"/>
<pin id="1658" dir="0" index="5" bw="32" slack="0"/>
<pin id="1659" dir="0" index="6" bw="32" slack="0"/>
<pin id="1660" dir="0" index="7" bw="32" slack="0"/>
<pin id="1661" dir="0" index="8" bw="32" slack="1"/>
<pin id="1662" dir="0" index="9" bw="3" slack="0"/>
<pin id="1663" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="wideSample_superSample_M_imag_V_7_4/3 "/>
</bind>
</comp>

<comp id="1670" class="1004" name="store_ln113_store_fu_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="32" slack="0"/>
<pin id="1672" dir="0" index="1" bw="32" slack="2"/>
<pin id="1673" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/3 "/>
</bind>
</comp>

<comp id="1675" class="1004" name="store_ln113_store_fu_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="32" slack="0"/>
<pin id="1677" dir="0" index="1" bw="32" slack="2"/>
<pin id="1678" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/3 "/>
</bind>
</comp>

<comp id="1680" class="1004" name="store_ln113_store_fu_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="32" slack="0"/>
<pin id="1682" dir="0" index="1" bw="32" slack="2"/>
<pin id="1683" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/3 "/>
</bind>
</comp>

<comp id="1685" class="1004" name="store_ln113_store_fu_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="32" slack="0"/>
<pin id="1687" dir="0" index="1" bw="32" slack="2"/>
<pin id="1688" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/3 "/>
</bind>
</comp>

<comp id="1690" class="1004" name="store_ln113_store_fu_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="32" slack="0"/>
<pin id="1692" dir="0" index="1" bw="32" slack="2"/>
<pin id="1693" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/3 "/>
</bind>
</comp>

<comp id="1695" class="1004" name="store_ln113_store_fu_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="32" slack="0"/>
<pin id="1697" dir="0" index="1" bw="32" slack="2"/>
<pin id="1698" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/3 "/>
</bind>
</comp>

<comp id="1700" class="1004" name="store_ln113_store_fu_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="32" slack="0"/>
<pin id="1702" dir="0" index="1" bw="32" slack="2"/>
<pin id="1703" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/3 "/>
</bind>
</comp>

<comp id="1705" class="1004" name="store_ln113_store_fu_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="32" slack="0"/>
<pin id="1707" dir="0" index="1" bw="32" slack="2"/>
<pin id="1708" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/3 "/>
</bind>
</comp>

<comp id="1710" class="1004" name="store_ln113_store_fu_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="32" slack="0"/>
<pin id="1712" dir="0" index="1" bw="32" slack="2"/>
<pin id="1713" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/3 "/>
</bind>
</comp>

<comp id="1715" class="1004" name="store_ln113_store_fu_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="32" slack="0"/>
<pin id="1717" dir="0" index="1" bw="32" slack="2"/>
<pin id="1718" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/3 "/>
</bind>
</comp>

<comp id="1720" class="1004" name="store_ln113_store_fu_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="32" slack="0"/>
<pin id="1722" dir="0" index="1" bw="32" slack="2"/>
<pin id="1723" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/3 "/>
</bind>
</comp>

<comp id="1725" class="1004" name="store_ln113_store_fu_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="32" slack="0"/>
<pin id="1727" dir="0" index="1" bw="32" slack="2"/>
<pin id="1728" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/3 "/>
</bind>
</comp>

<comp id="1730" class="1004" name="store_ln113_store_fu_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="32" slack="0"/>
<pin id="1732" dir="0" index="1" bw="32" slack="2"/>
<pin id="1733" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/3 "/>
</bind>
</comp>

<comp id="1735" class="1004" name="store_ln113_store_fu_1735">
<pin_list>
<pin id="1736" dir="0" index="0" bw="32" slack="0"/>
<pin id="1737" dir="0" index="1" bw="32" slack="2"/>
<pin id="1738" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/3 "/>
</bind>
</comp>

<comp id="1740" class="1004" name="store_ln113_store_fu_1740">
<pin_list>
<pin id="1741" dir="0" index="0" bw="32" slack="0"/>
<pin id="1742" dir="0" index="1" bw="32" slack="2"/>
<pin id="1743" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/3 "/>
</bind>
</comp>

<comp id="1745" class="1004" name="store_ln113_store_fu_1745">
<pin_list>
<pin id="1746" dir="0" index="0" bw="32" slack="0"/>
<pin id="1747" dir="0" index="1" bw="32" slack="2"/>
<pin id="1748" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/3 "/>
</bind>
</comp>

<comp id="1750" class="1004" name="return_ln123_fu_1750">
<pin_list>
<pin id="1751" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln123/4 "/>
</bind>
</comp>

<comp id="1752" class="1005" name="wideSample_superSample_M_imag_V_7_01_reg_1752">
<pin_list>
<pin id="1753" dir="0" index="0" bw="32" slack="2"/>
<pin id="1754" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_imag_V_7_01 "/>
</bind>
</comp>

<comp id="1758" class="1005" name="wideSample_superSample_M_imag_V_6_02_reg_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="32" slack="2"/>
<pin id="1760" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_imag_V_6_02 "/>
</bind>
</comp>

<comp id="1764" class="1005" name="wideSample_superSample_M_imag_V_5_03_reg_1764">
<pin_list>
<pin id="1765" dir="0" index="0" bw="32" slack="2"/>
<pin id="1766" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_imag_V_5_03 "/>
</bind>
</comp>

<comp id="1770" class="1005" name="wideSample_superSample_M_imag_V_4_04_reg_1770">
<pin_list>
<pin id="1771" dir="0" index="0" bw="32" slack="2"/>
<pin id="1772" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_imag_V_4_04 "/>
</bind>
</comp>

<comp id="1776" class="1005" name="wideSample_superSample_M_imag_V_3_05_reg_1776">
<pin_list>
<pin id="1777" dir="0" index="0" bw="32" slack="2"/>
<pin id="1778" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_imag_V_3_05 "/>
</bind>
</comp>

<comp id="1782" class="1005" name="wideSample_superSample_M_imag_V_2_06_reg_1782">
<pin_list>
<pin id="1783" dir="0" index="0" bw="32" slack="2"/>
<pin id="1784" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_imag_V_2_06 "/>
</bind>
</comp>

<comp id="1788" class="1005" name="wideSample_superSample_M_imag_V_1_07_reg_1788">
<pin_list>
<pin id="1789" dir="0" index="0" bw="32" slack="2"/>
<pin id="1790" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_imag_V_1_07 "/>
</bind>
</comp>

<comp id="1794" class="1005" name="wideSample_superSample_M_imag_V_0_04168_reg_1794">
<pin_list>
<pin id="1795" dir="0" index="0" bw="32" slack="2"/>
<pin id="1796" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_imag_V_0_04168 "/>
</bind>
</comp>

<comp id="1800" class="1005" name="wideSample_superSample_M_real_V_7_09_reg_1800">
<pin_list>
<pin id="1801" dir="0" index="0" bw="32" slack="2"/>
<pin id="1802" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_real_V_7_09 "/>
</bind>
</comp>

<comp id="1806" class="1005" name="wideSample_superSample_M_real_V_6_010_reg_1806">
<pin_list>
<pin id="1807" dir="0" index="0" bw="32" slack="2"/>
<pin id="1808" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_real_V_6_010 "/>
</bind>
</comp>

<comp id="1812" class="1005" name="wideSample_superSample_M_real_V_5_011_reg_1812">
<pin_list>
<pin id="1813" dir="0" index="0" bw="32" slack="2"/>
<pin id="1814" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_real_V_5_011 "/>
</bind>
</comp>

<comp id="1818" class="1005" name="wideSample_superSample_M_real_V_4_012_reg_1818">
<pin_list>
<pin id="1819" dir="0" index="0" bw="32" slack="2"/>
<pin id="1820" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_real_V_4_012 "/>
</bind>
</comp>

<comp id="1824" class="1005" name="wideSample_superSample_M_real_V_3_013_reg_1824">
<pin_list>
<pin id="1825" dir="0" index="0" bw="32" slack="2"/>
<pin id="1826" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_real_V_3_013 "/>
</bind>
</comp>

<comp id="1830" class="1005" name="wideSample_superSample_M_real_V_2_014_reg_1830">
<pin_list>
<pin id="1831" dir="0" index="0" bw="32" slack="2"/>
<pin id="1832" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_real_V_2_014 "/>
</bind>
</comp>

<comp id="1836" class="1005" name="wideSample_superSample_M_real_V_1_015_reg_1836">
<pin_list>
<pin id="1837" dir="0" index="0" bw="32" slack="2"/>
<pin id="1838" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_real_V_1_015 "/>
</bind>
</comp>

<comp id="1842" class="1005" name="wideSample_superSample_M_real_V_0_041516_reg_1842">
<pin_list>
<pin id="1843" dir="0" index="0" bw="32" slack="2"/>
<pin id="1844" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_real_V_0_041516 "/>
</bind>
</comp>

<comp id="1848" class="1005" name="trunc_ln113_reg_1848">
<pin_list>
<pin id="1849" dir="0" index="0" bw="1" slack="2"/>
<pin id="1850" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln113 "/>
</bind>
</comp>

<comp id="1852" class="1005" name="trunc_ln145_reg_1852">
<pin_list>
<pin id="1853" dir="0" index="0" bw="32" slack="1"/>
<pin id="1854" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145 "/>
</bind>
</comp>

<comp id="1864" class="1005" name="trunc_ln145_s_reg_1864">
<pin_list>
<pin id="1865" dir="0" index="0" bw="32" slack="1"/>
<pin id="1866" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_s "/>
</bind>
</comp>

<comp id="1876" class="1005" name="trunc_ln145_63_reg_1876">
<pin_list>
<pin id="1877" dir="0" index="0" bw="32" slack="1"/>
<pin id="1878" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_63 "/>
</bind>
</comp>

<comp id="1888" class="1005" name="trunc_ln145_64_reg_1888">
<pin_list>
<pin id="1889" dir="0" index="0" bw="32" slack="1"/>
<pin id="1890" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_64 "/>
</bind>
</comp>

<comp id="1900" class="1005" name="trunc_ln145_65_reg_1900">
<pin_list>
<pin id="1901" dir="0" index="0" bw="32" slack="1"/>
<pin id="1902" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_65 "/>
</bind>
</comp>

<comp id="1912" class="1005" name="trunc_ln145_66_reg_1912">
<pin_list>
<pin id="1913" dir="0" index="0" bw="32" slack="1"/>
<pin id="1914" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_66 "/>
</bind>
</comp>

<comp id="1924" class="1005" name="trunc_ln145_67_reg_1924">
<pin_list>
<pin id="1925" dir="0" index="0" bw="32" slack="1"/>
<pin id="1926" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_67 "/>
</bind>
</comp>

<comp id="1936" class="1005" name="trunc_ln145_68_reg_1936">
<pin_list>
<pin id="1937" dir="0" index="0" bw="32" slack="1"/>
<pin id="1938" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_68 "/>
</bind>
</comp>

<comp id="1948" class="1005" name="icmp_ln117_reg_1948">
<pin_list>
<pin id="1949" dir="0" index="0" bw="1" slack="1"/>
<pin id="1950" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln117 "/>
</bind>
</comp>

<comp id="1954" class="1005" name="icmp_ln117_7_reg_1954">
<pin_list>
<pin id="1955" dir="0" index="0" bw="1" slack="1"/>
<pin id="1956" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln117_7 "/>
</bind>
</comp>

<comp id="1961" class="1005" name="icmp_ln117_8_reg_1961">
<pin_list>
<pin id="1962" dir="0" index="0" bw="1" slack="1"/>
<pin id="1963" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln117_8 "/>
</bind>
</comp>

<comp id="1969" class="1005" name="icmp_ln117_9_reg_1969">
<pin_list>
<pin id="1970" dir="0" index="0" bw="1" slack="1"/>
<pin id="1971" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln117_9 "/>
</bind>
</comp>

<comp id="1978" class="1005" name="i_reg_1978">
<pin_list>
<pin id="1979" dir="0" index="0" bw="5" slack="0"/>
<pin id="1980" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1983" class="1005" name="wideWriteIndex_reg_1983">
<pin_list>
<pin id="1984" dir="0" index="0" bw="3" slack="0"/>
<pin id="1985" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="wideWriteIndex "/>
</bind>
</comp>

<comp id="1988" class="1005" name="icmp_ln113_reg_1988">
<pin_list>
<pin id="1989" dir="0" index="0" bw="1" slack="1"/>
<pin id="1990" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln113 "/>
</bind>
</comp>

<comp id="1992" class="1005" name="select_ln117_68_reg_1992">
<pin_list>
<pin id="1993" dir="0" index="0" bw="32" slack="1"/>
<pin id="1994" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln117_68 "/>
</bind>
</comp>

<comp id="1997" class="1005" name="wideSample_superSample_M_imag_V_0_1_reg_1997">
<pin_list>
<pin id="1998" dir="0" index="0" bw="32" slack="1"/>
<pin id="1999" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_imag_V_0_1 "/>
</bind>
</comp>

<comp id="2002" class="1005" name="wideSample_superSample_M_real_V_1_2_reg_2002">
<pin_list>
<pin id="2003" dir="0" index="0" bw="32" slack="1"/>
<pin id="2004" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_real_V_1_2 "/>
</bind>
</comp>

<comp id="2007" class="1005" name="wideSample_superSample_M_imag_V_1_2_reg_2007">
<pin_list>
<pin id="2008" dir="0" index="0" bw="32" slack="1"/>
<pin id="2009" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_imag_V_1_2 "/>
</bind>
</comp>

<comp id="2012" class="1005" name="wideSample_superSample_M_real_V_2_3_reg_2012">
<pin_list>
<pin id="2013" dir="0" index="0" bw="32" slack="1"/>
<pin id="2014" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_real_V_2_3 "/>
</bind>
</comp>

<comp id="2017" class="1005" name="wideSample_superSample_M_imag_V_2_3_reg_2017">
<pin_list>
<pin id="2018" dir="0" index="0" bw="32" slack="1"/>
<pin id="2019" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_imag_V_2_3 "/>
</bind>
</comp>

<comp id="2022" class="1005" name="wideSample_superSample_M_real_V_3_4_reg_2022">
<pin_list>
<pin id="2023" dir="0" index="0" bw="32" slack="1"/>
<pin id="2024" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_real_V_3_4 "/>
</bind>
</comp>

<comp id="2027" class="1005" name="wideSample_superSample_M_real_V_4_4_reg_2027">
<pin_list>
<pin id="2028" dir="0" index="0" bw="32" slack="1"/>
<pin id="2029" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_real_V_4_4 "/>
</bind>
</comp>

<comp id="2032" class="1005" name="wideSample_superSample_M_real_V_5_4_reg_2032">
<pin_list>
<pin id="2033" dir="0" index="0" bw="32" slack="1"/>
<pin id="2034" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_real_V_5_4 "/>
</bind>
</comp>

<comp id="2037" class="1005" name="wideSample_superSample_M_real_V_6_4_reg_2037">
<pin_list>
<pin id="2038" dir="0" index="0" bw="32" slack="1"/>
<pin id="2039" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_real_V_6_4 "/>
</bind>
</comp>

<comp id="2042" class="1005" name="wideSample_superSample_M_real_V_7_4_reg_2042">
<pin_list>
<pin id="2043" dir="0" index="0" bw="32" slack="1"/>
<pin id="2044" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_real_V_7_4 "/>
</bind>
</comp>

<comp id="2047" class="1005" name="wideSample_superSample_M_imag_V_3_4_reg_2047">
<pin_list>
<pin id="2048" dir="0" index="0" bw="32" slack="1"/>
<pin id="2049" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_imag_V_3_4 "/>
</bind>
</comp>

<comp id="2052" class="1005" name="wideSample_superSample_M_imag_V_4_4_reg_2052">
<pin_list>
<pin id="2053" dir="0" index="0" bw="32" slack="1"/>
<pin id="2054" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_imag_V_4_4 "/>
</bind>
</comp>

<comp id="2057" class="1005" name="wideSample_superSample_M_imag_V_5_4_reg_2057">
<pin_list>
<pin id="2058" dir="0" index="0" bw="32" slack="1"/>
<pin id="2059" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_imag_V_5_4 "/>
</bind>
</comp>

<comp id="2062" class="1005" name="wideSample_superSample_M_imag_V_6_4_reg_2062">
<pin_list>
<pin id="2063" dir="0" index="0" bw="32" slack="1"/>
<pin id="2064" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_imag_V_6_4 "/>
</bind>
</comp>

<comp id="2067" class="1005" name="wideSample_superSample_M_imag_V_7_4_reg_2067">
<pin_list>
<pin id="2068" dir="0" index="0" bw="32" slack="1"/>
<pin id="2069" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_imag_V_7_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="133"><net_src comp="34" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="34" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="34" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="34" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="34" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="34" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="34" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="34" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="34" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="34" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="34" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="68" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="0" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="235"><net_src comp="128" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="236"><net_src comp="2" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="237"><net_src comp="4" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="238"><net_src comp="6" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="239"><net_src comp="8" pin="0"/><net_sink comp="200" pin=4"/></net>

<net id="240"><net_src comp="10" pin="0"/><net_sink comp="200" pin=5"/></net>

<net id="241"><net_src comp="12" pin="0"/><net_sink comp="200" pin=6"/></net>

<net id="242"><net_src comp="14" pin="0"/><net_sink comp="200" pin=7"/></net>

<net id="243"><net_src comp="16" pin="0"/><net_sink comp="200" pin=8"/></net>

<net id="244"><net_src comp="18" pin="0"/><net_sink comp="200" pin=9"/></net>

<net id="245"><net_src comp="20" pin="0"/><net_sink comp="200" pin=10"/></net>

<net id="246"><net_src comp="22" pin="0"/><net_sink comp="200" pin=11"/></net>

<net id="247"><net_src comp="24" pin="0"/><net_sink comp="200" pin=12"/></net>

<net id="248"><net_src comp="26" pin="0"/><net_sink comp="200" pin=13"/></net>

<net id="249"><net_src comp="28" pin="0"/><net_sink comp="200" pin=14"/></net>

<net id="250"><net_src comp="30" pin="0"/><net_sink comp="200" pin=15"/></net>

<net id="251"><net_src comp="32" pin="0"/><net_sink comp="200" pin=16"/></net>

<net id="255"><net_src comp="52" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="264"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="54" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="266"><net_src comp="52" pin="0"/><net_sink comp="256" pin=4"/></net>

<net id="270"><net_src comp="56" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="279"><net_src comp="267" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="56" pin="0"/><net_sink comp="271" pin=4"/></net>

<net id="281"><net_src comp="271" pin="6"/><net_sink comp="267" pin=0"/></net>

<net id="285"><net_src comp="58" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="294"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="58" pin="0"/><net_sink comp="286" pin=4"/></net>

<net id="299"><net_src comp="286" pin="6"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="194" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="70" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="194" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="312"><net_src comp="72" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="313"><net_src comp="74" pin="0"/><net_sink comp="304" pin=3"/></net>

<net id="320"><net_src comp="70" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="194" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="322"><net_src comp="76" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="323"><net_src comp="78" pin="0"/><net_sink comp="314" pin=3"/></net>

<net id="330"><net_src comp="70" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="194" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="80" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="333"><net_src comp="82" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="340"><net_src comp="70" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="194" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="342"><net_src comp="84" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="343"><net_src comp="86" pin="0"/><net_sink comp="334" pin=3"/></net>

<net id="350"><net_src comp="70" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="194" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="88" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="353"><net_src comp="90" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="360"><net_src comp="70" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="194" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="362"><net_src comp="92" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="363"><net_src comp="94" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="370"><net_src comp="70" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="194" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="372"><net_src comp="96" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="373"><net_src comp="98" pin="0"/><net_sink comp="364" pin=3"/></net>

<net id="378"><net_src comp="271" pin="6"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="100" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="271" pin="6"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="102" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="271" pin="6"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="104" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="271" pin="6"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="106" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="286" pin="6"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="108" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="271" pin="6"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="104" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="286" pin="6"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="110" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="469"><net_src comp="440" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="440" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="476"><net_src comp="464" pin="3"/><net_sink comp="470" pin=2"/></net>

<net id="482"><net_src comp="440" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="483"><net_src comp="470" pin="3"/><net_sink comp="477" pin=2"/></net>

<net id="489"><net_src comp="440" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="490"><net_src comp="477" pin="3"/><net_sink comp="484" pin=2"/></net>

<net id="495"><net_src comp="267" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="122" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="502"><net_src comp="491" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="440" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="484" pin="3"/><net_sink comp="497" pin=2"/></net>

<net id="509"><net_src comp="267" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="124" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="516"><net_src comp="505" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="440" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="497" pin="3"/><net_sink comp="511" pin=2"/></net>

<net id="523"><net_src comp="267" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="56" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="530"><net_src comp="519" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="440" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="511" pin="3"/><net_sink comp="525" pin=2"/></net>

<net id="538"><net_src comp="443" pin="1"/><net_sink comp="533" pin=2"/></net>

<net id="544"><net_src comp="443" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="545"><net_src comp="533" pin="3"/><net_sink comp="539" pin=2"/></net>

<net id="551"><net_src comp="443" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="552"><net_src comp="539" pin="3"/><net_sink comp="546" pin=2"/></net>

<net id="558"><net_src comp="443" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="559"><net_src comp="546" pin="3"/><net_sink comp="553" pin=2"/></net>

<net id="565"><net_src comp="491" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="443" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="553" pin="3"/><net_sink comp="560" pin=2"/></net>

<net id="573"><net_src comp="505" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="443" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="560" pin="3"/><net_sink comp="568" pin=2"/></net>

<net id="581"><net_src comp="519" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="443" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="583"><net_src comp="568" pin="3"/><net_sink comp="576" pin=2"/></net>

<net id="589"><net_src comp="446" pin="1"/><net_sink comp="584" pin=2"/></net>

<net id="595"><net_src comp="446" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="596"><net_src comp="584" pin="3"/><net_sink comp="590" pin=2"/></net>

<net id="602"><net_src comp="446" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="603"><net_src comp="590" pin="3"/><net_sink comp="597" pin=2"/></net>

<net id="609"><net_src comp="491" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="446" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="611"><net_src comp="597" pin="3"/><net_sink comp="604" pin=2"/></net>

<net id="617"><net_src comp="505" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="446" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="619"><net_src comp="604" pin="3"/><net_sink comp="612" pin=2"/></net>

<net id="625"><net_src comp="519" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="446" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="627"><net_src comp="612" pin="3"/><net_sink comp="620" pin=2"/></net>

<net id="633"><net_src comp="449" pin="1"/><net_sink comp="628" pin=2"/></net>

<net id="639"><net_src comp="449" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="640"><net_src comp="628" pin="3"/><net_sink comp="634" pin=2"/></net>

<net id="646"><net_src comp="491" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="449" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="648"><net_src comp="634" pin="3"/><net_sink comp="641" pin=2"/></net>

<net id="654"><net_src comp="505" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="655"><net_src comp="449" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="656"><net_src comp="641" pin="3"/><net_sink comp="649" pin=2"/></net>

<net id="662"><net_src comp="519" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="663"><net_src comp="449" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="664"><net_src comp="649" pin="3"/><net_sink comp="657" pin=2"/></net>

<net id="670"><net_src comp="452" pin="1"/><net_sink comp="665" pin=2"/></net>

<net id="676"><net_src comp="491" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="677"><net_src comp="452" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="678"><net_src comp="665" pin="3"/><net_sink comp="671" pin=2"/></net>

<net id="684"><net_src comp="505" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="685"><net_src comp="452" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="686"><net_src comp="671" pin="3"/><net_sink comp="679" pin=2"/></net>

<net id="692"><net_src comp="519" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="693"><net_src comp="452" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="694"><net_src comp="679" pin="3"/><net_sink comp="687" pin=2"/></net>

<net id="700"><net_src comp="491" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="701"><net_src comp="455" pin="1"/><net_sink comp="695" pin=2"/></net>

<net id="707"><net_src comp="505" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="708"><net_src comp="455" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="709"><net_src comp="695" pin="3"/><net_sink comp="702" pin=2"/></net>

<net id="715"><net_src comp="519" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="716"><net_src comp="455" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="717"><net_src comp="702" pin="3"/><net_sink comp="710" pin=2"/></net>

<net id="723"><net_src comp="505" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="724"><net_src comp="458" pin="1"/><net_sink comp="718" pin=2"/></net>

<net id="730"><net_src comp="519" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="458" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="732"><net_src comp="718" pin="3"/><net_sink comp="725" pin=2"/></net>

<net id="738"><net_src comp="519" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="739"><net_src comp="461" pin="1"/><net_sink comp="733" pin=2"/></net>

<net id="752"><net_src comp="126" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="753"><net_src comp="437" pin="1"/><net_sink comp="740" pin=2"/></net>

<net id="754"><net_src comp="437" pin="1"/><net_sink comp="740" pin=3"/></net>

<net id="755"><net_src comp="437" pin="1"/><net_sink comp="740" pin=4"/></net>

<net id="756"><net_src comp="437" pin="1"/><net_sink comp="740" pin=5"/></net>

<net id="757"><net_src comp="437" pin="1"/><net_sink comp="740" pin=6"/></net>

<net id="758"><net_src comp="437" pin="1"/><net_sink comp="740" pin=7"/></net>

<net id="759"><net_src comp="437" pin="1"/><net_sink comp="740" pin=8"/></net>

<net id="760"><net_src comp="267" pin="1"/><net_sink comp="740" pin=9"/></net>

<net id="773"><net_src comp="126" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="774"><net_src comp="434" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="775"><net_src comp="434" pin="1"/><net_sink comp="761" pin=3"/></net>

<net id="776"><net_src comp="434" pin="1"/><net_sink comp="761" pin=4"/></net>

<net id="777"><net_src comp="434" pin="1"/><net_sink comp="761" pin=5"/></net>

<net id="778"><net_src comp="434" pin="1"/><net_sink comp="761" pin=6"/></net>

<net id="779"><net_src comp="434" pin="1"/><net_sink comp="761" pin=7"/></net>

<net id="780"><net_src comp="434" pin="1"/><net_sink comp="761" pin=8"/></net>

<net id="781"><net_src comp="267" pin="1"/><net_sink comp="761" pin=9"/></net>

<net id="794"><net_src comp="126" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="795"><net_src comp="431" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="796"><net_src comp="431" pin="1"/><net_sink comp="782" pin=2"/></net>

<net id="797"><net_src comp="431" pin="1"/><net_sink comp="782" pin=4"/></net>

<net id="798"><net_src comp="431" pin="1"/><net_sink comp="782" pin=5"/></net>

<net id="799"><net_src comp="431" pin="1"/><net_sink comp="782" pin=6"/></net>

<net id="800"><net_src comp="431" pin="1"/><net_sink comp="782" pin=7"/></net>

<net id="801"><net_src comp="431" pin="1"/><net_sink comp="782" pin=8"/></net>

<net id="802"><net_src comp="267" pin="1"/><net_sink comp="782" pin=9"/></net>

<net id="815"><net_src comp="126" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="816"><net_src comp="428" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="817"><net_src comp="428" pin="1"/><net_sink comp="803" pin=2"/></net>

<net id="818"><net_src comp="428" pin="1"/><net_sink comp="803" pin=3"/></net>

<net id="819"><net_src comp="428" pin="1"/><net_sink comp="803" pin=5"/></net>

<net id="820"><net_src comp="428" pin="1"/><net_sink comp="803" pin=6"/></net>

<net id="821"><net_src comp="428" pin="1"/><net_sink comp="803" pin=7"/></net>

<net id="822"><net_src comp="428" pin="1"/><net_sink comp="803" pin=8"/></net>

<net id="823"><net_src comp="267" pin="1"/><net_sink comp="803" pin=9"/></net>

<net id="836"><net_src comp="126" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="837"><net_src comp="425" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="838"><net_src comp="425" pin="1"/><net_sink comp="824" pin=2"/></net>

<net id="839"><net_src comp="425" pin="1"/><net_sink comp="824" pin=3"/></net>

<net id="840"><net_src comp="425" pin="1"/><net_sink comp="824" pin=4"/></net>

<net id="841"><net_src comp="425" pin="1"/><net_sink comp="824" pin=6"/></net>

<net id="842"><net_src comp="425" pin="1"/><net_sink comp="824" pin=7"/></net>

<net id="843"><net_src comp="425" pin="1"/><net_sink comp="824" pin=8"/></net>

<net id="844"><net_src comp="267" pin="1"/><net_sink comp="824" pin=9"/></net>

<net id="857"><net_src comp="126" pin="0"/><net_sink comp="845" pin=0"/></net>

<net id="858"><net_src comp="422" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="859"><net_src comp="422" pin="1"/><net_sink comp="845" pin=2"/></net>

<net id="860"><net_src comp="422" pin="1"/><net_sink comp="845" pin=3"/></net>

<net id="861"><net_src comp="422" pin="1"/><net_sink comp="845" pin=4"/></net>

<net id="862"><net_src comp="422" pin="1"/><net_sink comp="845" pin=5"/></net>

<net id="863"><net_src comp="422" pin="1"/><net_sink comp="845" pin=7"/></net>

<net id="864"><net_src comp="422" pin="1"/><net_sink comp="845" pin=8"/></net>

<net id="865"><net_src comp="267" pin="1"/><net_sink comp="845" pin=9"/></net>

<net id="878"><net_src comp="126" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="879"><net_src comp="419" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="880"><net_src comp="419" pin="1"/><net_sink comp="866" pin=2"/></net>

<net id="881"><net_src comp="419" pin="1"/><net_sink comp="866" pin=3"/></net>

<net id="882"><net_src comp="419" pin="1"/><net_sink comp="866" pin=4"/></net>

<net id="883"><net_src comp="419" pin="1"/><net_sink comp="866" pin=5"/></net>

<net id="884"><net_src comp="419" pin="1"/><net_sink comp="866" pin=6"/></net>

<net id="885"><net_src comp="419" pin="1"/><net_sink comp="866" pin=8"/></net>

<net id="886"><net_src comp="267" pin="1"/><net_sink comp="866" pin=9"/></net>

<net id="899"><net_src comp="126" pin="0"/><net_sink comp="887" pin=0"/></net>

<net id="900"><net_src comp="416" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="901"><net_src comp="416" pin="1"/><net_sink comp="887" pin=2"/></net>

<net id="902"><net_src comp="416" pin="1"/><net_sink comp="887" pin=3"/></net>

<net id="903"><net_src comp="416" pin="1"/><net_sink comp="887" pin=4"/></net>

<net id="904"><net_src comp="416" pin="1"/><net_sink comp="887" pin=5"/></net>

<net id="905"><net_src comp="416" pin="1"/><net_sink comp="887" pin=6"/></net>

<net id="906"><net_src comp="416" pin="1"/><net_sink comp="887" pin=7"/></net>

<net id="907"><net_src comp="267" pin="1"/><net_sink comp="887" pin=9"/></net>

<net id="912"><net_src comp="267" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="124" pin="0"/><net_sink comp="908" pin=1"/></net>

<net id="926"><net_src comp="126" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="927"><net_src comp="725" pin="3"/><net_sink comp="914" pin=1"/></net>

<net id="928"><net_src comp="725" pin="3"/><net_sink comp="914" pin=3"/></net>

<net id="929"><net_src comp="725" pin="3"/><net_sink comp="914" pin=4"/></net>

<net id="930"><net_src comp="725" pin="3"/><net_sink comp="914" pin=5"/></net>

<net id="931"><net_src comp="725" pin="3"/><net_sink comp="914" pin=6"/></net>

<net id="932"><net_src comp="725" pin="3"/><net_sink comp="914" pin=7"/></net>

<net id="933"><net_src comp="725" pin="3"/><net_sink comp="914" pin=8"/></net>

<net id="934"><net_src comp="908" pin="2"/><net_sink comp="914" pin=9"/></net>

<net id="947"><net_src comp="126" pin="0"/><net_sink comp="935" pin=0"/></net>

<net id="948"><net_src comp="710" pin="3"/><net_sink comp="935" pin=1"/></net>

<net id="949"><net_src comp="710" pin="3"/><net_sink comp="935" pin=2"/></net>

<net id="950"><net_src comp="710" pin="3"/><net_sink comp="935" pin=4"/></net>

<net id="951"><net_src comp="710" pin="3"/><net_sink comp="935" pin=5"/></net>

<net id="952"><net_src comp="710" pin="3"/><net_sink comp="935" pin=6"/></net>

<net id="953"><net_src comp="710" pin="3"/><net_sink comp="935" pin=7"/></net>

<net id="954"><net_src comp="710" pin="3"/><net_sink comp="935" pin=8"/></net>

<net id="955"><net_src comp="908" pin="2"/><net_sink comp="935" pin=9"/></net>

<net id="968"><net_src comp="126" pin="0"/><net_sink comp="956" pin=0"/></net>

<net id="969"><net_src comp="687" pin="3"/><net_sink comp="956" pin=1"/></net>

<net id="970"><net_src comp="687" pin="3"/><net_sink comp="956" pin=2"/></net>

<net id="971"><net_src comp="687" pin="3"/><net_sink comp="956" pin=3"/></net>

<net id="972"><net_src comp="687" pin="3"/><net_sink comp="956" pin=5"/></net>

<net id="973"><net_src comp="687" pin="3"/><net_sink comp="956" pin=6"/></net>

<net id="974"><net_src comp="687" pin="3"/><net_sink comp="956" pin=7"/></net>

<net id="975"><net_src comp="687" pin="3"/><net_sink comp="956" pin=8"/></net>

<net id="976"><net_src comp="908" pin="2"/><net_sink comp="956" pin=9"/></net>

<net id="989"><net_src comp="126" pin="0"/><net_sink comp="977" pin=0"/></net>

<net id="990"><net_src comp="657" pin="3"/><net_sink comp="977" pin=1"/></net>

<net id="991"><net_src comp="657" pin="3"/><net_sink comp="977" pin=2"/></net>

<net id="992"><net_src comp="657" pin="3"/><net_sink comp="977" pin=3"/></net>

<net id="993"><net_src comp="657" pin="3"/><net_sink comp="977" pin=4"/></net>

<net id="994"><net_src comp="657" pin="3"/><net_sink comp="977" pin=6"/></net>

<net id="995"><net_src comp="657" pin="3"/><net_sink comp="977" pin=7"/></net>

<net id="996"><net_src comp="657" pin="3"/><net_sink comp="977" pin=8"/></net>

<net id="997"><net_src comp="908" pin="2"/><net_sink comp="977" pin=9"/></net>

<net id="1010"><net_src comp="126" pin="0"/><net_sink comp="998" pin=0"/></net>

<net id="1011"><net_src comp="620" pin="3"/><net_sink comp="998" pin=1"/></net>

<net id="1012"><net_src comp="620" pin="3"/><net_sink comp="998" pin=2"/></net>

<net id="1013"><net_src comp="620" pin="3"/><net_sink comp="998" pin=3"/></net>

<net id="1014"><net_src comp="620" pin="3"/><net_sink comp="998" pin=4"/></net>

<net id="1015"><net_src comp="620" pin="3"/><net_sink comp="998" pin=5"/></net>

<net id="1016"><net_src comp="620" pin="3"/><net_sink comp="998" pin=7"/></net>

<net id="1017"><net_src comp="620" pin="3"/><net_sink comp="998" pin=8"/></net>

<net id="1018"><net_src comp="908" pin="2"/><net_sink comp="998" pin=9"/></net>

<net id="1031"><net_src comp="126" pin="0"/><net_sink comp="1019" pin=0"/></net>

<net id="1032"><net_src comp="576" pin="3"/><net_sink comp="1019" pin=1"/></net>

<net id="1033"><net_src comp="576" pin="3"/><net_sink comp="1019" pin=2"/></net>

<net id="1034"><net_src comp="576" pin="3"/><net_sink comp="1019" pin=3"/></net>

<net id="1035"><net_src comp="576" pin="3"/><net_sink comp="1019" pin=4"/></net>

<net id="1036"><net_src comp="576" pin="3"/><net_sink comp="1019" pin=5"/></net>

<net id="1037"><net_src comp="576" pin="3"/><net_sink comp="1019" pin=6"/></net>

<net id="1038"><net_src comp="576" pin="3"/><net_sink comp="1019" pin=8"/></net>

<net id="1039"><net_src comp="908" pin="2"/><net_sink comp="1019" pin=9"/></net>

<net id="1052"><net_src comp="126" pin="0"/><net_sink comp="1040" pin=0"/></net>

<net id="1053"><net_src comp="525" pin="3"/><net_sink comp="1040" pin=2"/></net>

<net id="1054"><net_src comp="525" pin="3"/><net_sink comp="1040" pin=3"/></net>

<net id="1055"><net_src comp="525" pin="3"/><net_sink comp="1040" pin=4"/></net>

<net id="1056"><net_src comp="525" pin="3"/><net_sink comp="1040" pin=5"/></net>

<net id="1057"><net_src comp="525" pin="3"/><net_sink comp="1040" pin=6"/></net>

<net id="1058"><net_src comp="525" pin="3"/><net_sink comp="1040" pin=7"/></net>

<net id="1059"><net_src comp="908" pin="2"/><net_sink comp="1040" pin=9"/></net>

<net id="1072"><net_src comp="126" pin="0"/><net_sink comp="1060" pin=0"/></net>

<net id="1073"><net_src comp="761" pin="10"/><net_sink comp="1060" pin=1"/></net>

<net id="1074"><net_src comp="761" pin="10"/><net_sink comp="1060" pin=3"/></net>

<net id="1075"><net_src comp="761" pin="10"/><net_sink comp="1060" pin=4"/></net>

<net id="1076"><net_src comp="761" pin="10"/><net_sink comp="1060" pin=5"/></net>

<net id="1077"><net_src comp="761" pin="10"/><net_sink comp="1060" pin=6"/></net>

<net id="1078"><net_src comp="761" pin="10"/><net_sink comp="1060" pin=7"/></net>

<net id="1079"><net_src comp="761" pin="10"/><net_sink comp="1060" pin=8"/></net>

<net id="1080"><net_src comp="908" pin="2"/><net_sink comp="1060" pin=9"/></net>

<net id="1093"><net_src comp="126" pin="0"/><net_sink comp="1081" pin=0"/></net>

<net id="1094"><net_src comp="782" pin="10"/><net_sink comp="1081" pin=1"/></net>

<net id="1095"><net_src comp="782" pin="10"/><net_sink comp="1081" pin=2"/></net>

<net id="1096"><net_src comp="782" pin="10"/><net_sink comp="1081" pin=4"/></net>

<net id="1097"><net_src comp="782" pin="10"/><net_sink comp="1081" pin=5"/></net>

<net id="1098"><net_src comp="782" pin="10"/><net_sink comp="1081" pin=6"/></net>

<net id="1099"><net_src comp="782" pin="10"/><net_sink comp="1081" pin=7"/></net>

<net id="1100"><net_src comp="782" pin="10"/><net_sink comp="1081" pin=8"/></net>

<net id="1101"><net_src comp="908" pin="2"/><net_sink comp="1081" pin=9"/></net>

<net id="1114"><net_src comp="126" pin="0"/><net_sink comp="1102" pin=0"/></net>

<net id="1115"><net_src comp="803" pin="10"/><net_sink comp="1102" pin=1"/></net>

<net id="1116"><net_src comp="803" pin="10"/><net_sink comp="1102" pin=2"/></net>

<net id="1117"><net_src comp="803" pin="10"/><net_sink comp="1102" pin=3"/></net>

<net id="1118"><net_src comp="803" pin="10"/><net_sink comp="1102" pin=5"/></net>

<net id="1119"><net_src comp="803" pin="10"/><net_sink comp="1102" pin=6"/></net>

<net id="1120"><net_src comp="803" pin="10"/><net_sink comp="1102" pin=7"/></net>

<net id="1121"><net_src comp="803" pin="10"/><net_sink comp="1102" pin=8"/></net>

<net id="1122"><net_src comp="908" pin="2"/><net_sink comp="1102" pin=9"/></net>

<net id="1135"><net_src comp="126" pin="0"/><net_sink comp="1123" pin=0"/></net>

<net id="1136"><net_src comp="824" pin="10"/><net_sink comp="1123" pin=1"/></net>

<net id="1137"><net_src comp="824" pin="10"/><net_sink comp="1123" pin=2"/></net>

<net id="1138"><net_src comp="824" pin="10"/><net_sink comp="1123" pin=3"/></net>

<net id="1139"><net_src comp="824" pin="10"/><net_sink comp="1123" pin=4"/></net>

<net id="1140"><net_src comp="824" pin="10"/><net_sink comp="1123" pin=6"/></net>

<net id="1141"><net_src comp="824" pin="10"/><net_sink comp="1123" pin=7"/></net>

<net id="1142"><net_src comp="824" pin="10"/><net_sink comp="1123" pin=8"/></net>

<net id="1143"><net_src comp="908" pin="2"/><net_sink comp="1123" pin=9"/></net>

<net id="1156"><net_src comp="126" pin="0"/><net_sink comp="1144" pin=0"/></net>

<net id="1157"><net_src comp="845" pin="10"/><net_sink comp="1144" pin=1"/></net>

<net id="1158"><net_src comp="845" pin="10"/><net_sink comp="1144" pin=2"/></net>

<net id="1159"><net_src comp="845" pin="10"/><net_sink comp="1144" pin=3"/></net>

<net id="1160"><net_src comp="845" pin="10"/><net_sink comp="1144" pin=4"/></net>

<net id="1161"><net_src comp="845" pin="10"/><net_sink comp="1144" pin=5"/></net>

<net id="1162"><net_src comp="845" pin="10"/><net_sink comp="1144" pin=7"/></net>

<net id="1163"><net_src comp="845" pin="10"/><net_sink comp="1144" pin=8"/></net>

<net id="1164"><net_src comp="908" pin="2"/><net_sink comp="1144" pin=9"/></net>

<net id="1177"><net_src comp="126" pin="0"/><net_sink comp="1165" pin=0"/></net>

<net id="1178"><net_src comp="866" pin="10"/><net_sink comp="1165" pin=1"/></net>

<net id="1179"><net_src comp="866" pin="10"/><net_sink comp="1165" pin=2"/></net>

<net id="1180"><net_src comp="866" pin="10"/><net_sink comp="1165" pin=3"/></net>

<net id="1181"><net_src comp="866" pin="10"/><net_sink comp="1165" pin=4"/></net>

<net id="1182"><net_src comp="866" pin="10"/><net_sink comp="1165" pin=5"/></net>

<net id="1183"><net_src comp="866" pin="10"/><net_sink comp="1165" pin=6"/></net>

<net id="1184"><net_src comp="866" pin="10"/><net_sink comp="1165" pin=8"/></net>

<net id="1185"><net_src comp="908" pin="2"/><net_sink comp="1165" pin=9"/></net>

<net id="1198"><net_src comp="126" pin="0"/><net_sink comp="1186" pin=0"/></net>

<net id="1199"><net_src comp="887" pin="10"/><net_sink comp="1186" pin=2"/></net>

<net id="1200"><net_src comp="887" pin="10"/><net_sink comp="1186" pin=3"/></net>

<net id="1201"><net_src comp="887" pin="10"/><net_sink comp="1186" pin=4"/></net>

<net id="1202"><net_src comp="887" pin="10"/><net_sink comp="1186" pin=5"/></net>

<net id="1203"><net_src comp="887" pin="10"/><net_sink comp="1186" pin=6"/></net>

<net id="1204"><net_src comp="887" pin="10"/><net_sink comp="1186" pin=7"/></net>

<net id="1205"><net_src comp="908" pin="2"/><net_sink comp="1186" pin=9"/></net>

<net id="1210"><net_src comp="267" pin="1"/><net_sink comp="1206" pin=0"/></net>

<net id="1211"><net_src comp="122" pin="0"/><net_sink comp="1206" pin=1"/></net>

<net id="1224"><net_src comp="126" pin="0"/><net_sink comp="1212" pin=0"/></net>

<net id="1225"><net_src comp="935" pin="10"/><net_sink comp="1212" pin=1"/></net>

<net id="1226"><net_src comp="935" pin="10"/><net_sink comp="1212" pin=2"/></net>

<net id="1227"><net_src comp="935" pin="10"/><net_sink comp="1212" pin=4"/></net>

<net id="1228"><net_src comp="935" pin="10"/><net_sink comp="1212" pin=5"/></net>

<net id="1229"><net_src comp="935" pin="10"/><net_sink comp="1212" pin=6"/></net>

<net id="1230"><net_src comp="935" pin="10"/><net_sink comp="1212" pin=7"/></net>

<net id="1231"><net_src comp="935" pin="10"/><net_sink comp="1212" pin=8"/></net>

<net id="1232"><net_src comp="1206" pin="2"/><net_sink comp="1212" pin=9"/></net>

<net id="1245"><net_src comp="126" pin="0"/><net_sink comp="1233" pin=0"/></net>

<net id="1246"><net_src comp="956" pin="10"/><net_sink comp="1233" pin=1"/></net>

<net id="1247"><net_src comp="956" pin="10"/><net_sink comp="1233" pin=2"/></net>

<net id="1248"><net_src comp="956" pin="10"/><net_sink comp="1233" pin=3"/></net>

<net id="1249"><net_src comp="956" pin="10"/><net_sink comp="1233" pin=5"/></net>

<net id="1250"><net_src comp="956" pin="10"/><net_sink comp="1233" pin=6"/></net>

<net id="1251"><net_src comp="956" pin="10"/><net_sink comp="1233" pin=7"/></net>

<net id="1252"><net_src comp="956" pin="10"/><net_sink comp="1233" pin=8"/></net>

<net id="1253"><net_src comp="1206" pin="2"/><net_sink comp="1233" pin=9"/></net>

<net id="1266"><net_src comp="126" pin="0"/><net_sink comp="1254" pin=0"/></net>

<net id="1267"><net_src comp="977" pin="10"/><net_sink comp="1254" pin=1"/></net>

<net id="1268"><net_src comp="977" pin="10"/><net_sink comp="1254" pin=2"/></net>

<net id="1269"><net_src comp="977" pin="10"/><net_sink comp="1254" pin=3"/></net>

<net id="1270"><net_src comp="977" pin="10"/><net_sink comp="1254" pin=4"/></net>

<net id="1271"><net_src comp="977" pin="10"/><net_sink comp="1254" pin=6"/></net>

<net id="1272"><net_src comp="977" pin="10"/><net_sink comp="1254" pin=7"/></net>

<net id="1273"><net_src comp="977" pin="10"/><net_sink comp="1254" pin=8"/></net>

<net id="1274"><net_src comp="1206" pin="2"/><net_sink comp="1254" pin=9"/></net>

<net id="1287"><net_src comp="126" pin="0"/><net_sink comp="1275" pin=0"/></net>

<net id="1288"><net_src comp="998" pin="10"/><net_sink comp="1275" pin=1"/></net>

<net id="1289"><net_src comp="998" pin="10"/><net_sink comp="1275" pin=2"/></net>

<net id="1290"><net_src comp="998" pin="10"/><net_sink comp="1275" pin=3"/></net>

<net id="1291"><net_src comp="998" pin="10"/><net_sink comp="1275" pin=4"/></net>

<net id="1292"><net_src comp="998" pin="10"/><net_sink comp="1275" pin=5"/></net>

<net id="1293"><net_src comp="998" pin="10"/><net_sink comp="1275" pin=7"/></net>

<net id="1294"><net_src comp="998" pin="10"/><net_sink comp="1275" pin=8"/></net>

<net id="1295"><net_src comp="1206" pin="2"/><net_sink comp="1275" pin=9"/></net>

<net id="1308"><net_src comp="126" pin="0"/><net_sink comp="1296" pin=0"/></net>

<net id="1309"><net_src comp="1019" pin="10"/><net_sink comp="1296" pin=1"/></net>

<net id="1310"><net_src comp="1019" pin="10"/><net_sink comp="1296" pin=2"/></net>

<net id="1311"><net_src comp="1019" pin="10"/><net_sink comp="1296" pin=3"/></net>

<net id="1312"><net_src comp="1019" pin="10"/><net_sink comp="1296" pin=4"/></net>

<net id="1313"><net_src comp="1019" pin="10"/><net_sink comp="1296" pin=5"/></net>

<net id="1314"><net_src comp="1019" pin="10"/><net_sink comp="1296" pin=6"/></net>

<net id="1315"><net_src comp="1019" pin="10"/><net_sink comp="1296" pin=8"/></net>

<net id="1316"><net_src comp="1206" pin="2"/><net_sink comp="1296" pin=9"/></net>

<net id="1329"><net_src comp="126" pin="0"/><net_sink comp="1317" pin=0"/></net>

<net id="1330"><net_src comp="1040" pin="10"/><net_sink comp="1317" pin=3"/></net>

<net id="1331"><net_src comp="1040" pin="10"/><net_sink comp="1317" pin=4"/></net>

<net id="1332"><net_src comp="1040" pin="10"/><net_sink comp="1317" pin=5"/></net>

<net id="1333"><net_src comp="1040" pin="10"/><net_sink comp="1317" pin=6"/></net>

<net id="1334"><net_src comp="1040" pin="10"/><net_sink comp="1317" pin=7"/></net>

<net id="1335"><net_src comp="1206" pin="2"/><net_sink comp="1317" pin=9"/></net>

<net id="1348"><net_src comp="126" pin="0"/><net_sink comp="1336" pin=0"/></net>

<net id="1349"><net_src comp="1081" pin="10"/><net_sink comp="1336" pin=1"/></net>

<net id="1350"><net_src comp="1081" pin="10"/><net_sink comp="1336" pin=2"/></net>

<net id="1351"><net_src comp="1081" pin="10"/><net_sink comp="1336" pin=4"/></net>

<net id="1352"><net_src comp="1081" pin="10"/><net_sink comp="1336" pin=5"/></net>

<net id="1353"><net_src comp="1081" pin="10"/><net_sink comp="1336" pin=6"/></net>

<net id="1354"><net_src comp="1081" pin="10"/><net_sink comp="1336" pin=7"/></net>

<net id="1355"><net_src comp="1081" pin="10"/><net_sink comp="1336" pin=8"/></net>

<net id="1356"><net_src comp="1206" pin="2"/><net_sink comp="1336" pin=9"/></net>

<net id="1369"><net_src comp="126" pin="0"/><net_sink comp="1357" pin=0"/></net>

<net id="1370"><net_src comp="1102" pin="10"/><net_sink comp="1357" pin=1"/></net>

<net id="1371"><net_src comp="1102" pin="10"/><net_sink comp="1357" pin=2"/></net>

<net id="1372"><net_src comp="1102" pin="10"/><net_sink comp="1357" pin=3"/></net>

<net id="1373"><net_src comp="1102" pin="10"/><net_sink comp="1357" pin=5"/></net>

<net id="1374"><net_src comp="1102" pin="10"/><net_sink comp="1357" pin=6"/></net>

<net id="1375"><net_src comp="1102" pin="10"/><net_sink comp="1357" pin=7"/></net>

<net id="1376"><net_src comp="1102" pin="10"/><net_sink comp="1357" pin=8"/></net>

<net id="1377"><net_src comp="1206" pin="2"/><net_sink comp="1357" pin=9"/></net>

<net id="1390"><net_src comp="126" pin="0"/><net_sink comp="1378" pin=0"/></net>

<net id="1391"><net_src comp="1123" pin="10"/><net_sink comp="1378" pin=1"/></net>

<net id="1392"><net_src comp="1123" pin="10"/><net_sink comp="1378" pin=2"/></net>

<net id="1393"><net_src comp="1123" pin="10"/><net_sink comp="1378" pin=3"/></net>

<net id="1394"><net_src comp="1123" pin="10"/><net_sink comp="1378" pin=4"/></net>

<net id="1395"><net_src comp="1123" pin="10"/><net_sink comp="1378" pin=6"/></net>

<net id="1396"><net_src comp="1123" pin="10"/><net_sink comp="1378" pin=7"/></net>

<net id="1397"><net_src comp="1123" pin="10"/><net_sink comp="1378" pin=8"/></net>

<net id="1398"><net_src comp="1206" pin="2"/><net_sink comp="1378" pin=9"/></net>

<net id="1411"><net_src comp="126" pin="0"/><net_sink comp="1399" pin=0"/></net>

<net id="1412"><net_src comp="1144" pin="10"/><net_sink comp="1399" pin=1"/></net>

<net id="1413"><net_src comp="1144" pin="10"/><net_sink comp="1399" pin=2"/></net>

<net id="1414"><net_src comp="1144" pin="10"/><net_sink comp="1399" pin=3"/></net>

<net id="1415"><net_src comp="1144" pin="10"/><net_sink comp="1399" pin=4"/></net>

<net id="1416"><net_src comp="1144" pin="10"/><net_sink comp="1399" pin=5"/></net>

<net id="1417"><net_src comp="1144" pin="10"/><net_sink comp="1399" pin=7"/></net>

<net id="1418"><net_src comp="1144" pin="10"/><net_sink comp="1399" pin=8"/></net>

<net id="1419"><net_src comp="1206" pin="2"/><net_sink comp="1399" pin=9"/></net>

<net id="1432"><net_src comp="126" pin="0"/><net_sink comp="1420" pin=0"/></net>

<net id="1433"><net_src comp="1165" pin="10"/><net_sink comp="1420" pin=1"/></net>

<net id="1434"><net_src comp="1165" pin="10"/><net_sink comp="1420" pin=2"/></net>

<net id="1435"><net_src comp="1165" pin="10"/><net_sink comp="1420" pin=3"/></net>

<net id="1436"><net_src comp="1165" pin="10"/><net_sink comp="1420" pin=4"/></net>

<net id="1437"><net_src comp="1165" pin="10"/><net_sink comp="1420" pin=5"/></net>

<net id="1438"><net_src comp="1165" pin="10"/><net_sink comp="1420" pin=6"/></net>

<net id="1439"><net_src comp="1165" pin="10"/><net_sink comp="1420" pin=8"/></net>

<net id="1440"><net_src comp="1206" pin="2"/><net_sink comp="1420" pin=9"/></net>

<net id="1453"><net_src comp="126" pin="0"/><net_sink comp="1441" pin=0"/></net>

<net id="1454"><net_src comp="1186" pin="10"/><net_sink comp="1441" pin=3"/></net>

<net id="1455"><net_src comp="1186" pin="10"/><net_sink comp="1441" pin=4"/></net>

<net id="1456"><net_src comp="1186" pin="10"/><net_sink comp="1441" pin=5"/></net>

<net id="1457"><net_src comp="1186" pin="10"/><net_sink comp="1441" pin=6"/></net>

<net id="1458"><net_src comp="1186" pin="10"/><net_sink comp="1441" pin=7"/></net>

<net id="1459"><net_src comp="1206" pin="2"/><net_sink comp="1441" pin=9"/></net>

<net id="1464"><net_src comp="267" pin="1"/><net_sink comp="1460" pin=0"/></net>

<net id="1465"><net_src comp="106" pin="0"/><net_sink comp="1460" pin=1"/></net>

<net id="1478"><net_src comp="126" pin="0"/><net_sink comp="1466" pin=0"/></net>

<net id="1479"><net_src comp="1233" pin="10"/><net_sink comp="1466" pin=1"/></net>

<net id="1480"><net_src comp="1233" pin="10"/><net_sink comp="1466" pin=2"/></net>

<net id="1481"><net_src comp="1233" pin="10"/><net_sink comp="1466" pin=3"/></net>

<net id="1482"><net_src comp="1233" pin="10"/><net_sink comp="1466" pin=5"/></net>

<net id="1483"><net_src comp="1233" pin="10"/><net_sink comp="1466" pin=6"/></net>

<net id="1484"><net_src comp="1233" pin="10"/><net_sink comp="1466" pin=7"/></net>

<net id="1485"><net_src comp="1233" pin="10"/><net_sink comp="1466" pin=8"/></net>

<net id="1486"><net_src comp="1460" pin="2"/><net_sink comp="1466" pin=9"/></net>

<net id="1499"><net_src comp="126" pin="0"/><net_sink comp="1487" pin=0"/></net>

<net id="1500"><net_src comp="1254" pin="10"/><net_sink comp="1487" pin=1"/></net>

<net id="1501"><net_src comp="1254" pin="10"/><net_sink comp="1487" pin=2"/></net>

<net id="1502"><net_src comp="1254" pin="10"/><net_sink comp="1487" pin=3"/></net>

<net id="1503"><net_src comp="1254" pin="10"/><net_sink comp="1487" pin=4"/></net>

<net id="1504"><net_src comp="1254" pin="10"/><net_sink comp="1487" pin=6"/></net>

<net id="1505"><net_src comp="1254" pin="10"/><net_sink comp="1487" pin=7"/></net>

<net id="1506"><net_src comp="1254" pin="10"/><net_sink comp="1487" pin=8"/></net>

<net id="1507"><net_src comp="1460" pin="2"/><net_sink comp="1487" pin=9"/></net>

<net id="1520"><net_src comp="126" pin="0"/><net_sink comp="1508" pin=0"/></net>

<net id="1521"><net_src comp="1275" pin="10"/><net_sink comp="1508" pin=1"/></net>

<net id="1522"><net_src comp="1275" pin="10"/><net_sink comp="1508" pin=2"/></net>

<net id="1523"><net_src comp="1275" pin="10"/><net_sink comp="1508" pin=3"/></net>

<net id="1524"><net_src comp="1275" pin="10"/><net_sink comp="1508" pin=4"/></net>

<net id="1525"><net_src comp="1275" pin="10"/><net_sink comp="1508" pin=5"/></net>

<net id="1526"><net_src comp="1275" pin="10"/><net_sink comp="1508" pin=7"/></net>

<net id="1527"><net_src comp="1275" pin="10"/><net_sink comp="1508" pin=8"/></net>

<net id="1528"><net_src comp="1460" pin="2"/><net_sink comp="1508" pin=9"/></net>

<net id="1541"><net_src comp="126" pin="0"/><net_sink comp="1529" pin=0"/></net>

<net id="1542"><net_src comp="1296" pin="10"/><net_sink comp="1529" pin=1"/></net>

<net id="1543"><net_src comp="1296" pin="10"/><net_sink comp="1529" pin=2"/></net>

<net id="1544"><net_src comp="1296" pin="10"/><net_sink comp="1529" pin=3"/></net>

<net id="1545"><net_src comp="1296" pin="10"/><net_sink comp="1529" pin=4"/></net>

<net id="1546"><net_src comp="1296" pin="10"/><net_sink comp="1529" pin=5"/></net>

<net id="1547"><net_src comp="1296" pin="10"/><net_sink comp="1529" pin=6"/></net>

<net id="1548"><net_src comp="1296" pin="10"/><net_sink comp="1529" pin=8"/></net>

<net id="1549"><net_src comp="1460" pin="2"/><net_sink comp="1529" pin=9"/></net>

<net id="1562"><net_src comp="126" pin="0"/><net_sink comp="1550" pin=0"/></net>

<net id="1563"><net_src comp="1317" pin="10"/><net_sink comp="1550" pin=4"/></net>

<net id="1564"><net_src comp="1317" pin="10"/><net_sink comp="1550" pin=5"/></net>

<net id="1565"><net_src comp="1317" pin="10"/><net_sink comp="1550" pin=6"/></net>

<net id="1566"><net_src comp="1317" pin="10"/><net_sink comp="1550" pin=7"/></net>

<net id="1567"><net_src comp="1460" pin="2"/><net_sink comp="1550" pin=9"/></net>

<net id="1580"><net_src comp="126" pin="0"/><net_sink comp="1568" pin=0"/></net>

<net id="1581"><net_src comp="1357" pin="10"/><net_sink comp="1568" pin=1"/></net>

<net id="1582"><net_src comp="1357" pin="10"/><net_sink comp="1568" pin=2"/></net>

<net id="1583"><net_src comp="1357" pin="10"/><net_sink comp="1568" pin=3"/></net>

<net id="1584"><net_src comp="1357" pin="10"/><net_sink comp="1568" pin=5"/></net>

<net id="1585"><net_src comp="1357" pin="10"/><net_sink comp="1568" pin=6"/></net>

<net id="1586"><net_src comp="1357" pin="10"/><net_sink comp="1568" pin=7"/></net>

<net id="1587"><net_src comp="1357" pin="10"/><net_sink comp="1568" pin=8"/></net>

<net id="1588"><net_src comp="1460" pin="2"/><net_sink comp="1568" pin=9"/></net>

<net id="1601"><net_src comp="126" pin="0"/><net_sink comp="1589" pin=0"/></net>

<net id="1602"><net_src comp="1378" pin="10"/><net_sink comp="1589" pin=1"/></net>

<net id="1603"><net_src comp="1378" pin="10"/><net_sink comp="1589" pin=2"/></net>

<net id="1604"><net_src comp="1378" pin="10"/><net_sink comp="1589" pin=3"/></net>

<net id="1605"><net_src comp="1378" pin="10"/><net_sink comp="1589" pin=4"/></net>

<net id="1606"><net_src comp="1378" pin="10"/><net_sink comp="1589" pin=6"/></net>

<net id="1607"><net_src comp="1378" pin="10"/><net_sink comp="1589" pin=7"/></net>

<net id="1608"><net_src comp="1378" pin="10"/><net_sink comp="1589" pin=8"/></net>

<net id="1609"><net_src comp="1460" pin="2"/><net_sink comp="1589" pin=9"/></net>

<net id="1622"><net_src comp="126" pin="0"/><net_sink comp="1610" pin=0"/></net>

<net id="1623"><net_src comp="1399" pin="10"/><net_sink comp="1610" pin=1"/></net>

<net id="1624"><net_src comp="1399" pin="10"/><net_sink comp="1610" pin=2"/></net>

<net id="1625"><net_src comp="1399" pin="10"/><net_sink comp="1610" pin=3"/></net>

<net id="1626"><net_src comp="1399" pin="10"/><net_sink comp="1610" pin=4"/></net>

<net id="1627"><net_src comp="1399" pin="10"/><net_sink comp="1610" pin=5"/></net>

<net id="1628"><net_src comp="1399" pin="10"/><net_sink comp="1610" pin=7"/></net>

<net id="1629"><net_src comp="1399" pin="10"/><net_sink comp="1610" pin=8"/></net>

<net id="1630"><net_src comp="1460" pin="2"/><net_sink comp="1610" pin=9"/></net>

<net id="1643"><net_src comp="126" pin="0"/><net_sink comp="1631" pin=0"/></net>

<net id="1644"><net_src comp="1420" pin="10"/><net_sink comp="1631" pin=1"/></net>

<net id="1645"><net_src comp="1420" pin="10"/><net_sink comp="1631" pin=2"/></net>

<net id="1646"><net_src comp="1420" pin="10"/><net_sink comp="1631" pin=3"/></net>

<net id="1647"><net_src comp="1420" pin="10"/><net_sink comp="1631" pin=4"/></net>

<net id="1648"><net_src comp="1420" pin="10"/><net_sink comp="1631" pin=5"/></net>

<net id="1649"><net_src comp="1420" pin="10"/><net_sink comp="1631" pin=6"/></net>

<net id="1650"><net_src comp="1420" pin="10"/><net_sink comp="1631" pin=8"/></net>

<net id="1651"><net_src comp="1460" pin="2"/><net_sink comp="1631" pin=9"/></net>

<net id="1664"><net_src comp="126" pin="0"/><net_sink comp="1652" pin=0"/></net>

<net id="1665"><net_src comp="1441" pin="10"/><net_sink comp="1652" pin=4"/></net>

<net id="1666"><net_src comp="1441" pin="10"/><net_sink comp="1652" pin=5"/></net>

<net id="1667"><net_src comp="1441" pin="10"/><net_sink comp="1652" pin=6"/></net>

<net id="1668"><net_src comp="1441" pin="10"/><net_sink comp="1652" pin=7"/></net>

<net id="1669"><net_src comp="1460" pin="2"/><net_sink comp="1652" pin=9"/></net>

<net id="1674"><net_src comp="733" pin="3"/><net_sink comp="1670" pin=0"/></net>

<net id="1679"><net_src comp="914" pin="10"/><net_sink comp="1675" pin=0"/></net>

<net id="1684"><net_src comp="1212" pin="10"/><net_sink comp="1680" pin=0"/></net>

<net id="1689"><net_src comp="1466" pin="10"/><net_sink comp="1685" pin=0"/></net>

<net id="1694"><net_src comp="1487" pin="10"/><net_sink comp="1690" pin=0"/></net>

<net id="1699"><net_src comp="1508" pin="10"/><net_sink comp="1695" pin=0"/></net>

<net id="1704"><net_src comp="1529" pin="10"/><net_sink comp="1700" pin=0"/></net>

<net id="1709"><net_src comp="1550" pin="10"/><net_sink comp="1705" pin=0"/></net>

<net id="1714"><net_src comp="740" pin="10"/><net_sink comp="1710" pin=0"/></net>

<net id="1719"><net_src comp="1060" pin="10"/><net_sink comp="1715" pin=0"/></net>

<net id="1724"><net_src comp="1336" pin="10"/><net_sink comp="1720" pin=0"/></net>

<net id="1729"><net_src comp="1568" pin="10"/><net_sink comp="1725" pin=0"/></net>

<net id="1734"><net_src comp="1589" pin="10"/><net_sink comp="1730" pin=0"/></net>

<net id="1739"><net_src comp="1610" pin="10"/><net_sink comp="1735" pin=0"/></net>

<net id="1744"><net_src comp="1631" pin="10"/><net_sink comp="1740" pin=0"/></net>

<net id="1749"><net_src comp="1652" pin="10"/><net_sink comp="1745" pin=0"/></net>

<net id="1755"><net_src comp="130" pin="1"/><net_sink comp="1752" pin=0"/></net>

<net id="1756"><net_src comp="1752" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="1757"><net_src comp="1752" pin="1"/><net_sink comp="1745" pin=1"/></net>

<net id="1761"><net_src comp="134" pin="1"/><net_sink comp="1758" pin=0"/></net>

<net id="1762"><net_src comp="1758" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="1763"><net_src comp="1758" pin="1"/><net_sink comp="1740" pin=1"/></net>

<net id="1767"><net_src comp="138" pin="1"/><net_sink comp="1764" pin=0"/></net>

<net id="1768"><net_src comp="1764" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="1769"><net_src comp="1764" pin="1"/><net_sink comp="1735" pin=1"/></net>

<net id="1773"><net_src comp="142" pin="1"/><net_sink comp="1770" pin=0"/></net>

<net id="1774"><net_src comp="1770" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="1775"><net_src comp="1770" pin="1"/><net_sink comp="1730" pin=1"/></net>

<net id="1779"><net_src comp="146" pin="1"/><net_sink comp="1776" pin=0"/></net>

<net id="1780"><net_src comp="1776" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="1781"><net_src comp="1776" pin="1"/><net_sink comp="1725" pin=1"/></net>

<net id="1785"><net_src comp="150" pin="1"/><net_sink comp="1782" pin=0"/></net>

<net id="1786"><net_src comp="1782" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="1787"><net_src comp="1782" pin="1"/><net_sink comp="1720" pin=1"/></net>

<net id="1791"><net_src comp="154" pin="1"/><net_sink comp="1788" pin=0"/></net>

<net id="1792"><net_src comp="1788" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="1793"><net_src comp="1788" pin="1"/><net_sink comp="1715" pin=1"/></net>

<net id="1797"><net_src comp="158" pin="1"/><net_sink comp="1794" pin=0"/></net>

<net id="1798"><net_src comp="1794" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="1799"><net_src comp="1794" pin="1"/><net_sink comp="1710" pin=1"/></net>

<net id="1803"><net_src comp="162" pin="1"/><net_sink comp="1800" pin=0"/></net>

<net id="1804"><net_src comp="1800" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="1805"><net_src comp="1800" pin="1"/><net_sink comp="1705" pin=1"/></net>

<net id="1809"><net_src comp="166" pin="1"/><net_sink comp="1806" pin=0"/></net>

<net id="1810"><net_src comp="1806" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="1811"><net_src comp="1806" pin="1"/><net_sink comp="1700" pin=1"/></net>

<net id="1815"><net_src comp="170" pin="1"/><net_sink comp="1812" pin=0"/></net>

<net id="1816"><net_src comp="1812" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="1817"><net_src comp="1812" pin="1"/><net_sink comp="1695" pin=1"/></net>

<net id="1821"><net_src comp="174" pin="1"/><net_sink comp="1818" pin=0"/></net>

<net id="1822"><net_src comp="1818" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="1823"><net_src comp="1818" pin="1"/><net_sink comp="1690" pin=1"/></net>

<net id="1827"><net_src comp="178" pin="1"/><net_sink comp="1824" pin=0"/></net>

<net id="1828"><net_src comp="1824" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="1829"><net_src comp="1824" pin="1"/><net_sink comp="1685" pin=1"/></net>

<net id="1833"><net_src comp="182" pin="1"/><net_sink comp="1830" pin=0"/></net>

<net id="1834"><net_src comp="1830" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="1835"><net_src comp="1830" pin="1"/><net_sink comp="1680" pin=1"/></net>

<net id="1839"><net_src comp="186" pin="1"/><net_sink comp="1836" pin=0"/></net>

<net id="1840"><net_src comp="1836" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="1841"><net_src comp="1836" pin="1"/><net_sink comp="1675" pin=1"/></net>

<net id="1845"><net_src comp="190" pin="1"/><net_sink comp="1842" pin=0"/></net>

<net id="1846"><net_src comp="1842" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="1847"><net_src comp="1842" pin="1"/><net_sink comp="1670" pin=1"/></net>

<net id="1851"><net_src comp="296" pin="1"/><net_sink comp="1848" pin=0"/></net>

<net id="1855"><net_src comp="300" pin="1"/><net_sink comp="1852" pin=0"/></net>

<net id="1856"><net_src comp="1852" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="1857"><net_src comp="1852" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="1858"><net_src comp="1852" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="1859"><net_src comp="1852" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="1860"><net_src comp="1852" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="1861"><net_src comp="1852" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="1862"><net_src comp="1852" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="1863"><net_src comp="1852" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="1867"><net_src comp="304" pin="4"/><net_sink comp="1864" pin=0"/></net>

<net id="1868"><net_src comp="1864" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="1869"><net_src comp="1864" pin="1"/><net_sink comp="761" pin=2"/></net>

<net id="1870"><net_src comp="1864" pin="1"/><net_sink comp="782" pin=3"/></net>

<net id="1871"><net_src comp="1864" pin="1"/><net_sink comp="803" pin=4"/></net>

<net id="1872"><net_src comp="1864" pin="1"/><net_sink comp="824" pin=5"/></net>

<net id="1873"><net_src comp="1864" pin="1"/><net_sink comp="845" pin=6"/></net>

<net id="1874"><net_src comp="1864" pin="1"/><net_sink comp="866" pin=7"/></net>

<net id="1875"><net_src comp="1864" pin="1"/><net_sink comp="887" pin=8"/></net>

<net id="1879"><net_src comp="314" pin="4"/><net_sink comp="1876" pin=0"/></net>

<net id="1880"><net_src comp="1876" pin="1"/><net_sink comp="914" pin=2"/></net>

<net id="1881"><net_src comp="1876" pin="1"/><net_sink comp="935" pin=3"/></net>

<net id="1882"><net_src comp="1876" pin="1"/><net_sink comp="956" pin=4"/></net>

<net id="1883"><net_src comp="1876" pin="1"/><net_sink comp="977" pin=5"/></net>

<net id="1884"><net_src comp="1876" pin="1"/><net_sink comp="998" pin=6"/></net>

<net id="1885"><net_src comp="1876" pin="1"/><net_sink comp="1019" pin=7"/></net>

<net id="1886"><net_src comp="1876" pin="1"/><net_sink comp="1040" pin=1"/></net>

<net id="1887"><net_src comp="1876" pin="1"/><net_sink comp="1040" pin=8"/></net>

<net id="1891"><net_src comp="324" pin="4"/><net_sink comp="1888" pin=0"/></net>

<net id="1892"><net_src comp="1888" pin="1"/><net_sink comp="1060" pin=2"/></net>

<net id="1893"><net_src comp="1888" pin="1"/><net_sink comp="1081" pin=3"/></net>

<net id="1894"><net_src comp="1888" pin="1"/><net_sink comp="1102" pin=4"/></net>

<net id="1895"><net_src comp="1888" pin="1"/><net_sink comp="1123" pin=5"/></net>

<net id="1896"><net_src comp="1888" pin="1"/><net_sink comp="1144" pin=6"/></net>

<net id="1897"><net_src comp="1888" pin="1"/><net_sink comp="1165" pin=7"/></net>

<net id="1898"><net_src comp="1888" pin="1"/><net_sink comp="1186" pin=1"/></net>

<net id="1899"><net_src comp="1888" pin="1"/><net_sink comp="1186" pin=8"/></net>

<net id="1903"><net_src comp="334" pin="4"/><net_sink comp="1900" pin=0"/></net>

<net id="1904"><net_src comp="1900" pin="1"/><net_sink comp="1212" pin=3"/></net>

<net id="1905"><net_src comp="1900" pin="1"/><net_sink comp="1233" pin=4"/></net>

<net id="1906"><net_src comp="1900" pin="1"/><net_sink comp="1254" pin=5"/></net>

<net id="1907"><net_src comp="1900" pin="1"/><net_sink comp="1275" pin=6"/></net>

<net id="1908"><net_src comp="1900" pin="1"/><net_sink comp="1296" pin=7"/></net>

<net id="1909"><net_src comp="1900" pin="1"/><net_sink comp="1317" pin=1"/></net>

<net id="1910"><net_src comp="1900" pin="1"/><net_sink comp="1317" pin=2"/></net>

<net id="1911"><net_src comp="1900" pin="1"/><net_sink comp="1317" pin=8"/></net>

<net id="1915"><net_src comp="344" pin="4"/><net_sink comp="1912" pin=0"/></net>

<net id="1916"><net_src comp="1912" pin="1"/><net_sink comp="1336" pin=3"/></net>

<net id="1917"><net_src comp="1912" pin="1"/><net_sink comp="1357" pin=4"/></net>

<net id="1918"><net_src comp="1912" pin="1"/><net_sink comp="1378" pin=5"/></net>

<net id="1919"><net_src comp="1912" pin="1"/><net_sink comp="1399" pin=6"/></net>

<net id="1920"><net_src comp="1912" pin="1"/><net_sink comp="1420" pin=7"/></net>

<net id="1921"><net_src comp="1912" pin="1"/><net_sink comp="1441" pin=1"/></net>

<net id="1922"><net_src comp="1912" pin="1"/><net_sink comp="1441" pin=2"/></net>

<net id="1923"><net_src comp="1912" pin="1"/><net_sink comp="1441" pin=8"/></net>

<net id="1927"><net_src comp="354" pin="4"/><net_sink comp="1924" pin=0"/></net>

<net id="1928"><net_src comp="1924" pin="1"/><net_sink comp="1466" pin=4"/></net>

<net id="1929"><net_src comp="1924" pin="1"/><net_sink comp="1487" pin=5"/></net>

<net id="1930"><net_src comp="1924" pin="1"/><net_sink comp="1508" pin=6"/></net>

<net id="1931"><net_src comp="1924" pin="1"/><net_sink comp="1529" pin=7"/></net>

<net id="1932"><net_src comp="1924" pin="1"/><net_sink comp="1550" pin=1"/></net>

<net id="1933"><net_src comp="1924" pin="1"/><net_sink comp="1550" pin=2"/></net>

<net id="1934"><net_src comp="1924" pin="1"/><net_sink comp="1550" pin=3"/></net>

<net id="1935"><net_src comp="1924" pin="1"/><net_sink comp="1550" pin=8"/></net>

<net id="1939"><net_src comp="364" pin="4"/><net_sink comp="1936" pin=0"/></net>

<net id="1940"><net_src comp="1936" pin="1"/><net_sink comp="1568" pin=4"/></net>

<net id="1941"><net_src comp="1936" pin="1"/><net_sink comp="1589" pin=5"/></net>

<net id="1942"><net_src comp="1936" pin="1"/><net_sink comp="1610" pin=6"/></net>

<net id="1943"><net_src comp="1936" pin="1"/><net_sink comp="1631" pin=7"/></net>

<net id="1944"><net_src comp="1936" pin="1"/><net_sink comp="1652" pin=1"/></net>

<net id="1945"><net_src comp="1936" pin="1"/><net_sink comp="1652" pin=2"/></net>

<net id="1946"><net_src comp="1936" pin="1"/><net_sink comp="1652" pin=3"/></net>

<net id="1947"><net_src comp="1936" pin="1"/><net_sink comp="1652" pin=8"/></net>

<net id="1951"><net_src comp="374" pin="2"/><net_sink comp="1948" pin=0"/></net>

<net id="1952"><net_src comp="1948" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="1953"><net_src comp="1948" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="1957"><net_src comp="380" pin="2"/><net_sink comp="1954" pin=0"/></net>

<net id="1958"><net_src comp="1954" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="1959"><net_src comp="1954" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="1960"><net_src comp="1954" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="1964"><net_src comp="386" pin="2"/><net_sink comp="1961" pin=0"/></net>

<net id="1965"><net_src comp="1961" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="1966"><net_src comp="1961" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="1967"><net_src comp="1961" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="1968"><net_src comp="1961" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="1972"><net_src comp="392" pin="2"/><net_sink comp="1969" pin=0"/></net>

<net id="1973"><net_src comp="1969" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="1974"><net_src comp="1969" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="1975"><net_src comp="1969" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="1976"><net_src comp="1969" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="1977"><net_src comp="1969" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="1981"><net_src comp="398" pin="2"/><net_sink comp="1978" pin=0"/></net>

<net id="1982"><net_src comp="1978" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="1986"><net_src comp="404" pin="2"/><net_sink comp="1983" pin=0"/></net>

<net id="1987"><net_src comp="1983" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="1991"><net_src comp="410" pin="2"/><net_sink comp="1988" pin=0"/></net>

<net id="1995"><net_src comp="733" pin="3"/><net_sink comp="1992" pin=0"/></net>

<net id="1996"><net_src comp="1992" pin="1"/><net_sink comp="200" pin=17"/></net>

<net id="2000"><net_src comp="740" pin="10"/><net_sink comp="1997" pin=0"/></net>

<net id="2001"><net_src comp="1997" pin="1"/><net_sink comp="200" pin=25"/></net>

<net id="2005"><net_src comp="914" pin="10"/><net_sink comp="2002" pin=0"/></net>

<net id="2006"><net_src comp="2002" pin="1"/><net_sink comp="200" pin=18"/></net>

<net id="2010"><net_src comp="1060" pin="10"/><net_sink comp="2007" pin=0"/></net>

<net id="2011"><net_src comp="2007" pin="1"/><net_sink comp="200" pin=26"/></net>

<net id="2015"><net_src comp="1212" pin="10"/><net_sink comp="2012" pin=0"/></net>

<net id="2016"><net_src comp="2012" pin="1"/><net_sink comp="200" pin=19"/></net>

<net id="2020"><net_src comp="1336" pin="10"/><net_sink comp="2017" pin=0"/></net>

<net id="2021"><net_src comp="2017" pin="1"/><net_sink comp="200" pin=27"/></net>

<net id="2025"><net_src comp="1466" pin="10"/><net_sink comp="2022" pin=0"/></net>

<net id="2026"><net_src comp="2022" pin="1"/><net_sink comp="200" pin=20"/></net>

<net id="2030"><net_src comp="1487" pin="10"/><net_sink comp="2027" pin=0"/></net>

<net id="2031"><net_src comp="2027" pin="1"/><net_sink comp="200" pin=21"/></net>

<net id="2035"><net_src comp="1508" pin="10"/><net_sink comp="2032" pin=0"/></net>

<net id="2036"><net_src comp="2032" pin="1"/><net_sink comp="200" pin=22"/></net>

<net id="2040"><net_src comp="1529" pin="10"/><net_sink comp="2037" pin=0"/></net>

<net id="2041"><net_src comp="2037" pin="1"/><net_sink comp="200" pin=23"/></net>

<net id="2045"><net_src comp="1550" pin="10"/><net_sink comp="2042" pin=0"/></net>

<net id="2046"><net_src comp="2042" pin="1"/><net_sink comp="200" pin=24"/></net>

<net id="2050"><net_src comp="1568" pin="10"/><net_sink comp="2047" pin=0"/></net>

<net id="2051"><net_src comp="2047" pin="1"/><net_sink comp="200" pin=28"/></net>

<net id="2055"><net_src comp="1589" pin="10"/><net_sink comp="2052" pin=0"/></net>

<net id="2056"><net_src comp="2052" pin="1"/><net_sink comp="200" pin=29"/></net>

<net id="2060"><net_src comp="1610" pin="10"/><net_sink comp="2057" pin=0"/></net>

<net id="2061"><net_src comp="2057" pin="1"/><net_sink comp="200" pin=30"/></net>

<net id="2065"><net_src comp="1631" pin="10"/><net_sink comp="2062" pin=0"/></net>

<net id="2066"><net_src comp="2062" pin="1"/><net_sink comp="200" pin=31"/></net>

<net id="2070"><net_src comp="1652" pin="10"/><net_sink comp="2067" pin=0"/></net>

<net id="2071"><net_src comp="2067" pin="1"/><net_sink comp="200" pin=32"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_wideStreamOut_0_0_0_0_0_0 | {4 }
	Port: p_wideStreamOut_0_0_0_0_0_01 | {4 }
	Port: p_wideStreamOut_0_0_0_0_0_02 | {4 }
	Port: p_wideStreamOut_0_0_0_0_0_03 | {4 }
	Port: p_wideStreamOut_0_0_0_0_0_04 | {4 }
	Port: p_wideStreamOut_0_0_0_0_0_05 | {4 }
	Port: p_wideStreamOut_0_0_0_0_0_06 | {4 }
	Port: p_wideStreamOut_0_0_0_0_0_07 | {4 }
	Port: p_wideStreamOut_0_0_1_0_0_0 | {4 }
	Port: p_wideStreamOut_0_0_1_0_0_016 | {4 }
	Port: p_wideStreamOut_0_0_1_0_0_017 | {4 }
	Port: p_wideStreamOut_0_0_1_0_0_018 | {4 }
	Port: p_wideStreamOut_0_0_1_0_0_019 | {4 }
	Port: p_wideStreamOut_0_0_1_0_0_020 | {4 }
	Port: p_wideStreamOut_0_0_1_0_0_021 | {4 }
	Port: p_wideStreamOut_0_0_1_0_0_022 | {4 }
 - Input state : 
	Port: narrowToWideConverter<4u, 8u, 16u, complex<ap_fixed<32, 18, 5, 3, 0> > > : ssrWideStream4kernelOut | {2 }
  - Chain level:
	State 1
	State 2
		br_ln0 : 1
		trunc_ln113 : 1
		icmp_ln117 : 1
		icmp_ln117_7 : 1
		icmp_ln117_8 : 1
		icmp_ln117_9 : 1
		i : 1
		br_ln119 : 2
		wideWriteIndex : 1
		icmp_ln113 : 1
		br_ln113 : 2
	State 3
		select_ln117 : 1
		select_ln117_35 : 2
		select_ln117_36 : 3
		select_ln117_37 : 4
		select_ln117_38 : 5
		select_ln117_39 : 6
		select_ln117_40 : 7
		select_ln117_41 : 1
		select_ln117_42 : 2
		select_ln117_43 : 3
		select_ln117_44 : 4
		select_ln117_45 : 5
		select_ln117_46 : 6
		select_ln117_47 : 7
		select_ln117_48 : 1
		select_ln117_49 : 2
		select_ln117_50 : 3
		select_ln117_51 : 4
		select_ln117_52 : 5
		select_ln117_53 : 6
		select_ln117_54 : 1
		select_ln117_55 : 2
		select_ln117_56 : 3
		select_ln117_57 : 4
		select_ln117_58 : 5
		select_ln117_59 : 1
		select_ln117_60 : 2
		select_ln117_61 : 3
		select_ln117_62 : 4
		select_ln117_63 : 1
		select_ln117_64 : 2
		select_ln117_65 : 3
		select_ln117_66 : 1
		select_ln117_67 : 2
		select_ln117_68 : 1
		wideSample_superSample_M_imag_V_0_1 : 1
		wideSample_superSample_M_imag_V_1_1 : 1
		wideSample_superSample_M_imag_V_2_1 : 1
		wideSample_superSample_M_imag_V_3_1 : 1
		wideSample_superSample_M_imag_V_4_1 : 1
		wideSample_superSample_M_imag_V_5_1 : 1
		wideSample_superSample_M_imag_V_6_1 : 1
		wideSample_superSample_M_imag_V_7_1 : 1
		wideSample_superSample_M_real_V_1_2 : 3
		wideSample_superSample_M_real_V_2_2 : 4
		wideSample_superSample_M_real_V_3_2 : 5
		wideSample_superSample_M_real_V_4_2 : 6
		wideSample_superSample_M_real_V_5_2 : 7
		wideSample_superSample_M_real_V_6_2 : 8
		wideSample_superSample_M_real_V_7_2 : 8
		wideSample_superSample_M_imag_V_1_2 : 2
		wideSample_superSample_M_imag_V_2_2 : 2
		wideSample_superSample_M_imag_V_3_2 : 2
		wideSample_superSample_M_imag_V_4_2 : 2
		wideSample_superSample_M_imag_V_5_2 : 2
		wideSample_superSample_M_imag_V_6_2 : 2
		wideSample_superSample_M_imag_V_7_2 : 2
		wideSample_superSample_M_real_V_2_3 : 5
		wideSample_superSample_M_real_V_3_3 : 6
		wideSample_superSample_M_real_V_4_3 : 7
		wideSample_superSample_M_real_V_5_3 : 8
		wideSample_superSample_M_real_V_6_3 : 9
		wideSample_superSample_M_real_V_7_3 : 9
		wideSample_superSample_M_imag_V_2_3 : 3
		wideSample_superSample_M_imag_V_3_3 : 3
		wideSample_superSample_M_imag_V_4_3 : 3
		wideSample_superSample_M_imag_V_5_3 : 3
		wideSample_superSample_M_imag_V_6_3 : 3
		wideSample_superSample_M_imag_V_7_3 : 3
		wideSample_superSample_M_real_V_3_4 : 7
		wideSample_superSample_M_real_V_4_4 : 8
		wideSample_superSample_M_real_V_5_4 : 9
		wideSample_superSample_M_real_V_6_4 : 10
		wideSample_superSample_M_real_V_7_4 : 10
		wideSample_superSample_M_imag_V_3_4 : 4
		wideSample_superSample_M_imag_V_4_4 : 4
		wideSample_superSample_M_imag_V_5_4 : 4
		wideSample_superSample_M_imag_V_6_4 : 4
		wideSample_superSample_M_imag_V_7_4 : 4
		store_ln113 : 2
		store_ln113 : 4
		store_ln113 : 6
		store_ln113 : 8
		store_ln113 : 9
		store_ln113 : 10
		store_ln113 : 11
		store_ln113 : 11
		store_ln113 : 2
		store_ln113 : 3
		store_ln113 : 4
		store_ln113 : 5
		store_ln113 : 5
		store_ln113 : 5
		store_ln113 : 5
		store_ln113 : 5
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|
| Operation|               Functional Unit               |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|
|          |  wideSample_superSample_M_imag_V_0_1_fu_740 |    0    |    43   |
|          |  wideSample_superSample_M_imag_V_1_1_fu_761 |    0    |    43   |
|          |  wideSample_superSample_M_imag_V_2_1_fu_782 |    0    |    43   |
|          |  wideSample_superSample_M_imag_V_3_1_fu_803 |    0    |    43   |
|          |  wideSample_superSample_M_imag_V_4_1_fu_824 |    0    |    43   |
|          |  wideSample_superSample_M_imag_V_5_1_fu_845 |    0    |    43   |
|          |  wideSample_superSample_M_imag_V_6_1_fu_866 |    0    |    43   |
|          |  wideSample_superSample_M_imag_V_7_1_fu_887 |    0    |    43   |
|          |  wideSample_superSample_M_real_V_1_2_fu_914 |    0    |    43   |
|          |  wideSample_superSample_M_real_V_2_2_fu_935 |    0    |    43   |
|          |  wideSample_superSample_M_real_V_3_2_fu_956 |    0    |    43   |
|          |  wideSample_superSample_M_real_V_4_2_fu_977 |    0    |    43   |
|          |  wideSample_superSample_M_real_V_5_2_fu_998 |    0    |    43   |
|          | wideSample_superSample_M_real_V_6_2_fu_1019 |    0    |    43   |
|          | wideSample_superSample_M_real_V_7_2_fu_1040 |    0    |    43   |
|          | wideSample_superSample_M_imag_V_1_2_fu_1060 |    0    |    43   |
|          | wideSample_superSample_M_imag_V_2_2_fu_1081 |    0    |    43   |
|          | wideSample_superSample_M_imag_V_3_2_fu_1102 |    0    |    43   |
|          | wideSample_superSample_M_imag_V_4_2_fu_1123 |    0    |    43   |
|          | wideSample_superSample_M_imag_V_5_2_fu_1144 |    0    |    43   |
|          | wideSample_superSample_M_imag_V_6_2_fu_1165 |    0    |    43   |
|    mux   | wideSample_superSample_M_imag_V_7_2_fu_1186 |    0    |    43   |
|          | wideSample_superSample_M_real_V_2_3_fu_1212 |    0    |    43   |
|          | wideSample_superSample_M_real_V_3_3_fu_1233 |    0    |    43   |
|          | wideSample_superSample_M_real_V_4_3_fu_1254 |    0    |    43   |
|          | wideSample_superSample_M_real_V_5_3_fu_1275 |    0    |    43   |
|          | wideSample_superSample_M_real_V_6_3_fu_1296 |    0    |    43   |
|          | wideSample_superSample_M_real_V_7_3_fu_1317 |    0    |    43   |
|          | wideSample_superSample_M_imag_V_2_3_fu_1336 |    0    |    43   |
|          | wideSample_superSample_M_imag_V_3_3_fu_1357 |    0    |    43   |
|          | wideSample_superSample_M_imag_V_4_3_fu_1378 |    0    |    43   |
|          | wideSample_superSample_M_imag_V_5_3_fu_1399 |    0    |    43   |
|          | wideSample_superSample_M_imag_V_6_3_fu_1420 |    0    |    43   |
|          | wideSample_superSample_M_imag_V_7_3_fu_1441 |    0    |    43   |
|          | wideSample_superSample_M_real_V_3_4_fu_1466 |    0    |    43   |
|          | wideSample_superSample_M_real_V_4_4_fu_1487 |    0    |    43   |
|          | wideSample_superSample_M_real_V_5_4_fu_1508 |    0    |    43   |
|          | wideSample_superSample_M_real_V_6_4_fu_1529 |    0    |    43   |
|          | wideSample_superSample_M_real_V_7_4_fu_1550 |    0    |    43   |
|          | wideSample_superSample_M_imag_V_3_4_fu_1568 |    0    |    43   |
|          | wideSample_superSample_M_imag_V_4_4_fu_1589 |    0    |    43   |
|          | wideSample_superSample_M_imag_V_5_4_fu_1610 |    0    |    43   |
|          | wideSample_superSample_M_imag_V_6_4_fu_1631 |    0    |    43   |
|          | wideSample_superSample_M_imag_V_7_4_fu_1652 |    0    |    43   |
|----------|---------------------------------------------|---------|---------|
|          |             select_ln117_fu_464             |    0    |    32   |
|          |            select_ln117_35_fu_470           |    0    |    32   |
|          |            select_ln117_36_fu_477           |    0    |    32   |
|          |            select_ln117_37_fu_484           |    0    |    32   |
|          |            select_ln117_38_fu_497           |    0    |    32   |
|          |            select_ln117_39_fu_511           |    0    |    32   |
|          |            select_ln117_40_fu_525           |    0    |    32   |
|          |            select_ln117_41_fu_533           |    0    |    32   |
|          |            select_ln117_42_fu_539           |    0    |    32   |
|          |            select_ln117_43_fu_546           |    0    |    32   |
|          |            select_ln117_44_fu_553           |    0    |    32   |
|          |            select_ln117_45_fu_560           |    0    |    32   |
|          |            select_ln117_46_fu_568           |    0    |    32   |
|          |            select_ln117_47_fu_576           |    0    |    32   |
|          |            select_ln117_48_fu_584           |    0    |    32   |
|          |            select_ln117_49_fu_590           |    0    |    32   |
|          |            select_ln117_50_fu_597           |    0    |    32   |
|  select  |            select_ln117_51_fu_604           |    0    |    32   |
|          |            select_ln117_52_fu_612           |    0    |    32   |
|          |            select_ln117_53_fu_620           |    0    |    32   |
|          |            select_ln117_54_fu_628           |    0    |    32   |
|          |            select_ln117_55_fu_634           |    0    |    32   |
|          |            select_ln117_56_fu_641           |    0    |    32   |
|          |            select_ln117_57_fu_649           |    0    |    32   |
|          |            select_ln117_58_fu_657           |    0    |    32   |
|          |            select_ln117_59_fu_665           |    0    |    32   |
|          |            select_ln117_60_fu_671           |    0    |    32   |
|          |            select_ln117_61_fu_679           |    0    |    32   |
|          |            select_ln117_62_fu_687           |    0    |    32   |
|          |            select_ln117_63_fu_695           |    0    |    32   |
|          |            select_ln117_64_fu_702           |    0    |    32   |
|          |            select_ln117_65_fu_710           |    0    |    32   |
|          |            select_ln117_66_fu_718           |    0    |    32   |
|          |            select_ln117_67_fu_725           |    0    |    32   |
|          |            select_ln117_68_fu_733           |    0    |    32   |
|----------|---------------------------------------------|---------|---------|
|          |              icmp_ln117_fu_374              |    0    |    8    |
|          |             icmp_ln117_7_fu_380             |    0    |    8    |
|          |             icmp_ln117_8_fu_386             |    0    |    8    |
|   icmp   |             icmp_ln117_9_fu_392             |    0    |    8    |
|          |              icmp_ln113_fu_410              |    0    |    9    |
|          |             icmp_ln117_10_fu_491            |    0    |    8    |
|          |             icmp_ln117_11_fu_505            |    0    |    8    |
|          |             icmp_ln117_12_fu_519            |    0    |    8    |
|----------|---------------------------------------------|---------|---------|
|          |                   i_fu_398                  |    0    |    12   |
|    add   |               add_ln117_fu_908              |    0    |    10   |
|          |             add_ln117_3_fu_1206             |    0    |    10   |
|          |             add_ln117_4_fu_1460             |    0    |    10   |
|----------|---------------------------------------------|---------|---------|
|    xor   |            wideWriteIndex_fu_404            |    0    |    3    |
|----------|---------------------------------------------|---------|---------|
|   read   |   ssrWideStream4kernelOut_read_read_fu_194  |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   write  |           write_ln174_write_fu_200          |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   trunc  |              trunc_ln113_fu_296             |    0    |    0    |
|          |              trunc_ln145_fu_300             |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|          |             trunc_ln145_s_fu_304            |    0    |    0    |
|          |            trunc_ln145_63_fu_314            |    0    |    0    |
|          |            trunc_ln145_64_fu_324            |    0    |    0    |
|partselect|            trunc_ln145_65_fu_334            |    0    |    0    |
|          |            trunc_ln145_66_fu_344            |    0    |    0    |
|          |            trunc_ln145_67_fu_354            |    0    |    0    |
|          |            trunc_ln145_68_fu_364            |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|  return  |             return_ln123_fu_1750            |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   Total  |                                             |    0    |   3122  |
|----------|---------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------------------+--------+
|                                                 |   FF   |
+-------------------------------------------------+--------+
|                 do_init_reg_252                 |    1   |
|                   i17_reg_282                   |    5   |
|                    i_reg_1978                   |    5   |
|               icmp_ln113_reg_1988               |    1   |
|              icmp_ln117_7_reg_1954              |    1   |
|              icmp_ln117_8_reg_1961              |    1   |
|              icmp_ln117_9_reg_1969              |    1   |
|               icmp_ln117_reg_1948               |    1   |
|             select_ln117_68_reg_1992            |   32   |
|               trunc_ln113_reg_1848              |    1   |
|             trunc_ln145_63_reg_1876             |   32   |
|             trunc_ln145_64_reg_1888             |   32   |
|             trunc_ln145_65_reg_1900             |   32   |
|             trunc_ln145_66_reg_1912             |   32   |
|             trunc_ln145_67_reg_1924             |   32   |
|             trunc_ln145_68_reg_1936             |   32   |
|               trunc_ln145_reg_1852              |   32   |
|              trunc_ln145_s_reg_1864             |   32   |
| wideSample_superSample_M_imag_V_0_04168_reg_1794|   32   |
|   wideSample_superSample_M_imag_V_0_1_reg_1997  |   32   |
|  wideSample_superSample_M_imag_V_1_07_reg_1788  |   32   |
|   wideSample_superSample_M_imag_V_1_2_reg_2007  |   32   |
|  wideSample_superSample_M_imag_V_2_06_reg_1782  |   32   |
|   wideSample_superSample_M_imag_V_2_3_reg_2017  |   32   |
|  wideSample_superSample_M_imag_V_3_05_reg_1776  |   32   |
|   wideSample_superSample_M_imag_V_3_4_reg_2047  |   32   |
|  wideSample_superSample_M_imag_V_4_04_reg_1770  |   32   |
|   wideSample_superSample_M_imag_V_4_4_reg_2052  |   32   |
|  wideSample_superSample_M_imag_V_5_03_reg_1764  |   32   |
|   wideSample_superSample_M_imag_V_5_4_reg_2057  |   32   |
|  wideSample_superSample_M_imag_V_6_02_reg_1758  |   32   |
|   wideSample_superSample_M_imag_V_6_4_reg_2062  |   32   |
|  wideSample_superSample_M_imag_V_7_01_reg_1752  |   32   |
|   wideSample_superSample_M_imag_V_7_4_reg_2067  |   32   |
|wideSample_superSample_M_real_V_0_041516_reg_1842|   32   |
|  wideSample_superSample_M_real_V_1_015_reg_1836 |   32   |
|   wideSample_superSample_M_real_V_1_2_reg_2002  |   32   |
|  wideSample_superSample_M_real_V_2_014_reg_1830 |   32   |
|   wideSample_superSample_M_real_V_2_3_reg_2012  |   32   |
|  wideSample_superSample_M_real_V_3_013_reg_1824 |   32   |
|   wideSample_superSample_M_real_V_3_4_reg_2022  |   32   |
|  wideSample_superSample_M_real_V_4_012_reg_1818 |   32   |
|   wideSample_superSample_M_real_V_4_4_reg_2027  |   32   |
|  wideSample_superSample_M_real_V_5_011_reg_1812 |   32   |
|   wideSample_superSample_M_real_V_5_4_reg_2032  |   32   |
|  wideSample_superSample_M_real_V_6_010_reg_1806 |   32   |
|   wideSample_superSample_M_real_V_6_4_reg_2037  |   32   |
|  wideSample_superSample_M_real_V_7_09_reg_1800  |   32   |
|   wideSample_superSample_M_real_V_7_4_reg_2042  |   32   |
|             wideWriteIndex18_reg_267            |    3   |
|             wideWriteIndex_reg_1983             |    3   |
+-------------------------------------------------+--------+
|                      Total                      |  1303  |
+-------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
| wideWriteIndex18_reg_267 |  p0  |   2  |   3  |    6   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |    6   ||  0.387  ||    9    |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  3122  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |  1303  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  1303  |  3131  |
+-----------+--------+--------+--------+
