

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            1 # Does the approximator work as kernel based (default = 0)
-kernelId                               0 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                       50 # Error percentage (number of max flushed accesses)
-l1dApproximator                        1 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         0 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
--------------------------------------------------------------
L1D access stats (for 0'th SM) 
--	Kid = 0 || L1D Acc = 144673, -- Miss = 83448, rate = 0.5768, -- PendHits = 2218, rate = 0.0153-- ResFail = 135249, rate = 0.9349
Error Per = 50 || Flushes = 1668 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1387, -- Miss = 281, rate = 0.2026, -- PendHits = 85, rate = 0.0613-- ResFail = 105, rate = 0.0757
Error Per = 50 || Flushes = 5 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 124326, -- Miss = 81407, rate = 0.6548, -- PendHits = 2615, rate = 0.0210-- ResFail = 169223, rate = 1.3611
Error Per = 50 || Flushes = 1628 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 170, -- Miss = 97, rate = 0.5706, -- PendHits = 4, rate = 0.0235-- ResFail = 109, rate = 0.6412
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 122165, -- Miss = 81179, rate = 0.6645, -- PendHits = 2804, rate = 0.0230-- ResFail = 183800, rate = 1.5045
Error Per = 50 || Flushes = 1623 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 96, rate = 0.8000, -- PendHits = 0, rate = 0.0000-- ResFail = 103, rate = 0.8583
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 1'th SM) 
--	Kid = 0 || L1D Acc = 127698, -- Miss = 76127, rate = 0.5961, -- PendHits = 2190, rate = 0.0171-- ResFail = 117450, rate = 0.9197
Error Per = 50 || Flushes = 1522 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1372, -- Miss = 273, rate = 0.1990, -- PendHits = 342, rate = 0.2493-- ResFail = 111, rate = 0.0809
Error Per = 50 || Flushes = 5 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 110149, -- Miss = 73355, rate = 0.6660, -- PendHits = 2417, rate = 0.0219-- ResFail = 153227, rate = 1.3911
Error Per = 50 || Flushes = 1467 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 183, -- Miss = 104, rate = 0.5683, -- PendHits = 32, rate = 0.1749-- ResFail = 103, rate = 0.5628
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 107993, -- Miss = 73186, rate = 0.6777, -- PendHits = 2612, rate = 0.0242-- ResFail = 162431, rate = 1.5041
Error Per = 50 || Flushes = 1463 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 108, rate = 0.9000
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 2'th SM) 
--	Kid = 0 || L1D Acc = 127622, -- Miss = 74917, rate = 0.5870, -- PendHits = 2141, rate = 0.0168-- ResFail = 119551, rate = 0.9368
Error Per = 50 || Flushes = 1498 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1483, -- Miss = 279, rate = 0.1881, -- PendHits = 356, rate = 0.2401-- ResFail = 141, rate = 0.0951
Error Per = 50 || Flushes = 5 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 109909, -- Miss = 72849, rate = 0.6628, -- PendHits = 2484, rate = 0.0226-- ResFail = 142732, rate = 1.2986
Error Per = 50 || Flushes = 1456 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 171, -- Miss = 102, rate = 0.5965, -- PendHits = 30, rate = 0.1754-- ResFail = 109, rate = 0.6374
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 107432, -- Miss = 72588, rate = 0.6757, -- PendHits = 2520, rate = 0.0235-- ResFail = 161408, rate = 1.5024
Error Per = 50 || Flushes = 1451 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 109, rate = 0.9083
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 3'th SM) 
--	Kid = 0 || L1D Acc = 141730, -- Miss = 81727, rate = 0.5766, -- PendHits = 2323, rate = 0.0164-- ResFail = 137143, rate = 0.9676
Error Per = 50 || Flushes = 1634 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1517, -- Miss = 305, rate = 0.2011, -- PendHits = 382, rate = 0.2518-- ResFail = 170, rate = 0.1121
Error Per = 50 || Flushes = 6 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 122134, -- Miss = 80330, rate = 0.6577, -- PendHits = 2852, rate = 0.0234-- ResFail = 162461, rate = 1.3302
Error Per = 50 || Flushes = 1606 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 195, -- Miss = 103, rate = 0.5282, -- PendHits = 39, rate = 0.2000-- ResFail = 103, rate = 0.5282
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 118716, -- Miss = 79825, rate = 0.6724, -- PendHits = 2749, rate = 0.0232-- ResFail = 181005, rate = 1.5247
Error Per = 50 || Flushes = 1596 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 8, rate = 0.0667-- ResFail = 103, rate = 0.8583
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 4'th SM) 
--	Kid = 0 || L1D Acc = 128035, -- Miss = 75942, rate = 0.5931, -- PendHits = 2249, rate = 0.0176-- ResFail = 117095, rate = 0.9146
Error Per = 50 || Flushes = 1518 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1498, -- Miss = 304, rate = 0.2029, -- PendHits = 337, rate = 0.2250-- ResFail = 146, rate = 0.0975
Error Per = 50 || Flushes = 6 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 111881, -- Miss = 73161, rate = 0.6539, -- PendHits = 2614, rate = 0.0234-- ResFail = 139451, rate = 1.2464
Error Per = 50 || Flushes = 1463 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 194, -- Miss = 105, rate = 0.5412, -- PendHits = 35, rate = 0.1804-- ResFail = 103, rate = 0.5309
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 108905, -- Miss = 72860, rate = 0.6690, -- PendHits = 2514, rate = 0.0231-- ResFail = 157487, rate = 1.4461
Error Per = 50 || Flushes = 1457 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 108, rate = 0.9000
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 5'th SM) 
--	Kid = 0 || L1D Acc = 133486, -- Miss = 78305, rate = 0.5866, -- PendHits = 2304, rate = 0.0173-- ResFail = 136847, rate = 1.0252
Error Per = 50 || Flushes = 1566 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1536, -- Miss = 303, rate = 0.1973, -- PendHits = 357, rate = 0.2324-- ResFail = 177, rate = 0.1152
Error Per = 50 || Flushes = 6 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 115723, -- Miss = 77041, rate = 0.6657, -- PendHits = 2633, rate = 0.0228-- ResFail = 164914, rate = 1.4251
Error Per = 50 || Flushes = 1540 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 168, -- Miss = 103, rate = 0.6131, -- PendHits = 30, rate = 0.1786-- ResFail = 108, rate = 0.6429
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 113198, -- Miss = 76368, rate = 0.6746, -- PendHits = 2535, rate = 0.0224-- ResFail = 174429, rate = 1.5409
Error Per = 50 || Flushes = 1527 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 103, rate = 0.8583
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 6'th SM) 
--	Kid = 0 || L1D Acc = 133195, -- Miss = 77656, rate = 0.5830, -- PendHits = 2488, rate = 0.0187-- ResFail = 127970, rate = 0.9608
Error Per = 50 || Flushes = 1553 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1564, -- Miss = 320, rate = 0.2046, -- PendHits = 310, rate = 0.1982-- ResFail = 131, rate = 0.0838
Error Per = 50 || Flushes = 6 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 115435, -- Miss = 76806, rate = 0.6654, -- PendHits = 2588, rate = 0.0224-- ResFail = 160155, rate = 1.3874
Error Per = 50 || Flushes = 1536 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 185, -- Miss = 102, rate = 0.5514, -- PendHits = 36, rate = 0.1946-- ResFail = 108, rate = 0.5838
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 113159, -- Miss = 76746, rate = 0.6782, -- PendHits = 2814, rate = 0.0249-- ResFail = 170847, rate = 1.5098
Error Per = 50 || Flushes = 1534 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 22, rate = 0.1833-- ResFail = 103, rate = 0.8583
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 7'th SM) 
--	Kid = 0 || L1D Acc = 129779, -- Miss = 74110, rate = 0.5710, -- PendHits = 2172, rate = 0.0167-- ResFail = 118726, rate = 0.9148
Error Per = 50 || Flushes = 1482 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1572, -- Miss = 319, rate = 0.2029, -- PendHits = 357, rate = 0.2271-- ResFail = 170, rate = 0.1081
Error Per = 50 || Flushes = 6 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 111497, -- Miss = 73153, rate = 0.6561, -- PendHits = 2362, rate = 0.0212-- ResFail = 150109, rate = 1.3463
Error Per = 50 || Flushes = 1463 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 167, -- Miss = 102, rate = 0.6108, -- PendHits = 27, rate = 0.1617-- ResFail = 108, rate = 0.6467
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 109464, -- Miss = 72940, rate = 0.6663, -- PendHits = 2429, rate = 0.0222-- ResFail = 159829, rate = 1.4601
Error Per = 50 || Flushes = 1458 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 105, rate = 0.8750
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 8'th SM) 
--	Kid = 0 || L1D Acc = 138611, -- Miss = 80024, rate = 0.5773, -- PendHits = 2534, rate = 0.0183-- ResFail = 134922, rate = 0.9734
Error Per = 50 || Flushes = 1600 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1453, -- Miss = 327, rate = 0.2251, -- PendHits = 357, rate = 0.2457-- ResFail = 108, rate = 0.0743
Error Per = 50 || Flushes = 6 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 119672, -- Miss = 79832, rate = 0.6671, -- PendHits = 2667, rate = 0.0223-- ResFail = 169581, rate = 1.4170
Error Per = 50 || Flushes = 1596 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 169, -- Miss = 103, rate = 0.6095, -- PendHits = 31, rate = 0.1834-- ResFail = 103, rate = 0.6095
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 117632, -- Miss = 79563, rate = 0.6764, -- PendHits = 2639, rate = 0.0224-- ResFail = 179407, rate = 1.5252
Error Per = 50 || Flushes = 1591 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 105, rate = 0.8750
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 9'th SM) 
--	Kid = 0 || L1D Acc = 124030, -- Miss = 71436, rate = 0.5760, -- PendHits = 2206, rate = 0.0178-- ResFail = 122341, rate = 0.9864
Error Per = 50 || Flushes = 1428 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1498, -- Miss = 338, rate = 0.2256, -- PendHits = 372, rate = 0.2483-- ResFail = 221, rate = 0.1475
Error Per = 50 || Flushes = 6 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 107197, -- Miss = 70674, rate = 0.6593, -- PendHits = 2365, rate = 0.0221-- ResFail = 141996, rate = 1.3246
Error Per = 50 || Flushes = 1413 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 173, -- Miss = 107, rate = 0.6185, -- PendHits = 27, rate = 0.1561-- ResFail = 103, rate = 0.5954
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 105076, -- Miss = 70304, rate = 0.6691, -- PendHits = 2331, rate = 0.0222-- ResFail = 157218, rate = 1.4962
Error Per = 50 || Flushes = 1406 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 105, rate = 0.8750
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 10'th SM) 
--	Kid = 0 || L1D Acc = 138535, -- Miss = 77465, rate = 0.5592, -- PendHits = 2352, rate = 0.0170-- ResFail = 127478, rate = 0.9202
Error Per = 50 || Flushes = 1549 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1559, -- Miss = 344, rate = 0.2207, -- PendHits = 264, rate = 0.1693-- ResFail = 193, rate = 0.1238
Error Per = 50 || Flushes = 6 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 119624, -- Miss = 76569, rate = 0.6401, -- PendHits = 2549, rate = 0.0213-- ResFail = 149796, rate = 1.2522
Error Per = 50 || Flushes = 1531 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 178, -- Miss = 101, rate = 0.5674, -- PendHits = 23, rate = 0.1292-- ResFail = 108, rate = 0.6067
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 117267, -- Miss = 75856, rate = 0.6469, -- PendHits = 2771, rate = 0.0236-- ResFail = 162047, rate = 1.3819
Error Per = 50 || Flushes = 1517 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 93, rate = 0.7750
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 11'th SM) 
--	Kid = 0 || L1D Acc = 140266, -- Miss = 81656, rate = 0.5822, -- PendHits = 2559, rate = 0.0182-- ResFail = 145920, rate = 1.0403
Error Per = 50 || Flushes = 1633 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1537, -- Miss = 334, rate = 0.2173, -- PendHits = 365, rate = 0.2375-- ResFail = 187, rate = 0.1217
Error Per = 50 || Flushes = 6 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 122085, -- Miss = 81239, rate = 0.6654, -- PendHits = 2597, rate = 0.0213-- ResFail = 170385, rate = 1.3956
Error Per = 50 || Flushes = 1624 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 179, -- Miss = 107, rate = 0.5978, -- PendHits = 29, rate = 0.1620-- ResFail = 109, rate = 0.6089
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 119684, -- Miss = 81150, rate = 0.6780, -- PendHits = 2694, rate = 0.0225-- ResFail = 184257, rate = 1.5395
Error Per = 50 || Flushes = 1623 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 109, rate = 0.9083
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 12'th SM) 
--	Kid = 0 || L1D Acc = 132811, -- Miss = 75020, rate = 0.5649, -- PendHits = 2200, rate = 0.0166-- ResFail = 126811, rate = 0.9548
Error Per = 50 || Flushes = 1500 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1554, -- Miss = 348, rate = 0.2239, -- PendHits = 309, rate = 0.1988-- ResFail = 223, rate = 0.1435
Error Per = 50 || Flushes = 6 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 114661, -- Miss = 74264, rate = 0.6477, -- PendHits = 2407, rate = 0.0210-- ResFail = 151232, rate = 1.3189
Error Per = 50 || Flushes = 1485 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 173, -- Miss = 101, rate = 0.5838, -- PendHits = 30, rate = 0.1734-- ResFail = 97, rate = 0.5607
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 112264, -- Miss = 74341, rate = 0.6622, -- PendHits = 2605, rate = 0.0232-- ResFail = 161582, rate = 1.4393
Error Per = 50 || Flushes = 1486 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 108, rate = 0.9000
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 13'th SM) 
--	Kid = 0 || L1D Acc = 129047, -- Miss = 75077, rate = 0.5818, -- PendHits = 2345, rate = 0.0182-- ResFail = 138514, rate = 1.0734
Error Per = 50 || Flushes = 1501 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1534, -- Miss = 355, rate = 0.2314, -- PendHits = 277, rate = 0.1806-- ResFail = 206, rate = 0.1343
Error Per = 50 || Flushes = 7 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 112454, -- Miss = 74684, rate = 0.6641, -- PendHits = 2417, rate = 0.0215-- ResFail = 155669, rate = 1.3843
Error Per = 50 || Flushes = 1493 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 182, -- Miss = 103, rate = 0.5659, -- PendHits = 30, rate = 0.1648-- ResFail = 103, rate = 0.5659
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 109674, -- Miss = 74732, rate = 0.6814, -- PendHits = 2512, rate = 0.0229-- ResFail = 167984, rate = 1.5317
Error Per = 50 || Flushes = 1494 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 105, rate = 0.8750
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 14'th SM) 
--	Kid = 0 || L1D Acc = 140410, -- Miss = 81573, rate = 0.5810, -- PendHits = 2508, rate = 0.0179-- ResFail = 154400, rate = 1.0996
Error Per = 50 || Flushes = 1631 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1504, -- Miss = 344, rate = 0.2287, -- PendHits = 366, rate = 0.2434-- ResFail = 160, rate = 0.1064
Error Per = 50 || Flushes = 6 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 122665, -- Miss = 81519, rate = 0.6646, -- PendHits = 2679, rate = 0.0218-- ResFail = 178548, rate = 1.4556
Error Per = 50 || Flushes = 1630 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 181, -- Miss = 105, rate = 0.5801, -- PendHits = 36, rate = 0.1989-- ResFail = 105, rate = 0.5801
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 119728, -- Miss = 81249, rate = 0.6786, -- PendHits = 2828, rate = 0.0236-- ResFail = 190910, rate = 1.5945
Error Per = 50 || Flushes = 1624 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 103, rate = 0.8583
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 15'th SM) 
--	Kid = 0 || L1D Acc = 132775, -- Miss = 75463, rate = 0.5684, -- PendHits = 2385, rate = 0.0180-- ResFail = 130625, rate = 0.9838
Error Per = 50 || Flushes = 1509 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1495, -- Miss = 360, rate = 0.2408, -- PendHits = 328, rate = 0.2194-- ResFail = 219, rate = 0.1465
Error Per = 50 || Flushes = 7 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 115172, -- Miss = 74903, rate = 0.6504, -- PendHits = 2473, rate = 0.0215-- ResFail = 150866, rate = 1.3099
Error Per = 50 || Flushes = 1498 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 175, -- Miss = 103, rate = 0.5886, -- PendHits = 32, rate = 0.1829-- ResFail = 108, rate = 0.6171
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 112524, -- Miss = 74613, rate = 0.6631, -- PendHits = 2499, rate = 0.0222-- ResFail = 160591, rate = 1.4272
Error Per = 50 || Flushes = 1492 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 15, rate = 0.1250-- ResFail = 108, rate = 0.9000
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 16'th SM) 
--	Kid = 0 || L1D Acc = 138122, -- Miss = 77971, rate = 0.5645, -- PendHits = 2439, rate = 0.0177-- ResFail = 141950, rate = 1.0277
Error Per = 50 || Flushes = 1559 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1539, -- Miss = 350, rate = 0.2274, -- PendHits = 314, rate = 0.2040-- ResFail = 212, rate = 0.1378
Error Per = 50 || Flushes = 7 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 119693, -- Miss = 77626, rate = 0.6485, -- PendHits = 2625, rate = 0.0219-- ResFail = 160804, rate = 1.3435
Error Per = 50 || Flushes = 1552 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 176, -- Miss = 100, rate = 0.5682, -- PendHits = 32, rate = 0.1818-- ResFail = 103, rate = 0.5852
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 117075, -- Miss = 77503, rate = 0.6620, -- PendHits = 2642, rate = 0.0226-- ResFail = 169870, rate = 1.4510
Error Per = 50 || Flushes = 1550 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 103, rate = 0.8583
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 17'th SM) 
--	Kid = 0 || L1D Acc = 133458, -- Miss = 75248, rate = 0.5638, -- PendHits = 2448, rate = 0.0183-- ResFail = 137346, rate = 1.0291
Error Per = 50 || Flushes = 1504 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1593, -- Miss = 349, rate = 0.2191, -- PendHits = 262, rate = 0.1645-- ResFail = 167, rate = 0.1048
Error Per = 50 || Flushes = 6 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 114723, -- Miss = 75468, rate = 0.6578, -- PendHits = 2392, rate = 0.0209-- ResFail = 156561, rate = 1.3647
Error Per = 50 || Flushes = 1509 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 193, -- Miss = 108, rate = 0.5596, -- PendHits = 32, rate = 0.1658-- ResFail = 103, rate = 0.5337
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 112320, -- Miss = 75251, rate = 0.6700, -- PendHits = 2558, rate = 0.0228-- ResFail = 169071, rate = 1.5053
Error Per = 50 || Flushes = 1505 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 103, rate = 0.8583
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 18'th SM) 
--	Kid = 0 || L1D Acc = 143733, -- Miss = 83340, rate = 0.5798, -- PendHits = 2541, rate = 0.0177-- ResFail = 162414, rate = 1.1300
Error Per = 50 || Flushes = 1666 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1497, -- Miss = 350, rate = 0.2338, -- PendHits = 337, rate = 0.2251-- ResFail = 197, rate = 0.1316
Error Per = 50 || Flushes = 7 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 125317, -- Miss = 83533, rate = 0.6666, -- PendHits = 2724, rate = 0.0217-- ResFail = 177686, rate = 1.4179
Error Per = 50 || Flushes = 1670 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 184, -- Miss = 104, rate = 0.5652, -- PendHits = 34, rate = 0.1848-- ResFail = 105, rate = 0.5707
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 122512, -- Miss = 83769, rate = 0.6838, -- PendHits = 3072, rate = 0.0251-- ResFail = 194290, rate = 1.5859
Error Per = 50 || Flushes = 1675 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 22, rate = 0.1833-- ResFail = 105, rate = 0.8750
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 19'th SM) 
--	Kid = 0 || L1D Acc = 139281, -- Miss = 79750, rate = 0.5726, -- PendHits = 2466, rate = 0.0177-- ResFail = 150992, rate = 1.0841
Error Per = 50 || Flushes = 1595 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1512, -- Miss = 354, rate = 0.2341, -- PendHits = 300, rate = 0.1984-- ResFail = 241, rate = 0.1594
Error Per = 50 || Flushes = 7 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 121167, -- Miss = 79718, rate = 0.6579, -- PendHits = 2570, rate = 0.0212-- ResFail = 168049, rate = 1.3869
Error Per = 50 || Flushes = 1594 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 179, -- Miss = 104, rate = 0.5810, -- PendHits = 33, rate = 0.1844-- ResFail = 108, rate = 0.6034
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 117994, -- Miss = 79248, rate = 0.6716, -- PendHits = 2510, rate = 0.0213-- ResFail = 181005, rate = 1.5340
Error Per = 50 || Flushes = 1584 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 109, rate = 0.9083
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 20'th SM) 
--	Kid = 0 || L1D Acc = 133674, -- Miss = 76552, rate = 0.5727, -- PendHits = 2379, rate = 0.0178-- ResFail = 139101, rate = 1.0406
Error Per = 50 || Flushes = 1531 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1606, -- Miss = 386, rate = 0.2403, -- PendHits = 288, rate = 0.1793-- ResFail = 195, rate = 0.1214
Error Per = 50 || Flushes = 7 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 116614, -- Miss = 76254, rate = 0.6539, -- PendHits = 2592, rate = 0.0222-- ResFail = 156828, rate = 1.3448
Error Per = 50 || Flushes = 1525 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 164, -- Miss = 105, rate = 0.6402, -- PendHits = 23, rate = 0.1402-- ResFail = 103, rate = 0.6280
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 114048, -- Miss = 76757, rate = 0.6730, -- PendHits = 2565, rate = 0.0225-- ResFail = 174753, rate = 1.5323
Error Per = 50 || Flushes = 1535 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 109, rate = 0.9083
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 21'th SM) 
--	Kid = 0 || L1D Acc = 128936, -- Miss = 74420, rate = 0.5772, -- PendHits = 2464, rate = 0.0191-- ResFail = 142342, rate = 1.1040
Error Per = 50 || Flushes = 1488 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1543, -- Miss = 357, rate = 0.2314, -- PendHits = 319, rate = 0.2067-- ResFail = 205, rate = 0.1329
Error Per = 50 || Flushes = 7 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 113192, -- Miss = 74681, rate = 0.6598, -- PendHits = 2678, rate = 0.0237-- ResFail = 156468, rate = 1.3823
Error Per = 50 || Flushes = 1493 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 191, -- Miss = 106, rate = 0.5550, -- PendHits = 34, rate = 0.1780-- ResFail = 109, rate = 0.5707
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 110486, -- Miss = 74618, rate = 0.6754, -- PendHits = 2735, rate = 0.0248-- ResFail = 170836, rate = 1.5462
Error Per = 50 || Flushes = 1492 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 109, rate = 0.9083
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 22'th SM) 
--	Kid = 0 || L1D Acc = 135793, -- Miss = 77107, rate = 0.5678, -- PendHits = 2352, rate = 0.0173-- ResFail = 142375, rate = 1.0485
Error Per = 50 || Flushes = 1542 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1566, -- Miss = 359, rate = 0.2292, -- PendHits = 288, rate = 0.1839-- ResFail = 205, rate = 0.1309
Error Per = 50 || Flushes = 7 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 117750, -- Miss = 77457, rate = 0.6578, -- PendHits = 2532, rate = 0.0215-- ResFail = 153799, rate = 1.3061
Error Per = 50 || Flushes = 1549 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 180, -- Miss = 105, rate = 0.5833, -- PendHits = 29, rate = 0.1611-- ResFail = 103, rate = 0.5722
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 115261, -- Miss = 77300, rate = 0.6707, -- PendHits = 2685, rate = 0.0233-- ResFail = 170361, rate = 1.4780
Error Per = 50 || Flushes = 1546 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 108, rate = 0.9000
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 23'th SM) 
--	Kid = 0 || L1D Acc = 125459, -- Miss = 71861, rate = 0.5728, -- PendHits = 2356, rate = 0.0188-- ResFail = 140300, rate = 1.1183
Error Per = 50 || Flushes = 1437 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1530, -- Miss = 364, rate = 0.2379, -- PendHits = 335, rate = 0.2190-- ResFail = 154, rate = 0.1007
Error Per = 50 || Flushes = 7 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 109860, -- Miss = 71739, rate = 0.6530, -- PendHits = 2433, rate = 0.0221-- ResFail = 154530, rate = 1.4066
Error Per = 50 || Flushes = 1434 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 186, -- Miss = 105, rate = 0.5645, -- PendHits = 32, rate = 0.1720-- ResFail = 105, rate = 0.5645
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 107266, -- Miss = 71947, rate = 0.6707, -- PendHits = 2745, rate = 0.0256-- ResFail = 165848, rate = 1.5461
Error Per = 50 || Flushes = 1438 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 103, rate = 0.8583
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 24'th SM) 
--	Kid = 0 || L1D Acc = 131037, -- Miss = 73487, rate = 0.5608, -- PendHits = 2343, rate = 0.0179-- ResFail = 134045, rate = 1.0230
Error Per = 50 || Flushes = 1469 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1578, -- Miss = 374, rate = 0.2370, -- PendHits = 298, rate = 0.1888-- ResFail = 197, rate = 0.1248
Error Per = 50 || Flushes = 7 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 113431, -- Miss = 73612, rate = 0.6490, -- PendHits = 2585, rate = 0.0228-- ResFail = 153235, rate = 1.3509
Error Per = 50 || Flushes = 1472 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 171, -- Miss = 103, rate = 0.6023, -- PendHits = 29, rate = 0.1696-- ResFail = 93, rate = 0.5439
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 111309, -- Miss = 73282, rate = 0.6584, -- PendHits = 2499, rate = 0.0225-- ResFail = 160798, rate = 1.4446
Error Per = 50 || Flushes = 1465 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 93, rate = 0.7750
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 25'th SM) 
--	Kid = 0 || L1D Acc = 135210, -- Miss = 76304, rate = 0.5643, -- PendHits = 2414, rate = 0.0179-- ResFail = 135988, rate = 1.0058
Error Per = 50 || Flushes = 1526 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1598, -- Miss = 374, rate = 0.2340, -- PendHits = 295, rate = 0.1846-- ResFail = 203, rate = 0.1270
Error Per = 50 || Flushes = 7 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 117463, -- Miss = 76523, rate = 0.6515, -- PendHits = 2546, rate = 0.0217-- ResFail = 147982, rate = 1.2598
Error Per = 50 || Flushes = 1530 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 174, -- Miss = 106, rate = 0.6092, -- PendHits = 31, rate = 0.1782-- ResFail = 108, rate = 0.6207
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 114804, -- Miss = 76745, rate = 0.6685, -- PendHits = 2604, rate = 0.0227-- ResFail = 166195, rate = 1.4476
Error Per = 50 || Flushes = 1534 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 105, rate = 0.8750
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 26'th SM) 
--	Kid = 0 || L1D Acc = 140649, -- Miss = 78497, rate = 0.5581, -- PendHits = 2587, rate = 0.0184-- ResFail = 147493, rate = 1.0487
Error Per = 50 || Flushes = 1569 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1495, -- Miss = 357, rate = 0.2388, -- PendHits = 367, rate = 0.2455-- ResFail = 158, rate = 0.1057
Error Per = 50 || Flushes = 7 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 124687, -- Miss = 78447, rate = 0.6292, -- PendHits = 2611, rate = 0.0209-- ResFail = 159618, rate = 1.2801
Error Per = 50 || Flushes = 1568 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 171, -- Miss = 104, rate = 0.6082, -- PendHits = 29, rate = 0.1696-- ResFail = 105, rate = 0.6140
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 118764, -- Miss = 78602, rate = 0.6618, -- PendHits = 2715, rate = 0.0229-- ResFail = 173896, rate = 1.4642
Error Per = 50 || Flushes = 1572 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 22, rate = 0.1833-- ResFail = 109, rate = 0.9083
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 27'th SM) 
--	Kid = 0 || L1D Acc = 143576, -- Miss = 78702, rate = 0.5482, -- PendHits = 2405, rate = 0.0168-- ResFail = 150062, rate = 1.0452
Error Per = 50 || Flushes = 1574 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1588, -- Miss = 364, rate = 0.2292, -- PendHits = 318, rate = 0.2003-- ResFail = 208, rate = 0.1310
Error Per = 50 || Flushes = 7 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 122616, -- Miss = 78876, rate = 0.6433, -- PendHits = 2437, rate = 0.0199-- ResFail = 158831, rate = 1.2954
Error Per = 50 || Flushes = 1577 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 175, -- Miss = 104, rate = 0.5943, -- PendHits = 30, rate = 0.1714-- ResFail = 105, rate = 0.6000
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 120070, -- Miss = 78760, rate = 0.6560, -- PendHits = 2636, rate = 0.0220-- ResFail = 170799, rate = 1.4225
Error Per = 50 || Flushes = 1575 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 9, rate = 0.0750-- ResFail = 103, rate = 0.8583
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 28'th SM) 
--	Kid = 0 || L1D Acc = 142634, -- Miss = 77443, rate = 0.5429, -- PendHits = 2427, rate = 0.0170-- ResFail = 138889, rate = 0.9737
Error Per = 50 || Flushes = 1548 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1589, -- Miss = 375, rate = 0.2360, -- PendHits = 270, rate = 0.1699-- ResFail = 206, rate = 0.1296
Error Per = 50 || Flushes = 7 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 121935, -- Miss = 77761, rate = 0.6377, -- PendHits = 2523, rate = 0.0207-- ResFail = 158102, rate = 1.2966
Error Per = 50 || Flushes = 1555 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 172, -- Miss = 102, rate = 0.5930, -- PendHits = 30, rate = 0.1744-- ResFail = 109, rate = 0.6337
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 119243, -- Miss = 77714, rate = 0.6517, -- PendHits = 2522, rate = 0.0212-- ResFail = 160523, rate = 1.3462
Error Per = 50 || Flushes = 1554 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 105, rate = 0.8750
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 29'th SM) 
--	Kid = 0 || L1D Acc = 108881, -- Miss = 60448, rate = 0.5552, -- PendHits = 1972, rate = 0.0181-- ResFail = 86641, rate = 0.7957
Error Per = 50 || Flushes = 1208 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1340, -- Miss = 323, rate = 0.2410, -- PendHits = 328, rate = 0.2448-- ResFail = 169, rate = 0.1261
Error Per = 50 || Flushes = 6 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 95984, -- Miss = 60315, rate = 0.6284, -- PendHits = 1924, rate = 0.0200-- ResFail = 92540, rate = 0.9641
Error Per = 50 || Flushes = 1206 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 143, -- Miss = 84, rate = 0.5874, -- PendHits = 25, rate = 0.1748-- ResFail = 84, rate = 0.5874
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 93701, -- Miss = 60678, rate = 0.6476, -- PendHits = 2244, rate = 0.0239-- ResFail = 115060, rate = 1.2279
Error Per = 50 || Flushes = 1213 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 99, -- Miss = 80, rate = 0.8081, -- PendHits = 19, rate = 0.1919-- ResFail = 84, rate = 0.8485
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
d846cbd643945699eb52f738a05d6191  /home/pars/Documents/expSetups/a1/cc_base_L1D_50__socFBBerkeley13
Extracting PTX file and ptxas options    1: cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx -arch=sm_75
Parallel calisiyor
self exe links to: /home/pars/Documents/expSetups/a1/cc_base_L1D_50__socFBBerkeley13
self exe links to: /home/pars/Documents/expSetups/a1/cc_base_L1D_50__socFBBerkeley13
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a1/cc_base_L1D_50__socFBBerkeley13
Running md5sum using "md5sum /home/pars/Documents/expSetups/a1/cc_base_L1D_50__socFBBerkeley13 "
self exe links to: /home/pars/Documents/expSetups/a1/cc_base_L1D_50__socFBBerkeley13
Extracting specific PTX file named cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z8shortcutiPi : hostFun 0x0x558fe31e104a, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z4hookiPKmPKiPiPb'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z8shortcutiPi'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z8shortcutiPi' : regs=12, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z4hookiPKmPKiPiPb' : regs=18, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: __cudaRegisterFunction _Z4hookiPKmPKiPiPb : hostFun 0x0x558fe31e0ecf, fat_cubin_handle = 1
Connected Component by Xuhao Chen
Reading (.mtx) input file ../../gardenia/datasets/socfb-Berkeley13.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 22900 |E| 1704838
This graph is symmetrized
Launching CUDA CC solver (90 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed5ffc10c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed5ffc100..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed5ffc0f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed5ffc0f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed5ffc0e8..

GPGPU-Sim PTX: cudaLaunch for 0x0x558fe31e0ecf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding dominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding postdominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: reconvergence points for _Z4hookiPKmPKiPiPb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:42) @%p1 bra $L__BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:201) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0b8 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:53) @%p2 bra $L__BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:201) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:59) @%p3 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:97) not.b32 %r33, %r3;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x130 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:75) @%p4 bra $L__BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:90) add.s32 %r57, %r57, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x170 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:84) @%p5 bra $L__BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:90) add.s32 %r57, %r57, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1a8 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:94) @%p6 bra $L__BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:97) not.b32 %r33, %r3;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1c8 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:100) @%p7 bra $L__BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:201) ret;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x210 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:114) @%p8 bra $L__BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:129) ld.global.u32 %r41, [%rd42+4];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x250 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:123) @%p9 bra $L__BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:129) ld.global.u32 %r41, [%rd42+4];
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x290 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:136) @%p10 bra $L__BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:151) ld.global.u32 %r46, [%rd42+8];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2d0 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:145) @%p11 bra $L__BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:151) ld.global.u32 %r46, [%rd42+8];
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x310 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:158) @%p12 bra $L__BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:173) ld.global.u32 %r51, [%rd42+12];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x350 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:167) @%p13 bra $L__BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:173) ld.global.u32 %r51, [%rd42+12];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x390 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:180) @%p14 bra $L__BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:195) add.s32 %r57, %r57, 4;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x3d0 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:189) @%p15 bra $L__BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:195) add.s32 %r57, %r57, 4;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x400 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:198) @%p16 bra $L__BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:201) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z4hookiPKmPKiPiPb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4hookiPKmPKiPiPb'.
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Simulation cycle for kernel 0 is = 315000
Simulation cycle for kernel 0 is = 320000
Simulation cycle for kernel 0 is = 325000
Simulation cycle for kernel 0 is = 330000
Simulation cycle for kernel 0 is = 335000
Simulation cycle for kernel 0 is = 340000
Simulation cycle for kernel 0 is = 345000
Simulation cycle for kernel 0 is = 350000
Simulation cycle for kernel 0 is = 355000
Simulation cycle for kernel 0 is = 360000
Simulation cycle for kernel 0 is = 365000
Simulation cycle for kernel 0 is = 370000
Simulation cycle for kernel 0 is = 375000
Simulation cycle for kernel 0 is = 380000
Simulation cycle for kernel 0 is = 385000
Simulation cycle for kernel 0 is = 390000
Simulation cycle for kernel 0 is = 395000
Simulation cycle for kernel 0 is = 400000
Simulation cycle for kernel 0 is = 405000
Simulation cycle for kernel 0 is = 410000
Simulation cycle for kernel 0 is = 415000
Simulation cycle for kernel 0 is = 420000
Simulation cycle for kernel 0 is = 425000
Simulation cycle for kernel 0 is = 430000
Simulation cycle for kernel 0 is = 435000
Simulation cycle for kernel 0 is = 440000
Simulation cycle for kernel 0 is = 445000
Simulation cycle for kernel 0 is = 450000
Simulation cycle for kernel 0 is = 455000
Simulation cycle for kernel 0 is = 460000
Simulation cycle for kernel 0 is = 465000
Simulation cycle for kernel 0 is = 470000
Simulation cycle for kernel 0 is = 475000
Simulation cycle for kernel 0 is = 480000
Simulation cycle for kernel 0 is = 485000
Simulation cycle for kernel 0 is = 490000
Simulation cycle for kernel 0 is = 495000
Simulation cycle for kernel 0 is = 500000
Simulation cycle for kernel 0 is = 505000
Simulation cycle for kernel 0 is = 510000
Simulation cycle for kernel 0 is = 515000
Simulation cycle for kernel 0 is = 520000
Simulation cycle for kernel 0 is = 525000
Simulation cycle for kernel 0 is = 530000
Simulation cycle for kernel 0 is = 535000
Simulation cycle for kernel 0 is = 540000
Simulation cycle for kernel 0 is = 545000
Simulation cycle for kernel 0 is = 550000
Simulation cycle for kernel 0 is = 555000
Simulation cycle for kernel 0 is = 560000
Simulation cycle for kernel 0 is = 565000
Simulation cycle for kernel 0 is = 570000
Simulation cycle for kernel 0 is = 575000
Simulation cycle for kernel 0 is = 580000
Simulation cycle for kernel 0 is = 585000
Simulation cycle for kernel 0 is = 590000
Simulation cycle for kernel 0 is = 595000
Simulation cycle for kernel 0 is = 600000
Simulation cycle for kernel 0 is = 605000
Simulation cycle for kernel 0 is = 610000
Simulation cycle for kernel 0 is = 615000
Simulation cycle for kernel 0 is = 620000
Simulation cycle for kernel 0 is = 625000
Simulation cycle for kernel 0 is = 630000
Simulation cycle for kernel 0 is = 635000
Simulation cycle for kernel 0 is = 640000
Simulation cycle for kernel 0 is = 645000
Simulation cycle for kernel 0 is = 650000
Simulation cycle for kernel 0 is = 655000
Simulation cycle for kernel 0 is = 660000
Simulation cycle for kernel 0 is = 665000
Simulation cycle for kernel 0 is = 670000
Simulation cycle for kernel 0 is = 675000
Simulation cycle for kernel 0 is = 680000
Simulation cycle for kernel 0 is = 685000
Simulation cycle for kernel 0 is = 690000
Simulation cycle for kernel 0 is = 695000
Simulation cycle for kernel 0 is = 700000
Simulation cycle for kernel 0 is = 705000
Simulation cycle for kernel 0 is = 710000
Simulation cycle for kernel 0 is = 715000
Simulation cycle for kernel 0 is = 720000
Simulation cycle for kernel 0 is = 725000
Simulation cycle for kernel 0 is = 730000
Simulation cycle for kernel 0 is = 735000
Simulation cycle for kernel 0 is = 740000
Simulation cycle for kernel 0 is = 745000
Simulation cycle for kernel 0 is = 750000
Simulation cycle for kernel 0 is = 755000
Simulation cycle for kernel 0 is = 760000
Simulation cycle for kernel 0 is = 765000
Simulation cycle for kernel 0 is = 770000
Simulation cycle for kernel 0 is = 775000
Simulation cycle for kernel 0 is = 780000
Simulation cycle for kernel 0 is = 785000
Simulation cycle for kernel 0 is = 790000
Simulation cycle for kernel 0 is = 795000
Simulation cycle for kernel 0 is = 800000
Simulation cycle for kernel 0 is = 805000
Simulation cycle for kernel 0 is = 810000
Simulation cycle for kernel 0 is = 815000
Simulation cycle for kernel 0 is = 820000
Simulation cycle for kernel 0 is = 825000
Simulation cycle for kernel 0 is = 830000
Simulation cycle for kernel 0 is = 835000
Simulation cycle for kernel 0 is = 840000
Simulation cycle for kernel 0 is = 845000
Simulation cycle for kernel 0 is = 850000
Simulation cycle for kernel 0 is = 855000
Simulation cycle for kernel 0 is = 860000
Simulation cycle for kernel 0 is = 865000
Simulation cycle for kernel 0 is = 870000
Simulation cycle for kernel 0 is = 875000
Simulation cycle for kernel 0 is = 880000
Simulation cycle for kernel 0 is = 885000
Simulation cycle for kernel 0 is = 890000
Simulation cycle for kernel 0 is = 895000
Simulation cycle for kernel 0 is = 900000
Simulation cycle for kernel 0 is = 905000
Simulation cycle for kernel 0 is = 910000
Simulation cycle for kernel 0 is = 915000
Simulation cycle for kernel 0 is = 920000
Simulation cycle for kernel 0 is = 925000
Simulation cycle for kernel 0 is = 930000
Simulation cycle for kernel 0 is = 935000
Simulation cycle for kernel 0 is = 940000
Simulation cycle for kernel 0 is = 945000
Simulation cycle for kernel 0 is = 950000
Simulation cycle for kernel 0 is = 955000
Simulation cycle for kernel 0 is = 960000
Simulation cycle for kernel 0 is = 965000
Simulation cycle for kernel 0 is = 970000
Simulation cycle for kernel 0 is = 975000
Simulation cycle for kernel 0 is = 980000
Simulation cycle for kernel 0 is = 985000
Simulation cycle for kernel 0 is = 990000
Simulation cycle for kernel 0 is = 995000
Simulation cycle for kernel 0 is = 1000000
Simulation cycle for kernel 0 is = 1005000
Simulation cycle for kernel 0 is = 1010000
Simulation cycle for kernel 0 is = 1015000
Simulation cycle for kernel 0 is = 1020000
Simulation cycle for kernel 0 is = 1025000
Simulation cycle for kernel 0 is = 1030000
Simulation cycle for kernel 0 is = 1035000
Simulation cycle for kernel 0 is = 1040000
Simulation cycle for kernel 0 is = 1045000
Simulation cycle for kernel 0 is = 1050000
Simulation cycle for kernel 0 is = 1055000
Simulation cycle for kernel 0 is = 1060000
Simulation cycle for kernel 0 is = 1065000
Simulation cycle for kernel 0 is = 1070000
Simulation cycle for kernel 0 is = 1075000
Simulation cycle for kernel 0 is = 1080000
Simulation cycle for kernel 0 is = 1085000
Simulation cycle for kernel 0 is = 1090000
Simulation cycle for kernel 0 is = 1095000
Simulation cycle for kernel 0 is = 1100000
Simulation cycle for kernel 0 is = 1105000
Simulation cycle for kernel 0 is = 1110000
Simulation cycle for kernel 0 is = 1115000
Simulation cycle for kernel 0 is = 1120000
Simulation cycle for kernel 0 is = 1125000
Simulation cycle for kernel 0 is = 1130000
Simulation cycle for kernel 0 is = 1135000
Simulation cycle for kernel 0 is = 1140000
Simulation cycle for kernel 0 is = 1145000
Simulation cycle for kernel 0 is = 1150000
Simulation cycle for kernel 0 is = 1155000
Simulation cycle for kernel 0 is = 1160000
Simulation cycle for kernel 0 is = 1165000
Simulation cycle for kernel 0 is = 1170000
Simulation cycle for kernel 0 is = 1175000
Simulation cycle for kernel 0 is = 1180000
Simulation cycle for kernel 0 is = 1185000
Simulation cycle for kernel 0 is = 1190000
Simulation cycle for kernel 0 is = 1195000
Simulation cycle for kernel 0 is = 1200000
Simulation cycle for kernel 0 is = 1205000
Simulation cycle for kernel 0 is = 1210000
Simulation cycle for kernel 0 is = 1215000
Simulation cycle for kernel 0 is = 1220000
Simulation cycle for kernel 0 is = 1225000
Simulation cycle for kernel 0 is = 1230000
Simulation cycle for kernel 0 is = 1235000
Simulation cycle for kernel 0 is = 1240000
Destroy streams for kernel 1: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 1 
gpu_sim_cycle = 1244708
gpu_sim_insn = 24747890
gpu_ipc =      19.8825
gpu_tot_sim_cycle = 1244708
gpu_tot_sim_insn = 24747890
gpu_tot_ipc =      19.8825
gpu_tot_issued_cta = 90
gpu_occupancy = 39.8202% 
gpu_tot_occupancy = 39.8202% 
max_total_param_size = 0
gpu_stall_dramfull = 17401
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.3892
partiton_level_parallism_total  =       1.3892
partiton_level_parallism_util =       9.5018
partiton_level_parallism_util_total  =       9.5018
L2_BW  =      60.6820 GB/Sec
L2_BW_total  =      60.6820 GB/Sec
gpu_total_sim_rate=7456

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 124606, Miss = 63997, Miss_rate = 0.514, Pending_hits = 1024, Reservation_fails = 77098
	L1D_cache_core[1]: Access = 109804, Miss = 59510, Miss_rate = 0.542, Pending_hits = 1069, Reservation_fails = 67153
	L1D_cache_core[2]: Access = 109587, Miss = 58467, Miss_rate = 0.534, Pending_hits = 1016, Reservation_fails = 66332
	L1D_cache_core[3]: Access = 119955, Miss = 61643, Miss_rate = 0.514, Pending_hits = 1032, Reservation_fails = 76016
	L1D_cache_core[4]: Access = 105847, Miss = 56334, Miss_rate = 0.532, Pending_hits = 928, Reservation_fails = 65056
	L1D_cache_core[5]: Access = 112716, Miss = 58837, Miss_rate = 0.522, Pending_hits = 1019, Reservation_fails = 77452
	L1D_cache_core[6]: Access = 113169, Miss = 61421, Miss_rate = 0.543, Pending_hits = 1158, Reservation_fails = 70802
	L1D_cache_core[7]: Access = 109980, Miss = 56423, Miss_rate = 0.513, Pending_hits = 1028, Reservation_fails = 65680
	L1D_cache_core[8]: Access = 116474, Miss = 60991, Miss_rate = 0.524, Pending_hits = 1078, Reservation_fails = 74509
	L1D_cache_core[9]: Access = 104250, Miss = 54397, Miss_rate = 0.522, Pending_hits = 990, Reservation_fails = 69301
	L1D_cache_core[10]: Access = 115615, Miss = 55996, Miss_rate = 0.484, Pending_hits = 1029, Reservation_fails = 74707
	L1D_cache_core[11]: Access = 118562, Miss = 62126, Miss_rate = 0.524, Pending_hits = 1247, Reservation_fails = 83104
	L1D_cache_core[12]: Access = 110684, Miss = 55100, Miss_rate = 0.498, Pending_hits = 871, Reservation_fails = 72727
	L1D_cache_core[13]: Access = 107394, Miss = 56959, Miss_rate = 0.530, Pending_hits = 1056, Reservation_fails = 78929
	L1D_cache_core[14]: Access = 114482, Miss = 58877, Miss_rate = 0.514, Pending_hits = 1004, Reservation_fails = 78633
	L1D_cache_core[15]: Access = 113138, Miss = 56383, Miss_rate = 0.498, Pending_hits = 1091, Reservation_fails = 78576
	L1D_cache_core[16]: Access = 115886, Miss = 58135, Miss_rate = 0.502, Pending_hits = 1071, Reservation_fails = 81908
	L1D_cache_core[17]: Access = 111912, Miss = 55149, Miss_rate = 0.493, Pending_hits = 956, Reservation_fails = 73656
	L1D_cache_core[18]: Access = 119018, Miss = 61682, Miss_rate = 0.518, Pending_hits = 1072, Reservation_fails = 85473
	L1D_cache_core[19]: Access = 114571, Miss = 57223, Miss_rate = 0.499, Pending_hits = 1033, Reservation_fails = 84329
	L1D_cache_core[20]: Access = 112597, Miss = 57080, Miss_rate = 0.507, Pending_hits = 1100, Reservation_fails = 82166
	L1D_cache_core[21]: Access = 107351, Miss = 55644, Miss_rate = 0.518, Pending_hits = 1083, Reservation_fails = 81759
	L1D_cache_core[22]: Access = 113317, Miss = 57957, Miss_rate = 0.511, Pending_hits = 1061, Reservation_fails = 78104
	L1D_cache_core[23]: Access = 105068, Miss = 53621, Miss_rate = 0.510, Pending_hits = 1043, Reservation_fails = 80419
	L1D_cache_core[24]: Access = 109731, Miss = 54158, Miss_rate = 0.494, Pending_hits = 1007, Reservation_fails = 78404
	L1D_cache_core[25]: Access = 109873, Miss = 53295, Miss_rate = 0.485, Pending_hits = 884, Reservation_fails = 73020
	L1D_cache_core[26]: Access = 119068, Miss = 59688, Miss_rate = 0.501, Pending_hits = 1133, Reservation_fails = 91097
	L1D_cache_core[27]: Access = 122928, Miss = 57448, Miss_rate = 0.467, Pending_hits = 1032, Reservation_fails = 89924
	L1D_cache_core[28]: Access = 120449, Miss = 55754, Miss_rate = 0.463, Pending_hits = 1018, Reservation_fails = 75681
	L1D_cache_core[29]: Access = 91423, Miss = 44568, Miss_rate = 0.487, Pending_hits = 911, Reservation_fails = 38701
	L1D_total_cache_accesses = 3379455
	L1D_total_cache_misses = 1718863
	L1D_total_cache_miss_rate = 0.5086
	L1D_total_cache_pending_hits = 31044
	L1D_total_cache_reservation_fails = 2270716
	L1D_cache_data_port_util = 0.157
	L1D_cache_fill_port_util = 0.165
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1619214
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31044
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1441937
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2270409
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 276887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 31044
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10334
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 307
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3369082
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10373

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 301423
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1968986
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 307
ctas_completed 90, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
4328, 7306, 3996, 5854, 2394, 5396, 10974, 1916, 5142, 4362, 9158, 4486, 5686, 3524, 7182, 5866, 7782, 2982, 18042, 4606, 5926, 3404, 3282, 3882, 
gpgpu_n_tot_thrd_icount = 110526272
gpgpu_n_tot_w_icount = 3453946
gpgpu_n_stall_shd_mem = 1330678
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1718824
gpgpu_n_mem_write_global = 10373
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5173033
gpgpu_n_store_insn = 46612
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 115200
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1253776
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 76902
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:47926	W0_Idle:10686326	W0_Scoreboard:27438990	W1:1057884	W2:382216	W3:248714	W4:185090	W5:148477	W6:116160	W7:106112	W8:98224	W9:85149	W10:74594	W11:70632	W12:61101	W13:62977	W14:59470	W15:49791	W16:52183	W17:49246	W18:45266	W19:41734	W20:43476	W21:43087	W22:43103	W23:40289	W24:39920	W25:37234	W26:36942	W27:37154	W28:35062	W29:29261	W30:25807	W31:17184	W32:30407
single_issue_nums: WS0:905637	WS1:848867	WS2:859023	WS3:840419	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13750592 {8:1718824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 414920 {40:10373,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 68752960 {40:1718824,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 82984 {8:10373,}
maxmflatency = 3096 
max_icnt2mem_latency = 1489 
maxmrqlatency = 812 
max_icnt2sh_latency = 77 
averagemflatency = 416 
avg_icnt2mem_latency = 190 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 4 
mrq_lat_table:182269 	2895 	5783 	12033 	13624 	7392 	4837 	5497 	3007 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	337039 	1038563 	342816 	9949 	830 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	471110 	153907 	513414 	580815 	9878 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	928534 	534731 	227656 	36518 	1654 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	326 	877 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        48        48         5         4         8         8         5         4         4         3 
dram[1]:        64        64        62        64        52        56        48        49         5         5         7         5         5         5         5         4 
dram[2]:        64        64        61        60        56        50        50        48         3         5         5         5         4         5         6         4 
dram[3]:        64        64        57        60        56        56        49        48         5         4         8         6         4         5         4         4 
dram[4]:        64        64        64        64        64        64        48        49         5         6         4         5         8         8         8         8 
dram[5]:        64        64        55        64        64        64        48        49         4         4         4         4         6         4         5         7 
dram[6]:        64        64        55        60        64        61        48        49         5         7         5         5         4         4         8         7 
dram[7]:        64        64        56        64        64        64        49        47         4         4         8         7         6         5         6         7 
dram[8]:        64        64        64        64        64        64        44        44         6         5         5         4         8         8         5         4 
dram[9]:        64        64        64        64        64        64        44        44         5         6         5         7         8         5         4         4 
dram[10]:        64        64        58        64        64        64        44        44         7         8         8         8         4         4         4         6 
dram[11]:        64        64        58        58        64        64        44        44         5         8         8         8         5         7         7         6 
maximum service time to same row:
dram[0]:     38409     38815     30006     30868     49168     48762     75447     78695     49985     46350    155354    150864     50947     60610      6605      8322 
dram[1]:     79368     78760     28586     27737     48201     95225     80321    113919     44850     42345    150183    148998     56143     50865     15200     15755 
dram[2]:     85699     85514     34671     32521     91669     91282    117875    120432     18668     34319    147540    114663     45789     57308     83015     82608 
dram[3]:    105190     99761     35637     57915     91271     89171    121940    123602     35683     35874    120831    118393     61930     68020     80254     78224 
dram[4]:     96394     96829     60208     61365     87299     86252    128068    132332     41948     13677    116425    116425     70862    118718     78020     79847 
dram[5]:     98455     94187     60262     63728     84585    142782    187774    191784     13801     18228    116425    116426    116162    144945     80862     85118 
dram[6]:     89524     85871     95759     23841    142581     14300    195809    201379     17410     21795    116425    116426    146321    142975     82080     75484 
dram[7]:     81001     78551     24529     27547     17535     20366    201782    205436     25965     26997    116425    116426    145123    154387     71304     72825 
dram[8]:     73270    100301     48031     57725     18124     21097    208278    211323     30056     27093    116426    116426    195151    194383     21842     17782 
dram[9]:    101710    103354    116940    116548     22405     35809    236687     53276     33602     32191    116426    116425    191017    190845     15635     19244 
dram[10]:    104184    104587     23383     29520     53161     52840     66186     68794     33394     32359    116426     56840    162986    164408     28377     37877 
dram[11]:     39092     39221     29520     29317     51198     49980     70794     73012     40789     70705    159667    160448     56979     53190     32227     52240 
average row accesses per activate:
dram[0]:  1.174330  1.167653  1.163826  1.186879  1.198643  1.186408  1.142056  1.134525  1.099462  1.123721  1.150284  1.111538  1.138298  1.120301  1.101291  1.084211 
dram[1]:  1.174793  1.167273  1.168269  1.176584  1.173996  1.188501  1.154594  1.176524  1.122980  1.117438  1.133090  1.132861  1.150874  1.120690  1.106814  1.135346 
dram[2]:  1.148282  1.154135  1.182702  1.173004  1.200768  1.172316  1.174528  1.166820  1.102902  1.103896  1.100177  1.113422  1.100368  1.103291  1.133460  1.135266 
dram[3]:  1.164449  1.182674  1.218310  1.191939  1.191552  1.199074  1.170192  1.184529  1.102262  1.087642  1.118596  1.112199  1.084404  1.156900  1.118812  1.121043 
dram[4]:  1.208720  1.182962  1.177520  1.184484  1.182960  1.189214  1.150132  1.178537  1.096996  1.102113  1.121683  1.126825  1.131849  1.125448  1.107143  1.099909 
dram[5]:  1.176763  1.174797  1.162537  1.195272  1.191205  1.185259  1.150339  1.173658  1.113449  1.101382  1.132827  1.129310  1.104265  1.112176  1.106936  1.137097 
dram[6]:  1.156434  1.161765  1.191290  1.190390  1.171667  1.187822  1.171603  1.153981  1.122878  1.114148  1.129925  1.140981  1.128631  1.124120  1.141623  1.139108 
dram[7]:  1.162369  1.183333  1.187441  1.181727  1.181373  1.159319  1.151260  1.165703  1.107076  1.103416  1.142992  1.143281  1.106742  1.106280  1.118562  1.132874 
dram[8]:  1.175393  1.166968  1.178928  1.159447  1.167286  1.182073  1.161572  1.159963  1.120870  1.138241  1.142610  1.153915  1.128748  1.104745  1.117486  1.088909 
dram[9]:  1.202652  1.206446  1.180664  1.168599  1.187970  1.184575  1.140526  1.151361  1.114828  1.127258  1.132407  1.131064  1.109551  1.116341  1.128134  1.116135 
dram[10]:  1.174364  1.173499  1.178227  1.166667  1.179035  1.190107  1.185849  1.150558  1.119005  1.133271  1.151762  1.122807  1.084556  1.107649  1.128302  1.116908 
dram[11]:  1.167925  1.188477  1.156220  1.168972  1.219512  1.192067  1.149171  1.148607  1.141509  1.116683  1.110193  1.119186  1.116214  1.130965  1.154224  1.126888 
average row locality = 237436/206980 = 1.147145
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1226      1184      1229      1194      1237      1222      1222      1206      1227      1208      1217      1156      1175      1190      1109      1132 
dram[1]:      1276      1282      1215      1226      1228      1261      1307      1293      1251      1256      1243      1279      1250      1233      1200      1166 
dram[2]:      1268      1227      1217      1234      1250      1245      1245      1266      1254      1275      1241      1178      1194      1205      1189      1174 
dram[3]:      1222      1254      1211      1242      1213      1295      1217      1271      1218      1241      1179      1249      1181      1222      1130      1203 
dram[4]:      1301      1220      1320      1252      1319      1301      1310      1208      1278      1252      1226      1235      1320      1255      1269      1211 
dram[5]:      1185      1156      1173      1163      1246      1190      1186      1203      1217      1195      1194      1179      1164      1160      1148      1128 
dram[6]:      1374      1340      1395      1313      1406      1385      1345      1319      1389      1386      1348      1303      1359      1277      1320      1298 
dram[7]:      1217      1136      1267      1177      1205      1157      1233      1210      1189      1163      1207      1157      1179      1142      1148      1151 
dram[8]:      1344      1292      1298      1258      1256      1266      1330      1240      1289      1268      1322      1282      1279      1231      1226      1187 
dram[9]:      1270      1380      1209      1310      1264      1367      1258      1354      1233      1373      1223      1329      1183      1254      1213      1257 
dram[10]:      1244      1230      1223      1225      1271      1227      1257      1238      1260      1216      1275      1216      1255      1171      1196      1153 
dram[11]:      1236      1217      1199      1183      1200      1142      1248      1113      1210      1158      1209      1155      1188      1111      1174      1119 
total dram reads = 237333
bank skew: 1406/1109 = 1.27
chip skew: 21557/18862 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         6         8         0         4 
dram[1]:         4         6         0         0         0         0         0         0         0         0         0         0         4         8         6         0 
dram[2]:         8         4         0         0         0         0         0         0         0         0         0         0         4         8         0         4 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         4         8         0         4 
dram[4]:         8         7         0         0         0         0         0         0         0         0         0         0         8         4         8         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         4         0         4         0 
dram[6]:         4         7         0         0         0         0         0         0         0         0         0         0         4         0         8        16 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        11        11        11         0 
dram[8]:        11         4         0         0         0         0         0         0         0         0         0         0         4         9         4         4 
dram[9]:         0        18         0         0         0         0         0         0         0         0         0         0         8         9         7         5 
dram[10]:         8         4         0         0         0         0         0         0         0         0         0         0         8         8         0        12 
dram[11]:         8         0         0         0         0         0         0         0         0         0         0         0         9        12         4         0 
total dram writes = 380
min_bank_accesses = 0!
chip skew: 47/8 = 5.88
average mf latency per bank:
dram[0]:       3137      3169      1969      2138      1949      2031      2104      2065      2047      2223      2167      2298      4601      4589      6804      6671
dram[1]:       3099      2918      2178      2168      2084      2018      1854      1971      2211      2167      2182      2034      4660      4559      6203      6196
dram[2]:       2869      3194      2109      2065      2059      2067      2117      1995      2126      1889      2093      2229      4816      4633      6182      6400
dram[3]:       3135      3111      2164      2223      2038      1896      2170      2103      2104      2148      2172      2101      4616      4721      6817      6447
dram[4]:       3046      3143      2138      2165      1931      1860      2000      2158      2041      2067      2156      2190      4248      4480      6039      6505
dram[5]:       3935      3151      2127      2161      1995      2164      2154      1994      2177      2189      2150      2134      4920      4918      6632      6735
dram[6]:       2493      2599      1943      1963      1907      2027      1751      1929      1983      2051      1944      2124      4239      4574      5754      5943
dram[7]:       3099      3224      2044      2034      2227      2185      2040      1995      2358      2226      2271      2159      4773      4823      6389      6387
dram[8]:       2688      2873      1879      2058      2053      2081      1983      2264      1916      2184      2019      2115      4625      4683      6381      6378
dram[9]:       2924      2697      2117      1820      2054      1943      2079      1895      2301      2093      2138      2095      4868      4797      5843      5783
dram[10]:       2917      3088      1922      1877      2006      1990      1978      1966      2240      2286      2203      2222      4768      4755      6062      6225
dram[11]:       2861      2918      1940      2018      2163      2160      2100      2253      2365      2287      2215      2159      4840      4999      6269      6713
maximum mf latency per bank:
dram[0]:       2458      2108      2512      2422      2502      2428      2368      2004      2619      2390      2133      2295      2700      2763      2120      2473
dram[1]:       2040      2258      2013      2412      2454      2207      2061      2486      2042      2147      2217      2379      2281      2380      2451      2311
dram[2]:       2337      2424      2347      2210      2441      2161      2307      1948      2201      2179      2899      2330      2358      2279      2500      2374
dram[3]:       2129      2508      2444      2536      2583      2793      2906      2437      2369      2655      2450      2468      2041      2690      2503      2423
dram[4]:       2373      2499      2083      2279      2440      2753      2269      2475      2402      2182      2370      2634      2107      2672      2035      2221
dram[5]:       2155      2183      1950      1939      2453      2397      2086      2152      2367      2139      2225      2416      1936      2302      2380      2733
dram[6]:       2211      2572      2281      2415      2717      2273      2311      2364      2476      2507      2420      2667      2718      3096      2915      2688
dram[7]:       1939      2286      2043      1962      2140      2385      2047      2247      2325      1974      2081      2113      2107      2087      1864      2405
dram[8]:       2583      2243      2284      2448      2283      2693      2587      2151      2498      2421      2642      2289      2249      2405      2293      2149
dram[9]:       2183      2178      1630      1982      2151      2311      2224      2681      2516      2057      2100      2748      2701      2359      1933      2515
dram[10]:       2046      2119      1879      1963      1956      2509      2076      2118      2079      1962      2437      2263      2172      2284      2058      1946
dram[11]:       2114      2238      2151      2007      2440      2334      2434      2424      2248      2263      2239      2147      2179      2363      2442      1698

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3192013 n_nop=3141259 n_act=16764 n_pre=16748 n_ref_event=4572360550251980812 n_req=19139 n_rd=19134 n_rd_L2_A=0 n_write=0 n_wr_bk=18 bw_util=0.024
n_activity=465649 dram_eff=0.1645
bk0: 1226a 3124563i bk1: 1184a 3126521i bk2: 1229a 3123488i bk3: 1194a 3126606i bk4: 1237a 3124167i bk5: 1222a 3125125i bk6: 1222a 3122830i bk7: 1206a 3122796i bk8: 1227a 3121283i bk9: 1208a 3122264i bk10: 1217a 3124066i bk11: 1156a 3124743i bk12: 1175a 3124436i bk13: 1190a 3124048i bk14: 1109a 3128531i bk15: 1132a 3124868i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.124615
Row_Buffer_Locality_read = 0.124647
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.762965
Bank_Level_Parallism_Col = 1.707977
Bank_Level_Parallism_Ready = 1.083407
write_to_read_ratio_blp_rw_average = 0.000617
GrpLevelPara = 1.349811 

BW Util details:
bwutil = 0.024000 
total_CMD = 3192013 
util_bw = 76608 
Wasted_Col = 237917 
Wasted_Row = 86531 
Idle = 2790957 

BW Util Bottlenecks: 
RCDc_limit = 328718 
RCDWRc_limit = 47 
WTRc_limit = 207 
RTWc_limit = 131 
CCDLc_limit = 9107 
rwq = 0 
CCDLc_limit_alone = 9089 
WTRc_limit_alone = 191 
RTWc_limit_alone = 129 

Commands details: 
total_CMD = 3192013 
n_nop = 3141259 
Read = 19134 
Write = 0 
L2_Alloc = 0 
L2_WB = 18 
n_act = 16764 
n_pre = 16748 
n_ref = 4572360550251980812 
n_req = 19139 
total_req = 19152 

Dual Bus Interface Util: 
issued_total_row = 33512 
issued_total_col = 19152 
Row_Bus_Util =  0.010499 
CoL_Bus_Util = 0.006000 
Either_Row_CoL_Bus_Util = 0.015900 
Issued_on_Two_Bus_Simul_Util = 0.000598 
issued_two_Eff = 0.037633 
queue_avg = 0.208000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.208
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3192013 n_nop=3139460 n_act=17386 n_pre=17370 n_ref_event=0 n_req=19974 n_rd=19966 n_rd_L2_A=0 n_write=0 n_wr_bk=28 bw_util=0.02506
n_activity=465706 dram_eff=0.1717
bk0: 1276a 3122826i bk1: 1282a 3120460i bk2: 1215a 3123371i bk3: 1226a 3121959i bk4: 1228a 3123396i bk5: 1261a 3122460i bk6: 1307a 3117704i bk7: 1293a 3119287i bk8: 1251a 3119628i bk9: 1256a 3116618i bk10: 1243a 3121121i bk11: 1279a 3117791i bk12: 1250a 3119790i bk13: 1233a 3118375i bk14: 1200a 3120926i bk15: 1166a 3125581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130219
Row_Buffer_Locality_read = 0.130221
Row_Buffer_Locality_write = 0.125000
Bank_Level_Parallism = 2.908451
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.079753
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025055 
total_CMD = 3192013 
util_bw = 79976 
Wasted_Col = 238483 
Wasted_Row = 83194 
Idle = 2790360 

BW Util Bottlenecks: 
RCDc_limit = 335289 
RCDWRc_limit = 67 
WTRc_limit = 591 
RTWc_limit = 221 
CCDLc_limit = 10217 
rwq = 0 
CCDLc_limit_alone = 10173 
WTRc_limit_alone = 557 
RTWc_limit_alone = 211 

Commands details: 
total_CMD = 3192013 
n_nop = 3139460 
Read = 19966 
Write = 0 
L2_Alloc = 0 
L2_WB = 28 
n_act = 17386 
n_pre = 17370 
n_ref = 0 
n_req = 19974 
total_req = 19994 

Dual Bus Interface Util: 
issued_total_row = 34756 
issued_total_col = 19994 
Row_Bus_Util =  0.010888 
CoL_Bus_Util = 0.006264 
Either_Row_CoL_Bus_Util = 0.016464 
Issued_on_Two_Bus_Simul_Util = 0.000688 
issued_two_Eff = 0.041805 
queue_avg = 0.214402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.214402
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3192013 n_nop=3140046 n_act=17253 n_pre=17237 n_ref_event=0 n_req=19669 n_rd=19662 n_rd_L2_A=0 n_write=0 n_wr_bk=28 bw_util=0.02467
n_activity=460134 dram_eff=0.1712
bk0: 1268a 3119139i bk1: 1227a 3121520i bk2: 1217a 3123286i bk3: 1234a 3122395i bk4: 1250a 3123307i bk5: 1245a 3122957i bk6: 1245a 3122092i bk7: 1266a 3120279i bk8: 1254a 3116556i bk9: 1275a 3116160i bk10: 1241a 3117803i bk11: 1178a 3122436i bk12: 1194a 3119985i bk13: 1205a 3120691i bk14: 1189a 3123975i bk15: 1174a 3123584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.123443
Row_Buffer_Locality_read = 0.123487
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.938431
Bank_Level_Parallism_Col = 1.486184
Bank_Level_Parallism_Ready = 1.071489
write_to_read_ratio_blp_rw_average = 0.000864
GrpLevelPara = 1.381594 

BW Util details:
bwutil = 0.024674 
total_CMD = 3192013 
util_bw = 78760 
Wasted_Col = 235236 
Wasted_Row = 81855 
Idle = 2796162 

BW Util Bottlenecks: 
RCDc_limit = 332449 
RCDWRc_limit = 65 
WTRc_limit = 487 
RTWc_limit = 286 
CCDLc_limit = 10111 
rwq = 0 
CCDLc_limit_alone = 10065 
WTRc_limit_alone = 459 
RTWc_limit_alone = 268 

Commands details: 
total_CMD = 3192013 
n_nop = 3140046 
Read = 19662 
Write = 0 
L2_Alloc = 0 
L2_WB = 28 
n_act = 17253 
n_pre = 17237 
n_ref = 0 
n_req = 19669 
total_req = 19690 

Dual Bus Interface Util: 
issued_total_row = 34490 
issued_total_col = 19690 
Row_Bus_Util =  0.010805 
CoL_Bus_Util = 0.006169 
Either_Row_CoL_Bus_Util = 0.016280 
Issued_on_Two_Bus_Simul_Util = 0.000693 
issued_two_Eff = 0.042585 
queue_avg = 0.207365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.207365
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3192013 n_nop=3140624 n_act=17028 n_pre=17012 n_ref_event=0 n_req=19557 n_rd=19548 n_rd_L2_A=0 n_write=0 n_wr_bk=35 bw_util=0.02454
n_activity=463910 dram_eff=0.1689
bk0: 1222a 3122861i bk1: 1254a 3121133i bk2: 1211a 3126080i bk3: 1242a 3123142i bk4: 1213a 3125119i bk5: 1295a 3120678i bk6: 1217a 3122458i bk7: 1271a 3120509i bk8: 1218a 3120281i bk9: 1241a 3118295i bk10: 1179a 3123102i bk11: 1249a 3119303i bk12: 1181a 3121179i bk13: 1222a 3122197i bk14: 1130a 3125601i bk15: 1203a 3119840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129928
Row_Buffer_Locality_read = 0.129937
Row_Buffer_Locality_write = 0.111111
Bank_Level_Parallism = 2.875902
Bank_Level_Parallism_Col = 1.479723
Bank_Level_Parallism_Ready = 1.099564
write_to_read_ratio_blp_rw_average = 0.001053
GrpLevelPara = 1.370127 

BW Util details:
bwutil = 0.024540 
total_CMD = 3192013 
util_bw = 78332 
Wasted_Col = 236107 
Wasted_Row = 84551 
Idle = 2793023 

BW Util Bottlenecks: 
RCDc_limit = 329797 
RCDWRc_limit = 84 
WTRc_limit = 599 
RTWc_limit = 299 
CCDLc_limit = 9939 
rwq = 0 
CCDLc_limit_alone = 9886 
WTRc_limit_alone = 558 
RTWc_limit_alone = 287 

Commands details: 
total_CMD = 3192013 
n_nop = 3140624 
Read = 19548 
Write = 0 
L2_Alloc = 0 
L2_WB = 35 
n_act = 17028 
n_pre = 17012 
n_ref = 0 
n_req = 19557 
total_req = 19583 

Dual Bus Interface Util: 
issued_total_row = 34040 
issued_total_col = 19583 
Row_Bus_Util =  0.010664 
CoL_Bus_Util = 0.006135 
Either_Row_CoL_Bus_Util = 0.016099 
Issued_on_Two_Bus_Simul_Util = 0.000700 
issued_two_Eff = 0.043472 
queue_avg = 0.220387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.220387
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3192013 n_nop=3138794 n_act=17696 n_pre=17680 n_ref_event=0 n_req=20286 n_rd=20277 n_rd_L2_A=0 n_write=0 n_wr_bk=35 bw_util=0.02545
n_activity=465888 dram_eff=0.1744
bk0: 1301a 3118259i bk1: 1220a 3123014i bk2: 1320a 3116467i bk3: 1252a 3121591i bk4: 1319a 3118357i bk5: 1301a 3119420i bk6: 1310a 3115262i bk7: 1208a 3124080i bk8: 1278a 3116558i bk9: 1252a 3117330i bk10: 1226a 3121161i bk11: 1235a 3121371i bk12: 1320a 3114824i bk13: 1255a 3119392i bk14: 1269a 3115766i bk15: 1211a 3118897i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128217
Row_Buffer_Locality_read = 0.128273
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.985415
Bank_Level_Parallism_Col = 1.504466
Bank_Level_Parallism_Ready = 1.085484
write_to_read_ratio_blp_rw_average = 0.000732
GrpLevelPara = 1.395458 

BW Util details:
bwutil = 0.025454 
total_CMD = 3192013 
util_bw = 81248 
Wasted_Col = 238063 
Wasted_Row = 81972 
Idle = 2790730 

BW Util Bottlenecks: 
RCDc_limit = 338650 
RCDWRc_limit = 86 
WTRc_limit = 702 
RTWc_limit = 234 
CCDLc_limit = 10800 
rwq = 0 
CCDLc_limit_alone = 10768 
WTRc_limit_alone = 678 
RTWc_limit_alone = 226 

Commands details: 
total_CMD = 3192013 
n_nop = 3138794 
Read = 20277 
Write = 0 
L2_Alloc = 0 
L2_WB = 35 
n_act = 17696 
n_pre = 17680 
n_ref = 0 
n_req = 20286 
total_req = 20312 

Dual Bus Interface Util: 
issued_total_row = 35376 
issued_total_col = 20312 
Row_Bus_Util =  0.011083 
CoL_Bus_Util = 0.006363 
Either_Row_CoL_Bus_Util = 0.016673 
Issued_on_Two_Bus_Simul_Util = 0.000773 
issued_two_Eff = 0.046393 
queue_avg = 0.217640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.21764
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3192013 n_nop=3142247 n_act=16496 n_pre=16480 n_ref_event=0 n_req=18889 n_rd=18887 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.02368
n_activity=466088 dram_eff=0.1622
bk0: 1185a 3127016i bk1: 1156a 3128710i bk2: 1173a 3126109i bk3: 1163a 3129503i bk4: 1246a 3123541i bk5: 1190a 3126357i bk6: 1186a 3125183i bk7: 1203a 3125314i bk8: 1217a 3122827i bk9: 1195a 3122837i bk10: 1194a 3123740i bk11: 1179a 3125049i bk12: 1164a 3124215i bk13: 1160a 3123797i bk14: 1148a 3124301i bk15: 1128a 3127145i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127376
Row_Buffer_Locality_read = 0.127389
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.742885
Bank_Level_Parallism_Col = 1.456004
Bank_Level_Parallism_Ready = 1.092956
write_to_read_ratio_blp_rw_average = 0.000183
GrpLevelPara = 1.352815 

BW Util details:
bwutil = 0.023678 
total_CMD = 3192013 
util_bw = 75580 
Wasted_Col = 233696 
Wasted_Row = 89216 
Idle = 2793521 

BW Util Bottlenecks: 
RCDc_limit = 322813 
RCDWRc_limit = 21 
WTRc_limit = 112 
RTWc_limit = 57 
CCDLc_limit = 9127 
rwq = 0 
CCDLc_limit_alone = 9125 
WTRc_limit_alone = 110 
RTWc_limit_alone = 57 

Commands details: 
total_CMD = 3192013 
n_nop = 3142247 
Read = 18887 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 16496 
n_pre = 16480 
n_ref = 0 
n_req = 18889 
total_req = 18895 

Dual Bus Interface Util: 
issued_total_row = 32976 
issued_total_col = 18895 
Row_Bus_Util =  0.010331 
CoL_Bus_Util = 0.005919 
Either_Row_CoL_Bus_Util = 0.015591 
Issued_on_Two_Bus_Simul_Util = 0.000659 
issued_two_Eff = 0.042298 
queue_avg = 0.204166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.204166
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3192013 n_nop=3136672 n_act=18746 n_pre=18730 n_ref_event=0 n_req=21568 n_rd=21557 n_rd_L2_A=0 n_write=0 n_wr_bk=39 bw_util=0.02706
n_activity=462562 dram_eff=0.1868
bk0: 1374a 3106027i bk1: 1340a 3108849i bk2: 1395a 3103823i bk3: 1313a 3111364i bk4: 1406a 3101289i bk5: 1385a 3103413i bk6: 1345a 3108117i bk7: 1319a 3108869i bk8: 1389a 3100518i bk9: 1386a 3100954i bk10: 1348a 3104183i bk11: 1303a 3108796i bk12: 1359a 3099637i bk13: 1277a 3108582i bk14: 1320a 3106848i bk15: 1298a 3107883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131398
Row_Buffer_Locality_read = 0.131465
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.550187
Bank_Level_Parallism_Col = 1.566909
Bank_Level_Parallism_Ready = 1.082007
write_to_read_ratio_blp_rw_average = 0.001082
GrpLevelPara = 1.451255 

BW Util details:
bwutil = 0.027063 
total_CMD = 3192013 
util_bw = 86384 
Wasted_Col = 236739 
Wasted_Row = 75758 
Idle = 2793132 

BW Util Bottlenecks: 
RCDc_limit = 347950 
RCDWRc_limit = 95 
WTRc_limit = 942 
RTWc_limit = 426 
CCDLc_limit = 12486 
rwq = 0 
CCDLc_limit_alone = 12400 
WTRc_limit_alone = 880 
RTWc_limit_alone = 402 

Commands details: 
total_CMD = 3192013 
n_nop = 3136672 
Read = 21557 
Write = 0 
L2_Alloc = 0 
L2_WB = 39 
n_act = 18746 
n_pre = 18730 
n_ref = 0 
n_req = 21568 
total_req = 21596 

Dual Bus Interface Util: 
issued_total_row = 37476 
issued_total_col = 21596 
Row_Bus_Util =  0.011741 
CoL_Bus_Util = 0.006766 
Either_Row_CoL_Bus_Util = 0.017337 
Issued_on_Two_Bus_Simul_Util = 0.001169 
issued_two_Eff = 0.067418 
queue_avg = 0.314268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.314268
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3192013 n_nop=3142027 n_act=16552 n_pre=16536 n_ref_event=0 n_req=18947 n_rd=18938 n_rd_L2_A=0 n_write=0 n_wr_bk=33 bw_util=0.02377
n_activity=458304 dram_eff=0.1656
bk0: 1217a 3124611i bk1: 1136a 3129332i bk2: 1267a 3122946i bk3: 1177a 3128973i bk4: 1205a 3124937i bk5: 1157a 3127453i bk6: 1233a 3122402i bk7: 1210a 3123705i bk8: 1189a 3122274i bk9: 1163a 3124914i bk10: 1207a 3123841i bk11: 1157a 3126047i bk12: 1179a 3123285i bk13: 1142a 3125939i bk14: 1148a 3125151i bk15: 1151a 3126685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126986
Row_Buffer_Locality_read = 0.127046
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.784935
Bank_Level_Parallism_Col = 1.465320
Bank_Level_Parallism_Ready = 1.091703
write_to_read_ratio_blp_rw_average = 0.000775
GrpLevelPara = 1.359008 

BW Util details:
bwutil = 0.023773 
total_CMD = 3192013 
util_bw = 75884 
Wasted_Col = 232233 
Wasted_Row = 85272 
Idle = 2798624 

BW Util Bottlenecks: 
RCDc_limit = 322383 
RCDWRc_limit = 83 
WTRc_limit = 555 
RTWc_limit = 195 
CCDLc_limit = 9609 
rwq = 0 
CCDLc_limit_alone = 9573 
WTRc_limit_alone = 529 
RTWc_limit_alone = 185 

Commands details: 
total_CMD = 3192013 
n_nop = 3142027 
Read = 18938 
Write = 0 
L2_Alloc = 0 
L2_WB = 33 
n_act = 16552 
n_pre = 16536 
n_ref = 0 
n_req = 18947 
total_req = 18971 

Dual Bus Interface Util: 
issued_total_row = 33088 
issued_total_col = 18971 
Row_Bus_Util =  0.010366 
CoL_Bus_Util = 0.005943 
Either_Row_CoL_Bus_Util = 0.015660 
Issued_on_Two_Bus_Simul_Util = 0.000649 
issued_two_Eff = 0.041472 
queue_avg = 0.188894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.188894
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3192013 n_nop=3138893 n_act=17786 n_pre=17770 n_ref_event=0 n_req=20378 n_rd=20368 n_rd_L2_A=0 n_write=0 n_wr_bk=36 bw_util=0.02557
n_activity=457321 dram_eff=0.1785
bk0: 1344a 3114634i bk1: 1292a 3117942i bk2: 1298a 3118804i bk3: 1258a 3118746i bk4: 1256a 3118974i bk5: 1266a 3119844i bk6: 1330a 3113548i bk7: 1240a 3119582i bk8: 1289a 3115442i bk9: 1268a 3117414i bk10: 1322a 3113632i bk11: 1282a 3118004i bk12: 1279a 3115003i bk13: 1231a 3117248i bk14: 1226a 3118771i bk15: 1187a 3118135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127834
Row_Buffer_Locality_read = 0.127897
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.096200
Bank_Level_Parallism_Col = 1.516620
Bank_Level_Parallism_Ready = 1.086694
write_to_read_ratio_blp_rw_average = 0.001269
GrpLevelPara = 1.402425 

BW Util details:
bwutil = 0.025569 
total_CMD = 3192013 
util_bw = 81616 
Wasted_Col = 235970 
Wasted_Row = 78060 
Idle = 2796367 

BW Util Bottlenecks: 
RCDc_limit = 338335 
RCDWRc_limit = 98 
WTRc_limit = 682 
RTWc_limit = 444 
CCDLc_limit = 11210 
rwq = 0 
CCDLc_limit_alone = 11184 
WTRc_limit_alone = 668 
RTWc_limit_alone = 432 

Commands details: 
total_CMD = 3192013 
n_nop = 3138893 
Read = 20368 
Write = 0 
L2_Alloc = 0 
L2_WB = 36 
n_act = 17786 
n_pre = 17770 
n_ref = 0 
n_req = 20378 
total_req = 20404 

Dual Bus Interface Util: 
issued_total_row = 35556 
issued_total_col = 20404 
Row_Bus_Util =  0.011139 
CoL_Bus_Util = 0.006392 
Either_Row_CoL_Bus_Util = 0.016642 
Issued_on_Two_Bus_Simul_Util = 0.000890 
issued_two_Eff = 0.053464 
queue_avg = 0.228877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.228877
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3192013 n_nop=3138917 n_act=17834 n_pre=17818 n_ref_event=0 n_req=20491 n_rd=20477 n_rd_L2_A=0 n_write=0 n_wr_bk=47 bw_util=0.02572
n_activity=452483 dram_eff=0.1814
bk0: 1270a 3117177i bk1: 1380a 3110003i bk2: 1209a 3123514i bk3: 1310a 3115426i bk4: 1264a 3119435i bk5: 1367a 3110121i bk6: 1258a 3115397i bk7: 1354a 3107757i bk8: 1233a 3116088i bk9: 1373a 3105530i bk10: 1223a 3117845i bk11: 1329a 3110208i bk12: 1183a 3118458i bk13: 1254a 3113134i bk14: 1213a 3116958i bk15: 1257a 3113068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130155
Row_Buffer_Locality_read = 0.130195
Row_Buffer_Locality_write = 0.071429
Bank_Level_Parallism = 3.256055
Bank_Level_Parallism_Col = 1.535404
Bank_Level_Parallism_Ready = 1.089381
write_to_read_ratio_blp_rw_average = 0.001174
GrpLevelPara = 1.418488 

BW Util details:
bwutil = 0.025719 
total_CMD = 3192013 
util_bw = 82096 
Wasted_Col = 232679 
Wasted_Row = 75695 
Idle = 2801543 

BW Util Bottlenecks: 
RCDc_limit = 336022 
RCDWRc_limit = 119 
WTRc_limit = 1017 
RTWc_limit = 402 
CCDLc_limit = 11585 
rwq = 0 
CCDLc_limit_alone = 11551 
WTRc_limit_alone = 995 
RTWc_limit_alone = 390 

Commands details: 
total_CMD = 3192013 
n_nop = 3138917 
Read = 20477 
Write = 0 
L2_Alloc = 0 
L2_WB = 47 
n_act = 17834 
n_pre = 17818 
n_ref = 0 
n_req = 20491 
total_req = 20524 

Dual Bus Interface Util: 
issued_total_row = 35652 
issued_total_col = 20524 
Row_Bus_Util =  0.011169 
CoL_Bus_Util = 0.006430 
Either_Row_CoL_Bus_Util = 0.016634 
Issued_on_Two_Bus_Simul_Util = 0.000965 
issued_two_Eff = 0.058008 
queue_avg = 0.260346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.260346
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3192013 n_nop=3140316 n_act=17157 n_pre=17141 n_ref_event=0 n_req=19667 n_rd=19657 n_rd_L2_A=0 n_write=0 n_wr_bk=40 bw_util=0.02468
n_activity=456916 dram_eff=0.1724
bk0: 1244a 3122110i bk1: 1230a 3123842i bk2: 1223a 3125310i bk3: 1225a 3124932i bk4: 1271a 3121818i bk5: 1227a 3124974i bk6: 1257a 3122719i bk7: 1238a 3121141i bk8: 1260a 3118124i bk9: 1216a 3120698i bk10: 1275a 3119701i bk11: 1216a 3121038i bk12: 1255a 3117149i bk13: 1171a 3123956i bk14: 1196a 3123605i bk15: 1153a 3125220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128235
Row_Buffer_Locality_read = 0.128300
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.893434
Bank_Level_Parallism_Col = 1.480030
Bank_Level_Parallism_Ready = 1.073933
write_to_read_ratio_blp_rw_average = 0.000874
GrpLevelPara = 1.380071 

BW Util details:
bwutil = 0.024683 
total_CMD = 3192013 
util_bw = 78788 
Wasted_Col = 234999 
Wasted_Row = 80904 
Idle = 2797322 

BW Util Bottlenecks: 
RCDc_limit = 331447 
RCDWRc_limit = 95 
WTRc_limit = 788 
RTWc_limit = 260 
CCDLc_limit = 9877 
rwq = 0 
CCDLc_limit_alone = 9821 
WTRc_limit_alone = 748 
RTWc_limit_alone = 244 

Commands details: 
total_CMD = 3192013 
n_nop = 3140316 
Read = 19657 
Write = 0 
L2_Alloc = 0 
L2_WB = 40 
n_act = 17157 
n_pre = 17141 
n_ref = 0 
n_req = 19667 
total_req = 19697 

Dual Bus Interface Util: 
issued_total_row = 34298 
issued_total_col = 19697 
Row_Bus_Util =  0.010745 
CoL_Bus_Util = 0.006171 
Either_Row_CoL_Bus_Util = 0.016196 
Issued_on_Two_Bus_Simul_Util = 0.000720 
issued_two_Eff = 0.044451 
queue_avg = 0.196128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.196128
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3192013 n_nop=3142138 n_act=16420 n_pre=16404 n_ref_event=0 n_req=18871 n_rd=18862 n_rd_L2_A=0 n_write=0 n_wr_bk=33 bw_util=0.02368
n_activity=466738 dram_eff=0.1619
bk0: 1236a 3124220i bk1: 1217a 3125794i bk2: 1199a 3125862i bk3: 1183a 3126464i bk4: 1200a 3128729i bk5: 1142a 3131034i bk6: 1248a 3121622i bk7: 1113a 3129312i bk8: 1210a 3123628i bk9: 1158a 3126323i bk10: 1209a 3122300i bk11: 1155a 3126325i bk12: 1188a 3124559i bk13: 1111a 3128837i bk14: 1174a 3127038i bk15: 1119a 3130290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130359
Row_Buffer_Locality_read = 0.130421
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.688631
Bank_Level_Parallism_Col = 1.443993
Bank_Level_Parallism_Ready = 1.085099
write_to_read_ratio_blp_rw_average = 0.000869
GrpLevelPara = 1.347529 

BW Util details:
bwutil = 0.023678 
total_CMD = 3192013 
util_bw = 75580 
Wasted_Col = 235431 
Wasted_Row = 89106 
Idle = 2791896 

BW Util Bottlenecks: 
RCDc_limit = 322379 
RCDWRc_limit = 91 
WTRc_limit = 514 
RTWc_limit = 211 
CCDLc_limit = 9150 
rwq = 0 
CCDLc_limit_alone = 9129 
WTRc_limit_alone = 503 
RTWc_limit_alone = 201 

Commands details: 
total_CMD = 3192013 
n_nop = 3142138 
Read = 18862 
Write = 0 
L2_Alloc = 0 
L2_WB = 33 
n_act = 16420 
n_pre = 16404 
n_ref = 0 
n_req = 18871 
total_req = 18895 

Dual Bus Interface Util: 
issued_total_row = 32824 
issued_total_col = 18895 
Row_Bus_Util =  0.010283 
CoL_Bus_Util = 0.005919 
Either_Row_CoL_Bus_Util = 0.015625 
Issued_on_Two_Bus_Simul_Util = 0.000578 
issued_two_Eff = 0.036972 
queue_avg = 0.190095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.190095

========= L2 cache stats =========
L2_cache_bank[0]: Access = 70745, Miss = 9644, Miss_rate = 0.136, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 71791, Miss = 9492, Miss_rate = 0.132, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 73607, Miss = 9972, Miss_rate = 0.135, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 71260, Miss = 9998, Miss_rate = 0.140, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 70997, Miss = 9858, Miss_rate = 0.139, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 71407, Miss = 9806, Miss_rate = 0.137, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 72257, Miss = 9574, Miss_rate = 0.132, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 73540, Miss = 9981, Miss_rate = 0.136, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 73027, Miss = 10351, Miss_rate = 0.142, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[9]: Access = 73317, Miss = 9934, Miss_rate = 0.135, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 74374, Miss = 9513, Miss_rate = 0.128, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 71061, Miss = 9374, Miss_rate = 0.132, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 70554, Miss = 10943, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 72459, Miss = 10623, Miss_rate = 0.147, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 73142, Miss = 9650, Miss_rate = 0.132, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 70823, Miss = 9296, Miss_rate = 0.131, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 71682, Miss = 10349, Miss_rate = 0.144, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[17]: Access = 72832, Miss = 10025, Miss_rate = 0.138, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 72183, Miss = 9857, Miss_rate = 0.137, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[19]: Access = 72144, Miss = 10630, Miss_rate = 0.147, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 71983, Miss = 9981, Miss_rate = 0.139, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 70933, Miss = 9679, Miss_rate = 0.136, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 71916, Miss = 9665, Miss_rate = 0.134, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 71163, Miss = 9198, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1729197
L2_total_cache_misses = 237393
L2_total_cache_miss_rate = 0.1373
L2_total_cache_pending_hits = 67
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1481424
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 84553
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 152780
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 67
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 39
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1718824
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10373
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.050
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=1729197
icnt_total_pkts_simt_to_mem=1729197
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1729197
Req_Network_cycles = 1244708
Req_Network_injected_packets_per_cycle =       1.3892 
Req_Network_conflicts_per_cycle =       0.9984
Req_Network_conflicts_per_cycle_util =       6.8286
Req_Bank_Level_Parallism =       9.5018
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       6.1042
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1002

Reply_Network_injected_packets_num = 1729197
Reply_Network_cycles = 1244708
Reply_Network_injected_packets_per_cycle =        1.3892
Reply_Network_conflicts_per_cycle =        0.5906
Reply_Network_conflicts_per_cycle_util =       4.0468
Reply_Bank_Level_Parallism =       9.5191
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1517
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0463
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 55 min, 19 sec (3319 sec)
gpgpu_simulation_rate = 7456 (inst/sec)
gpgpu_simulation_rate = 375 (cycle/sec)
gpgpu_silicon_slowdown = 3640000x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed5ffc13c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed5ffc130..

GPGPU-Sim PTX: cudaLaunch for 0x0x558fe31e104a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding dominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8shortcutiPi'...
GPGPU-Sim PTX: reconvergence points for _Z8shortcutiPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x450 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:223) @%p1 bra $L__BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:244) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x490 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:232) @%p2 bra $L__BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:244) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4c8 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:241) @%p3 bra $L__BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:244) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8shortcutiPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8shortcutiPi'.
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z8shortcutiPi'
Destroy streams for kernel 2: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 2 
gpu_sim_cycle = 7089
gpu_sim_insn = 632552
gpu_ipc =      89.2301
gpu_tot_sim_cycle = 1251797
gpu_tot_sim_insn = 25380442
gpu_tot_ipc =      20.2752
gpu_tot_issued_cta = 180
gpu_occupancy = 63.7785% 
gpu_tot_occupancy = 39.9519% 
max_total_param_size = 0
gpu_stall_dramfull = 17401
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.4333
partiton_level_parallism_total  =       1.3952
partiton_level_parallism_util =      11.2086
partiton_level_parallism_util_total  =       9.5161
L2_BW  =     106.2886 GB/Sec
L2_BW_total  =      60.9402 GB/Sec
gpu_total_sim_rate=7592

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 125971, Miss = 64276, Miss_rate = 0.510, Pending_hits = 1126, Reservation_fails = 77195
	L1D_cache_core[1]: Access = 111235, Miss = 59785, Miss_rate = 0.537, Pending_hits = 1329, Reservation_fails = 67258
	L1D_cache_core[2]: Access = 111067, Miss = 58751, Miss_rate = 0.529, Pending_hits = 1340, Reservation_fails = 66447
	L1D_cache_core[3]: Access = 121450, Miss = 61956, Miss_rate = 0.510, Pending_hits = 1397, Reservation_fails = 76151
	L1D_cache_core[4]: Access = 107395, Miss = 56638, Miss_rate = 0.527, Pending_hits = 1169, Reservation_fails = 65196
	L1D_cache_core[5]: Access = 114188, Miss = 59141, Miss_rate = 0.518, Pending_hits = 1413, Reservation_fails = 77616
	L1D_cache_core[6]: Access = 114732, Miss = 61743, Miss_rate = 0.538, Pending_hits = 1417, Reservation_fails = 70958
	L1D_cache_core[7]: Access = 111529, Miss = 56748, Miss_rate = 0.509, Pending_hits = 1402, Reservation_fails = 65794
	L1D_cache_core[8]: Access = 117950, Miss = 61319, Miss_rate = 0.520, Pending_hits = 1423, Reservation_fails = 74690
	L1D_cache_core[9]: Access = 105767, Miss = 54743, Miss_rate = 0.518, Pending_hits = 1319, Reservation_fails = 69519
	L1D_cache_core[10]: Access = 117147, Miss = 56340, Miss_rate = 0.481, Pending_hits = 1352, Reservation_fails = 74904
	L1D_cache_core[11]: Access = 120141, Miss = 62476, Miss_rate = 0.520, Pending_hits = 1560, Reservation_fails = 83228
	L1D_cache_core[12]: Access = 112192, Miss = 55451, Miss_rate = 0.494, Pending_hits = 1198, Reservation_fails = 72929
	L1D_cache_core[13]: Access = 108886, Miss = 57318, Miss_rate = 0.526, Pending_hits = 1396, Reservation_fails = 79130
	L1D_cache_core[14]: Access = 116021, Miss = 59223, Miss_rate = 0.510, Pending_hits = 1292, Reservation_fails = 78749
	L1D_cache_core[15]: Access = 114702, Miss = 56760, Miss_rate = 0.495, Pending_hits = 1329, Reservation_fails = 78711
	L1D_cache_core[16]: Access = 117378, Miss = 58489, Miss_rate = 0.498, Pending_hits = 1413, Reservation_fails = 82107
	L1D_cache_core[17]: Access = 113411, Miss = 55500, Miss_rate = 0.489, Pending_hits = 1298, Reservation_fails = 73858
	L1D_cache_core[18]: Access = 120487, Miss = 62041, Miss_rate = 0.515, Pending_hits = 1426, Reservation_fails = 85677
	L1D_cache_core[19]: Access = 116043, Miss = 57578, Miss_rate = 0.496, Pending_hits = 1360, Reservation_fails = 84558
	L1D_cache_core[20]: Access = 114185, Miss = 57465, Miss_rate = 0.503, Pending_hits = 1400, Reservation_fails = 82348
	L1D_cache_core[21]: Access = 108875, Miss = 56008, Miss_rate = 0.514, Pending_hits = 1425, Reservation_fails = 81976
	L1D_cache_core[22]: Access = 114801, Miss = 58316, Miss_rate = 0.508, Pending_hits = 1440, Reservation_fails = 78306
	L1D_cache_core[23]: Access = 106628, Miss = 53990, Miss_rate = 0.506, Pending_hits = 1305, Reservation_fails = 80609
	L1D_cache_core[24]: Access = 111282, Miss = 54540, Miss_rate = 0.490, Pending_hits = 1340, Reservation_fails = 78606
	L1D_cache_core[25]: Access = 111414, Miss = 53686, Miss_rate = 0.482, Pending_hits = 1243, Reservation_fails = 73252
	L1D_cache_core[26]: Access = 120625, Miss = 60049, Miss_rate = 0.498, Pending_hits = 1456, Reservation_fails = 91288
	L1D_cache_core[27]: Access = 124471, Miss = 57837, Miss_rate = 0.465, Pending_hits = 1332, Reservation_fails = 90084
	L1D_cache_core[28]: Access = 121989, Miss = 56138, Miss_rate = 0.460, Pending_hits = 1371, Reservation_fails = 75906
	L1D_cache_core[29]: Access = 92718, Miss = 44892, Miss_rate = 0.484, Pending_hits = 1230, Reservation_fails = 38912
	L1D_total_cache_accesses = 3424680
	L1D_total_cache_misses = 1729197
	L1D_total_cache_miss_rate = 0.5049
	L1D_total_cache_pending_hits = 40501
	L1D_total_cache_reservation_fails = 2275962
	L1D_cache_data_port_util = 0.158
	L1D_cache_fill_port_util = 0.165
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1637732
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 40501
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1446701
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2275610
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 282457
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 40501
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 352
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3407391
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17289

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 306624
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1968986
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 352
ctas_completed 180, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
4360, 7345, 4035, 5900, 2433, 5435, 11013, 1955, 5181, 4401, 9197, 4532, 5725, 3556, 7221, 5905, 7821, 3021, 18081, 4645, 5972, 3450, 3321, 3921, 
gpgpu_n_tot_thrd_icount = 111396928
gpgpu_n_tot_w_icount = 3481154
gpgpu_n_stall_shd_mem = 1343065
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1729158
gpgpu_n_mem_write_global = 17289
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5259379
gpgpu_n_store_insn = 87158
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 161280
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1264271
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 78794
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:54557	W0_Idle:10718746	W0_Scoreboard:27602943	W1:1059438	W2:383168	W3:249428	W4:185447	W5:148729	W6:116321	W7:106189	W8:98273	W9:85184	W10:74622	W11:70653	W12:61136	W13:62977	W14:59484	W15:49812	W16:52190	W17:49267	W18:45301	W19:41818	W20:43631	W21:43290	W22:43439	W23:40835	W24:40606	W25:37983	W26:37866	W27:38141	W28:36455	W29:30465	W30:27242	W31:18080	W32:43684
single_issue_nums: WS0:912460	WS1:855641	WS2:865846	WS3:847207	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13833264 {8:1729158,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 691560 {40:17289,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 69166320 {40:1729158,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 138312 {8:17289,}
maxmflatency = 3096 
max_icnt2mem_latency = 1489 
maxmrqlatency = 812 
max_icnt2sh_latency = 77 
averagemflatency = 415 
avg_icnt2mem_latency = 189 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 4 
mrq_lat_table:182302 	2896 	5789 	12054 	13633 	7392 	4837 	5497 	3007 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	342836 	1050016 	342816 	9949 	830 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	477771 	160130 	517780 	580815 	9878 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	939650 	538583 	229315 	37101 	1694 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	327 	879 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        48        48         5         4         8         8         5         4         4         3 
dram[1]:        64        64        62        64        52        56        48        49         5         5         7         5         5         5         5         4 
dram[2]:        64        64        61        60        56        50        50        48         3         5         5         5         4         5         6         4 
dram[3]:        64        64        57        60        56        56        49        48         5         4         8         6         4         5         4         4 
dram[4]:        64        64        64        64        64        64        48        49         5         6         4         5         8         8         8         8 
dram[5]:        64        64        55        64        64        64        48        49         4         4         4         4         6         4         5         7 
dram[6]:        64        64        55        60        64        61        48        49         5         7         5         5         4         4         8         7 
dram[7]:        64        64        56        64        64        64        49        47         4         4         8         7         6         5         6         7 
dram[8]:        64        64        64        64        64        64        44        44         6         5         5         4         8         8         5         4 
dram[9]:        64        64        64        64        64        64        44        44         5         6         5         7         8         5         4         4 
dram[10]:        64        64        58        64        64        64        44        44         7         8         8         8         4         4         4         6 
dram[11]:        64        64        58        58        64        64        44        44         5         8         8         8         5         7         7         6 
maximum service time to same row:
dram[0]:     38409     38815     30006     30868     49168     48762     75447     78695     49985     46350    155354    150864     50947     60610      6605      8322 
dram[1]:     79368     78760     28586     27737     48201     95225     80321    113919     44850     42345    150183    148998     56143     50865     15200     15755 
dram[2]:     85699     85514     34671     32521     91669     91282    117875    120432     18668     34319    147540    114663     45789     57308     83015     82608 
dram[3]:    105190     99761     35637     57915     91271     89171    121940    123602     35683     35874    120831    118393     61930     68020     80254     78224 
dram[4]:     96394     96829     60208     61365     87299     86252    128068    132332     41948     13677    116425    116425     70862    118718     78020     79847 
dram[5]:     98455     94187     60262     63728     84585    142782    187774    191784     13801     18228    116425    116426    116162    144945     80862     85118 
dram[6]:     89524     85871     95759     23841    142581     14300    195809    201379     17410     21795    116425    116426    146321    142975     82080     75484 
dram[7]:     81001     78551     24529     27547     17535     20366    201782    205436     25965     26997    116425    116426    145123    154387     71304     72825 
dram[8]:     73270    100301     48031     57725     18124     21097    208278    211323     30056     27093    116426    116426    195151    194383     21842     17782 
dram[9]:    101710    103354    116940    116548     22405     35809    236687     53276     33602     32191    116426    116425    191017    190845     15635     19244 
dram[10]:    104184    104587     23383     29520     53161     52840     66186     68794     33394     32359    116426     56840    162986    164408     28377     37877 
dram[11]:     39092     39221     29520     29317     51198     49980     70794     73012     40789     70705    159667    160448     56979     53190     32227     52240 
average row accesses per activate:
dram[0]:  1.174330  1.167653  1.163826  1.186879  1.198643  1.186408  1.142056  1.134525  1.099462  1.123721  1.150284  1.111538  1.141063  1.120301  1.101291  1.084211 
dram[1]:  1.174793  1.167273  1.168269  1.176584  1.173996  1.188501  1.154594  1.176524  1.122980  1.117438  1.133090  1.132861  1.153493  1.123300  1.106814  1.135346 
dram[2]:  1.148282  1.154135  1.182702  1.173004  1.200768  1.172316  1.174528  1.166820  1.102902  1.103896  1.100177  1.113422  1.100368  1.103196  1.133460  1.135266 
dram[3]:  1.164449  1.182674  1.218310  1.191939  1.191552  1.199074  1.170192  1.184529  1.102262  1.087642  1.118596  1.112199  1.084404  1.158640  1.118812  1.121043 
dram[4]:  1.208720  1.182962  1.177520  1.184484  1.182960  1.189214  1.150132  1.178537  1.096996  1.102113  1.121683  1.126825  1.132592  1.125336  1.107143  1.099909 
dram[5]:  1.176763  1.174797  1.162537  1.195272  1.191205  1.185259  1.150339  1.173658  1.113449  1.101382  1.132827  1.129310  1.104167  1.112176  1.106936  1.137097 
dram[6]:  1.156434  1.161765  1.191290  1.190390  1.171667  1.187822  1.171603  1.153981  1.122878  1.114148  1.129925  1.140981  1.128524  1.124120  1.141623  1.139108 
dram[7]:  1.162369  1.183333  1.187441  1.181727  1.181373  1.159319  1.151260  1.165703  1.107076  1.103416  1.142992  1.143281  1.111319  1.109073  1.118562  1.132874 
dram[8]:  1.175393  1.166968  1.178928  1.159447  1.167286  1.182073  1.161572  1.159963  1.120870  1.138241  1.142610  1.153915  1.131278  1.109123  1.117486  1.088909 
dram[9]:  1.202652  1.206446  1.180664  1.168599  1.187970  1.184575  1.140526  1.151361  1.114828  1.127258  1.132407  1.131064  1.113190  1.118900  1.128134  1.116135 
dram[10]:  1.174364  1.173499  1.178227  1.166667  1.179035  1.190107  1.185849  1.150558  1.119005  1.133271  1.151762  1.122807  1.089655  1.111321  1.128302  1.116908 
dram[11]:  1.167925  1.188477  1.156220  1.168972  1.219512  1.192067  1.149171  1.148607  1.141509  1.116683  1.110193  1.119186  1.119850  1.132860  1.154224  1.126888 
average row locality = 237506/206999 = 1.147377
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1226      1184      1229      1194      1237      1222      1222      1206      1227      1208      1217      1156      1179      1190      1109      1132 
dram[1]:      1276      1282      1215      1226      1228      1261      1307      1293      1251      1256      1243      1279      1254      1237      1200      1166 
dram[2]:      1268      1227      1217      1234      1250      1245      1245      1266      1254      1275      1241      1178      1194      1206      1189      1174 
dram[3]:      1222      1254      1211      1242      1213      1295      1217      1271      1218      1241      1179      1249      1181      1225      1130      1203 
dram[4]:      1301      1220      1320      1252      1319      1301      1310      1208      1278      1252      1226      1235      1322      1256      1269      1211 
dram[5]:      1185      1156      1173      1163      1246      1190      1186      1203      1217      1195      1194      1179      1165      1160      1148      1128 
dram[6]:      1374      1340      1395      1313      1406      1385      1345      1319      1389      1386      1348      1303      1360      1277      1320      1298 
dram[7]:      1217      1136      1267      1177      1205      1157      1233      1210      1189      1163      1207      1157      1185      1146      1148      1151 
dram[8]:      1344      1292      1298      1258      1256      1266      1330      1240      1289      1268      1322      1282      1283      1237      1226      1187 
dram[9]:      1270      1380      1209      1310      1264      1367      1258      1354      1233      1373      1223      1329      1188      1258      1213      1257 
dram[10]:      1244      1230      1223      1225      1271      1227      1257      1238      1260      1216      1275      1216      1262      1176      1196      1153 
dram[11]:      1236      1217      1199      1183      1200      1142      1248      1113      1210      1158      1209      1155      1193      1114      1174      1119 
total dram reads = 237403
bank skew: 1406/1109 = 1.27
chip skew: 21558/18870 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         6         8         0         4 
dram[1]:         4         6         0         0         0         0         0         0         0         0         0         0         4         8         6         0 
dram[2]:         8         4         0         0         0         0         0         0         0         0         0         0         4         8         0         4 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         4         8         0         4 
dram[4]:         8         7         0         0         0         0         0         0         0         0         0         0         8         4         8         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         4         0         4         0 
dram[6]:         4         7         0         0         0         0         0         0         0         0         0         0         4         0         8        16 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        11        11        11         0 
dram[8]:        11         4         0         0         0         0         0         0         0         0         0         0         4         9         4         4 
dram[9]:         0        18         0         0         0         0         0         0         0         0         0         0         8         9         7         5 
dram[10]:         8         4         0         0         0         0         0         0         0         0         0         0         8         8         0        12 
dram[11]:         8         0         0         0         0         0         0         0         0         0         0         0         9        12         4         0 
total dram writes = 380
min_bank_accesses = 0!
chip skew: 47/8 = 5.88
average mf latency per bank:
dram[0]:       3154      3186      1969      2138      1949      2031      2104      2065      2047      2223      2167      2298      4682      4682      6871      6734
dram[1]:       3116      2934      2178      2168      2084      2018      1854      1971      2211      2167      2182      2034      4735      4642      6265      6257
dram[2]:       2885      3212      2109      2065      2059      2067      2117      1995      2126      1889      2093      2229      4910      4718      6242      6459
dram[3]:       3154      3129      2164      2223      2038      1896      2170      2103      2104      2148      2172      2101      4713      4793      6884      6508
dram[4]:       3064      3163      2138      2165      1931      1860      2000      2158      2041      2067      2156      2190      4315      4553      6097      6568
dram[5]:       3952      3168      2127      2161      1995      2164      2154      1994      2177      2189      2150      2134      5006      5011      6692      6798
dram[6]:       2508      2613      1943      1963      1907      2027      1751      1929      1983      2051      1944      2124      4312      4653      5810      6000
dram[7]:       3115      3242      2044      2034      2227      2185      2040      1995      2358      2226      2271      2159      4859      4918      6450      6448
dram[8]:       2702      2888      1879      2058      2053      2081      1983      2264      1916      2184      2019      2115      4713      4765      6440      6439
dram[9]:       2939      2710      2117      1820      2054      1943      2079      1895      2301      2093      2138      2095      4960      4880      5905      5840
dram[10]:       2933      3103      1922      1877      2006      1990      1978      1966      2240      2286      2203      2222      4841      4849      6123      6286
dram[11]:       2876      2933      1940      2018      2163      2160      2100      2253      2365      2287      2215      2159      4918      5102      6328      6773
maximum mf latency per bank:
dram[0]:       2458      2108      2512      2422      2502      2428      2368      2004      2619      2390      2133      2295      2700      2763      2120      2473
dram[1]:       2040      2258      2013      2412      2454      2207      2061      2486      2042      2147      2217      2379      2281      2380      2451      2311
dram[2]:       2337      2424      2347      2210      2441      2161      2307      1948      2201      2179      2899      2330      2358      2279      2500      2374
dram[3]:       2129      2508      2444      2536      2583      2793      2906      2437      2369      2655      2450      2468      2041      2690      2503      2423
dram[4]:       2373      2499      2083      2279      2440      2753      2269      2475      2402      2182      2370      2634      2107      2672      2035      2221
dram[5]:       2155      2183      1950      1939      2453      2397      2086      2152      2367      2139      2225      2416      1936      2302      2380      2733
dram[6]:       2211      2572      2281      2415      2717      2273      2311      2364      2476      2507      2420      2667      2718      3096      2915      2688
dram[7]:       1939      2286      2043      1962      2140      2385      2047      2247      2325      1974      2081      2113      2107      2087      1864      2405
dram[8]:       2583      2243      2284      2448      2283      2693      2587      2151      2498      2421      2642      2289      2249      2405      2293      2149
dram[9]:       2183      2178      1630      1982      2151      2311      2224      2681      2516      2057      2100      2748      2701      2359      1933      2515
dram[10]:       2046      2119      1879      1963      1956      2509      2076      2118      2079      1962      2437      2263      2172      2284      2058      1946
dram[11]:       2114      2238      2151      2007      2440      2334      2434      2424      2248      2263      2239      2147      2179      2363      2442      1698

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3210190 n_nop=3159430 n_act=16765 n_pre=16749 n_ref_event=4572360550251980812 n_req=19143 n_rd=19138 n_rd_L2_A=0 n_write=0 n_wr_bk=18 bw_util=0.02387
n_activity=465751 dram_eff=0.1645
bk0: 1226a 3142739i bk1: 1184a 3144698i bk2: 1229a 3141665i bk3: 1194a 3144783i bk4: 1237a 3142344i bk5: 1222a 3143302i bk6: 1222a 3141007i bk7: 1206a 3140973i bk8: 1227a 3139460i bk9: 1208a 3140442i bk10: 1217a 3142244i bk11: 1156a 3142921i bk12: 1179a 3142550i bk13: 1190a 3142224i bk14: 1109a 3146707i bk15: 1132a 3143044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.124745
Row_Buffer_Locality_read = 0.124778
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.762665
Bank_Level_Parallism_Col = 1.707875
Bank_Level_Parallism_Ready = 1.083391
write_to_read_ratio_blp_rw_average = 0.000616
GrpLevelPara = 1.349761 

BW Util details:
bwutil = 0.023869 
total_CMD = 3210190 
util_bw = 76624 
Wasted_Col = 237947 
Wasted_Row = 86555 
Idle = 2809064 

BW Util Bottlenecks: 
RCDc_limit = 328742 
RCDWRc_limit = 47 
WTRc_limit = 207 
RTWc_limit = 131 
CCDLc_limit = 9113 
rwq = 0 
CCDLc_limit_alone = 9095 
WTRc_limit_alone = 191 
RTWc_limit_alone = 129 

Commands details: 
total_CMD = 3210190 
n_nop = 3159430 
Read = 19138 
Write = 0 
L2_Alloc = 0 
L2_WB = 18 
n_act = 16765 
n_pre = 16749 
n_ref = 4572360550251980812 
n_req = 19143 
total_req = 19156 

Dual Bus Interface Util: 
issued_total_row = 33514 
issued_total_col = 19156 
Row_Bus_Util =  0.010440 
CoL_Bus_Util = 0.005967 
Either_Row_CoL_Bus_Util = 0.015812 
Issued_on_Two_Bus_Simul_Util = 0.000595 
issued_two_Eff = 0.037628 
queue_avg = 0.206857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.206857
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3210190 n_nop=3157625 n_act=17388 n_pre=17372 n_ref_event=0 n_req=19982 n_rd=19974 n_rd_L2_A=0 n_write=0 n_wr_bk=28 bw_util=0.02492
n_activity=465828 dram_eff=0.1718
bk0: 1276a 3141002i bk1: 1282a 3138636i bk2: 1215a 3141548i bk3: 1226a 3140136i bk4: 1228a 3141573i bk5: 1261a 3140637i bk6: 1307a 3135881i bk7: 1293a 3137464i bk8: 1251a 3137806i bk9: 1256a 3134796i bk10: 1243a 3139299i bk11: 1279a 3135969i bk12: 1254a 3137904i bk13: 1237a 3136486i bk14: 1200a 3139101i bk15: 1166a 3143757i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130467
Row_Buffer_Locality_read = 0.130470
Row_Buffer_Locality_write = 0.125000
Bank_Level_Parallism = 2.908140
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.079723
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024923 
total_CMD = 3210190 
util_bw = 80008 
Wasted_Col = 238519 
Wasted_Row = 83218 
Idle = 2808445 

BW Util Bottlenecks: 
RCDc_limit = 335323 
RCDWRc_limit = 67 
WTRc_limit = 591 
RTWc_limit = 221 
CCDLc_limit = 10229 
rwq = 0 
CCDLc_limit_alone = 10185 
WTRc_limit_alone = 557 
RTWc_limit_alone = 211 

Commands details: 
total_CMD = 3210190 
n_nop = 3157625 
Read = 19974 
Write = 0 
L2_Alloc = 0 
L2_WB = 28 
n_act = 17388 
n_pre = 17372 
n_ref = 0 
n_req = 19982 
total_req = 20002 

Dual Bus Interface Util: 
issued_total_row = 34760 
issued_total_col = 20002 
Row_Bus_Util =  0.010828 
CoL_Bus_Util = 0.006231 
Either_Row_CoL_Bus_Util = 0.016374 
Issued_on_Two_Bus_Simul_Util = 0.000684 
issued_two_Eff = 0.041796 
queue_avg = 0.213251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.213251
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3210190 n_nop=3158220 n_act=17254 n_pre=17238 n_ref_event=0 n_req=19670 n_rd=19663 n_rd_L2_A=0 n_write=0 n_wr_bk=28 bw_util=0.02454
n_activity=460236 dram_eff=0.1711
bk0: 1268a 3137315i bk1: 1227a 3139697i bk2: 1217a 3141463i bk3: 1234a 3140572i bk4: 1250a 3141484i bk5: 1245a 3141134i bk6: 1245a 3140269i bk7: 1266a 3138456i bk8: 1254a 3134733i bk9: 1275a 3134337i bk10: 1241a 3135980i bk11: 1178a 3140614i bk12: 1194a 3138163i bk13: 1206a 3138820i bk14: 1189a 3142151i bk15: 1174a 3141760i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.123437
Row_Buffer_Locality_read = 0.123481
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.938187
Bank_Level_Parallism_Col = 1.486144
Bank_Level_Parallism_Ready = 1.071486
write_to_read_ratio_blp_rw_average = 0.000864
GrpLevelPara = 1.381563 

BW Util details:
bwutil = 0.024536 
total_CMD = 3210190 
util_bw = 78764 
Wasted_Col = 235260 
Wasted_Row = 81879 
Idle = 2814287 

BW Util Bottlenecks: 
RCDc_limit = 332473 
RCDWRc_limit = 65 
WTRc_limit = 487 
RTWc_limit = 286 
CCDLc_limit = 10111 
rwq = 0 
CCDLc_limit_alone = 10065 
WTRc_limit_alone = 459 
RTWc_limit_alone = 268 

Commands details: 
total_CMD = 3210190 
n_nop = 3158220 
Read = 19663 
Write = 0 
L2_Alloc = 0 
L2_WB = 28 
n_act = 17254 
n_pre = 17238 
n_ref = 0 
n_req = 19670 
total_req = 19691 

Dual Bus Interface Util: 
issued_total_row = 34492 
issued_total_col = 19691 
Row_Bus_Util =  0.010745 
CoL_Bus_Util = 0.006134 
Either_Row_CoL_Bus_Util = 0.016189 
Issued_on_Two_Bus_Simul_Util = 0.000689 
issued_two_Eff = 0.042582 
queue_avg = 0.206191 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.206191
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3210190 n_nop=3158796 n_act=17029 n_pre=17013 n_ref_event=0 n_req=19560 n_rd=19551 n_rd_L2_A=0 n_write=0 n_wr_bk=35 bw_util=0.0244
n_activity=464012 dram_eff=0.1688
bk0: 1222a 3141037i bk1: 1254a 3139309i bk2: 1211a 3144256i bk3: 1242a 3141318i bk4: 1213a 3143296i bk5: 1295a 3138855i bk6: 1217a 3140635i bk7: 1271a 3138686i bk8: 1218a 3138459i bk9: 1241a 3136473i bk10: 1179a 3141280i bk11: 1249a 3137481i bk12: 1181a 3139357i bk13: 1225a 3140316i bk14: 1130a 3143777i bk15: 1203a 3138016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130010
Row_Buffer_Locality_read = 0.130019
Row_Buffer_Locality_write = 0.111111
Bank_Level_Parallism = 2.875610
Bank_Level_Parallism_Col = 1.479664
Bank_Level_Parallism_Ready = 1.099549
write_to_read_ratio_blp_rw_average = 0.001053
GrpLevelPara = 1.370081 

BW Util details:
bwutil = 0.024405 
total_CMD = 3210190 
util_bw = 78344 
Wasted_Col = 236135 
Wasted_Row = 84575 
Idle = 2811136 

BW Util Bottlenecks: 
RCDc_limit = 329821 
RCDWRc_limit = 84 
WTRc_limit = 599 
RTWc_limit = 299 
CCDLc_limit = 9943 
rwq = 0 
CCDLc_limit_alone = 9890 
WTRc_limit_alone = 558 
RTWc_limit_alone = 287 

Commands details: 
total_CMD = 3210190 
n_nop = 3158796 
Read = 19551 
Write = 0 
L2_Alloc = 0 
L2_WB = 35 
n_act = 17029 
n_pre = 17013 
n_ref = 0 
n_req = 19560 
total_req = 19586 

Dual Bus Interface Util: 
issued_total_row = 34042 
issued_total_col = 19586 
Row_Bus_Util =  0.010604 
CoL_Bus_Util = 0.006101 
Either_Row_CoL_Bus_Util = 0.016010 
Issued_on_Two_Bus_Simul_Util = 0.000696 
issued_two_Eff = 0.043468 
queue_avg = 0.219161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.219161
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3210190 n_nop=3156964 n_act=17698 n_pre=17682 n_ref_event=0 n_req=20289 n_rd=20280 n_rd_L2_A=0 n_write=0 n_wr_bk=35 bw_util=0.02531
n_activity=466077 dram_eff=0.1743
bk0: 1301a 3136435i bk1: 1220a 3141190i bk2: 1320a 3134644i bk3: 1252a 3139768i bk4: 1319a 3136534i bk5: 1301a 3137597i bk6: 1310a 3133439i bk7: 1208a 3142257i bk8: 1278a 3134736i bk9: 1252a 3135508i bk10: 1226a 3139339i bk11: 1235a 3139549i bk12: 1322a 3132953i bk13: 1256a 3137520i bk14: 1269a 3133941i bk15: 1211a 3137073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128247
Row_Buffer_Locality_read = 0.128304
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.984917
Bank_Level_Parallism_Col = 1.504383
Bank_Level_Parallism_Ready = 1.085472
write_to_read_ratio_blp_rw_average = 0.000732
GrpLevelPara = 1.395392 

BW Util details:
bwutil = 0.025313 
total_CMD = 3210190 
util_bw = 81260 
Wasted_Col = 238111 
Wasted_Row = 82020 
Idle = 2808799 

BW Util Bottlenecks: 
RCDc_limit = 338698 
RCDWRc_limit = 86 
WTRc_limit = 702 
RTWc_limit = 234 
CCDLc_limit = 10800 
rwq = 0 
CCDLc_limit_alone = 10768 
WTRc_limit_alone = 678 
RTWc_limit_alone = 226 

Commands details: 
total_CMD = 3210190 
n_nop = 3156964 
Read = 20280 
Write = 0 
L2_Alloc = 0 
L2_WB = 35 
n_act = 17698 
n_pre = 17682 
n_ref = 0 
n_req = 20289 
total_req = 20315 

Dual Bus Interface Util: 
issued_total_row = 35380 
issued_total_col = 20315 
Row_Bus_Util =  0.011021 
CoL_Bus_Util = 0.006328 
Either_Row_CoL_Bus_Util = 0.016580 
Issued_on_Two_Bus_Simul_Util = 0.000769 
issued_two_Eff = 0.046387 
queue_avg = 0.216408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.216408
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3210190 n_nop=3160421 n_act=16497 n_pre=16481 n_ref_event=0 n_req=18890 n_rd=18888 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.02355
n_activity=466190 dram_eff=0.1621
bk0: 1185a 3145192i bk1: 1156a 3146886i bk2: 1173a 3144285i bk3: 1163a 3147679i bk4: 1246a 3141717i bk5: 1190a 3144535i bk6: 1186a 3143361i bk7: 1203a 3143492i bk8: 1217a 3141005i bk9: 1195a 3141015i bk10: 1194a 3141918i bk11: 1179a 3143227i bk12: 1165a 3142344i bk13: 1160a 3141973i bk14: 1148a 3142477i bk15: 1128a 3145321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127369
Row_Buffer_Locality_read = 0.127382
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.742666
Bank_Level_Parallism_Col = 1.455966
Bank_Level_Parallism_Ready = 1.092951
write_to_read_ratio_blp_rw_average = 0.000183
GrpLevelPara = 1.352785 

BW Util details:
bwutil = 0.023545 
total_CMD = 3210190 
util_bw = 75584 
Wasted_Col = 233720 
Wasted_Row = 89240 
Idle = 2811646 

BW Util Bottlenecks: 
RCDc_limit = 322837 
RCDWRc_limit = 21 
WTRc_limit = 112 
RTWc_limit = 57 
CCDLc_limit = 9127 
rwq = 0 
CCDLc_limit_alone = 9125 
WTRc_limit_alone = 110 
RTWc_limit_alone = 57 

Commands details: 
total_CMD = 3210190 
n_nop = 3160421 
Read = 18888 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 16497 
n_pre = 16481 
n_ref = 0 
n_req = 18890 
total_req = 18896 

Dual Bus Interface Util: 
issued_total_row = 32978 
issued_total_col = 18896 
Row_Bus_Util =  0.010273 
CoL_Bus_Util = 0.005886 
Either_Row_CoL_Bus_Util = 0.015503 
Issued_on_Two_Bus_Simul_Util = 0.000656 
issued_two_Eff = 0.042295 
queue_avg = 0.203009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.203009
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3210190 n_nop=3154846 n_act=18747 n_pre=18731 n_ref_event=0 n_req=21569 n_rd=21558 n_rd_L2_A=0 n_write=0 n_wr_bk=39 bw_util=0.02691
n_activity=462664 dram_eff=0.1867
bk0: 1374a 3124203i bk1: 1340a 3127025i bk2: 1395a 3122000i bk3: 1313a 3129541i bk4: 1406a 3119466i bk5: 1385a 3121590i bk6: 1345a 3126294i bk7: 1319a 3127046i bk8: 1389a 3118696i bk9: 1386a 3119132i bk10: 1348a 3122361i bk11: 1303a 3126974i bk12: 1360a 3117766i bk13: 1277a 3126758i bk14: 1320a 3125024i bk15: 1298a 3126059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131392
Row_Buffer_Locality_read = 0.131459
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.549868
Bank_Level_Parallism_Col = 1.566864
Bank_Level_Parallism_Ready = 1.082003
write_to_read_ratio_blp_rw_average = 0.001082
GrpLevelPara = 1.451219 

BW Util details:
bwutil = 0.026911 
total_CMD = 3210190 
util_bw = 86388 
Wasted_Col = 236763 
Wasted_Row = 75782 
Idle = 2811257 

BW Util Bottlenecks: 
RCDc_limit = 347974 
RCDWRc_limit = 95 
WTRc_limit = 942 
RTWc_limit = 426 
CCDLc_limit = 12486 
rwq = 0 
CCDLc_limit_alone = 12400 
WTRc_limit_alone = 880 
RTWc_limit_alone = 402 

Commands details: 
total_CMD = 3210190 
n_nop = 3154846 
Read = 21558 
Write = 0 
L2_Alloc = 0 
L2_WB = 39 
n_act = 18747 
n_pre = 18731 
n_ref = 0 
n_req = 21569 
total_req = 21597 

Dual Bus Interface Util: 
issued_total_row = 37478 
issued_total_col = 21597 
Row_Bus_Util =  0.011675 
CoL_Bus_Util = 0.006728 
Either_Row_CoL_Bus_Util = 0.017240 
Issued_on_Two_Bus_Simul_Util = 0.001162 
issued_two_Eff = 0.067415 
queue_avg = 0.312488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.312488
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3210190 n_nop=3160190 n_act=16554 n_pre=16538 n_ref_event=0 n_req=18957 n_rd=18948 n_rd_L2_A=0 n_write=0 n_wr_bk=33 bw_util=0.02365
n_activity=458491 dram_eff=0.1656
bk0: 1217a 3142787i bk1: 1136a 3147508i bk2: 1267a 3141122i bk3: 1177a 3147150i bk4: 1205a 3143114i bk5: 1157a 3145630i bk6: 1233a 3140579i bk7: 1210a 3141882i bk8: 1189a 3140451i bk9: 1163a 3143092i bk10: 1207a 3142019i bk11: 1157a 3144226i bk12: 1185a 3141395i bk13: 1146a 3144052i bk14: 1148a 3143326i bk15: 1151a 3144861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127341
Row_Buffer_Locality_read = 0.127401
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.784284
Bank_Level_Parallism_Col = 1.465172
Bank_Level_Parallism_Ready = 1.091658
write_to_read_ratio_blp_rw_average = 0.000775
GrpLevelPara = 1.358894 

BW Util details:
bwutil = 0.023651 
total_CMD = 3210190 
util_bw = 75924 
Wasted_Col = 232295 
Wasted_Row = 85319 
Idle = 2816652 

BW Util Bottlenecks: 
RCDc_limit = 322431 
RCDWRc_limit = 83 
WTRc_limit = 555 
RTWc_limit = 195 
CCDLc_limit = 9623 
rwq = 0 
CCDLc_limit_alone = 9587 
WTRc_limit_alone = 529 
RTWc_limit_alone = 185 

Commands details: 
total_CMD = 3210190 
n_nop = 3160190 
Read = 18948 
Write = 0 
L2_Alloc = 0 
L2_WB = 33 
n_act = 16554 
n_pre = 16538 
n_ref = 0 
n_req = 18957 
total_req = 18981 

Dual Bus Interface Util: 
issued_total_row = 33092 
issued_total_col = 18981 
Row_Bus_Util =  0.010308 
CoL_Bus_Util = 0.005913 
Either_Row_CoL_Bus_Util = 0.015575 
Issued_on_Two_Bus_Simul_Util = 0.000646 
issued_two_Eff = 0.041460 
queue_avg = 0.187875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.187875
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3210190 n_nop=3157056 n_act=17788 n_pre=17772 n_ref_event=0 n_req=20388 n_rd=20378 n_rd_L2_A=0 n_write=0 n_wr_bk=36 bw_util=0.02544
n_activity=457541 dram_eff=0.1785
bk0: 1344a 3132809i bk1: 1292a 3136117i bk2: 1298a 3136980i bk3: 1258a 3136922i bk4: 1256a 3137151i bk5: 1266a 3138021i bk6: 1330a 3131726i bk7: 1240a 3137760i bk8: 1289a 3133620i bk9: 1268a 3135592i bk10: 1322a 3131811i bk11: 1282a 3136183i bk12: 1283a 3133118i bk13: 1237a 3135358i bk14: 1226a 3136946i bk15: 1187a 3136310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128164
Row_Buffer_Locality_read = 0.128227
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.095451
Bank_Level_Parallism_Col = 1.516465
Bank_Level_Parallism_Ready = 1.086654
write_to_read_ratio_blp_rw_average = 0.001268
GrpLevelPara = 1.402304 

BW Util details:
bwutil = 0.025437 
total_CMD = 3210190 
util_bw = 81656 
Wasted_Col = 236032 
Wasted_Row = 78108 
Idle = 2814394 

BW Util Bottlenecks: 
RCDc_limit = 338383 
RCDWRc_limit = 98 
WTRc_limit = 682 
RTWc_limit = 444 
CCDLc_limit = 11224 
rwq = 0 
CCDLc_limit_alone = 11198 
WTRc_limit_alone = 668 
RTWc_limit_alone = 432 

Commands details: 
total_CMD = 3210190 
n_nop = 3157056 
Read = 20378 
Write = 0 
L2_Alloc = 0 
L2_WB = 36 
n_act = 17788 
n_pre = 17772 
n_ref = 0 
n_req = 20388 
total_req = 20414 

Dual Bus Interface Util: 
issued_total_row = 35560 
issued_total_col = 20414 
Row_Bus_Util =  0.011077 
CoL_Bus_Util = 0.006359 
Either_Row_CoL_Bus_Util = 0.016552 
Issued_on_Two_Bus_Simul_Util = 0.000885 
issued_two_Eff = 0.053450 
queue_avg = 0.227661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.227661
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3210190 n_nop=3157081 n_act=17836 n_pre=17820 n_ref_event=0 n_req=20500 n_rd=20486 n_rd_L2_A=0 n_write=0 n_wr_bk=47 bw_util=0.02558
n_activity=452641 dram_eff=0.1815
bk0: 1270a 3135353i bk1: 1380a 3128179i bk2: 1209a 3141691i bk3: 1310a 3133603i bk4: 1264a 3137612i bk5: 1367a 3128298i bk6: 1258a 3133574i bk7: 1354a 3125934i bk8: 1233a 3134266i bk9: 1373a 3123708i bk10: 1223a 3136023i bk11: 1329a 3128386i bk12: 1188a 3136571i bk13: 1258a 3131241i bk14: 1213a 3135134i bk15: 1257a 3131244i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130439
Row_Buffer_Locality_read = 0.130479
Row_Buffer_Locality_write = 0.071429
Bank_Level_Parallism = 3.255357
Bank_Level_Parallism_Col = 1.535320
Bank_Level_Parallism_Ready = 1.089345
write_to_read_ratio_blp_rw_average = 0.001173
GrpLevelPara = 1.418434 

BW Util details:
bwutil = 0.025585 
total_CMD = 3210190 
util_bw = 82132 
Wasted_Col = 232727 
Wasted_Row = 75743 
Idle = 2819588 

BW Util Bottlenecks: 
RCDc_limit = 336070 
RCDWRc_limit = 119 
WTRc_limit = 1017 
RTWc_limit = 402 
CCDLc_limit = 11585 
rwq = 0 
CCDLc_limit_alone = 11551 
WTRc_limit_alone = 995 
RTWc_limit_alone = 390 

Commands details: 
total_CMD = 3210190 
n_nop = 3157081 
Read = 20486 
Write = 0 
L2_Alloc = 0 
L2_WB = 47 
n_act = 17836 
n_pre = 17820 
n_ref = 0 
n_req = 20500 
total_req = 20533 

Dual Bus Interface Util: 
issued_total_row = 35656 
issued_total_col = 20533 
Row_Bus_Util =  0.011107 
CoL_Bus_Util = 0.006396 
Either_Row_CoL_Bus_Util = 0.016544 
Issued_on_Two_Bus_Simul_Util = 0.000959 
issued_two_Eff = 0.057994 
queue_avg = 0.258902 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.258902
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3210190 n_nop=3158477 n_act=17159 n_pre=17143 n_ref_event=0 n_req=19679 n_rd=19669 n_rd_L2_A=0 n_write=0 n_wr_bk=40 bw_util=0.02456
n_activity=457193 dram_eff=0.1724
bk0: 1244a 3140285i bk1: 1230a 3142018i bk2: 1223a 3143486i bk3: 1225a 3143109i bk4: 1271a 3139995i bk5: 1227a 3143151i bk6: 1257a 3140896i bk7: 1238a 3139319i bk8: 1260a 3136302i bk9: 1216a 3138876i bk10: 1275a 3137879i bk11: 1216a 3139217i bk12: 1262a 3135269i bk13: 1176a 3142079i bk14: 1196a 3141780i bk15: 1153a 3143395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128665
Row_Buffer_Locality_read = 0.128730
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.892834
Bank_Level_Parallism_Col = 1.479910
Bank_Level_Parallism_Ready = 1.073891
write_to_read_ratio_blp_rw_average = 0.000874
GrpLevelPara = 1.379976 

BW Util details:
bwutil = 0.024558 
total_CMD = 3210190 
util_bw = 78836 
Wasted_Col = 235053 
Wasted_Row = 80952 
Idle = 2815349 

BW Util Bottlenecks: 
RCDc_limit = 331495 
RCDWRc_limit = 95 
WTRc_limit = 788 
RTWc_limit = 260 
CCDLc_limit = 9883 
rwq = 0 
CCDLc_limit_alone = 9827 
WTRc_limit_alone = 748 
RTWc_limit_alone = 244 

Commands details: 
total_CMD = 3210190 
n_nop = 3158477 
Read = 19669 
Write = 0 
L2_Alloc = 0 
L2_WB = 40 
n_act = 17159 
n_pre = 17143 
n_ref = 0 
n_req = 19679 
total_req = 19709 

Dual Bus Interface Util: 
issued_total_row = 34302 
issued_total_col = 19709 
Row_Bus_Util =  0.010685 
CoL_Bus_Util = 0.006140 
Either_Row_CoL_Bus_Util = 0.016109 
Issued_on_Two_Bus_Simul_Util = 0.000716 
issued_two_Eff = 0.044438 
queue_avg = 0.195061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.195061
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3210190 n_nop=3160303 n_act=16422 n_pre=16406 n_ref_event=0 n_req=18879 n_rd=18870 n_rd_L2_A=0 n_write=0 n_wr_bk=33 bw_util=0.02355
n_activity=466878 dram_eff=0.162
bk0: 1236a 3142396i bk1: 1217a 3143971i bk2: 1199a 3144039i bk3: 1183a 3144641i bk4: 1200a 3146906i bk5: 1142a 3149211i bk6: 1248a 3139799i bk7: 1113a 3147489i bk8: 1210a 3141805i bk9: 1158a 3144500i bk10: 1209a 3140478i bk11: 1155a 3144504i bk12: 1193a 3142668i bk13: 1114a 3146955i bk14: 1174a 3145213i bk15: 1119a 3148465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130621
Row_Buffer_Locality_read = 0.130684
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.688294
Bank_Level_Parallism_Col = 1.443913
Bank_Level_Parallism_Ready = 1.085065
write_to_read_ratio_blp_rw_average = 0.000869
GrpLevelPara = 1.347475 

BW Util details:
bwutil = 0.023554 
total_CMD = 3210190 
util_bw = 75612 
Wasted_Col = 235477 
Wasted_Row = 89130 
Idle = 2809971 

BW Util Bottlenecks: 
RCDc_limit = 322417 
RCDWRc_limit = 91 
WTRc_limit = 514 
RTWc_limit = 211 
CCDLc_limit = 9162 
rwq = 0 
CCDLc_limit_alone = 9141 
WTRc_limit_alone = 503 
RTWc_limit_alone = 201 

Commands details: 
total_CMD = 3210190 
n_nop = 3160303 
Read = 18870 
Write = 0 
L2_Alloc = 0 
L2_WB = 33 
n_act = 16422 
n_pre = 16406 
n_ref = 0 
n_req = 18879 
total_req = 18903 

Dual Bus Interface Util: 
issued_total_row = 32828 
issued_total_col = 18903 
Row_Bus_Util =  0.010226 
CoL_Bus_Util = 0.005888 
Either_Row_CoL_Bus_Util = 0.015540 
Issued_on_Two_Bus_Simul_Util = 0.000574 
issued_two_Eff = 0.036964 
queue_avg = 0.189059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.189059

========= L2 cache stats =========
L2_cache_bank[0]: Access = 71464, Miss = 9648, Miss_rate = 0.135, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 72501, Miss = 9492, Miss_rate = 0.131, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 74343, Miss = 9976, Miss_rate = 0.134, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 71997, Miss = 10002, Miss_rate = 0.139, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 71708, Miss = 9858, Miss_rate = 0.137, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 72092, Miss = 9807, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 72978, Miss = 9574, Miss_rate = 0.131, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 74209, Miss = 9984, Miss_rate = 0.135, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 73704, Miss = 10353, Miss_rate = 0.140, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[9]: Access = 73993, Miss = 9935, Miss_rate = 0.134, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 75032, Miss = 9514, Miss_rate = 0.127, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 71725, Miss = 9374, Miss_rate = 0.131, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 71219, Miss = 10944, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 73117, Miss = 10623, Miss_rate = 0.145, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 73907, Miss = 9656, Miss_rate = 0.131, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 71582, Miss = 9300, Miss_rate = 0.130, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 72456, Miss = 10353, Miss_rate = 0.143, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[17]: Access = 73599, Miss = 10031, Miss_rate = 0.136, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 72970, Miss = 9862, Miss_rate = 0.135, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[19]: Access = 72888, Miss = 10634, Miss_rate = 0.146, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 72732, Miss = 9988, Miss_rate = 0.137, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[21]: Access = 71696, Miss = 9684, Miss_rate = 0.135, Pending_hits = 5, Reservation_fails = 3
L2_cache_bank[22]: Access = 72629, Miss = 9670, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 71906, Miss = 9201, Miss_rate = 0.128, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1746447
L2_total_cache_misses = 237463
L2_total_cache_miss_rate = 0.1360
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1491682
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 73
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 84561
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 152842
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 73
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17229
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 39
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1729158
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17289
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3
L2_cache_data_port_util = 0.050
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=1746447
icnt_total_pkts_simt_to_mem=1746447
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1746447
Req_Network_cycles = 1251797
Req_Network_injected_packets_per_cycle =       1.3952 
Req_Network_conflicts_per_cycle =       1.0051
Req_Network_conflicts_per_cycle_util =       6.8556
Req_Bank_Level_Parallism =       9.5161
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       6.0910
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1002

Reply_Network_injected_packets_num = 1746447
Reply_Network_cycles = 1251797
Reply_Network_injected_packets_per_cycle =        1.3952
Reply_Network_conflicts_per_cycle =        0.5932
Reply_Network_conflicts_per_cycle_util =       4.0528
Reply_Bank_Level_Parallism =       9.5321
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1522
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0465
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 55 min, 43 sec (3343 sec)
gpgpu_simulation_rate = 7592 (inst/sec)
gpgpu_simulation_rate = 374 (cycle/sec)
gpgpu_silicon_slowdown = 3649732x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed5ffc10c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed5ffc100..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed5ffc0f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed5ffc0f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed5ffc0e8..

GPGPU-Sim PTX: cudaLaunch for 0x0x558fe31e0ecf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
Simulation cycle for kernel 2 is = 10000
Simulation cycle for kernel 2 is = 15000
Simulation cycle for kernel 2 is = 20000
Simulation cycle for kernel 2 is = 25000
Simulation cycle for kernel 2 is = 30000
Simulation cycle for kernel 2 is = 35000
Simulation cycle for kernel 2 is = 40000
Simulation cycle for kernel 2 is = 45000
Simulation cycle for kernel 2 is = 50000
Simulation cycle for kernel 2 is = 55000
Simulation cycle for kernel 2 is = 60000
Simulation cycle for kernel 2 is = 65000
Simulation cycle for kernel 2 is = 70000
Simulation cycle for kernel 2 is = 75000
Simulation cycle for kernel 2 is = 80000
Simulation cycle for kernel 2 is = 85000
Simulation cycle for kernel 2 is = 90000
Simulation cycle for kernel 2 is = 95000
Simulation cycle for kernel 2 is = 100000
Simulation cycle for kernel 2 is = 105000
Simulation cycle for kernel 2 is = 110000
Simulation cycle for kernel 2 is = 115000
Simulation cycle for kernel 2 is = 120000
Simulation cycle for kernel 2 is = 125000
Simulation cycle for kernel 2 is = 130000
Simulation cycle for kernel 2 is = 135000
Simulation cycle for kernel 2 is = 140000
Simulation cycle for kernel 2 is = 145000
Simulation cycle for kernel 2 is = 150000
Simulation cycle for kernel 2 is = 155000
Simulation cycle for kernel 2 is = 160000
Simulation cycle for kernel 2 is = 165000
Simulation cycle for kernel 2 is = 170000
Simulation cycle for kernel 2 is = 175000
Simulation cycle for kernel 2 is = 180000
Simulation cycle for kernel 2 is = 185000
Simulation cycle for kernel 2 is = 190000
Simulation cycle for kernel 2 is = 195000
Simulation cycle for kernel 2 is = 200000
Simulation cycle for kernel 2 is = 205000
Simulation cycle for kernel 2 is = 210000
Simulation cycle for kernel 2 is = 215000
Simulation cycle for kernel 2 is = 220000
Simulation cycle for kernel 2 is = 225000
Simulation cycle for kernel 2 is = 230000
Simulation cycle for kernel 2 is = 235000
Simulation cycle for kernel 2 is = 240000
Simulation cycle for kernel 2 is = 245000
Simulation cycle for kernel 2 is = 250000
Simulation cycle for kernel 2 is = 255000
Simulation cycle for kernel 2 is = 260000
Simulation cycle for kernel 2 is = 265000
Simulation cycle for kernel 2 is = 270000
Simulation cycle for kernel 2 is = 275000
Simulation cycle for kernel 2 is = 280000
Simulation cycle for kernel 2 is = 285000
Simulation cycle for kernel 2 is = 290000
Simulation cycle for kernel 2 is = 295000
Simulation cycle for kernel 2 is = 300000
Simulation cycle for kernel 2 is = 305000
Simulation cycle for kernel 2 is = 310000
Simulation cycle for kernel 2 is = 315000
Simulation cycle for kernel 2 is = 320000
Simulation cycle for kernel 2 is = 325000
Simulation cycle for kernel 2 is = 330000
Simulation cycle for kernel 2 is = 335000
Simulation cycle for kernel 2 is = 340000
Simulation cycle for kernel 2 is = 345000
Simulation cycle for kernel 2 is = 350000
Simulation cycle for kernel 2 is = 355000
Simulation cycle for kernel 2 is = 360000
Simulation cycle for kernel 2 is = 365000
Simulation cycle for kernel 2 is = 370000
Simulation cycle for kernel 2 is = 375000
Simulation cycle for kernel 2 is = 380000
Simulation cycle for kernel 2 is = 385000
Simulation cycle for kernel 2 is = 390000
Simulation cycle for kernel 2 is = 395000
Simulation cycle for kernel 2 is = 400000
Simulation cycle for kernel 2 is = 405000
Simulation cycle for kernel 2 is = 410000
Simulation cycle for kernel 2 is = 415000
Simulation cycle for kernel 2 is = 420000
Simulation cycle for kernel 2 is = 425000
Simulation cycle for kernel 2 is = 430000
Simulation cycle for kernel 2 is = 435000
Simulation cycle for kernel 2 is = 440000
Simulation cycle for kernel 2 is = 445000
Simulation cycle for kernel 2 is = 450000
Simulation cycle for kernel 2 is = 455000
Simulation cycle for kernel 2 is = 460000
Simulation cycle for kernel 2 is = 465000
Simulation cycle for kernel 2 is = 470000
Simulation cycle for kernel 2 is = 475000
Simulation cycle for kernel 2 is = 480000
Simulation cycle for kernel 2 is = 485000
Simulation cycle for kernel 2 is = 490000
Simulation cycle for kernel 2 is = 495000
Simulation cycle for kernel 2 is = 500000
Simulation cycle for kernel 2 is = 505000
Simulation cycle for kernel 2 is = 510000
Simulation cycle for kernel 2 is = 515000
Simulation cycle for kernel 2 is = 520000
Simulation cycle for kernel 2 is = 525000
Simulation cycle for kernel 2 is = 530000
Simulation cycle for kernel 2 is = 535000
Simulation cycle for kernel 2 is = 540000
Simulation cycle for kernel 2 is = 545000
Simulation cycle for kernel 2 is = 550000
Simulation cycle for kernel 2 is = 555000
Simulation cycle for kernel 2 is = 560000
Simulation cycle for kernel 2 is = 565000
Simulation cycle for kernel 2 is = 570000
Simulation cycle for kernel 2 is = 575000
Simulation cycle for kernel 2 is = 580000
Simulation cycle for kernel 2 is = 585000
Simulation cycle for kernel 2 is = 590000
Simulation cycle for kernel 2 is = 595000
Simulation cycle for kernel 2 is = 600000
Simulation cycle for kernel 2 is = 605000
Simulation cycle for kernel 2 is = 610000
Simulation cycle for kernel 2 is = 615000
Simulation cycle for kernel 2 is = 620000
Simulation cycle for kernel 2 is = 625000
Simulation cycle for kernel 2 is = 630000
Simulation cycle for kernel 2 is = 635000
Simulation cycle for kernel 2 is = 640000
Simulation cycle for kernel 2 is = 645000
Simulation cycle for kernel 2 is = 650000
Simulation cycle for kernel 2 is = 655000
Simulation cycle for kernel 2 is = 660000
Simulation cycle for kernel 2 is = 665000
Simulation cycle for kernel 2 is = 670000
Simulation cycle for kernel 2 is = 675000
Simulation cycle for kernel 2 is = 680000
Simulation cycle for kernel 2 is = 685000
Simulation cycle for kernel 2 is = 690000
Simulation cycle for kernel 2 is = 695000
Simulation cycle for kernel 2 is = 700000
Simulation cycle for kernel 2 is = 705000
Simulation cycle for kernel 2 is = 710000
Simulation cycle for kernel 2 is = 715000
Simulation cycle for kernel 2 is = 720000
Simulation cycle for kernel 2 is = 725000
Simulation cycle for kernel 2 is = 730000
Simulation cycle for kernel 2 is = 735000
Simulation cycle for kernel 2 is = 740000
Simulation cycle for kernel 2 is = 745000
Simulation cycle for kernel 2 is = 750000
Simulation cycle for kernel 2 is = 755000
Simulation cycle for kernel 2 is = 760000
Simulation cycle for kernel 2 is = 765000
Simulation cycle for kernel 2 is = 770000
Simulation cycle for kernel 2 is = 775000
Simulation cycle for kernel 2 is = 780000
Simulation cycle for kernel 2 is = 785000
Simulation cycle for kernel 2 is = 790000
Simulation cycle for kernel 2 is = 795000
Simulation cycle for kernel 2 is = 800000
Simulation cycle for kernel 2 is = 805000
Simulation cycle for kernel 2 is = 810000
Simulation cycle for kernel 2 is = 815000
Simulation cycle for kernel 2 is = 820000
Simulation cycle for kernel 2 is = 825000
Simulation cycle for kernel 2 is = 830000
Simulation cycle for kernel 2 is = 835000
Simulation cycle for kernel 2 is = 840000
Simulation cycle for kernel 2 is = 845000
Simulation cycle for kernel 2 is = 850000
Simulation cycle for kernel 2 is = 855000
Simulation cycle for kernel 2 is = 860000
Simulation cycle for kernel 2 is = 865000
Simulation cycle for kernel 2 is = 870000
Simulation cycle for kernel 2 is = 875000
Simulation cycle for kernel 2 is = 880000
Simulation cycle for kernel 2 is = 885000
Simulation cycle for kernel 2 is = 890000
Simulation cycle for kernel 2 is = 895000
Simulation cycle for kernel 2 is = 900000
Simulation cycle for kernel 2 is = 905000
Simulation cycle for kernel 2 is = 910000
Simulation cycle for kernel 2 is = 915000
Simulation cycle for kernel 2 is = 920000
Simulation cycle for kernel 2 is = 925000
Simulation cycle for kernel 2 is = 930000
Simulation cycle for kernel 2 is = 935000
Simulation cycle for kernel 2 is = 940000
Simulation cycle for kernel 2 is = 945000
Simulation cycle for kernel 2 is = 950000
Simulation cycle for kernel 2 is = 955000
Simulation cycle for kernel 2 is = 960000
Simulation cycle for kernel 2 is = 965000
Simulation cycle for kernel 2 is = 970000
Simulation cycle for kernel 2 is = 975000
Simulation cycle for kernel 2 is = 980000
Simulation cycle for kernel 2 is = 985000
Simulation cycle for kernel 2 is = 990000
Simulation cycle for kernel 2 is = 995000
Simulation cycle for kernel 2 is = 1000000
Simulation cycle for kernel 2 is = 1005000
Simulation cycle for kernel 2 is = 1010000
Simulation cycle for kernel 2 is = 1015000
Simulation cycle for kernel 2 is = 1020000
Simulation cycle for kernel 2 is = 1025000
Simulation cycle for kernel 2 is = 1030000
Simulation cycle for kernel 2 is = 1035000
Simulation cycle for kernel 2 is = 1040000
Simulation cycle for kernel 2 is = 1045000
Simulation cycle for kernel 2 is = 1050000
Simulation cycle for kernel 2 is = 1055000
Simulation cycle for kernel 2 is = 1060000
Simulation cycle for kernel 2 is = 1065000
Simulation cycle for kernel 2 is = 1070000
Simulation cycle for kernel 2 is = 1075000
Simulation cycle for kernel 2 is = 1080000
Simulation cycle for kernel 2 is = 1085000
Simulation cycle for kernel 2 is = 1090000
Simulation cycle for kernel 2 is = 1095000
Simulation cycle for kernel 2 is = 1100000
Simulation cycle for kernel 2 is = 1105000
Simulation cycle for kernel 2 is = 1110000
Simulation cycle for kernel 2 is = 1115000
Simulation cycle for kernel 2 is = 1120000
Simulation cycle for kernel 2 is = 1125000
Simulation cycle for kernel 2 is = 1130000
Simulation cycle for kernel 2 is = 1135000
Simulation cycle for kernel 2 is = 1140000
Simulation cycle for kernel 2 is = 1145000
Simulation cycle for kernel 2 is = 1150000
Simulation cycle for kernel 2 is = 1155000
Simulation cycle for kernel 2 is = 1160000
Simulation cycle for kernel 2 is = 1165000
Simulation cycle for kernel 2 is = 1170000
Simulation cycle for kernel 2 is = 1175000
Simulation cycle for kernel 2 is = 1180000
Simulation cycle for kernel 2 is = 1185000
Simulation cycle for kernel 2 is = 1190000
Simulation cycle for kernel 2 is = 1195000
Simulation cycle for kernel 2 is = 1200000
Simulation cycle for kernel 2 is = 1205000
Simulation cycle for kernel 2 is = 1210000
Simulation cycle for kernel 2 is = 1215000
Simulation cycle for kernel 2 is = 1220000
Simulation cycle for kernel 2 is = 1225000
Simulation cycle for kernel 2 is = 1230000
Simulation cycle for kernel 2 is = 1235000
Simulation cycle for kernel 2 is = 1240000
Simulation cycle for kernel 2 is = 1245000
Simulation cycle for kernel 2 is = 1250000
Simulation cycle for kernel 2 is = 1255000
Simulation cycle for kernel 2 is = 1260000
Simulation cycle for kernel 2 is = 1265000
Simulation cycle for kernel 2 is = 1270000
Simulation cycle for kernel 2 is = 1275000
Simulation cycle for kernel 2 is = 1280000
Simulation cycle for kernel 2 is = 1285000
Destroy streams for kernel 3: size 0
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed5ffc13c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed5ffc130..

GPGPU-Sim PTX: cudaLaunch for 0x0x558fe31e104a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 3 
gpu_sim_cycle = 1289758
gpu_sim_insn = 16916342
gpu_ipc =      13.1159
gpu_tot_sim_cycle = 2541555
gpu_tot_sim_insn = 42296784
gpu_tot_ipc =      16.6421
gpu_tot_issued_cta = 270
gpu_occupancy = 40.2237% 
gpu_tot_occupancy = 40.0931% 
max_total_param_size = 0
gpu_stall_dramfull = 39467
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.7806
partiton_level_parallism_total  =       1.5908
partiton_level_parallism_util =      10.9116
partiton_level_parallism_util_total  =      10.2616
L2_BW  =      77.7783 GB/Sec
L2_BW_total  =      69.4850 GB/Sec
gpu_total_sim_rate=6159

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 261046, Miss = 146032, Miss_rate = 0.559, Pending_hits = 3720, Reservation_fails = 234527
	L1D_cache_core[1]: Access = 230361, Miss = 133301, Miss_rate = 0.579, Pending_hits = 3875, Reservation_fails = 208290
	L1D_cache_core[2]: Access = 230514, Miss = 132184, Miss_rate = 0.573, Pending_hits = 3680, Reservation_fails = 206149
	L1D_cache_core[3]: Access = 253854, Miss = 142528, Miss_rate = 0.561, Pending_hits = 4000, Reservation_fails = 235887
	L1D_cache_core[4]: Access = 229367, Miss = 130585, Miss_rate = 0.569, Pending_hits = 3591, Reservation_fails = 202243
	L1D_cache_core[5]: Access = 240189, Miss = 136373, Miss_rate = 0.568, Pending_hits = 3968, Reservation_fails = 232428
	L1D_cache_core[6]: Access = 239871, Miss = 138923, Miss_rate = 0.579, Pending_hits = 4023, Reservation_fails = 216673
	L1D_cache_core[7]: Access = 233382, Miss = 130574, Miss_rate = 0.559, Pending_hits = 3782, Reservation_fails = 203398
	L1D_cache_core[8]: Access = 247700, Miss = 141192, Miss_rate = 0.570, Pending_hits = 4107, Reservation_fails = 225447
	L1D_cache_core[9]: Access = 222182, Miss = 125851, Miss_rate = 0.566, Pending_hits = 3699, Reservation_fails = 204256
	L1D_cache_core[10]: Access = 247148, Miss = 133102, Miss_rate = 0.539, Pending_hits = 3859, Reservation_fails = 217935
	L1D_cache_core[11]: Access = 252542, Miss = 144000, Miss_rate = 0.570, Pending_hits = 4244, Reservation_fails = 241404
	L1D_cache_core[12]: Access = 237278, Miss = 130245, Miss_rate = 0.549, Pending_hits = 3523, Reservation_fails = 210301
	L1D_cache_core[13]: Access = 231142, Miss = 132614, Miss_rate = 0.574, Pending_hits = 3851, Reservation_fails = 228347
	L1D_cache_core[14]: Access = 248879, Miss = 141080, Miss_rate = 0.567, Pending_hits = 4007, Reservation_fails = 242012
	L1D_cache_core[15]: Access = 239868, Miss = 131877, Miss_rate = 0.550, Pending_hits = 3820, Reservation_fails = 218858
	L1D_cache_core[16]: Access = 247518, Miss = 136607, Miss_rate = 0.552, Pending_hits = 4072, Reservation_fails = 229908
	L1D_cache_core[17]: Access = 238517, Miss = 131370, Miss_rate = 0.551, Pending_hits = 3771, Reservation_fails = 215671
	L1D_cache_core[18]: Access = 256319, Miss = 146108, Miss_rate = 0.570, Pending_hits = 4125, Reservation_fails = 254562
	L1D_cache_core[19]: Access = 248942, Miss = 137670, Miss_rate = 0.553, Pending_hits = 3955, Reservation_fails = 244527
	L1D_cache_core[20]: Access = 241494, Miss = 135023, Miss_rate = 0.559, Pending_hits = 3998, Reservation_fails = 232468
	L1D_cache_core[21]: Access = 232403, Miss = 130944, Miss_rate = 0.563, Pending_hits = 3869, Reservation_fails = 226749
	L1D_cache_core[22]: Access = 243247, Miss = 136058, Miss_rate = 0.559, Pending_hits = 3890, Reservation_fails = 222495
	L1D_cache_core[23]: Access = 226195, Miss = 126043, Miss_rate = 0.557, Pending_hits = 3784, Reservation_fails = 226786
	L1D_cache_core[24]: Access = 235143, Miss = 128609, Miss_rate = 0.547, Pending_hits = 3649, Reservation_fails = 216501
	L1D_cache_core[25]: Access = 239565, Miss = 130341, Miss_rate = 0.544, Pending_hits = 3755, Reservation_fails = 212911
	L1D_cache_core[26]: Access = 254643, Miss = 139192, Miss_rate = 0.547, Pending_hits = 4046, Reservation_fails = 240935
	L1D_cache_core[27]: Access = 259045, Miss = 137265, Miss_rate = 0.530, Pending_hits = 3811, Reservation_fails = 239875
	L1D_cache_core[28]: Access = 254680, Miss = 134169, Miss_rate = 0.527, Pending_hits = 3699, Reservation_fails = 220186
	L1D_cache_core[29]: Access = 196976, Miss = 105611, Miss_rate = 0.536, Pending_hits = 3239, Reservation_fails = 123799
	L1D_total_cache_accesses = 7220010
	L1D_total_cache_misses = 4025471
	L1D_total_cache_miss_rate = 0.5575
	L1D_total_cache_pending_hits = 115412
	L1D_total_cache_reservation_fails = 6635528
	L1D_cache_data_port_util = 0.141
	L1D_cache_fill_port_util = 0.185
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3061558
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 115412
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3254482
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6635176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 770920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 115412
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17569
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 66
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 352
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7202372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17638

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 494109
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6141067
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 352
ctas_completed 270, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
7640, 12747, 6845, 10178, 4679, 9693, 18645, 3677, 8959, 7999, 15707, 8642, 10061, 7042, 12465, 10683, 13887, 5943, 35833, 8331, 10932, 6360, 6119, 7671, 
gpgpu_n_tot_thrd_icount = 203843008
gpgpu_n_tot_w_icount = 6370094
gpgpu_n_stall_shd_mem = 3671209
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4025402
gpgpu_n_mem_write_global = 17638
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9316923
gpgpu_n_store_insn = 87520
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 276480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3488471
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 182738
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:101878	W0_Idle:22836640	W0_Scoreboard:57797608	W1:2013336	W2:751934	W3:489994	W4:368423	W5:297912	W6:236235	W7:211875	W8:193077	W9:164979	W10:141480	W11:127743	W12:106755	W13:102692	W14:93614	W15:76263	W16:78207	W17:73185	W18:66969	W19:61358	W20:64001	W21:63667	W22:63958	W23:60052	W24:59618	W25:55797	W26:55538	W27:55859	W28:53267	W29:44556	W30:40043	W31:26648	W32:71059
single_issue_nums: WS0:1646877	WS1:1580120	WS2:1583173	WS3:1559924	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32203216 {8:4025402,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 705520 {40:17638,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 161016080 {40:4025402,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 141104 {8:17638,}
maxmflatency = 3096 
max_icnt2mem_latency = 1489 
maxmrqlatency = 2003 
max_icnt2sh_latency = 77 
averagemflatency = 433 
avg_icnt2mem_latency = 209 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 4 
mrq_lat_table:375819 	5751 	11348 	23918 	26257 	14626 	10972 	12928 	8669 	511 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	721779 	2314445 	985463 	18728 	2625 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	981566 	271392 	1076096 	1690412 	23246 	328 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2114425 	1278764 	550505 	95073 	4162 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	887 	1545 	82 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        48        48         5         5         9         8         5         5         8         8 
dram[1]:        64        64        64        64        64        64        48        49         5         6         8         8         6         5         8         7 
dram[2]:        64        64        64        64        64        64        50        48         5         7         8        12         7         6         6         5 
dram[3]:        64        64        64        64        64        64        49        48         5         5        12        12         7         5         5         7 
dram[4]:        64        64        64        64        64        64        48        49         6         6        12        12         8         8         8         8 
dram[5]:        64        64        64        64        64        64        48        49         4         6        12        12         6         4         5         7 
dram[6]:        64        64        56        64        64        64        48        49         6         7        12        12         5         5         8         7 
dram[7]:        64        64        64        64        64        64        49        47         4         5        12        12         6         8         8         8 
dram[8]:        64        64        64        64        64        64        44        44         6         7        12        12         8         8         5         5 
dram[9]:        64        64        64        64        64        64        44        44         8         8        12        12         8         6         5         4 
dram[10]:        64        64        64        64        64        64        44        44        14        11        12        13         7         5         4         6 
dram[11]:        64        64        64        64        64        64        44        44         7         8        12        12         6         7         7         6 
maximum service time to same row:
dram[0]:    111544    114186     40614     42227    139756    141927     88118     95506     49985     46350    155354    150864     95722     95758     54708     12437 
dram[1]:    116922    120451     43291     46047    150317    166482     99681    113919     44850     42345    150183    148998     92250     88113     15526     15755 
dram[2]:    186115    188231     51347     46446    169947    171971    117875    120432     18668     34319    147540    138343     83579     78083     83015     82608 
dram[3]:    183867    178995     42701     64484    174630    176577    123881    127817     35683     35874    137919    138527     71415     96110     80254    106868 
dram[4]:    172991    167722     68748     61365    180446    182883    134578    140617     41948     27123    138229    138770    102906    162332     78020     79847 
dram[5]:    164026    161415     60262     63728    185182    142782    187774    191784     25838     24970    139068    140192    159935    160003     80862     85118 
dram[6]:    158386    159123     95759     65191    142581     51879    195809    201379     40674     21795    142605    144580    161316    161315     82080     75484 
dram[7]:    158920    158366     61863     56460     53505     55966    201782    205436     25965     26997    147026    149408    161954    215668     71304     72825 
dram[8]:     73270    100301     55329     57725     57683    102062    208278    211323     30056     27093    153202    155860    216019    216254     21842     17782 
dram[9]:    101710    103354    116940    116548     83458     87812    236687     54134     33602     32460    159052    162502    216435    216972     18256     19244 
dram[10]:    104184    104587     23383     44797    114343    119938     69091     72942     40965     32359    165378    105877    185446    186951     96719     91604 
dram[11]:    105399    107693     43593     39999    120532    120636     78007     82617     40789     70705    159667    160448     91857     91972     88318     85389 
average row accesses per activate:
dram[0]:  1.177069  1.163818  1.160601  1.179291  1.199906  1.191683  1.145125  1.150047  1.108179  1.134862  1.150252  1.120259  1.121128  1.133364  1.121998  1.096835 
dram[1]:  1.168459  1.159433  1.173954  1.182197  1.171939  1.180217  1.149871  1.165719  1.133420  1.114768  1.132572  1.147147  1.143805  1.127473  1.117276  1.135122 
dram[2]:  1.158177  1.161765  1.179511  1.174581  1.196949  1.175342  1.173225  1.165308  1.100726  1.100252  1.113036  1.126205  1.106430  1.110170  1.140130  1.133240 
dram[3]:  1.167431  1.184345  1.213870  1.193383  1.187619  1.194609  1.165282  1.177515  1.101260  1.092687  1.116825  1.111691  1.093387  1.150114  1.117337  1.118536 
dram[4]:  1.219271  1.184615  1.170048  1.183544  1.187122  1.190884  1.158187  1.178287  1.105438  1.104211  1.123843  1.137221  1.133333  1.134328  1.114685  1.100132 
dram[5]:  1.179786  1.170223  1.172762  1.193069  1.195683  1.184489  1.153883  1.173601  1.109778  1.108169  1.131436  1.124539  1.111365  1.114694  1.112465  1.140824 
dram[6]:  1.156522  1.167157  1.195688  1.180640  1.169150  1.188562  1.173784  1.160707  1.131424  1.120233  1.135332  1.154839  1.140755  1.130872  1.152714  1.148417 
dram[7]:  1.160540  1.177612  1.187329  1.188633  1.173104  1.163069  1.158745  1.159758  1.105310  1.103241  1.140774  1.140010  1.104641  1.109665  1.138079  1.124345 
dram[8]:  1.188200  1.171239  1.174856  1.164112  1.173068  1.181321  1.176546  1.167120  1.116660  1.139715  1.154652  1.154218  1.132683  1.101791  1.122449  1.097122 
dram[9]:  1.205517  1.201445  1.186155  1.162559  1.185825  1.181250  1.139719  1.148499  1.111256  1.126090  1.143936  1.144613  1.113360  1.126718  1.143631  1.121147 
dram[10]:  1.172971  1.177891  1.169618  1.166976  1.175336  1.192488  1.173182  1.157349  1.128765  1.127240  1.146425  1.136364  1.092945  1.114299  1.128973  1.129534 
dram[11]:  1.171600  1.178265  1.157699  1.162566  1.214967  1.191318  1.162489  1.153922  1.134529  1.125586  1.117174  1.121198  1.115929  1.131075  1.149036  1.138034 
average row locality = 490831/427007 = 1.149468
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2545      2450      2551      2460      2557      2493      2525      2468      2520      2474      2511      2422      2423      2436      2336      2320 
dram[1]:      2606      2615      2524      2550      2556      2613      2670      2666      2625      2642      2580      2674      2584      2562      2474      2409 
dram[2]:      2588      2526      2510      2523      2589      2574      2594      2573      2579      2623      2570      2454      2493      2485      2449      2422 
dram[3]:      2540      2554      2503      2561      2494      2615      2524      2587      2534      2570      2476      2558      2446      2510      2333      2442 
dram[4]:      2704      2537      2711      2618      2747      2639      2709      2518      2663      2596      2550      2594      2717      2583      2630      2505 
dram[5]:      2427      2413      2437      2410      2548      2459      2422      2454      2497      2469      2505      2438      2433      2420      2373      2325 
dram[6]:      2791      2775      2884      2732      2903      2868      2776      2759      2884      2879      2802      2685      2867      2696      2736      2679 
dram[7]:      2494      2367      2605      2426      2521      2425      2511      2490      2498      2383      2504      2402      2423      2383      2377      2360 
dram[8]:      2755      2645      2654      2582      2596      2593      2759      2577      2661      2643      2755      2627      2671      2519      2528      2437 
dram[9]:      2622      2818      2536      2689      2610      2835      2594      2792      2557      2840      2575      2794      2472      2619      2528      2615 
dram[10]:      2541      2534      2510      2516      2621      2540      2581      2567      2586      2516      2662      2525      2584      2404      2450      2393 
dram[11]:      2531      2472      2496      2410      2549      2360      2597      2339      2530      2402      2498      2396      2440      2300      2442      2292 
total dram reads = 490658
bank skew: 2903/2292 = 1.27
chip skew: 44716/39030 = 1.15
number of total write accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         6        12         0         8 
dram[1]:         8        10         0         0         0         0         0         0         0         0         0         0         4        12        10         8 
dram[2]:        16         8         0         0         0         0         0         0         0         0         0         0         8        16         0         8 
dram[3]:        19        12         0         0         0         0         0         0         0         0         0         0         4        12         0         8 
dram[4]:        16        14         0         0         0         0         0         0         0         0         0         0        12         4        16         0 
dram[5]:         1         0         0         0         0         0         0         0         0         0         0         0         8         0         4         0 
dram[6]:         8        11         0         0         0         0         0         0         0         0         0         0         8         0        16        24 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        19        19        19         0 
dram[8]:        15         8         0         0         0         0         0         0         0         0         0         0         4         9         8         9 
dram[9]:         0        34         0         0         0         0         0         0         0         0         0         0        12        13        15        13 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0        12        16         4        20 
dram[11]:         8         0         0         0         0         0         0         0         0         0         0         0        17        16         8         0 
total dram writes = 653
min_bank_accesses = 0!
chip skew: 87/13 = 6.69
average mf latency per bank:
dram[0]:       3703      3741      2038      2218      2020      2137      2178      2177      2142      2334      2255      2379      5777      5613      9212      9285
dram[1]:       3739      3561      2258      2252      2172      2093      1959      2036      2268      2229      2261      2111      5671      5555      8700      8516
dram[2]:       3472      3819      2220      2174      2128      2152      2188      2111      2236      1992      2173      2320      5822      5698      8539      8893
dram[3]:       3680      3742      2251      2302      2140      1998      2236      2229      2168      2229      2238      2204      5853      5754      9352      8873
dram[4]:       3604      3667      2239      2267      1994      1972      2088      2231      2105      2155      2235      2264      5161      5551      8192      8924
dram[5]:       4049      3696      2227      2242      2084      2249      2277      2098      2278      2291      2233      2239      5939      5929      9084      9224
dram[6]:       2974      3047      2019      2046      1979      2102      1824      1974      2042      2127      2010      2218      5036      5494      7914      8188
dram[7]:       3693      3806      2135      2162      2286      2239      2173      2093      2423      2356      2367      2269      5952      5881      8806      8745
dram[8]:       3170      3356      1962      2143      2118      2169      2040      2350      2009      2242      2084      2235      5764      6010      8632      8787
dram[9]:       3417      3173      2181      1916      2167      2008      2210      1976      2384      2166      2219      2144      5973      5847      8003      7976
dram[10]:       3468      3611      2009      1970      2094      2079      2084      2043      2358      2390      2269      2312      5974      5868      8440      8614
dram[11]:       3385      3478      2004      2119      2180      2249      2166      2320      2450      2385      2329      2260      6037      6159      8563      9209
maximum mf latency per bank:
dram[0]:       2458      2207      2512      2473      2595      2428      2423      2299      2675      2426      2267      2585      2700      2763      2277      2473
dram[1]:       2599      2808      2523      2604      2615      2318      2750      2690      2731      2626      2700      2703      2950      2749      2451      3056
dram[2]:       2618      2736      2564      2474      2699      2446      2780      2489      2643      2939      2899      2585      2825      2530      2906      2592
dram[3]:       2519      2698      2752      2547      2600      2793      2906      2837      2626      2949      2746      2626      2750      2690      2633      2691
dram[4]:       3035      2547      2305      2659      2548      2753      2452      2849      2803      2854      2379      2634      2483      2672      2487      2573
dram[5]:       2476      2313      2427      2269      2501      2605      2530      2461      2509      2727      2639      2712      3042      2743      2482      2733
dram[6]:       2485      2846      2419      2565      2717      2635      2339      2560      2828      2886      2481      2667      2718      3096      2915      2771
dram[7]:       2281      2286      2204      2083      2657      2385      2285      2257      2325      2282      2340      2375      2265      2555      3072      2405
dram[8]:       2583      2690      2697      2448      2710      2693      2587      2340      2533      2548      2642      2545      2454      2405      2698      2227
dram[9]:       2252      2703      2217      2516      2344      2524      2430      2681      2516      2219      2456      2748      2701      2640      2294      2553
dram[10]:       2626      2545      2345      2374      2399      2626      2688      2638      2713      2753      2688      2709      2296      2338      2058      2481
dram[11]:       2878      2390      2706      2007      2840      2334      2654      2424      2655      2510      2354      2414      2475      2638      2835      2446

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6517732 n_nop=6413260 n_act=34450 n_pre=34434 n_ref_event=4572360550251980812 n_req=39500 n_rd=39491 n_rd_L2_A=0 n_write=0 n_wr_bk=34 bw_util=0.02426
n_activity=980815 dram_eff=0.1612
bk0: 2545a 6377768i bk1: 2450a 6380065i bk2: 2551a 6374161i bk3: 2460a 6380679i bk4: 2557a 6375955i bk5: 2493a 6380302i bk6: 2525a 6373390i bk7: 2468a 6375095i bk8: 2520a 6370945i bk9: 2474a 6374999i bk10: 2511a 6377543i bk11: 2422a 6377127i bk12: 2423a 6376988i bk13: 2436a 6378575i bk14: 2336a 6383907i bk15: 2320a 6381384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128101
Row_Buffer_Locality_read = 0.128130
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.725781
Bank_Level_Parallism_Col = 1.560971
Bank_Level_Parallism_Ready = 1.086189
write_to_read_ratio_blp_rw_average = 0.000459
GrpLevelPara = 1.339452 

BW Util details:
bwutil = 0.024257 
total_CMD = 6517732 
util_bw = 158100 
Wasted_Col = 496611 
Wasted_Row = 189192 
Idle = 5673829 

BW Util Bottlenecks: 
RCDc_limit = 678566 
RCDWRc_limit = 88 
WTRc_limit = 485 
RTWc_limit = 229 
CCDLc_limit = 18692 
rwq = 0 
CCDLc_limit_alone = 18668 
WTRc_limit_alone = 467 
RTWc_limit_alone = 223 

Commands details: 
total_CMD = 6517732 
n_nop = 6413260 
Read = 39491 
Write = 0 
L2_Alloc = 0 
L2_WB = 34 
n_act = 34450 
n_pre = 34434 
n_ref = 4572360550251980812 
n_req = 39500 
total_req = 39525 

Dual Bus Interface Util: 
issued_total_row = 68884 
issued_total_col = 39525 
Row_Bus_Util =  0.010569 
CoL_Bus_Util = 0.006064 
Either_Row_CoL_Bus_Util = 0.016029 
Issued_on_Two_Bus_Simul_Util = 0.000604 
issued_two_Eff = 0.037685 
queue_avg = 0.242943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.242943
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6517732 n_nop=6409248 n_act=35985 n_pre=35969 n_ref_event=0 n_req=41364 n_rd=41350 n_rd_L2_A=0 n_write=0 n_wr_bk=52 bw_util=0.02541
n_activity=984068 dram_eff=0.1683
bk0: 2606a 6373561i bk1: 2615a 6368969i bk2: 2524a 6374565i bk3: 2550a 6371018i bk4: 2556a 6373030i bk5: 2613a 6367855i bk6: 2670a 6362155i bk7: 2666a 6362559i bk8: 2625a 6364068i bk9: 2642a 6356568i bk10: 2580a 6368354i bk11: 2674a 6360921i bk12: 2584a 6365508i bk13: 2562a 6363517i bk14: 2474a 6373217i bk15: 2409a 6376037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130355
Row_Buffer_Locality_read = 0.130375
Row_Buffer_Locality_write = 0.071429
Bank_Level_Parallism = 2.901633
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.080427
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025409 
total_CMD = 6517732 
util_bw = 165608 
Wasted_Col = 499348 
Wasted_Row = 183064 
Idle = 5669712 

BW Util Bottlenecks: 
RCDc_limit = 696068 
RCDWRc_limit = 113 
WTRc_limit = 1145 
RTWc_limit = 1253 
CCDLc_limit = 21138 
rwq = 0 
CCDLc_limit_alone = 20973 
WTRc_limit_alone = 1069 
RTWc_limit_alone = 1164 

Commands details: 
total_CMD = 6517732 
n_nop = 6409248 
Read = 41350 
Write = 0 
L2_Alloc = 0 
L2_WB = 52 
n_act = 35985 
n_pre = 35969 
n_ref = 0 
n_req = 41364 
total_req = 41402 

Dual Bus Interface Util: 
issued_total_row = 71954 
issued_total_col = 41402 
Row_Bus_Util =  0.011040 
CoL_Bus_Util = 0.006352 
Either_Row_CoL_Bus_Util = 0.016644 
Issued_on_Two_Bus_Simul_Util = 0.000747 
issued_two_Eff = 0.044910 
queue_avg = 0.253608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.253608
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6517732 n_nop=6410609 n_act=35473 n_pre=35457 n_ref_event=0 n_req=40566 n_rd=40552 n_rd_L2_A=0 n_write=0 n_wr_bk=56 bw_util=0.02492
n_activity=973902 dram_eff=0.1668
bk0: 2588a 6368471i bk1: 2526a 6371913i bk2: 2510a 6373632i bk3: 2523a 6373416i bk4: 2589a 6372802i bk5: 2574a 6373454i bk6: 2594a 6369340i bk7: 2573a 6370684i bk8: 2579a 6362840i bk9: 2623a 6360689i bk10: 2570a 6366201i bk11: 2454a 6373476i bk12: 2493a 6367988i bk13: 2485a 6370839i bk14: 2449a 6377115i bk15: 2422a 6375641i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.125844
Row_Buffer_Locality_read = 0.125888
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.884773
Bank_Level_Parallism_Col = 1.465598
Bank_Level_Parallism_Ready = 1.073488
write_to_read_ratio_blp_rw_average = 0.000738
GrpLevelPara = 1.366107 

BW Util details:
bwutil = 0.024922 
total_CMD = 6517732 
util_bw = 162432 
Wasted_Col = 494064 
Wasted_Row = 179931 
Idle = 5681305 

BW Util Bottlenecks: 
RCDc_limit = 688860 
RCDWRc_limit = 131 
WTRc_limit = 932 
RTWc_limit = 464 
CCDLc_limit = 20303 
rwq = 0 
CCDLc_limit_alone = 20238 
WTRc_limit_alone = 894 
RTWc_limit_alone = 437 

Commands details: 
total_CMD = 6517732 
n_nop = 6410609 
Read = 40552 
Write = 0 
L2_Alloc = 0 
L2_WB = 56 
n_act = 35473 
n_pre = 35457 
n_ref = 0 
n_req = 40566 
total_req = 40608 

Dual Bus Interface Util: 
issued_total_row = 70930 
issued_total_col = 40608 
Row_Bus_Util =  0.010883 
CoL_Bus_Util = 0.006230 
Either_Row_CoL_Bus_Util = 0.016436 
Issued_on_Two_Bus_Simul_Util = 0.000677 
issued_two_Eff = 0.041214 
queue_avg = 0.244248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.244248
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6517732 n_nop=6411797 n_act=35078 n_pre=35062 n_ref_event=0 n_req=40261 n_rd=40247 n_rd_L2_A=0 n_write=0 n_wr_bk=55 bw_util=0.02473
n_activity=981701 dram_eff=0.1642
bk0: 2540a 6372953i bk1: 2554a 6370365i bk2: 2503a 6379384i bk3: 2561a 6371960i bk4: 2494a 6378698i bk5: 2615a 6370322i bk6: 2524a 6372266i bk7: 2587a 6369223i bk8: 2534a 6367893i bk9: 2570a 6363328i bk10: 2476a 6371041i bk11: 2558a 6366292i bk12: 2446a 6370054i bk13: 2510a 6371776i bk14: 2333a 6380167i bk15: 2442a 6372323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129033
Row_Buffer_Locality_read = 0.129028
Row_Buffer_Locality_write = 0.142857
Bank_Level_Parallism = 2.844287
Bank_Level_Parallism_Col = 1.466383
Bank_Level_Parallism_Ready = 1.086314
write_to_read_ratio_blp_rw_average = 0.002820
GrpLevelPara = 1.361723 

BW Util details:
bwutil = 0.024734 
total_CMD = 6517732 
util_bw = 161208 
Wasted_Col = 494226 
Wasted_Row = 186074 
Idle = 5676224 

BW Util Bottlenecks: 
RCDc_limit = 683274 
RCDWRc_limit = 109 
WTRc_limit = 1091 
RTWc_limit = 2711 
CCDLc_limit = 20269 
rwq = 0 
CCDLc_limit_alone = 20044 
WTRc_limit_alone = 1026 
RTWc_limit_alone = 2551 

Commands details: 
total_CMD = 6517732 
n_nop = 6411797 
Read = 40247 
Write = 0 
L2_Alloc = 0 
L2_WB = 55 
n_act = 35078 
n_pre = 35062 
n_ref = 0 
n_req = 40261 
total_req = 40302 

Dual Bus Interface Util: 
issued_total_row = 70140 
issued_total_col = 40302 
Row_Bus_Util =  0.010761 
CoL_Bus_Util = 0.006183 
Either_Row_CoL_Bus_Util = 0.016253 
Issued_on_Two_Bus_Simul_Util = 0.000691 
issued_two_Eff = 0.042545 
queue_avg = 0.270884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.270884
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6517732 n_nop=6407801 n_act=36540 n_pre=36524 n_ref_event=0 n_req=42037 n_rd=42021 n_rd_L2_A=0 n_write=0 n_wr_bk=62 bw_util=0.02583
n_activity=983683 dram_eff=0.1711
bk0: 2704a 6364234i bk1: 2537a 6373098i bk2: 2711a 6360704i bk3: 2618a 6367486i bk4: 2747a 6362578i bk5: 2639a 6368344i bk6: 2709a 6358019i bk7: 2518a 6372356i bk8: 2663a 6358098i bk9: 2596a 6361397i bk10: 2550a 6367215i bk11: 2594a 6365514i bk12: 2717a 6356639i bk13: 2583a 6366775i bk14: 2630a 6357167i bk15: 2505a 6364637i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131027
Row_Buffer_Locality_read = 0.131077
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.975814
Bank_Level_Parallism_Col = 1.494139
Bank_Level_Parallism_Ready = 1.093149
write_to_read_ratio_blp_rw_average = 0.002036
GrpLevelPara = 1.383626 

BW Util details:
bwutil = 0.025827 
total_CMD = 6517732 
util_bw = 168332 
Wasted_Col = 500296 
Wasted_Row = 177760 
Idle = 5671344 

BW Util Bottlenecks: 
RCDc_limit = 702875 
RCDWRc_limit = 149 
WTRc_limit = 1189 
RTWc_limit = 1862 
CCDLc_limit = 22311 
rwq = 0 
CCDLc_limit_alone = 22151 
WTRc_limit_alone = 1127 
RTWc_limit_alone = 1764 

Commands details: 
total_CMD = 6517732 
n_nop = 6407801 
Read = 42021 
Write = 0 
L2_Alloc = 0 
L2_WB = 62 
n_act = 36540 
n_pre = 36524 
n_ref = 0 
n_req = 42037 
total_req = 42083 

Dual Bus Interface Util: 
issued_total_row = 73064 
issued_total_col = 42083 
Row_Bus_Util =  0.011210 
CoL_Bus_Util = 0.006457 
Either_Row_CoL_Bus_Util = 0.016866 
Issued_on_Two_Bus_Simul_Util = 0.000800 
issued_two_Eff = 0.047448 
queue_avg = 0.272987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.272987
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6517732 n_nop=6414861 n_act=34022 n_pre=34006 n_ref_event=0 n_req=39034 n_rd=39030 n_rd_L2_A=0 n_write=0 n_wr_bk=13 bw_util=0.02396
n_activity=984235 dram_eff=0.1587
bk0: 2427a 6384489i bk1: 2413a 6381184i bk2: 2437a 6380842i bk3: 2410a 6385701i bk4: 2548a 6377596i bk5: 2459a 6382012i bk6: 2422a 6380198i bk7: 2454a 6382638i bk8: 2497a 6373065i bk9: 2469a 6374278i bk10: 2505a 6374104i bk11: 2438a 6377085i bk12: 2433a 6374267i bk13: 2420a 6373513i bk14: 2373a 6376797i bk15: 2325a 6382643i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128734
Row_Buffer_Locality_read = 0.128747
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.715650
Bank_Level_Parallism_Col = 1.438358
Bank_Level_Parallism_Ready = 1.091061
write_to_read_ratio_blp_rw_average = 0.000155
GrpLevelPara = 1.338837 

BW Util details:
bwutil = 0.023961 
total_CMD = 6517732 
util_bw = 156172 
Wasted_Col = 490627 
Wasted_Row = 192716 
Idle = 5678217 

BW Util Bottlenecks: 
RCDc_limit = 669619 
RCDWRc_limit = 42 
WTRc_limit = 220 
RTWc_limit = 101 
CCDLc_limit = 18572 
rwq = 0 
CCDLc_limit_alone = 18564 
WTRc_limit_alone = 216 
RTWc_limit_alone = 97 

Commands details: 
total_CMD = 6517732 
n_nop = 6414861 
Read = 39030 
Write = 0 
L2_Alloc = 0 
L2_WB = 13 
n_act = 34022 
n_pre = 34006 
n_ref = 0 
n_req = 39034 
total_req = 39043 

Dual Bus Interface Util: 
issued_total_row = 68028 
issued_total_col = 39043 
Row_Bus_Util =  0.010437 
CoL_Bus_Util = 0.005990 
Either_Row_CoL_Bus_Util = 0.015783 
Issued_on_Two_Bus_Simul_Util = 0.000644 
issued_two_Eff = 0.040828 
queue_avg = 0.253352 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.253352
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6517732 n_nop=6403092 n_act=38698 n_pre=38682 n_ref_event=0 n_req=44734 n_rd=44716 n_rd_L2_A=0 n_write=0 n_wr_bk=67 bw_util=0.02748
n_activity=977763 dram_eff=0.1832
bk0: 2791a 6344396i bk1: 2775a 6345000i bk2: 2884a 6333792i bk3: 2732a 6348632i bk4: 2903a 6331123i bk5: 2868a 6333800i bk6: 2776a 6342769i bk7: 2759a 6344507i bk8: 2884a 6327822i bk9: 2879a 6326207i bk10: 2802a 6333007i bk11: 2685a 6345072i bk12: 2867a 6324124i bk13: 2696a 6340580i bk14: 2736a 6337785i bk15: 2679a 6340442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.135199
Row_Buffer_Locality_read = 0.135254
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.500648
Bank_Level_Parallism_Col = 1.558363
Bank_Level_Parallism_Ready = 1.081824
write_to_read_ratio_blp_rw_average = 0.003569
GrpLevelPara = 1.440003 

BW Util details:
bwutil = 0.027484 
total_CMD = 6517732 
util_bw = 179132 
Wasted_Col = 497415 
Wasted_Row = 167482 
Idle = 5673703 

BW Util Bottlenecks: 
RCDc_limit = 721821 
RCDWRc_limit = 149 
WTRc_limit = 1467 
RTWc_limit = 4042 
CCDLc_limit = 25937 
rwq = 0 
CCDLc_limit_alone = 25602 
WTRc_limit_alone = 1368 
RTWc_limit_alone = 3806 

Commands details: 
total_CMD = 6517732 
n_nop = 6403092 
Read = 44716 
Write = 0 
L2_Alloc = 0 
L2_WB = 67 
n_act = 38698 
n_pre = 38682 
n_ref = 0 
n_req = 44734 
total_req = 44783 

Dual Bus Interface Util: 
issued_total_row = 77380 
issued_total_col = 44783 
Row_Bus_Util =  0.011872 
CoL_Bus_Util = 0.006871 
Either_Row_CoL_Bus_Util = 0.017589 
Issued_on_Two_Bus_Simul_Util = 0.001154 
issued_two_Eff = 0.065623 
queue_avg = 0.388167 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.388167
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6517732 n_nop=6414297 n_act=34217 n_pre=34201 n_ref_event=0 n_req=39184 n_rd=39169 n_rd_L2_A=0 n_write=0 n_wr_bk=57 bw_util=0.02407
n_activity=968544 dram_eff=0.162
bk0: 2494a 6380056i bk1: 2367a 6386661i bk2: 2605a 6375038i bk3: 2426a 6387139i bk4: 2521a 6377255i bk5: 2425a 6382953i bk6: 2511a 6377980i bk7: 2490a 6376898i bk8: 2498a 6371842i bk9: 2383a 6378853i bk10: 2504a 6374719i bk11: 2402a 6380732i bk12: 2423a 6375418i bk13: 2383a 6378965i bk14: 2377a 6380272i bk15: 2360a 6381545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127042
Row_Buffer_Locality_read = 0.127090
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.730413
Bank_Level_Parallism_Col = 1.449240
Bank_Level_Parallism_Ready = 1.083429
write_to_read_ratio_blp_rw_average = 0.002199
GrpLevelPara = 1.349826 

BW Util details:
bwutil = 0.024073 
total_CMD = 6517732 
util_bw = 156904 
Wasted_Col = 488735 
Wasted_Row = 186401 
Idle = 5685692 

BW Util Bottlenecks: 
RCDc_limit = 671550 
RCDWRc_limit = 149 
WTRc_limit = 897 
RTWc_limit = 1831 
CCDLc_limit = 19135 
rwq = 0 
CCDLc_limit_alone = 18968 
WTRc_limit_alone = 859 
RTWc_limit_alone = 1702 

Commands details: 
total_CMD = 6517732 
n_nop = 6414297 
Read = 39169 
Write = 0 
L2_Alloc = 0 
L2_WB = 57 
n_act = 34217 
n_pre = 34201 
n_ref = 0 
n_req = 39184 
total_req = 39226 

Dual Bus Interface Util: 
issued_total_row = 68418 
issued_total_col = 39226 
Row_Bus_Util =  0.010497 
CoL_Bus_Util = 0.006018 
Either_Row_CoL_Bus_Util = 0.015870 
Issued_on_Two_Bus_Simul_Util = 0.000646 
issued_two_Eff = 0.040692 
queue_avg = 0.219030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.21903
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6517732 n_nop=6408171 n_act=36523 n_pre=36507 n_ref_event=0 n_req=42017 n_rd=42002 n_rd_L2_A=0 n_write=0 n_wr_bk=53 bw_util=0.02581
n_activity=965929 dram_eff=0.1742
bk0: 2755a 6359603i bk1: 2645a 6363944i bk2: 2654a 6364811i bk3: 2582a 6367084i bk4: 2596a 6365402i bk5: 2593a 6367549i bk6: 2759a 6353879i bk7: 2577a 6365303i bk8: 2661a 6357272i bk9: 2643a 6358893i bk10: 2755a 6355214i bk11: 2627a 6363415i bk12: 2671a 6355699i bk13: 2519a 6364544i bk14: 2528a 6363584i bk15: 2437a 6365619i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131066
Row_Buffer_Locality_read = 0.131113
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.054365
Bank_Level_Parallism_Col = 1.495898
Bank_Level_Parallism_Ready = 1.084134
write_to_read_ratio_blp_rw_average = 0.000751
GrpLevelPara = 1.388467 

BW Util details:
bwutil = 0.025810 
total_CMD = 6517732 
util_bw = 168220 
Wasted_Col = 494529 
Wasted_Row = 172822 
Idle = 5682161 

BW Util Bottlenecks: 
RCDc_limit = 699808 
RCDWRc_limit = 143 
WTRc_limit = 1003 
RTWc_limit = 555 
CCDLc_limit = 22412 
rwq = 0 
CCDLc_limit_alone = 22370 
WTRc_limit_alone = 975 
RTWc_limit_alone = 541 

Commands details: 
total_CMD = 6517732 
n_nop = 6408171 
Read = 42002 
Write = 0 
L2_Alloc = 0 
L2_WB = 53 
n_act = 36523 
n_pre = 36507 
n_ref = 0 
n_req = 42017 
total_req = 42055 

Dual Bus Interface Util: 
issued_total_row = 73030 
issued_total_col = 42055 
Row_Bus_Util =  0.011205 
CoL_Bus_Util = 0.006452 
Either_Row_CoL_Bus_Util = 0.016810 
Issued_on_Two_Bus_Simul_Util = 0.000848 
issued_two_Eff = 0.050419 
queue_avg = 0.289888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.289888
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6517732 n_nop=6407411 n_act=36913 n_pre=36897 n_ref_event=0 n_req=42520 n_rd=42496 n_rd_L2_A=0 n_write=0 n_wr_bk=87 bw_util=0.02613
n_activity=960883 dram_eff=0.1773
bk0: 2622a 6360951i bk1: 2818a 6347828i bk2: 2536a 6368826i bk3: 2689a 6357056i bk4: 2610a 6361043i bk5: 2835a 6342934i bk6: 2594a 6355589i bk7: 2792a 6341854i bk8: 2557a 6354336i bk9: 2840a 6335630i bk10: 2575a 6357999i bk11: 2794a 6341354i bk12: 2472a 6361190i bk13: 2619a 6349333i bk14: 2528a 6356084i bk15: 2615a 6353091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132103
Row_Buffer_Locality_read = 0.132154
Row_Buffer_Locality_write = 0.041667
Bank_Level_Parallism = 3.264630
Bank_Level_Parallism_Col = 1.519532
Bank_Level_Parallism_Ready = 1.084496
write_to_read_ratio_blp_rw_average = 0.000934
GrpLevelPara = 1.408543 

BW Util details:
bwutil = 0.026134 
total_CMD = 6517732 
util_bw = 170332 
Wasted_Col = 489155 
Wasted_Row = 168325 
Idle = 5689920 

BW Util Bottlenecks: 
RCDc_limit = 698386 
RCDWRc_limit = 201 
WTRc_limit = 1918 
RTWc_limit = 655 
CCDLc_limit = 23492 
rwq = 0 
CCDLc_limit_alone = 23400 
WTRc_limit_alone = 1842 
RTWc_limit_alone = 639 

Commands details: 
total_CMD = 6517732 
n_nop = 6407411 
Read = 42496 
Write = 0 
L2_Alloc = 0 
L2_WB = 87 
n_act = 36913 
n_pre = 36897 
n_ref = 0 
n_req = 42520 
total_req = 42583 

Dual Bus Interface Util: 
issued_total_row = 73810 
issued_total_col = 42583 
Row_Bus_Util =  0.011324 
CoL_Bus_Util = 0.006533 
Either_Row_CoL_Bus_Util = 0.016926 
Issued_on_Two_Bus_Simul_Util = 0.000932 
issued_two_Eff = 0.055039 
queue_avg = 0.331717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.331717
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6517732 n_nop=6410873 n_act=35302 n_pre=35286 n_ref_event=0 n_req=40547 n_rd=40530 n_rd_L2_A=0 n_write=0 n_wr_bk=68 bw_util=0.02492
n_activity=968122 dram_eff=0.1677
bk0: 2541a 6373343i bk1: 2534a 6376079i bk2: 2510a 6378012i bk3: 2516a 6378307i bk4: 2621a 6371475i bk5: 2540a 6376374i bk6: 2581a 6371872i bk7: 2567a 6370788i bk8: 2586a 6365905i bk9: 2516a 6369340i bk10: 2662a 6364238i bk11: 2525a 6370654i bk12: 2584a 6363718i bk13: 2404a 6375952i bk14: 2450a 6375876i bk15: 2393a 6377036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129652
Row_Buffer_Locality_read = 0.129682
Row_Buffer_Locality_write = 0.058824
Bank_Level_Parallism = 2.848937
Bank_Level_Parallism_Col = 1.469222
Bank_Level_Parallism_Ready = 1.084008
write_to_read_ratio_blp_rw_average = 0.002278
GrpLevelPara = 1.367422 

BW Util details:
bwutil = 0.024915 
total_CMD = 6517732 
util_bw = 162392 
Wasted_Col = 493587 
Wasted_Row = 179646 
Idle = 5682107 

BW Util Bottlenecks: 
RCDc_limit = 687030 
RCDWRc_limit = 151 
WTRc_limit = 1201 
RTWc_limit = 2088 
CCDLc_limit = 19905 
rwq = 0 
CCDLc_limit_alone = 19732 
WTRc_limit_alone = 1134 
RTWc_limit_alone = 1982 

Commands details: 
total_CMD = 6517732 
n_nop = 6410873 
Read = 40530 
Write = 0 
L2_Alloc = 0 
L2_WB = 68 
n_act = 35302 
n_pre = 35286 
n_ref = 0 
n_req = 40547 
total_req = 40598 

Dual Bus Interface Util: 
issued_total_row = 70588 
issued_total_col = 40598 
Row_Bus_Util =  0.010830 
CoL_Bus_Util = 0.006229 
Either_Row_CoL_Bus_Util = 0.016395 
Issued_on_Two_Bus_Simul_Util = 0.000664 
issued_two_Eff = 0.040493 
queue_avg = 0.247559 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.247559
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6517732 n_nop=6414693 n_act=33944 n_pre=33928 n_ref_event=0 n_req=39067 n_rd=39054 n_rd_L2_A=0 n_write=0 n_wr_bk=49 bw_util=0.024
n_activity=983418 dram_eff=0.159
bk0: 2531a 6378108i bk1: 2472a 6381243i bk2: 2496a 6378509i bk3: 2410a 6383333i bk4: 2549a 6381191i bk5: 2360a 6389933i bk6: 2597a 6370894i bk7: 2339a 6385257i bk8: 2530a 6372359i bk9: 2402a 6379549i bk10: 2498a 6374259i bk11: 2396a 6379779i bk12: 2440a 6377943i bk13: 2300a 6386284i bk14: 2442a 6381689i bk15: 2292a 6388973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131364
Row_Buffer_Locality_read = 0.131408
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.663568
Bank_Level_Parallism_Col = 1.427728
Bank_Level_Parallism_Ready = 1.082677
write_to_read_ratio_blp_rw_average = 0.000689
GrpLevelPara = 1.337078 

BW Util details:
bwutil = 0.023998 
total_CMD = 6517732 
util_bw = 156412 
Wasted_Col = 493901 
Wasted_Row = 194035 
Idle = 5673384 

BW Util Bottlenecks: 
RCDc_limit = 669947 
RCDWRc_limit = 142 
WTRc_limit = 673 
RTWc_limit = 322 
CCDLc_limit = 18309 
rwq = 0 
CCDLc_limit_alone = 18280 
WTRc_limit_alone = 658 
RTWc_limit_alone = 308 

Commands details: 
total_CMD = 6517732 
n_nop = 6414693 
Read = 39054 
Write = 0 
L2_Alloc = 0 
L2_WB = 49 
n_act = 33944 
n_pre = 33928 
n_ref = 0 
n_req = 39067 
total_req = 39103 

Dual Bus Interface Util: 
issued_total_row = 67872 
issued_total_col = 39103 
Row_Bus_Util =  0.010413 
CoL_Bus_Util = 0.005999 
Either_Row_CoL_Bus_Util = 0.015809 
Issued_on_Two_Bus_Simul_Util = 0.000604 
issued_two_Eff = 0.038199 
queue_avg = 0.231131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.231131

========= L2 cache stats =========
L2_cache_bank[0]: Access = 166208, Miss = 19970, Miss_rate = 0.120, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[1]: Access = 167569, Miss = 19523, Miss_rate = 0.117, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[2]: Access = 172385, Miss = 20621, Miss_rate = 0.120, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 167223, Miss = 20733, Miss_rate = 0.124, Pending_hits = 3, Reservation_fails = 199
L2_cache_bank[4]: Access = 166227, Miss = 20372, Miss_rate = 0.123, Pending_hits = 3, Reservation_fails = 69
L2_cache_bank[5]: Access = 167914, Miss = 20182, Miss_rate = 0.120, Pending_hits = 0, Reservation_fails = 19
L2_cache_bank[6]: Access = 169960, Miss = 19853, Miss_rate = 0.117, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 171078, Miss = 20401, Miss_rate = 0.119, Pending_hits = 5, Reservation_fails = 24
L2_cache_bank[8]: Access = 169742, Miss = 21439, Miss_rate = 0.126, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[9]: Access = 171384, Miss = 20590, Miss_rate = 0.120, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 170071, Miss = 19642, Miss_rate = 0.115, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 166241, Miss = 19388, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 165071, Miss = 22650, Miss_rate = 0.137, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 169420, Miss = 22075, Miss_rate = 0.130, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 170647, Miss = 19938, Miss_rate = 0.117, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 165833, Miss = 19239, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 168096, Miss = 21384, Miss_rate = 0.127, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[17]: Access = 170766, Miss = 20624, Miss_rate = 0.121, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[18]: Access = 168747, Miss = 20498, Miss_rate = 0.121, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[19]: Access = 169573, Miss = 22008, Miss_rate = 0.130, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[20]: Access = 168753, Miss = 20535, Miss_rate = 0.122, Pending_hits = 3, Reservation_fails = 58
L2_cache_bank[21]: Access = 166045, Miss = 19998, Miss_rate = 0.120, Pending_hits = 7, Reservation_fails = 767
L2_cache_bank[22]: Access = 168033, Miss = 20084, Miss_rate = 0.120, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 166054, Miss = 18971, Miss_rate = 0.114, Pending_hits = 0, Reservation_fails = 65
L2_total_cache_accesses = 4043040
L2_total_cache_misses = 490718
L2_total_cache_miss_rate = 0.1214
L2_total_cache_pending_hits = 158
L2_total_cache_reservation_fails = 1201
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3534586
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 158
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 174715
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1201
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 315943
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 158
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17578
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 39
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4025402
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17638
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1198
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3
L2_cache_data_port_util = 0.058
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=4043040
icnt_total_pkts_simt_to_mem=4043040
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4043040
Req_Network_cycles = 2541555
Req_Network_injected_packets_per_cycle =       1.5908 
Req_Network_conflicts_per_cycle =       1.1708
Req_Network_conflicts_per_cycle_util =       7.5513
Req_Bank_Level_Parallism =      10.2599
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       7.7385
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1064

Reply_Network_injected_packets_num = 4043040
Reply_Network_cycles = 2541555
Reply_Network_injected_packets_per_cycle =        1.5908
Reply_Network_conflicts_per_cycle =        0.6948
Reply_Network_conflicts_per_cycle_util =       4.4870
Reply_Bank_Level_Parallism =      10.2730
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1809
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0530
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 54 min, 27 sec (6867 sec)
gpgpu_simulation_rate = 6159 (inst/sec)
gpgpu_simulation_rate = 370 (cycle/sec)
gpgpu_silicon_slowdown = 3689189x
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z8shortcutiPi'
Destroy streams for kernel 4: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 4 
gpu_sim_cycle = 6386
gpu_sim_insn = 421521
gpu_ipc =      66.0070
gpu_tot_sim_cycle = 2547941
gpu_tot_sim_insn = 42718305
gpu_tot_ipc =      16.7658
gpu_tot_issued_cta = 360
gpu_occupancy = 69.6523% 
gpu_tot_occupancy = 40.1385% 
max_total_param_size = 0
gpu_stall_dramfull = 39467
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.9629
partiton_level_parallism_total  =       1.5892
partiton_level_parallism_util =       9.0827
partiton_level_parallism_util_total  =      10.2596
L2_BW  =      42.0589 GB/Sec
L2_BW_total  =      69.4163 GB/Sec
gpu_total_sim_rate=6206

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 261383, Miss = 146130, Miss_rate = 0.559, Pending_hits = 3734, Reservation_fails = 234658
	L1D_cache_core[1]: Access = 230726, Miss = 133415, Miss_rate = 0.578, Pending_hits = 3988, Reservation_fails = 208405
	L1D_cache_core[2]: Access = 230874, Miss = 132291, Miss_rate = 0.573, Pending_hits = 3799, Reservation_fails = 206353
	L1D_cache_core[3]: Access = 254212, Miss = 142636, Miss_rate = 0.561, Pending_hits = 4104, Reservation_fails = 235999
	L1D_cache_core[4]: Access = 229716, Miss = 130695, Miss_rate = 0.569, Pending_hits = 3700, Reservation_fails = 202384
	L1D_cache_core[5]: Access = 240544, Miss = 136482, Miss_rate = 0.567, Pending_hits = 4083, Reservation_fails = 232560
	L1D_cache_core[6]: Access = 240229, Miss = 139031, Miss_rate = 0.579, Pending_hits = 4133, Reservation_fails = 216808
	L1D_cache_core[7]: Access = 233742, Miss = 130683, Miss_rate = 0.559, Pending_hits = 3896, Reservation_fails = 203560
	L1D_cache_core[8]: Access = 248053, Miss = 141301, Miss_rate = 0.570, Pending_hits = 4215, Reservation_fails = 225637
	L1D_cache_core[9]: Access = 222554, Miss = 125965, Miss_rate = 0.566, Pending_hits = 3805, Reservation_fails = 204398
	L1D_cache_core[10]: Access = 247501, Miss = 133209, Miss_rate = 0.538, Pending_hits = 3972, Reservation_fails = 218081
	L1D_cache_core[11]: Access = 252903, Miss = 144115, Miss_rate = 0.570, Pending_hits = 4350, Reservation_fails = 241510
	L1D_cache_core[12]: Access = 237624, Miss = 130351, Miss_rate = 0.549, Pending_hits = 3631, Reservation_fails = 210496
	L1D_cache_core[13]: Access = 231499, Miss = 132723, Miss_rate = 0.573, Pending_hits = 3961, Reservation_fails = 228450
	L1D_cache_core[14]: Access = 249240, Miss = 141190, Miss_rate = 0.566, Pending_hits = 4114, Reservation_fails = 242136
	L1D_cache_core[15]: Access = 240215, Miss = 131984, Miss_rate = 0.549, Pending_hits = 3933, Reservation_fails = 218970
	L1D_cache_core[16]: Access = 247873, Miss = 136713, Miss_rate = 0.552, Pending_hits = 4183, Reservation_fails = 230059
	L1D_cache_core[17]: Access = 238870, Miss = 131484, Miss_rate = 0.550, Pending_hits = 3870, Reservation_fails = 215779
	L1D_cache_core[18]: Access = 256668, Miss = 146217, Miss_rate = 0.570, Pending_hits = 4231, Reservation_fails = 254710
	L1D_cache_core[19]: Access = 249314, Miss = 137779, Miss_rate = 0.553, Pending_hits = 4065, Reservation_fails = 244717
	L1D_cache_core[20]: Access = 241849, Miss = 135134, Miss_rate = 0.559, Pending_hits = 4108, Reservation_fails = 232604
	L1D_cache_core[21]: Access = 232762, Miss = 131057, Miss_rate = 0.563, Pending_hits = 3973, Reservation_fails = 226892
	L1D_cache_core[22]: Access = 243603, Miss = 136171, Miss_rate = 0.559, Pending_hits = 4004, Reservation_fails = 222649
	L1D_cache_core[23]: Access = 226553, Miss = 126153, Miss_rate = 0.557, Pending_hits = 3900, Reservation_fails = 226921
	L1D_cache_core[24]: Access = 235512, Miss = 128718, Miss_rate = 0.547, Pending_hits = 3763, Reservation_fails = 216661
	L1D_cache_core[25]: Access = 239929, Miss = 130453, Miss_rate = 0.544, Pending_hits = 3870, Reservation_fails = 213019
	L1D_cache_core[26]: Access = 255017, Miss = 139302, Miss_rate = 0.546, Pending_hits = 4159, Reservation_fails = 241103
	L1D_cache_core[27]: Access = 259394, Miss = 137373, Miss_rate = 0.530, Pending_hits = 3915, Reservation_fails = 240012
	L1D_cache_core[28]: Access = 255033, Miss = 134278, Miss_rate = 0.527, Pending_hits = 3803, Reservation_fails = 220336
	L1D_cache_core[29]: Access = 197260, Miss = 105701, Miss_rate = 0.536, Pending_hits = 3322, Reservation_fails = 123928
	L1D_total_cache_accesses = 7230652
	L1D_total_cache_misses = 4028734
	L1D_total_cache_miss_rate = 0.5572
	L1D_total_cache_pending_hits = 118584
	L1D_total_cache_reservation_fails = 6639795
	L1D_cache_data_port_util = 0.141
	L1D_cache_fill_port_util = 0.185
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3062879
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 118584
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3255456
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6638341
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 773209
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 118584
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20455
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 66
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1454
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7210128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20524

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 497274
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6141067
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1454
ctas_completed 360, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
7665, 12772, 6870, 10203, 4711, 9718, 18670, 3702, 8984, 8024, 15732, 8667, 10093, 7074, 12490, 10708, 13912, 5975, 35865, 8356, 10957, 6385, 6144, 7696, 
gpgpu_n_tot_thrd_icount = 204471072
gpgpu_n_tot_w_icount = 6389721
gpgpu_n_stall_shd_mem = 3672325
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4028665
gpgpu_n_mem_write_global = 20524
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9368764
gpgpu_n_store_insn = 93561
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 322560
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3489403
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 182922
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:106310	W0_Idle:22864465	W0_Scoreboard:57879932	W1:2014617	W2:752326	W3:490106	W4:368605	W5:298367	W6:236900	W7:212638	W8:193945	W9:165693	W10:142012	W11:128107	W12:106902	W13:102790	W14:93705	W15:76284	W16:78214	W17:73192	W18:66969	W19:61358	W20:64009	W21:63667	W22:63958	W23:60052	W24:59618	W25:55797	W26:55538	W27:55859	W28:53267	W29:44556	W30:40043	W31:26648	W32:83979
single_issue_nums: WS0:1651768	WS1:1584976	WS2:1588106	WS3:1564871	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32229320 {8:4028665,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 820960 {40:20524,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 161146600 {40:4028665,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 164192 {8:20524,}
maxmflatency = 3096 
max_icnt2mem_latency = 1489 
maxmrqlatency = 2003 
max_icnt2sh_latency = 77 
averagemflatency = 433 
avg_icnt2mem_latency = 209 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 4 
mrq_lat_table:375833 	5751 	11350 	23927 	26261 	14626 	10972 	12928 	8669 	511 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	723247 	2319126 	985463 	18728 	2625 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	983417 	274403 	1077383 	1690412 	23246 	328 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2117986 	1280291 	551312 	95323 	4166 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	887 	1547 	82 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        48        48         5         5         9         8         5         5         8         8 
dram[1]:        64        64        64        64        64        64        48        49         5         6         8         8         6         5         8         7 
dram[2]:        64        64        64        64        64        64        50        48         5         7         8        12         7         6         6         5 
dram[3]:        64        64        64        64        64        64        49        48         5         5        12        12         7         5         5         7 
dram[4]:        64        64        64        64        64        64        48        49         6         6        12        12         8         8         8         8 
dram[5]:        64        64        64        64        64        64        48        49         4         6        12        12         6         4         5         7 
dram[6]:        64        64        56        64        64        64        48        49         6         7        12        12         5         5         8         7 
dram[7]:        64        64        64        64        64        64        49        47         4         5        12        12         6         8         8         8 
dram[8]:        64        64        64        64        64        64        44        44         6         7        12        12         8         8         5         5 
dram[9]:        64        64        64        64        64        64        44        44         8         8        12        12         8         6         5         4 
dram[10]:        64        64        64        64        64        64        44        44        14        11        12        13         7         5         4         6 
dram[11]:        64        64        64        64        64        64        44        44         7         8        12        12         6         7         7         6 
maximum service time to same row:
dram[0]:    111544    114186     40614     42227    139756    141927     88118     95506     49985     46350    155354    150864     95722     95758     54708     12437 
dram[1]:    116922    120451     43291     46047    150317    166482     99681    113919     44850     42345    150183    148998     92250     88113     15526     15755 
dram[2]:    186115    188231     51347     46446    169947    171971    117875    120432     18668     34319    147540    138343     83579     78083     83015     82608 
dram[3]:    183867    178995     42701     64484    174630    176577    123881    127817     35683     35874    137919    138527     71415     96110     80254    106868 
dram[4]:    172991    167722     68748     61365    180446    182883    134578    140617     41948     27123    138229    138770    102906    162332     78020     79847 
dram[5]:    164026    161415     60262     63728    185182    142782    187774    191784     25838     24970    139068    140192    159935    160003     80862     85118 
dram[6]:    158386    159123     95759     65191    142581     51879    195809    201379     40674     21795    142605    144580    161316    161315     82080     75484 
dram[7]:    158920    158366     61863     56460     53505     55966    201782    205436     25965     26997    147026    149408    161954    215668     71304     72825 
dram[8]:     73270    100301     55329     57725     57683    102062    208278    211323     30056     27093    153202    155860    216019    216254     21842     17782 
dram[9]:    101710    103354    116940    116548     83458     87812    236687     54134     33602     32460    159052    162502    216435    216972     18256     19244 
dram[10]:    104184    104587     23383     44797    114343    119938     69091     72942     40965     32359    165378    105877    185446    186951     96719     91604 
dram[11]:    105399    107693     43593     39999    120532    120636     78007     82617     40789     70705    159667    160448     91857     91972     88318     85389 
average row accesses per activate:
dram[0]:  1.177069  1.163818  1.160601  1.179291  1.199906  1.191683  1.145125  1.150047  1.108179  1.134862  1.150252  1.120259  1.121128  1.133364  1.121998  1.096835 
dram[1]:  1.168459  1.159433  1.173954  1.182197  1.171939  1.180217  1.149871  1.165719  1.133420  1.114768  1.132572  1.147147  1.143805  1.127416  1.117276  1.135122 
dram[2]:  1.158177  1.161765  1.179511  1.174581  1.196949  1.175342  1.173225  1.165308  1.100726  1.100252  1.113036  1.126205  1.106826  1.110120  1.140130  1.133240 
dram[3]:  1.167431  1.184345  1.213870  1.193383  1.187619  1.194609  1.165282  1.177515  1.101260  1.092687  1.116825  1.111691  1.093387  1.150114  1.117337  1.118536 
dram[4]:  1.219271  1.184615  1.170048  1.183544  1.187122  1.190884  1.158187  1.178287  1.105438  1.104211  1.123843  1.137221  1.133278  1.134328  1.114685  1.100132 
dram[5]:  1.179786  1.170223  1.172762  1.193069  1.195683  1.184489  1.153883  1.173601  1.109778  1.108169  1.131436  1.124539  1.111314  1.114694  1.112465  1.140824 
dram[6]:  1.156522  1.167157  1.195688  1.180640  1.169150  1.188562  1.173784  1.160707  1.131424  1.120233  1.135332  1.154839  1.140755  1.130872  1.152714  1.148417 
dram[7]:  1.160540  1.177612  1.187329  1.188633  1.173104  1.163069  1.158745  1.159758  1.105310  1.103241  1.140774  1.140010  1.105957  1.111008  1.138079  1.124345 
dram[8]:  1.188200  1.171239  1.174856  1.164112  1.173068  1.181321  1.176546  1.167120  1.116660  1.139715  1.154652  1.154218  1.132683  1.101791  1.122449  1.097122 
dram[9]:  1.205517  1.201445  1.186155  1.162559  1.185825  1.181250  1.139719  1.148499  1.111256  1.126090  1.143936  1.144613  1.113360  1.126718  1.143631  1.121147 
dram[10]:  1.172971  1.177891  1.169618  1.166976  1.175336  1.192488  1.173182  1.157349  1.128765  1.127240  1.146425  1.136364  1.092905  1.116096  1.128973  1.129534 
dram[11]:  1.171600  1.178265  1.157699  1.162566  1.214967  1.191318  1.162489  1.153922  1.134529  1.125586  1.117174  1.121198  1.117701  1.132483  1.149036  1.138034 
average row locality = 490860/427018 = 1.149507
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2545      2450      2551      2460      2557      2493      2525      2468      2520      2474      2511      2422      2423      2436      2336      2320 
dram[1]:      2606      2615      2524      2550      2556      2613      2670      2666      2625      2642      2580      2674      2584      2563      2474      2409 
dram[2]:      2588      2526      2510      2523      2589      2574      2594      2573      2579      2623      2570      2454      2495      2486      2449      2422 
dram[3]:      2540      2554      2503      2561      2494      2615      2524      2587      2534      2570      2476      2558      2446      2510      2333      2442 
dram[4]:      2704      2537      2711      2618      2747      2639      2709      2518      2663      2596      2550      2594      2718      2583      2630      2505 
dram[5]:      2427      2413      2437      2410      2548      2459      2422      2454      2497      2469      2505      2438      2434      2420      2373      2325 
dram[6]:      2791      2775      2884      2732      2903      2868      2776      2759      2884      2879      2802      2685      2867      2696      2736      2679 
dram[7]:      2494      2367      2605      2426      2521      2425      2511      2490      2498      2383      2504      2402      2427      2387      2377      2360 
dram[8]:      2755      2645      2654      2582      2596      2593      2759      2577      2661      2643      2755      2627      2671      2519      2528      2437 
dram[9]:      2622      2818      2536      2689      2610      2835      2594      2792      2557      2840      2575      2794      2472      2619      2528      2615 
dram[10]:      2541      2534      2510      2516      2621      2540      2581      2567      2586      2516      2662      2525      2585      2409      2450      2393 
dram[11]:      2531      2472      2496      2410      2549      2360      2597      2339      2530      2402      2498      2396      2445      2304      2442      2292 
total dram reads = 490687
bank skew: 2903/2292 = 1.27
chip skew: 44716/39031 = 1.15
number of total write accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         6        12         0         8 
dram[1]:         8        10         0         0         0         0         0         0         0         0         0         0         4        12        10         8 
dram[2]:        16         8         0         0         0         0         0         0         0         0         0         0         8        16         0         8 
dram[3]:        19        12         0         0         0         0         0         0         0         0         0         0         4        12         0         8 
dram[4]:        16        14         0         0         0         0         0         0         0         0         0         0        12         4        16         0 
dram[5]:         1         0         0         0         0         0         0         0         0         0         0         0         8         0         4         0 
dram[6]:         8        11         0         0         0         0         0         0         0         0         0         0         8         0        16        24 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        19        19        19         0 
dram[8]:        15         8         0         0         0         0         0         0         0         0         0         0         4         9         8         9 
dram[9]:         0        34         0         0         0         0         0         0         0         0         0         0        12        13        15        13 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0        12        16         4        20 
dram[11]:         8         0         0         0         0         0         0         0         0         0         0         0        17        16         8         0 
total dram writes = 653
min_bank_accesses = 0!
chip skew: 87/13 = 6.69
average mf latency per bank:
dram[0]:       3708      3748      2038      2218      2020      2137      2178      2177      2142      2334      2255      2379      5785      5620      9229      9301
dram[1]:       3745      3567      2258      2252      2172      2093      1959      2036      2268      2229      2261      2111      5678      5561      8715      8532
dram[2]:       3478      3825      2220      2174      2128      2152      2188      2111      2236      1992      2173      2320      5825      5704      8555      8911
dram[3]:       3686      3748      2251      2302      2140      1998      2236      2229      2168      2229      2238      2204      5861      5760      9369      8888
dram[4]:       3610      3673      2239      2267      1994      1972      2088      2231      2105      2155      2235      2264      5165      5558      8206      8939
dram[5]:       4054      3701      2227      2242      2084      2249      2277      2098      2278      2291      2233      2239      5944      5937      9100      9241
dram[6]:       2979      3051      2019      2046      1979      2102      1824      1974      2042      2127      2010      2218      5042      5501      7928      8203
dram[7]:       3698      3812      2135      2162      2286      2239      2173      2093      2423      2356      2367      2269      5960      5888      8822      8761
dram[8]:       3174      3361      1962      2143      2118      2169      2040      2350      2009      2242      2084      2235      5772      6020      8648      8802
dram[9]:       3422      3177      2181      1916      2167      2008      2210      1976      2384      2166      2219      2144      5986      5858      8019      7990
dram[10]:       3473      3616      2009      1970      2094      2079      2084      2043      2358      2390      2269      2312      5983      5866      8457      8632
dram[11]:       3390      3483      2004      2119      2180      2249      2166      2320      2450      2385      2329      2260      6033      6157      8579      9226
maximum mf latency per bank:
dram[0]:       2458      2207      2512      2473      2595      2428      2423      2299      2675      2426      2267      2585      2700      2763      2277      2473
dram[1]:       2599      2808      2523      2604      2615      2318      2750      2690      2731      2626      2700      2703      2950      2749      2451      3056
dram[2]:       2618      2736      2564      2474      2699      2446      2780      2489      2643      2939      2899      2585      2825      2530      2906      2592
dram[3]:       2519      2698      2752      2547      2600      2793      2906      2837      2626      2949      2746      2626      2750      2690      2633      2691
dram[4]:       3035      2547      2305      2659      2548      2753      2452      2849      2803      2854      2379      2634      2483      2672      2487      2573
dram[5]:       2476      2313      2427      2269      2501      2605      2530      2461      2509      2727      2639      2712      3042      2743      2482      2733
dram[6]:       2485      2846      2419      2565      2717      2635      2339      2560      2828      2886      2481      2667      2718      3096      2915      2771
dram[7]:       2281      2286      2204      2083      2657      2385      2285      2257      2325      2282      2340      2375      2265      2555      3072      2405
dram[8]:       2583      2690      2697      2448      2710      2693      2587      2340      2533      2548      2642      2545      2454      2405      2698      2227
dram[9]:       2252      2703      2217      2516      2344      2524      2430      2681      2516      2219      2456      2748      2701      2640      2294      2553
dram[10]:       2626      2545      2345      2374      2399      2626      2688      2638      2713      2753      2688      2709      2296      2338      2058      2481
dram[11]:       2878      2390      2706      2007      2840      2334      2654      2424      2655      2510      2354      2414      2475      2638      2835      2446

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6534107 n_nop=6429635 n_act=34450 n_pre=34434 n_ref_event=4572360550251980812 n_req=39500 n_rd=39491 n_rd_L2_A=0 n_write=0 n_wr_bk=34 bw_util=0.0242
n_activity=980815 dram_eff=0.1612
bk0: 2545a 6394143i bk1: 2450a 6396440i bk2: 2551a 6390536i bk3: 2460a 6397054i bk4: 2557a 6392330i bk5: 2493a 6396677i bk6: 2525a 6389765i bk7: 2468a 6391470i bk8: 2520a 6387320i bk9: 2474a 6391374i bk10: 2511a 6393918i bk11: 2422a 6393502i bk12: 2423a 6393363i bk13: 2436a 6394950i bk14: 2336a 6400282i bk15: 2320a 6397759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128101
Row_Buffer_Locality_read = 0.128130
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.725781
Bank_Level_Parallism_Col = 1.560971
Bank_Level_Parallism_Ready = 1.086189
write_to_read_ratio_blp_rw_average = 0.000459
GrpLevelPara = 1.339452 

BW Util details:
bwutil = 0.024196 
total_CMD = 6534107 
util_bw = 158100 
Wasted_Col = 496611 
Wasted_Row = 189192 
Idle = 5690204 

BW Util Bottlenecks: 
RCDc_limit = 678566 
RCDWRc_limit = 88 
WTRc_limit = 485 
RTWc_limit = 229 
CCDLc_limit = 18692 
rwq = 0 
CCDLc_limit_alone = 18668 
WTRc_limit_alone = 467 
RTWc_limit_alone = 223 

Commands details: 
total_CMD = 6534107 
n_nop = 6429635 
Read = 39491 
Write = 0 
L2_Alloc = 0 
L2_WB = 34 
n_act = 34450 
n_pre = 34434 
n_ref = 4572360550251980812 
n_req = 39500 
total_req = 39525 

Dual Bus Interface Util: 
issued_total_row = 68884 
issued_total_col = 39525 
Row_Bus_Util =  0.010542 
CoL_Bus_Util = 0.006049 
Either_Row_CoL_Bus_Util = 0.015989 
Issued_on_Two_Bus_Simul_Util = 0.000603 
issued_two_Eff = 0.037685 
queue_avg = 0.242334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.242334
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6534107 n_nop=6425620 n_act=35986 n_pre=35970 n_ref_event=0 n_req=41365 n_rd=41351 n_rd_L2_A=0 n_write=0 n_wr_bk=52 bw_util=0.02535
n_activity=984170 dram_eff=0.1683
bk0: 2606a 6389935i bk1: 2615a 6385343i bk2: 2524a 6390939i bk3: 2550a 6387392i bk4: 2556a 6389405i bk5: 2613a 6384230i bk6: 2670a 6378530i bk7: 2666a 6378934i bk8: 2625a 6380444i bk9: 2642a 6372944i bk10: 2580a 6384730i bk11: 2674a 6377297i bk12: 2584a 6381884i bk13: 2563a 6379844i bk14: 2474a 6389591i bk15: 2409a 6392411i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130352
Row_Buffer_Locality_read = 0.130372
Row_Buffer_Locality_write = 0.071429
Bank_Level_Parallism = 2.901521
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.080425
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025346 
total_CMD = 6534107 
util_bw = 165612 
Wasted_Col = 499372 
Wasted_Row = 183088 
Idle = 5686035 

BW Util Bottlenecks: 
RCDc_limit = 696092 
RCDWRc_limit = 113 
WTRc_limit = 1145 
RTWc_limit = 1253 
CCDLc_limit = 21138 
rwq = 0 
CCDLc_limit_alone = 20973 
WTRc_limit_alone = 1069 
RTWc_limit_alone = 1164 

Commands details: 
total_CMD = 6534107 
n_nop = 6425620 
Read = 41351 
Write = 0 
L2_Alloc = 0 
L2_WB = 52 
n_act = 35986 
n_pre = 35970 
n_ref = 0 
n_req = 41365 
total_req = 41403 

Dual Bus Interface Util: 
issued_total_row = 71956 
issued_total_col = 41403 
Row_Bus_Util =  0.011012 
CoL_Bus_Util = 0.006336 
Either_Row_CoL_Bus_Util = 0.016603 
Issued_on_Two_Bus_Simul_Util = 0.000746 
issued_two_Eff = 0.044909 
queue_avg = 0.252973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.252973
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6534107 n_nop=6426977 n_act=35475 n_pre=35459 n_ref_event=0 n_req=40569 n_rd=40555 n_rd_L2_A=0 n_write=0 n_wr_bk=56 bw_util=0.02486
n_activity=974055 dram_eff=0.1668
bk0: 2588a 6384845i bk1: 2526a 6388287i bk2: 2510a 6390006i bk3: 2523a 6389790i bk4: 2589a 6389177i bk5: 2574a 6389829i bk6: 2594a 6385715i bk7: 2573a 6387059i bk8: 2579a 6379216i bk9: 2623a 6377065i bk10: 2570a 6382577i bk11: 2454a 6389853i bk12: 2495a 6384311i bk13: 2486a 6387165i bk14: 2449a 6393488i bk15: 2422a 6392015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.125860
Row_Buffer_Locality_read = 0.125903
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.884534
Bank_Level_Parallism_Col = 1.465557
Bank_Level_Parallism_Ready = 1.073483
write_to_read_ratio_blp_rw_average = 0.000738
GrpLevelPara = 1.366074 

BW Util details:
bwutil = 0.024861 
total_CMD = 6534107 
util_bw = 162444 
Wasted_Col = 494114 
Wasted_Row = 179978 
Idle = 5697571 

BW Util Bottlenecks: 
RCDc_limit = 688908 
RCDWRc_limit = 131 
WTRc_limit = 932 
RTWc_limit = 464 
CCDLc_limit = 20305 
rwq = 0 
CCDLc_limit_alone = 20240 
WTRc_limit_alone = 894 
RTWc_limit_alone = 437 

Commands details: 
total_CMD = 6534107 
n_nop = 6426977 
Read = 40555 
Write = 0 
L2_Alloc = 0 
L2_WB = 56 
n_act = 35475 
n_pre = 35459 
n_ref = 0 
n_req = 40569 
total_req = 40611 

Dual Bus Interface Util: 
issued_total_row = 70934 
issued_total_col = 40611 
Row_Bus_Util =  0.010856 
CoL_Bus_Util = 0.006215 
Either_Row_CoL_Bus_Util = 0.016396 
Issued_on_Two_Bus_Simul_Util = 0.000676 
issued_two_Eff = 0.041212 
queue_avg = 0.243640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.24364
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6534107 n_nop=6428172 n_act=35078 n_pre=35062 n_ref_event=0 n_req=40261 n_rd=40247 n_rd_L2_A=0 n_write=0 n_wr_bk=55 bw_util=0.02467
n_activity=981701 dram_eff=0.1642
bk0: 2540a 6389328i bk1: 2554a 6386740i bk2: 2503a 6395759i bk3: 2561a 6388335i bk4: 2494a 6395073i bk5: 2615a 6386697i bk6: 2524a 6388641i bk7: 2587a 6385598i bk8: 2534a 6384268i bk9: 2570a 6379703i bk10: 2476a 6387416i bk11: 2558a 6382667i bk12: 2446a 6386429i bk13: 2510a 6388151i bk14: 2333a 6396542i bk15: 2442a 6388698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129033
Row_Buffer_Locality_read = 0.129028
Row_Buffer_Locality_write = 0.142857
Bank_Level_Parallism = 2.844287
Bank_Level_Parallism_Col = 1.466383
Bank_Level_Parallism_Ready = 1.086314
write_to_read_ratio_blp_rw_average = 0.002820
GrpLevelPara = 1.361723 

BW Util details:
bwutil = 0.024672 
total_CMD = 6534107 
util_bw = 161208 
Wasted_Col = 494226 
Wasted_Row = 186074 
Idle = 5692599 

BW Util Bottlenecks: 
RCDc_limit = 683274 
RCDWRc_limit = 109 
WTRc_limit = 1091 
RTWc_limit = 2711 
CCDLc_limit = 20269 
rwq = 0 
CCDLc_limit_alone = 20044 
WTRc_limit_alone = 1026 
RTWc_limit_alone = 2551 

Commands details: 
total_CMD = 6534107 
n_nop = 6428172 
Read = 40247 
Write = 0 
L2_Alloc = 0 
L2_WB = 55 
n_act = 35078 
n_pre = 35062 
n_ref = 0 
n_req = 40261 
total_req = 40302 

Dual Bus Interface Util: 
issued_total_row = 70140 
issued_total_col = 40302 
Row_Bus_Util =  0.010734 
CoL_Bus_Util = 0.006168 
Either_Row_CoL_Bus_Util = 0.016213 
Issued_on_Two_Bus_Simul_Util = 0.000690 
issued_two_Eff = 0.042545 
queue_avg = 0.270205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.270205
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6534107 n_nop=6424173 n_act=36541 n_pre=36525 n_ref_event=0 n_req=42038 n_rd=42022 n_rd_L2_A=0 n_write=0 n_wr_bk=62 bw_util=0.02576
n_activity=983785 dram_eff=0.1711
bk0: 2704a 6380608i bk1: 2537a 6389472i bk2: 2711a 6377079i bk3: 2618a 6383861i bk4: 2747a 6378953i bk5: 2639a 6384719i bk6: 2709a 6374394i bk7: 2518a 6388731i bk8: 2663a 6374474i bk9: 2596a 6377773i bk10: 2550a 6383591i bk11: 2594a 6381890i bk12: 2718a 6372966i bk13: 2583a 6383149i bk14: 2630a 6373541i bk15: 2505a 6381011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131024
Row_Buffer_Locality_read = 0.131074
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.975698
Bank_Level_Parallism_Col = 1.494120
Bank_Level_Parallism_Ready = 1.093147
write_to_read_ratio_blp_rw_average = 0.002036
GrpLevelPara = 1.383612 

BW Util details:
bwutil = 0.025763 
total_CMD = 6534107 
util_bw = 168336 
Wasted_Col = 500320 
Wasted_Row = 177784 
Idle = 5687667 

BW Util Bottlenecks: 
RCDc_limit = 702899 
RCDWRc_limit = 149 
WTRc_limit = 1189 
RTWc_limit = 1862 
CCDLc_limit = 22311 
rwq = 0 
CCDLc_limit_alone = 22151 
WTRc_limit_alone = 1127 
RTWc_limit_alone = 1764 

Commands details: 
total_CMD = 6534107 
n_nop = 6424173 
Read = 42022 
Write = 0 
L2_Alloc = 0 
L2_WB = 62 
n_act = 36541 
n_pre = 36525 
n_ref = 0 
n_req = 42038 
total_req = 42084 

Dual Bus Interface Util: 
issued_total_row = 73066 
issued_total_col = 42084 
Row_Bus_Util =  0.011182 
CoL_Bus_Util = 0.006441 
Either_Row_CoL_Bus_Util = 0.016825 
Issued_on_Two_Bus_Simul_Util = 0.000798 
issued_two_Eff = 0.047447 
queue_avg = 0.272303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.272303
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6534107 n_nop=6431233 n_act=34023 n_pre=34007 n_ref_event=0 n_req=39035 n_rd=39031 n_rd_L2_A=0 n_write=0 n_wr_bk=13 bw_util=0.0239
n_activity=984337 dram_eff=0.1587
bk0: 2427a 6400863i bk1: 2413a 6397558i bk2: 2437a 6397216i bk3: 2410a 6402075i bk4: 2548a 6393970i bk5: 2459a 6398388i bk6: 2422a 6396574i bk7: 2454a 6399014i bk8: 2497a 6389441i bk9: 2469a 6390654i bk10: 2505a 6390480i bk11: 2438a 6393461i bk12: 2434a 6390594i bk13: 2420a 6389887i bk14: 2373a 6393171i bk15: 2325a 6399017i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128731
Row_Buffer_Locality_read = 0.128744
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.715548
Bank_Level_Parallism_Col = 1.438340
Bank_Level_Parallism_Ready = 1.091059
write_to_read_ratio_blp_rw_average = 0.000155
GrpLevelPara = 1.338824 

BW Util details:
bwutil = 0.023902 
total_CMD = 6534107 
util_bw = 156176 
Wasted_Col = 490651 
Wasted_Row = 192740 
Idle = 5694540 

BW Util Bottlenecks: 
RCDc_limit = 669643 
RCDWRc_limit = 42 
WTRc_limit = 220 
RTWc_limit = 101 
CCDLc_limit = 18572 
rwq = 0 
CCDLc_limit_alone = 18564 
WTRc_limit_alone = 216 
RTWc_limit_alone = 97 

Commands details: 
total_CMD = 6534107 
n_nop = 6431233 
Read = 39031 
Write = 0 
L2_Alloc = 0 
L2_WB = 13 
n_act = 34023 
n_pre = 34007 
n_ref = 0 
n_req = 39035 
total_req = 39044 

Dual Bus Interface Util: 
issued_total_row = 68030 
issued_total_col = 39044 
Row_Bus_Util =  0.010412 
CoL_Bus_Util = 0.005975 
Either_Row_CoL_Bus_Util = 0.015744 
Issued_on_Two_Bus_Simul_Util = 0.000643 
issued_two_Eff = 0.040827 
queue_avg = 0.252717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.252717
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6534107 n_nop=6419467 n_act=38698 n_pre=38682 n_ref_event=0 n_req=44734 n_rd=44716 n_rd_L2_A=0 n_write=0 n_wr_bk=67 bw_util=0.02741
n_activity=977763 dram_eff=0.1832
bk0: 2791a 6360771i bk1: 2775a 6361375i bk2: 2884a 6350167i bk3: 2732a 6365007i bk4: 2903a 6347498i bk5: 2868a 6350175i bk6: 2776a 6359144i bk7: 2759a 6360882i bk8: 2884a 6344197i bk9: 2879a 6342582i bk10: 2802a 6349382i bk11: 2685a 6361447i bk12: 2867a 6340499i bk13: 2696a 6356955i bk14: 2736a 6354160i bk15: 2679a 6356817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.135199
Row_Buffer_Locality_read = 0.135254
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.500648
Bank_Level_Parallism_Col = 1.558363
Bank_Level_Parallism_Ready = 1.081824
write_to_read_ratio_blp_rw_average = 0.003569
GrpLevelPara = 1.440003 

BW Util details:
bwutil = 0.027415 
total_CMD = 6534107 
util_bw = 179132 
Wasted_Col = 497415 
Wasted_Row = 167482 
Idle = 5690078 

BW Util Bottlenecks: 
RCDc_limit = 721821 
RCDWRc_limit = 149 
WTRc_limit = 1467 
RTWc_limit = 4042 
CCDLc_limit = 25937 
rwq = 0 
CCDLc_limit_alone = 25602 
WTRc_limit_alone = 1368 
RTWc_limit_alone = 3806 

Commands details: 
total_CMD = 6534107 
n_nop = 6419467 
Read = 44716 
Write = 0 
L2_Alloc = 0 
L2_WB = 67 
n_act = 38698 
n_pre = 38682 
n_ref = 0 
n_req = 44734 
total_req = 44783 

Dual Bus Interface Util: 
issued_total_row = 77380 
issued_total_col = 44783 
Row_Bus_Util =  0.011842 
CoL_Bus_Util = 0.006854 
Either_Row_CoL_Bus_Util = 0.017545 
Issued_on_Two_Bus_Simul_Util = 0.001151 
issued_two_Eff = 0.065623 
queue_avg = 0.387194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.387194
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6534107 n_nop=6430660 n_act=34219 n_pre=34203 n_ref_event=0 n_req=39192 n_rd=39177 n_rd_L2_A=0 n_write=0 n_wr_bk=57 bw_util=0.02402
n_activity=968679 dram_eff=0.162
bk0: 2494a 6396431i bk1: 2367a 6403036i bk2: 2605a 6391413i bk3: 2426a 6403514i bk4: 2521a 6393630i bk5: 2425a 6399328i bk6: 2511a 6394355i bk7: 2490a 6393273i bk8: 2498a 6388217i bk9: 2383a 6395228i bk10: 2504a 6391095i bk11: 2402a 6397108i bk12: 2427a 6391730i bk13: 2387a 6395276i bk14: 2377a 6396645i bk15: 2360a 6397918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127169
Row_Buffer_Locality_read = 0.127218
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.730243
Bank_Level_Parallism_Col = 1.449198
Bank_Level_Parallism_Ready = 1.083413
write_to_read_ratio_blp_rw_average = 0.002198
GrpLevelPara = 1.349797 

BW Util details:
bwutil = 0.024018 
total_CMD = 6534107 
util_bw = 156936 
Wasted_Col = 488782 
Wasted_Row = 186425 
Idle = 5701964 

BW Util Bottlenecks: 
RCDc_limit = 671589 
RCDWRc_limit = 149 
WTRc_limit = 897 
RTWc_limit = 1831 
CCDLc_limit = 19147 
rwq = 0 
CCDLc_limit_alone = 18980 
WTRc_limit_alone = 859 
RTWc_limit_alone = 1702 

Commands details: 
total_CMD = 6534107 
n_nop = 6430660 
Read = 39177 
Write = 0 
L2_Alloc = 0 
L2_WB = 57 
n_act = 34219 
n_pre = 34203 
n_ref = 0 
n_req = 39192 
total_req = 39234 

Dual Bus Interface Util: 
issued_total_row = 68422 
issued_total_col = 39234 
Row_Bus_Util =  0.010472 
CoL_Bus_Util = 0.006004 
Either_Row_CoL_Bus_Util = 0.015832 
Issued_on_Two_Bus_Simul_Util = 0.000644 
issued_two_Eff = 0.040688 
queue_avg = 0.218517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.218517
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6534107 n_nop=6424546 n_act=36523 n_pre=36507 n_ref_event=0 n_req=42017 n_rd=42002 n_rd_L2_A=0 n_write=0 n_wr_bk=53 bw_util=0.02574
n_activity=965929 dram_eff=0.1742
bk0: 2755a 6375978i bk1: 2645a 6380319i bk2: 2654a 6381186i bk3: 2582a 6383459i bk4: 2596a 6381777i bk5: 2593a 6383924i bk6: 2759a 6370254i bk7: 2577a 6381678i bk8: 2661a 6373647i bk9: 2643a 6375268i bk10: 2755a 6371589i bk11: 2627a 6379790i bk12: 2671a 6372074i bk13: 2519a 6380919i bk14: 2528a 6379959i bk15: 2437a 6381994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131066
Row_Buffer_Locality_read = 0.131113
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.054365
Bank_Level_Parallism_Col = 1.495898
Bank_Level_Parallism_Ready = 1.084134
write_to_read_ratio_blp_rw_average = 0.000751
GrpLevelPara = 1.388467 

BW Util details:
bwutil = 0.025745 
total_CMD = 6534107 
util_bw = 168220 
Wasted_Col = 494529 
Wasted_Row = 172822 
Idle = 5698536 

BW Util Bottlenecks: 
RCDc_limit = 699808 
RCDWRc_limit = 143 
WTRc_limit = 1003 
RTWc_limit = 555 
CCDLc_limit = 22412 
rwq = 0 
CCDLc_limit_alone = 22370 
WTRc_limit_alone = 975 
RTWc_limit_alone = 541 

Commands details: 
total_CMD = 6534107 
n_nop = 6424546 
Read = 42002 
Write = 0 
L2_Alloc = 0 
L2_WB = 53 
n_act = 36523 
n_pre = 36507 
n_ref = 0 
n_req = 42017 
total_req = 42055 

Dual Bus Interface Util: 
issued_total_row = 73030 
issued_total_col = 42055 
Row_Bus_Util =  0.011177 
CoL_Bus_Util = 0.006436 
Either_Row_CoL_Bus_Util = 0.016768 
Issued_on_Two_Bus_Simul_Util = 0.000845 
issued_two_Eff = 0.050419 
queue_avg = 0.289162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.289162
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6534107 n_nop=6423786 n_act=36913 n_pre=36897 n_ref_event=0 n_req=42520 n_rd=42496 n_rd_L2_A=0 n_write=0 n_wr_bk=87 bw_util=0.02607
n_activity=960883 dram_eff=0.1773
bk0: 2622a 6377326i bk1: 2818a 6364203i bk2: 2536a 6385201i bk3: 2689a 6373431i bk4: 2610a 6377418i bk5: 2835a 6359309i bk6: 2594a 6371964i bk7: 2792a 6358229i bk8: 2557a 6370711i bk9: 2840a 6352005i bk10: 2575a 6374374i bk11: 2794a 6357729i bk12: 2472a 6377565i bk13: 2619a 6365708i bk14: 2528a 6372459i bk15: 2615a 6369466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132103
Row_Buffer_Locality_read = 0.132154
Row_Buffer_Locality_write = 0.041667
Bank_Level_Parallism = 3.264630
Bank_Level_Parallism_Col = 1.519532
Bank_Level_Parallism_Ready = 1.084496
write_to_read_ratio_blp_rw_average = 0.000934
GrpLevelPara = 1.408543 

BW Util details:
bwutil = 0.026068 
total_CMD = 6534107 
util_bw = 170332 
Wasted_Col = 489155 
Wasted_Row = 168325 
Idle = 5706295 

BW Util Bottlenecks: 
RCDc_limit = 698386 
RCDWRc_limit = 201 
WTRc_limit = 1918 
RTWc_limit = 655 
CCDLc_limit = 23492 
rwq = 0 
CCDLc_limit_alone = 23400 
WTRc_limit_alone = 1842 
RTWc_limit_alone = 639 

Commands details: 
total_CMD = 6534107 
n_nop = 6423786 
Read = 42496 
Write = 0 
L2_Alloc = 0 
L2_WB = 87 
n_act = 36913 
n_pre = 36897 
n_ref = 0 
n_req = 42520 
total_req = 42583 

Dual Bus Interface Util: 
issued_total_row = 73810 
issued_total_col = 42583 
Row_Bus_Util =  0.011296 
CoL_Bus_Util = 0.006517 
Either_Row_CoL_Bus_Util = 0.016884 
Issued_on_Two_Bus_Simul_Util = 0.000929 
issued_two_Eff = 0.055039 
queue_avg = 0.330886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.330886
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6534107 n_nop=6427238 n_act=35304 n_pre=35288 n_ref_event=0 n_req=40553 n_rd=40536 n_rd_L2_A=0 n_write=0 n_wr_bk=68 bw_util=0.02486
n_activity=968293 dram_eff=0.1677
bk0: 2541a 6389718i bk1: 2534a 6392454i bk2: 2510a 6394387i bk3: 2516a 6394682i bk4: 2621a 6387850i bk5: 2540a 6392749i bk6: 2581a 6388247i bk7: 2567a 6387163i bk8: 2586a 6382280i bk9: 2516a 6385715i bk10: 2662a 6380613i bk11: 2525a 6387030i bk12: 2585a 6380045i bk13: 2409a 6392268i bk14: 2450a 6392250i bk15: 2393a 6393411i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129731
Row_Buffer_Locality_read = 0.129761
Row_Buffer_Locality_write = 0.058824
Bank_Level_Parallism = 2.848768
Bank_Level_Parallism_Col = 1.469174
Bank_Level_Parallism_Ready = 1.083997
write_to_read_ratio_blp_rw_average = 0.002278
GrpLevelPara = 1.367385 

BW Util details:
bwutil = 0.024857 
total_CMD = 6534107 
util_bw = 162416 
Wasted_Col = 493636 
Wasted_Row = 179670 
Idle = 5698385 

BW Util Bottlenecks: 
RCDc_limit = 687075 
RCDWRc_limit = 151 
WTRc_limit = 1201 
RTWc_limit = 2088 
CCDLc_limit = 19909 
rwq = 0 
CCDLc_limit_alone = 19736 
WTRc_limit_alone = 1134 
RTWc_limit_alone = 1982 

Commands details: 
total_CMD = 6534107 
n_nop = 6427238 
Read = 40536 
Write = 0 
L2_Alloc = 0 
L2_WB = 68 
n_act = 35304 
n_pre = 35288 
n_ref = 0 
n_req = 40553 
total_req = 40604 

Dual Bus Interface Util: 
issued_total_row = 70592 
issued_total_col = 40604 
Row_Bus_Util =  0.010804 
CoL_Bus_Util = 0.006214 
Either_Row_CoL_Bus_Util = 0.016356 
Issued_on_Two_Bus_Simul_Util = 0.000662 
issued_two_Eff = 0.040489 
queue_avg = 0.246950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.24695
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6534107 n_nop=6431055 n_act=33946 n_pre=33930 n_ref_event=0 n_req=39076 n_rd=39063 n_rd_L2_A=0 n_write=0 n_wr_bk=49 bw_util=0.02394
n_activity=983571 dram_eff=0.1591
bk0: 2531a 6394482i bk1: 2472a 6397618i bk2: 2496a 6394884i bk3: 2410a 6399708i bk4: 2549a 6397566i bk5: 2360a 6406308i bk6: 2597a 6387269i bk7: 2339a 6401632i bk8: 2530a 6388734i bk9: 2402a 6395924i bk10: 2498a 6390635i bk11: 2396a 6396156i bk12: 2445a 6394251i bk13: 2304a 6402595i bk14: 2442a 6398061i bk15: 2292a 6405346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131513
Row_Buffer_Locality_read = 0.131557
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.663357
Bank_Level_Parallism_Col = 1.427664
Bank_Level_Parallism_Ready = 1.082659
write_to_read_ratio_blp_rw_average = 0.000689
GrpLevelPara = 1.337027 

BW Util details:
bwutil = 0.023943 
total_CMD = 6534107 
util_bw = 156448 
Wasted_Col = 493962 
Wasted_Row = 194059 
Idle = 5689638 

BW Util Bottlenecks: 
RCDc_limit = 669994 
RCDWRc_limit = 142 
WTRc_limit = 673 
RTWc_limit = 322 
CCDLc_limit = 18323 
rwq = 0 
CCDLc_limit_alone = 18294 
WTRc_limit_alone = 658 
RTWc_limit_alone = 308 

Commands details: 
total_CMD = 6534107 
n_nop = 6431055 
Read = 39063 
Write = 0 
L2_Alloc = 0 
L2_WB = 49 
n_act = 33946 
n_pre = 33930 
n_ref = 0 
n_req = 39076 
total_req = 39112 

Dual Bus Interface Util: 
issued_total_row = 67876 
issued_total_col = 39112 
Row_Bus_Util =  0.010388 
CoL_Bus_Util = 0.005986 
Either_Row_CoL_Bus_Util = 0.015771 
Issued_on_Two_Bus_Simul_Util = 0.000602 
issued_two_Eff = 0.038194 
queue_avg = 0.230573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.230573

========= L2 cache stats =========
L2_cache_bank[0]: Access = 166470, Miss = 19970, Miss_rate = 0.120, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[1]: Access = 167809, Miss = 19523, Miss_rate = 0.116, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[2]: Access = 172630, Miss = 20621, Miss_rate = 0.119, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 167464, Miss = 20734, Miss_rate = 0.124, Pending_hits = 3, Reservation_fails = 199
L2_cache_bank[4]: Access = 166469, Miss = 20374, Miss_rate = 0.122, Pending_hits = 3, Reservation_fails = 69
L2_cache_bank[5]: Access = 168163, Miss = 20183, Miss_rate = 0.120, Pending_hits = 0, Reservation_fails = 19
L2_cache_bank[6]: Access = 170218, Miss = 19853, Miss_rate = 0.117, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 171314, Miss = 20401, Miss_rate = 0.119, Pending_hits = 5, Reservation_fails = 24
L2_cache_bank[8]: Access = 169991, Miss = 21440, Miss_rate = 0.126, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[9]: Access = 171626, Miss = 20590, Miss_rate = 0.120, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 170300, Miss = 19643, Miss_rate = 0.115, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 166474, Miss = 19388, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 165305, Miss = 22650, Miss_rate = 0.137, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 169656, Miss = 22075, Miss_rate = 0.130, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 170974, Miss = 19942, Miss_rate = 0.117, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 166154, Miss = 19243, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 168349, Miss = 21384, Miss_rate = 0.127, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[17]: Access = 171035, Miss = 20624, Miss_rate = 0.121, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[18]: Access = 169041, Miss = 20498, Miss_rate = 0.121, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[19]: Access = 169848, Miss = 22008, Miss_rate = 0.130, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[20]: Access = 169030, Miss = 20536, Miss_rate = 0.121, Pending_hits = 3, Reservation_fails = 58
L2_cache_bank[21]: Access = 166298, Miss = 20003, Miss_rate = 0.120, Pending_hits = 7, Reservation_fails = 767
L2_cache_bank[22]: Access = 168275, Miss = 20089, Miss_rate = 0.119, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 166296, Miss = 18975, Miss_rate = 0.114, Pending_hits = 0, Reservation_fails = 65
L2_total_cache_accesses = 4049189
L2_total_cache_misses = 490747
L2_total_cache_miss_rate = 0.1212
L2_total_cache_pending_hits = 158
L2_total_cache_reservation_fails = 1201
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3537820
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 158
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 174720
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1201
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 315967
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 158
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20464
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 39
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4028665
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20524
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1198
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3
L2_cache_data_port_util = 0.058
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=4049189
icnt_total_pkts_simt_to_mem=4049189
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4049189
Req_Network_cycles = 2547941
Req_Network_injected_packets_per_cycle =       1.5892 
Req_Network_conflicts_per_cycle =       1.1704
Req_Network_conflicts_per_cycle_util =       7.5544
Req_Bank_Level_Parallism =      10.2579
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       7.7222
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1062

Reply_Network_injected_packets_num = 4049189
Reply_Network_cycles = 2547941
Reply_Network_injected_packets_per_cycle =        1.5892
Reply_Network_conflicts_per_cycle =        0.6942
Reply_Network_conflicts_per_cycle_util =       4.4862
Reply_Bank_Level_Parallism =      10.2701
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1807
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0530
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 54 min, 43 sec (6883 sec)
gpgpu_simulation_rate = 6206 (inst/sec)
gpgpu_simulation_rate = 370 (cycle/sec)
gpgpu_silicon_slowdown = 3689189x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed5ffc10c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed5ffc100..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed5ffc0f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed5ffc0f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed5ffc0e8..

GPGPU-Sim PTX: cudaLaunch for 0x0x558fe31e0ecf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
Simulation cycle for kernel 4 is = 10000
Simulation cycle for kernel 4 is = 15000
Simulation cycle for kernel 4 is = 20000
Simulation cycle for kernel 4 is = 25000
Simulation cycle for kernel 4 is = 30000
Simulation cycle for kernel 4 is = 35000
Simulation cycle for kernel 4 is = 40000
Simulation cycle for kernel 4 is = 45000
Simulation cycle for kernel 4 is = 50000
Simulation cycle for kernel 4 is = 55000
Simulation cycle for kernel 4 is = 60000
Simulation cycle for kernel 4 is = 65000
Simulation cycle for kernel 4 is = 70000
Simulation cycle for kernel 4 is = 75000
Simulation cycle for kernel 4 is = 80000
Simulation cycle for kernel 4 is = 85000
Simulation cycle for kernel 4 is = 90000
Simulation cycle for kernel 4 is = 95000
Simulation cycle for kernel 4 is = 100000
Simulation cycle for kernel 4 is = 105000
Simulation cycle for kernel 4 is = 110000
Simulation cycle for kernel 4 is = 115000
Simulation cycle for kernel 4 is = 120000
Simulation cycle for kernel 4 is = 125000
Simulation cycle for kernel 4 is = 130000
Simulation cycle for kernel 4 is = 135000
Simulation cycle for kernel 4 is = 140000
Simulation cycle for kernel 4 is = 145000
Simulation cycle for kernel 4 is = 150000
Simulation cycle for kernel 4 is = 155000
Simulation cycle for kernel 4 is = 160000
Simulation cycle for kernel 4 is = 165000
Simulation cycle for kernel 4 is = 170000
Simulation cycle for kernel 4 is = 175000
Simulation cycle for kernel 4 is = 180000
Simulation cycle for kernel 4 is = 185000
Simulation cycle for kernel 4 is = 190000
Simulation cycle for kernel 4 is = 195000
Simulation cycle for kernel 4 is = 200000
Simulation cycle for kernel 4 is = 205000
Simulation cycle for kernel 4 is = 210000
Simulation cycle for kernel 4 is = 215000
Simulation cycle for kernel 4 is = 220000
Simulation cycle for kernel 4 is = 225000
Simulation cycle for kernel 4 is = 230000
Simulation cycle for kernel 4 is = 235000
Simulation cycle for kernel 4 is = 240000
Simulation cycle for kernel 4 is = 245000
Simulation cycle for kernel 4 is = 250000
Simulation cycle for kernel 4 is = 255000
Simulation cycle for kernel 4 is = 260000
Simulation cycle for kernel 4 is = 265000
Simulation cycle for kernel 4 is = 270000
Simulation cycle for kernel 4 is = 275000
Simulation cycle for kernel 4 is = 280000
Simulation cycle for kernel 4 is = 285000
Simulation cycle for kernel 4 is = 290000
Simulation cycle for kernel 4 is = 295000
Simulation cycle for kernel 4 is = 300000
Simulation cycle for kernel 4 is = 305000
Simulation cycle for kernel 4 is = 310000
Simulation cycle for kernel 4 is = 315000
Simulation cycle for kernel 4 is = 320000
Simulation cycle for kernel 4 is = 325000
Simulation cycle for kernel 4 is = 330000
Simulation cycle for kernel 4 is = 335000
Simulation cycle for kernel 4 is = 340000
Simulation cycle for kernel 4 is = 345000
Simulation cycle for kernel 4 is = 350000
Simulation cycle for kernel 4 is = 355000
Simulation cycle for kernel 4 is = 360000
Simulation cycle for kernel 4 is = 365000
Simulation cycle for kernel 4 is = 370000
Simulation cycle for kernel 4 is = 375000
Simulation cycle for kernel 4 is = 380000
Simulation cycle for kernel 4 is = 385000
Simulation cycle for kernel 4 is = 390000
Simulation cycle for kernel 4 is = 395000
Simulation cycle for kernel 4 is = 400000
Simulation cycle for kernel 4 is = 405000
Simulation cycle for kernel 4 is = 410000
Simulation cycle for kernel 4 is = 415000
Simulation cycle for kernel 4 is = 420000
Simulation cycle for kernel 4 is = 425000
Simulation cycle for kernel 4 is = 430000
Simulation cycle for kernel 4 is = 435000
Simulation cycle for kernel 4 is = 440000
Simulation cycle for kernel 4 is = 445000
Simulation cycle for kernel 4 is = 450000
Simulation cycle for kernel 4 is = 455000
Simulation cycle for kernel 4 is = 460000
Simulation cycle for kernel 4 is = 465000
Simulation cycle for kernel 4 is = 470000
Simulation cycle for kernel 4 is = 475000
Simulation cycle for kernel 4 is = 480000
Simulation cycle for kernel 4 is = 485000
Simulation cycle for kernel 4 is = 490000
Simulation cycle for kernel 4 is = 495000
Simulation cycle for kernel 4 is = 500000
Simulation cycle for kernel 4 is = 505000
Simulation cycle for kernel 4 is = 510000
Simulation cycle for kernel 4 is = 515000
Simulation cycle for kernel 4 is = 520000
Simulation cycle for kernel 4 is = 525000
Simulation cycle for kernel 4 is = 530000
Simulation cycle for kernel 4 is = 535000
Simulation cycle for kernel 4 is = 540000
Simulation cycle for kernel 4 is = 545000
Simulation cycle for kernel 4 is = 550000
Simulation cycle for kernel 4 is = 555000
Simulation cycle for kernel 4 is = 560000
Simulation cycle for kernel 4 is = 565000
Simulation cycle for kernel 4 is = 570000
Simulation cycle for kernel 4 is = 575000
Simulation cycle for kernel 4 is = 580000
Simulation cycle for kernel 4 is = 585000
Simulation cycle for kernel 4 is = 590000
Simulation cycle for kernel 4 is = 595000
Simulation cycle for kernel 4 is = 600000
Simulation cycle for kernel 4 is = 605000
Simulation cycle for kernel 4 is = 610000
Simulation cycle for kernel 4 is = 615000
Simulation cycle for kernel 4 is = 620000
Simulation cycle for kernel 4 is = 625000
Simulation cycle for kernel 4 is = 630000
Simulation cycle for kernel 4 is = 635000
Simulation cycle for kernel 4 is = 640000
Simulation cycle for kernel 4 is = 645000
Simulation cycle for kernel 4 is = 650000
Simulation cycle for kernel 4 is = 655000
Simulation cycle for kernel 4 is = 660000
Simulation cycle for kernel 4 is = 665000
Simulation cycle for kernel 4 is = 670000
Simulation cycle for kernel 4 is = 675000
Simulation cycle for kernel 4 is = 680000
Simulation cycle for kernel 4 is = 685000
Simulation cycle for kernel 4 is = 690000
Simulation cycle for kernel 4 is = 695000
Simulation cycle for kernel 4 is = 700000
Simulation cycle for kernel 4 is = 705000
Simulation cycle for kernel 4 is = 710000
Simulation cycle for kernel 4 is = 715000
Simulation cycle for kernel 4 is = 720000
Simulation cycle for kernel 4 is = 725000
Simulation cycle for kernel 4 is = 730000
Simulation cycle for kernel 4 is = 735000
Simulation cycle for kernel 4 is = 740000
Simulation cycle for kernel 4 is = 745000
Simulation cycle for kernel 4 is = 750000
Simulation cycle for kernel 4 is = 755000
Simulation cycle for kernel 4 is = 760000
Simulation cycle for kernel 4 is = 765000
Simulation cycle for kernel 4 is = 770000
Simulation cycle for kernel 4 is = 775000
Simulation cycle for kernel 4 is = 780000
Simulation cycle for kernel 4 is = 785000
Simulation cycle for kernel 4 is = 790000
Simulation cycle for kernel 4 is = 795000
Simulation cycle for kernel 4 is = 800000
Simulation cycle for kernel 4 is = 805000
Simulation cycle for kernel 4 is = 810000
Simulation cycle for kernel 4 is = 815000
Simulation cycle for kernel 4 is = 820000
Simulation cycle for kernel 4 is = 825000
Simulation cycle for kernel 4 is = 830000
Simulation cycle for kernel 4 is = 835000
Simulation cycle for kernel 4 is = 840000
Simulation cycle for kernel 4 is = 845000
Simulation cycle for kernel 4 is = 850000
Simulation cycle for kernel 4 is = 855000
Simulation cycle for kernel 4 is = 860000
Simulation cycle for kernel 4 is = 865000
Simulation cycle for kernel 4 is = 870000
Simulation cycle for kernel 4 is = 875000
Simulation cycle for kernel 4 is = 880000
Simulation cycle for kernel 4 is = 885000
Simulation cycle for kernel 4 is = 890000
Simulation cycle for kernel 4 is = 895000
Simulation cycle for kernel 4 is = 900000
Simulation cycle for kernel 4 is = 905000
Simulation cycle for kernel 4 is = 910000
Simulation cycle for kernel 4 is = 915000
Simulation cycle for kernel 4 is = 920000
Simulation cycle for kernel 4 is = 925000
Simulation cycle for kernel 4 is = 930000
Simulation cycle for kernel 4 is = 935000
Simulation cycle for kernel 4 is = 940000
Simulation cycle for kernel 4 is = 945000
Simulation cycle for kernel 4 is = 950000
Simulation cycle for kernel 4 is = 955000
Simulation cycle for kernel 4 is = 960000
Simulation cycle for kernel 4 is = 965000
Simulation cycle for kernel 4 is = 970000
Simulation cycle for kernel 4 is = 975000
Simulation cycle for kernel 4 is = 980000
Simulation cycle for kernel 4 is = 985000
Simulation cycle for kernel 4 is = 990000
Simulation cycle for kernel 4 is = 995000
Simulation cycle for kernel 4 is = 1000000
Simulation cycle for kernel 4 is = 1005000
Simulation cycle for kernel 4 is = 1010000
Simulation cycle for kernel 4 is = 1015000
Simulation cycle for kernel 4 is = 1020000
Simulation cycle for kernel 4 is = 1025000
Simulation cycle for kernel 4 is = 1030000
Simulation cycle for kernel 4 is = 1035000
Destroy streams for kernel 5: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 5 
gpu_sim_cycle = 1037725
gpu_sim_insn = 12861985
gpu_ipc =      12.3944
gpu_tot_sim_cycle = 3585666
gpu_tot_sim_insn = 55580290
gpu_tot_ipc =      15.5007
gpu_tot_issued_cta = 450
gpu_occupancy = 41.9815% 
gpu_tot_occupancy = 40.7243% 
max_total_param_size = 0
gpu_stall_dramfull = 63129
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.1942
partiton_level_parallism_total  =       1.7643
partiton_level_parallism_util =      11.3716
partiton_level_parallism_util_total  =      10.6338
L2_BW  =      95.8411 GB/Sec
L2_BW_total  =      77.0639 GB/Sec
gpu_total_sim_rate=5618

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 383548, Miss = 227405, Miss_rate = 0.593, Pending_hits = 6415, Reservation_fails = 419704
	L1D_cache_core[1]: Access = 338719, Miss = 206446, Miss_rate = 0.609, Pending_hits = 6597, Reservation_fails = 371131
	L1D_cache_core[2]: Access = 338306, Miss = 204874, Miss_rate = 0.606, Pending_hits = 6252, Reservation_fails = 369539
	L1D_cache_core[3]: Access = 372928, Miss = 222652, Miss_rate = 0.597, Pending_hits = 6879, Reservation_fails = 419462
	L1D_cache_core[4]: Access = 338621, Miss = 203742, Miss_rate = 0.602, Pending_hits = 6285, Reservation_fails = 363789
	L1D_cache_core[5]: Access = 353742, Miss = 213031, Miss_rate = 0.602, Pending_hits = 6761, Reservation_fails = 407631
	L1D_cache_core[6]: Access = 353388, Miss = 215477, Miss_rate = 0.610, Pending_hits = 6741, Reservation_fails = 387894
	L1D_cache_core[7]: Access = 343206, Miss = 203526, Miss_rate = 0.593, Pending_hits = 6468, Reservation_fails = 364001
	L1D_cache_core[8]: Access = 365685, Miss = 220917, Miss_rate = 0.604, Pending_hits = 7023, Reservation_fails = 408190
	L1D_cache_core[9]: Access = 327630, Miss = 196214, Miss_rate = 0.599, Pending_hits = 6190, Reservation_fails = 362235
	L1D_cache_core[10]: Access = 364768, Miss = 209228, Miss_rate = 0.574, Pending_hits = 6673, Reservation_fails = 382486
	L1D_cache_core[11]: Access = 372587, Miss = 225079, Miss_rate = 0.604, Pending_hits = 6969, Reservation_fails = 426843
	L1D_cache_core[12]: Access = 349888, Miss = 204387, Miss_rate = 0.584, Pending_hits = 6172, Reservation_fails = 374200
	L1D_cache_core[13]: Access = 341173, Miss = 207349, Miss_rate = 0.608, Pending_hits = 6512, Reservation_fails = 399596
	L1D_cache_core[14]: Access = 368968, Miss = 222602, Miss_rate = 0.603, Pending_hits = 6839, Reservation_fails = 432277
	L1D_cache_core[15]: Access = 352739, Miss = 206788, Miss_rate = 0.586, Pending_hits = 6489, Reservation_fails = 377216
	L1D_cache_core[16]: Access = 364948, Miss = 214003, Miss_rate = 0.586, Pending_hits = 6759, Reservation_fails = 401658
	L1D_cache_core[17]: Access = 351190, Miss = 206970, Miss_rate = 0.589, Pending_hits = 6472, Reservation_fails = 384228
	L1D_cache_core[18]: Access = 379180, Miss = 229115, Miss_rate = 0.604, Pending_hits = 6883, Reservation_fails = 446321
	L1D_cache_core[19]: Access = 367308, Miss = 217513, Miss_rate = 0.592, Pending_hits = 6807, Reservation_fails = 427343
	L1D_cache_core[20]: Access = 355897, Miss = 211920, Miss_rate = 0.595, Pending_hits = 6842, Reservation_fails = 405143
	L1D_cache_core[21]: Access = 343248, Miss = 205380, Miss_rate = 0.598, Pending_hits = 6627, Reservation_fails = 398872
	L1D_cache_core[22]: Access = 358864, Miss = 213015, Miss_rate = 0.594, Pending_hits = 6618, Reservation_fails = 392793
	L1D_cache_core[23]: Access = 333819, Miss = 197316, Miss_rate = 0.591, Pending_hits = 6440, Reservation_fails = 393429
	L1D_cache_core[24]: Access = 346821, Miss = 202132, Miss_rate = 0.583, Pending_hits = 6256, Reservation_fails = 375748
	L1D_cache_core[25]: Access = 354733, Miss = 207285, Miss_rate = 0.584, Pending_hits = 6563, Reservation_fails = 381654
	L1D_cache_core[26]: Access = 373781, Miss = 217742, Miss_rate = 0.583, Pending_hits = 6745, Reservation_fails = 416728
	L1D_cache_core[27]: Access = 379464, Miss = 215757, Miss_rate = 0.569, Pending_hits = 6458, Reservation_fails = 412528
	L1D_cache_core[28]: Access = 374276, Miss = 211923, Miss_rate = 0.566, Pending_hits = 6285, Reservation_fails = 384153
	L1D_cache_core[29]: Access = 290961, Miss = 165885, Miss_rate = 0.570, Pending_hits = 5411, Reservation_fails = 237467
	L1D_total_cache_accesses = 10640386
	L1D_total_cache_misses = 6305673
	L1D_total_cache_miss_rate = 0.5926
	L1D_total_cache_pending_hits = 196431
	L1D_total_cache_reservation_fails = 11724259
	L1D_cache_data_port_util = 0.129
	L1D_cache_fill_port_util = 0.197
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4117827
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 196431
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5043541
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11722805
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1262063
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 196431
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20455
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 66
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1454
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10619862
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20524

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 606399
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 11116406
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1454
ctas_completed 450, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
9839, 16654, 8792, 12993, 5877, 12256, 23868, 4616, 11410, 10086, 20034, 10785, 12771, 8744, 15868, 13470, 17570, 7393, 44311, 10530, 13747, 7999, 7702, 9534, 
gpgpu_n_tot_thrd_icount = 256654496
gpgpu_n_tot_w_icount = 8020453
gpgpu_n_stall_shd_mem = 6460820
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6305604
gpgpu_n_mem_write_global = 20524
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12847140
gpgpu_n_store_insn = 93561
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 437760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6180758
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 280062
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:150576	W0_Idle:33141095	W0_Scoreboard:86583940	W1:2507081	W2:930802	W3:605860	W4:455045	W5:367734	W6:291206	W7:262532	W8:239861	W9:205640	W10:177014	W11:160989	W12:135377	W13:132353	W14:121699	W15:99615	W16:102743	W17:96462	W18:88357	W19:80810	W20:84339	W21:84028	W22:84469	W23:79269	W24:78630	W25:73611	W26:73210	W27:73577	W28:70079	W29:58647	W30:52844	W31:35216	W32:111354
single_issue_nums: WS0:2079121	WS1:1986093	WS2:1993591	WS3:1961648	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 50444832 {8:6305604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 820960 {40:20524,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 252224160 {40:6305604,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 164192 {8:20524,}
maxmflatency = 3363 
max_icnt2mem_latency = 1539 
maxmrqlatency = 2003 
max_icnt2sh_latency = 77 
averagemflatency = 445 
avg_icnt2mem_latency = 222 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 4 
mrq_lat_table:569676 	8632 	17109 	35845 	39666 	22674 	17398 	21170 	14083 	956 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1059540 	3469373 	1765103 	27698 	4414 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1432088 	351894 	1524895 	2963075 	53580 	596 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3289447 	2024805 	862852 	143203 	5710 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1298 	2092 	158 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        49        49         5         5        13        12         5         5         8         8 
dram[1]:        64        64        64        64        64        64        48        50         6         7        12        12         6         5         8         7 
dram[2]:        64        64        64        64        64        64        50        48         5         7        12        12         7         6         6         5 
dram[3]:        64        64        64        64        64        64        50        48         5         6        12        12         7         8         6         7 
dram[4]:        64        64        64        64        64        64        48        49         6         6        12        12         8         8         8         8 
dram[5]:        64        64        64        64        64        64        48        49         4         6        12        12         6         4         5         7 
dram[6]:        64        64        56        64        64        64        48        52         6         7        12        12         5         5         8         7 
dram[7]:        64        64        64        64        64        64        50        47         8         6        12        12         6         8         8         8 
dram[8]:        64        64        64        64        64        64        49        44         6         7        12        12         8         8        11         8 
dram[9]:        64        64        64        64        64        64        45        45         8         8        12        12         8         6         8         7 
dram[10]:        64        64        64        64        64        64        44        44        14        11        12        16         7         5         4         6 
dram[11]:        64        64        64        64        64        64        44        44         7         8        16        16         6         7         7         6 
maximum service time to same row:
dram[0]:    111544    114186     45709     49430    139756    141927     88118     95506     49985     46350    155354    150864     95722     95758     54708     12630 
dram[1]:    116922    120451     51613     52424    150317    166482     99681    113919     44850     42345    150183    148998     92250     88113     16689     17036 
dram[2]:    186115    188231     55465     52740    169947    171971    117875    120432     18668     34319    147540    138343     83579     78083     83015     82608 
dram[3]:    183867    178995     51643     64484    174630    176577    123881    127817     35683     35874    137919    138527     71415     96110     80254    106868 
dram[4]:    172991    167722     68748     61365    180446    182883    134578    140617     41948     37889    138229    138770    102906    162332     78714     79847 
dram[5]:    164026    161415     60262     63728    185182    142782    187774    191784     36731     34966    139615    141367    159935    160003     80862     85118 
dram[6]:    158386    159123     95759     65191    142581     55268    195809    201379     44124     21795    144196    147443    161316    161315     82080     75484 
dram[7]:    158920    158366     61863     56460     58312     61964    201782    205436     25965     26997    150291    152732    161954    215668     71304     72825 
dram[8]:     73270    100301     55329     57725     65409    102062    208278    211323     30056     27093    155981    159025    216019    216254     21842     17782 
dram[9]:    101710    103354    116940    116548     83458     87812    236687     54134     33602     32460    162070    165725    216435    216972     18256     19244 
dram[10]:    104184    104587     23383     44797    114343    119938     69091     72942     40965     32359    169176    105877    185446    186951     96719     91604 
dram[11]:    105399    107693     43593     39999    120532    120636     78007     82617     40789     70705    159667    160448     91857     92656     88318     85389 
average row accesses per activate:
dram[0]:  1.176078  1.163335  1.163161  1.175455  1.197105  1.190806  1.143795  1.150293  1.103896  1.137701  1.142216  1.130422  1.117897  1.130422  1.128481  1.104884 
dram[1]:  1.166765  1.162170  1.167976  1.177021  1.172528  1.174041  1.151498  1.166285  1.131319  1.115950  1.129747  1.145734  1.142444  1.127666  1.122328  1.130018 
dram[2]:  1.157522  1.162938  1.178373  1.173607  1.189598  1.171266  1.172301  1.160486  1.096288  1.104503  1.109601  1.126884  1.105708  1.112515  1.146334  1.126902 
dram[3]:  1.171386  1.183323  1.214673  1.196848  1.187500  1.191541  1.163746  1.177550  1.102945  1.099071  1.116818  1.109963  1.101385  1.151433  1.117963  1.123138 
dram[4]:  1.214643  1.189412  1.170207  1.184956  1.181870  1.190760  1.162771  1.175412  1.104920  1.110271  1.125435  1.133086  1.129650  1.135182  1.115696  1.104607 
dram[5]:  1.183569  1.171820  1.169799  1.192120  1.192961  1.184596  1.156900  1.173899  1.108543  1.107996  1.134399  1.122684  1.119376  1.119671  1.107352  1.135048 
dram[6]:  1.155290  1.169562  1.189474  1.178591  1.171904  1.181501  1.175773  1.165702  1.144566  1.119777  1.130481  1.159392  1.139372  1.134009  1.151507  1.147348 
dram[7]:  1.162627  1.182532  1.185130  1.182692  1.177064  1.163105  1.156278  1.164464  1.105187  1.103511  1.135442  1.137054  1.103253  1.109346  1.135535  1.123941 
dram[8]:  1.190355  1.169526  1.171114  1.160450  1.174222  1.182174  1.184255  1.167560  1.113419  1.144000  1.161174  1.149668  1.129130  1.095552  1.127511  1.099613 
dram[9]:  1.198558  1.195306  1.189803  1.162486  1.178422  1.179515  1.144982  1.153492  1.113688  1.124254  1.146441  1.147770  1.111669  1.128133  1.146683  1.125246 
dram[10]:  1.172529  1.174058  1.167785  1.168653  1.179298  1.194384  1.171599  1.159064  1.127084  1.128213  1.145193  1.133981  1.095543  1.110841  1.125000  1.127424 
dram[11]:  1.167020  1.177103  1.164363  1.165176  1.209057  1.188079  1.163366  1.149500  1.131548  1.125654  1.115441  1.121221  1.121312  1.128636  1.154986  1.144975 
average row locality = 747297/650124 = 1.149468
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3872      3723      3871      3745      3887      3782      3834      3735      3825      3751      3815      3701      3676      3697      3566      3526 
dram[1]:      3964      3959      3866      3903      3901      3980      4074      4075      4006      4023      3927      4096      3944      3909      3776      3655 
dram[2]:      3918      3844      3825      3833      3934      3905      3953      3912      3928      3974      3918      3739      3793      3781      3720      3701 
dram[3]:      3882      3856      3808      3873      3800      3944      3852      3913      3857      3905      3805      3866      3735      3813      3535      3692 
dram[4]:      4125      3881      4132      4017      4185      3995      4129      3853      4065      3967      3885      3976      4125      3928      3996      3812 
dram[5]:      3687      3676      3734      3661      3864      3722      3672      3706      3789      3755      3832      3697      3730      3676      3599      3529 
dram[6]:      4245      4237      4407      4184      4438      4407      4261      4228      4402      4422      4280      4117      4387      4137      4196      4080 
dram[7]:      3789      3615      3969      3690      3849      3701      3803      3788      3814      3614      3806      3667      3690      3625      3605      3582 
dram[8]:      4191      4020      4038      3920      3963      3926      4242      3923      4074      4004      4193      3979      4098      3814      3870      3695 
dram[9]:      3990      4265      3874      4078      3943      4330      3925      4261      3889      4334      3930      4272      3759      4000      3847      4002 
dram[10]:      3865      3862      3828      3825      3999      3871      3919      3913      3920      3819      4062      3851      3928      3652      3706      3655 
dram[11]:      3847      3722      3790      3647      3898      3588      3995      3560      3845      3655      3807      3635      3718      3487      3739      3475 
total dram reads = 747045
bank skew: 4438/3475 = 1.28
chip skew: 68428/59329 = 1.15
number of total write accesses:
dram[0]:         7         8         0         0         0         0         0         0         0         0         0         0        10        15         0        12 
dram[1]:        12        14         0         0         0         0         0         0         0         0         0         0         8        16        14        14 
dram[2]:        24        12         0         0         0         0         0         0         0         0         0         0        14        24         4         8 
dram[3]:        25        16         0         0         0         0         0         0         0         0         0         0         8        16         0         8 
dram[4]:        24        20         0         0         0         0         0         0         0         0         0         0        20         8        24         0 
dram[5]:         1         0         0         0         0         0         0         0         0         0         0         0         8         4         4         4 
dram[6]:        11        15         0         0         0         0         0         0         0         0         0         0        12         4        28        32 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        25        26        23         0 
dram[8]:        19         8         0         0         0         0         0         0         0         0         0         0        12        13        12         9 
dram[9]:         0        49         0         0         0         0         0         0         0         0         0         0        16        21        27        16 
dram[10]:         8        12         0         0         0         0         0         0         0         0         0         0        20        24         8        32 
dram[11]:        12         0         0         0         0         0         0         0         0         0         0         0        25        19         8         0 
total dram writes = 952
min_bank_accesses = 0!
chip skew: 129/21 = 6.14
average mf latency per bank:
dram[0]:       3933      3974      2095      2269      2070      2192      2239      2245      2199      2400      2306      2431      6098      5959     10107     10246
dram[1]:       3967      3815      2299      2296      2219      2141      2002      2068      2315      2283      2315      2155      5997      5887      9539      9404
dram[2]:       3715      4049      2279      2232      2176      2207      2236      2174      2291      2052      2221      2375      6190      6079      9406      9766
dram[3]:       3881      3988      2300      2359      2187      2053      2272      2295      2209      2280      2264      2270      6115      6128     10302      9820
dram[4]:       3824      3866      2294      2324      2040      2034      2138      2277      2152      2207      2293      2308      5471      5900      9022      9813
dram[5]:       4101      3913      2273      2294      2130      2312      2334      2170      2338      2351      2284      2305      6263      6296      9984     10146
dram[6]:       3152      3223      2061      2102      2019      2138      1857      2009      2086      2158      2056      2254      5336      5779      8625      9006
dram[7]:       3915      4025      2179      2228      2332      2281      2241      2156      2475      2430      2430      2327      6343      6292      9722      9609
dram[8]:       3363      3550      2007      2198      2154      2229      2060      2411      2052      2293      2131      2299      6044      6268      9410      9739
dram[9]:       3599      3364      2229      1974      2231      2046      2287      2022      2438      2211      2272      2179      6335      6132      8784      8746
dram[10]:       3677      3817      2050      2028      2142      2135      2144      2096      2422      2456      2315      2364      6290      6300      9377      9482
dram[11]:       3573      3710      2051      2172      2212      2309      2189      2375      2513      2443      2385      2326      6445      6576      9376     10127
maximum mf latency per bank:
dram[0]:       2587      2289      2512      2473      2595      2428      2423      2299      2675      2426      2318      2585      2700      2763      2329      2473
dram[1]:       2673      2808      2746      2712      2615      2400      2750      2690      2731      2626      2700      3020      2950      2749      2476      3056
dram[2]:       2701      2736      2564      2474      2699      2479      2780      2489      2643      2939      2899      2889      2825      2530      3363      2592
dram[3]:       2814      2698      2752      2547      2600      2793      2906      2837      2626      2949      2765      2800      2750      2723      2633      2691
dram[4]:       3039      2660      2379      2724      2692      2816      2617      2858      2803      2907      2934      2763      2483      3064      2678      2617
dram[5]:       2641      2313      2444      2473      2735      2605      2809      2461      2682      2727      3009      2807      3042      2743      2733      2733
dram[6]:       2560      2921      2419      2608      2724      3061      2691      2644      2828      2886      2649      2988      2718      3096      2977      2810
dram[7]:       2284      2567      2376      2342      2657      2471      2285      2512      2325      2282      2719      2375      2265      2555      3106      2405
dram[8]:       2739      2690      2697      2448      2710      2693      2616      2740      2673      2562      2682      2545      2567      2541      2834      2313
dram[9]:       2331      2703      2217      2516      2428      2524      2430      2681      2516      2344      2456      2761      2701      2640      2706      2553
dram[10]:       2626      2996      2345      2374      2399      2626      2688      2648      2713      2796      2688      2709      2296      2338      2371      2481
dram[11]:       2878      2390      2750      2164      2840      2334      2654      2424      2713      2510      2562      2414      2475      2638      2835      2458

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9195318 n_nop=9036842 n_act=52337 n_pre=52321 n_ref_event=4572360550251980812 n_req=60020 n_rd=60006 n_rd_L2_A=0 n_write=0 n_wr_bk=52 bw_util=0.02613
n_activity=1474664 dram_eff=0.1629
bk0: 3872a 8978559i bk1: 3723a 8983802i bk2: 3871a 8975796i bk3: 3745a 8985109i bk4: 3887a 8978779i bk5: 3782a 8985315i bk6: 3834a 8974685i bk7: 3735a 8979640i bk8: 3825a 8970657i bk9: 3751a 8977810i bk10: 3815a 8978179i bk11: 3701a 8980369i bk12: 3676a 8981179i bk13: 3697a 8982256i bk14: 3566a 8989581i bk15: 3526a 8988703i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128174
Row_Buffer_Locality_read = 0.128204
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.759864
Bank_Level_Parallism_Col = 1.522263
Bank_Level_Parallism_Ready = 1.086131
write_to_read_ratio_blp_rw_average = 0.000424
GrpLevelPara = 1.343309 

BW Util details:
bwutil = 0.026125 
total_CMD = 9195318 
util_bw = 240232 
Wasted_Col = 751204 
Wasted_Row = 283239 
Idle = 7920643 

BW Util Bottlenecks: 
RCDc_limit = 1028964 
RCDWRc_limit = 139 
WTRc_limit = 806 
RTWc_limit = 344 
CCDLc_limit = 28637 
rwq = 0 
CCDLc_limit_alone = 28591 
WTRc_limit_alone = 774 
RTWc_limit_alone = 330 

Commands details: 
total_CMD = 9195318 
n_nop = 9036842 
Read = 60006 
Write = 0 
L2_Alloc = 0 
L2_WB = 52 
n_act = 52337 
n_pre = 52321 
n_ref = 4572360550251980812 
n_req = 60020 
total_req = 60058 

Dual Bus Interface Util: 
issued_total_row = 104658 
issued_total_col = 60058 
Row_Bus_Util =  0.011382 
CoL_Bus_Util = 0.006531 
Either_Row_CoL_Bus_Util = 0.017234 
Issued_on_Two_Bus_Simul_Util = 0.000679 
issued_two_Eff = 0.039375 
queue_avg = 0.276061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.276061
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9195318 n_nop=9029968 n_act=54925 n_pre=54909 n_ref_event=0 n_req=63079 n_rd=63058 n_rd_L2_A=0 n_write=0 n_wr_bk=78 bw_util=0.02746
n_activity=1484584 dram_eff=0.1701
bk0: 3964a 8970103i bk1: 3959a 8966789i bk2: 3866a 8971508i bk3: 3903a 8966346i bk4: 3901a 8971292i bk5: 3980a 8961111i bk6: 4074a 8954818i bk7: 4075a 8955680i bk8: 4006a 8956279i bk9: 4023a 8947397i bk10: 3927a 8962320i bk11: 4096a 8950350i bk12: 3944a 8959275i bk13: 3909a 8957018i bk14: 3776a 8972013i bk15: 3655a 8976551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129473
Row_Buffer_Locality_read = 0.129484
Row_Buffer_Locality_write = 0.095238
Bank_Level_Parallism = 2.968852
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.080182
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027464 
total_CMD = 9195318 
util_bw = 252544 
Wasted_Col = 758384 
Wasted_Row = 274550 
Idle = 7909840 

BW Util Bottlenecks: 
RCDc_limit = 1060129 
RCDWRc_limit = 153 
WTRc_limit = 1611 
RTWc_limit = 1544 
CCDLc_limit = 32487 
rwq = 0 
CCDLc_limit_alone = 32276 
WTRc_limit_alone = 1505 
RTWc_limit_alone = 1439 

Commands details: 
total_CMD = 9195318 
n_nop = 9029968 
Read = 63058 
Write = 0 
L2_Alloc = 0 
L2_WB = 78 
n_act = 54925 
n_pre = 54909 
n_ref = 0 
n_req = 63079 
total_req = 63136 

Dual Bus Interface Util: 
issued_total_row = 109834 
issued_total_col = 63136 
Row_Bus_Util =  0.011945 
CoL_Bus_Util = 0.006866 
Either_Row_CoL_Bus_Util = 0.017982 
Issued_on_Two_Bus_Simul_Util = 0.000829 
issued_two_Eff = 0.046084 
queue_avg = 0.299611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.299611
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9195318 n_nop=9032508 n_act=54006 n_pre=53990 n_ref_event=0 n_req=61700 n_rd=61678 n_rd_L2_A=0 n_write=0 n_wr_bk=86 bw_util=0.02687
n_activity=1468228 dram_eff=0.1683
bk0: 3918a 8969045i bk1: 3844a 8974597i bk2: 3825a 8975169i bk3: 3833a 8975134i bk4: 3934a 8972271i bk5: 3905a 8974505i bk6: 3953a 8968077i bk7: 3912a 8969860i bk8: 3928a 8958414i bk9: 3974a 8958463i bk10: 3918a 8963250i bk11: 3739a 8974983i bk12: 3793a 8966305i bk13: 3781a 8971316i bk14: 3720a 8980214i bk15: 3701a 8976446i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.124895
Row_Buffer_Locality_read = 0.124939
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.900964
Bank_Level_Parallism_Col = 1.469698
Bank_Level_Parallism_Ready = 1.079237
write_to_read_ratio_blp_rw_average = 0.001635
GrpLevelPara = 1.367383 

BW Util details:
bwutil = 0.026868 
total_CMD = 9195318 
util_bw = 247056 
Wasted_Col = 752293 
Wasted_Row = 270119 
Idle = 7925850 

BW Util Bottlenecks: 
RCDc_limit = 1048931 
RCDWRc_limit = 225 
WTRc_limit = 1418 
RTWc_limit = 2097 
CCDLc_limit = 30981 
rwq = 0 
CCDLc_limit_alone = 30751 
WTRc_limit_alone = 1350 
RTWc_limit_alone = 1935 

Commands details: 
total_CMD = 9195318 
n_nop = 9032508 
Read = 61678 
Write = 0 
L2_Alloc = 0 
L2_WB = 86 
n_act = 54006 
n_pre = 53990 
n_ref = 0 
n_req = 61700 
total_req = 61764 

Dual Bus Interface Util: 
issued_total_row = 107996 
issued_total_col = 61764 
Row_Bus_Util =  0.011745 
CoL_Bus_Util = 0.006717 
Either_Row_CoL_Bus_Util = 0.017706 
Issued_on_Two_Bus_Simul_Util = 0.000756 
issued_two_Eff = 0.042688 
queue_avg = 0.276797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.276797
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9195318 n_nop=9034601 n_act=53207 n_pre=53191 n_ref_event=0 n_req=61155 n_rd=61136 n_rd_L2_A=0 n_write=0 n_wr_bk=73 bw_util=0.02663
n_activity=1478402 dram_eff=0.1656
bk0: 3882a 8973538i bk1: 3856a 8973362i bk2: 3808a 8983325i bk3: 3873a 8975740i bk4: 3800a 8980954i bk5: 3944a 8971294i bk6: 3852a 8970702i bk7: 3913a 8968994i bk8: 3857a 8966826i bk9: 3905a 8959458i bk10: 3805a 8967874i bk11: 3866a 8962501i bk12: 3735a 8969590i bk13: 3813a 8973091i bk14: 3535a 8986865i bk15: 3692a 8975572i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130161
Row_Buffer_Locality_read = 0.130169
Row_Buffer_Locality_write = 0.105263
Bank_Level_Parallism = 2.868277
Bank_Level_Parallism_Col = 1.466356
Bank_Level_Parallism_Ready = 1.090072
write_to_read_ratio_blp_rw_average = 0.001997
GrpLevelPara = 1.361440 

BW Util details:
bwutil = 0.026626 
total_CMD = 9195318 
util_bw = 244836 
Wasted_Col = 748857 
Wasted_Row = 279744 
Idle = 7921881 

BW Util Bottlenecks: 
RCDc_limit = 1035767 
RCDWRc_limit = 157 
WTRc_limit = 1449 
RTWc_limit = 2829 
CCDLc_limit = 30578 
rwq = 0 
CCDLc_limit_alone = 30331 
WTRc_limit_alone = 1366 
RTWc_limit_alone = 2665 

Commands details: 
total_CMD = 9195318 
n_nop = 9034601 
Read = 61136 
Write = 0 
L2_Alloc = 0 
L2_WB = 73 
n_act = 53207 
n_pre = 53191 
n_ref = 0 
n_req = 61155 
total_req = 61209 

Dual Bus Interface Util: 
issued_total_row = 106398 
issued_total_col = 61209 
Row_Bus_Util =  0.011571 
CoL_Bus_Util = 0.006657 
Either_Row_CoL_Bus_Util = 0.017478 
Issued_on_Two_Bus_Simul_Util = 0.000749 
issued_two_Eff = 0.042870 
queue_avg = 0.302588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.302588
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9195318 n_nop=9027712 n_act=55695 n_pre=55679 n_ref_event=0 n_req=64096 n_rd=64071 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.02791
n_activity=1478961 dram_eff=0.1735
bk0: 4125a 8959882i bk1: 3881a 8973736i bk2: 4132a 8953191i bk3: 4017a 8964400i bk4: 4185a 8955648i bk5: 3995a 8967471i bk6: 4129a 8950595i bk7: 3853a 8969754i bk8: 4065a 8948656i bk9: 3967a 8956292i bk10: 3885a 8963547i bk11: 3976a 8958688i bk12: 4125a 8949110i bk13: 3928a 8963644i bk14: 3996a 8949768i bk15: 3812a 8961566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131241
Row_Buffer_Locality_read = 0.131276
Row_Buffer_Locality_write = 0.040000
Bank_Level_Parallism = 3.024126
Bank_Level_Parallism_Col = 1.498214
Bank_Level_Parallism_Ready = 1.089037
write_to_read_ratio_blp_rw_average = 0.001940
GrpLevelPara = 1.388923 

BW Util details:
bwutil = 0.027913 
total_CMD = 9195318 
util_bw = 256668 
Wasted_Col = 757476 
Wasted_Row = 265356 
Idle = 7915818 

BW Util Bottlenecks: 
RCDc_limit = 1068472 
RCDWRc_limit = 225 
WTRc_limit = 1847 
RTWc_limit = 2660 
CCDLc_limit = 33857 
rwq = 0 
CCDLc_limit_alone = 33651 
WTRc_limit_alone = 1769 
RTWc_limit_alone = 2532 

Commands details: 
total_CMD = 9195318 
n_nop = 9027712 
Read = 64071 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 55695 
n_pre = 55679 
n_ref = 0 
n_req = 64096 
total_req = 64167 

Dual Bus Interface Util: 
issued_total_row = 111374 
issued_total_col = 64167 
Row_Bus_Util =  0.012112 
CoL_Bus_Util = 0.006978 
Either_Row_CoL_Bus_Util = 0.018227 
Issued_on_Two_Bus_Simul_Util = 0.000863 
issued_two_Eff = 0.047343 
queue_avg = 0.312711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.312711
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9195318 n_nop=9039022 n_act=51698 n_pre=51682 n_ref_event=0 n_req=59335 n_rd=59329 n_rd_L2_A=0 n_write=0 n_wr_bk=21 bw_util=0.02582
n_activity=1484761 dram_eff=0.1599
bk0: 3687a 8991813i bk1: 3676a 8988057i bk2: 3734a 8983593i bk3: 3661a 8992431i bk4: 3864a 8980692i bk5: 3722a 8987068i bk6: 3672a 8985505i bk7: 3706a 8989177i bk8: 3789a 8973084i bk9: 3755a 8975082i bk10: 3832a 8974683i bk11: 3697a 8979775i bk12: 3730a 8975505i bk13: 3676a 8975717i bk14: 3599a 8979206i bk15: 3529a 8989867i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128929
Row_Buffer_Locality_read = 0.128942
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.741088
Bank_Level_Parallism_Col = 1.437758
Bank_Level_Parallism_Ready = 1.085276
write_to_read_ratio_blp_rw_average = 0.000196
GrpLevelPara = 1.340280 

BW Util details:
bwutil = 0.025817 
total_CMD = 9195318 
util_bw = 237400 
Wasted_Col = 744194 
Wasted_Row = 291175 
Idle = 7922549 

BW Util Bottlenecks: 
RCDc_limit = 1016556 
RCDWRc_limit = 59 
WTRc_limit = 330 
RTWc_limit = 216 
CCDLc_limit = 28480 
rwq = 0 
CCDLc_limit_alone = 28462 
WTRc_limit_alone = 318 
RTWc_limit_alone = 210 

Commands details: 
total_CMD = 9195318 
n_nop = 9039022 
Read = 59329 
Write = 0 
L2_Alloc = 0 
L2_WB = 21 
n_act = 51698 
n_pre = 51682 
n_ref = 0 
n_req = 59335 
total_req = 59350 

Dual Bus Interface Util: 
issued_total_row = 103380 
issued_total_col = 59350 
Row_Bus_Util =  0.011243 
CoL_Bus_Util = 0.006454 
Either_Row_CoL_Bus_Util = 0.016997 
Issued_on_Two_Bus_Simul_Util = 0.000700 
issued_two_Eff = 0.041165 
queue_avg = 0.288224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.288224
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9195318 n_nop=9020292 n_act=59186 n_pre=59170 n_ref_event=0 n_req=68455 n_rd=68428 n_rd_L2_A=0 n_write=0 n_wr_bk=102 bw_util=0.02981
n_activity=1473054 dram_eff=0.1861
bk0: 4245a 8928435i bk1: 4237a 8927893i bk2: 4407a 8907442i bk3: 4184a 8932844i bk4: 4438a 8904269i bk5: 4407a 8906655i bk6: 4261a 8922991i bk7: 4228a 8921637i bk8: 4402a 8902763i bk9: 4422a 8895599i bk10: 4280a 8908043i bk11: 4117a 8925590i bk12: 4387a 8894167i bk13: 4137a 8918030i bk14: 4196a 8913971i bk15: 4080a 8922597i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.135578
Row_Buffer_Locality_read = 0.135617
Row_Buffer_Locality_write = 0.037037
Bank_Level_Parallism = 3.597981
Bank_Level_Parallism_Col = 1.563649
Bank_Level_Parallism_Ready = 1.084858
write_to_read_ratio_blp_rw_average = 0.002517
GrpLevelPara = 1.444513 

BW Util details:
bwutil = 0.029811 
total_CMD = 9195318 
util_bw = 274120 
Wasted_Col = 755023 
Wasted_Row = 249195 
Idle = 7916980 

BW Util Bottlenecks: 
RCDc_limit = 1099867 
RCDWRc_limit = 215 
WTRc_limit = 2383 
RTWc_limit = 4247 
CCDLc_limit = 39704 
rwq = 0 
CCDLc_limit_alone = 39307 
WTRc_limit_alone = 2226 
RTWc_limit_alone = 4007 

Commands details: 
total_CMD = 9195318 
n_nop = 9020292 
Read = 68428 
Write = 0 
L2_Alloc = 0 
L2_WB = 102 
n_act = 59186 
n_pre = 59170 
n_ref = 0 
n_req = 68455 
total_req = 68530 

Dual Bus Interface Util: 
issued_total_row = 118356 
issued_total_col = 68530 
Row_Bus_Util =  0.012871 
CoL_Bus_Util = 0.007453 
Either_Row_CoL_Bus_Util = 0.019034 
Issued_on_Two_Bus_Simul_Util = 0.001290 
issued_two_Eff = 0.067761 
queue_avg = 0.453976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.453976
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9195318 n_nop=9037870 n_act=52085 n_pre=52069 n_ref_event=0 n_req=59627 n_rd=59607 n_rd_L2_A=0 n_write=0 n_wr_bk=74 bw_util=0.02596
n_activity=1461705 dram_eff=0.1633
bk0: 3789a 8985028i bk1: 3615a 8994884i bk2: 3969a 8975780i bk3: 3690a 8993846i bk4: 3849a 8980106i bk5: 3701a 8988175i bk6: 3803a 8983990i bk7: 3788a 8980415i bk8: 3814a 8971719i bk9: 3614a 8984115i bk10: 3806a 8976418i bk11: 3667a 8984689i bk12: 3690a 8977597i bk13: 3625a 8983181i bk14: 3605a 8985695i bk15: 3582a 8986910i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126671
Row_Buffer_Locality_read = 0.126713
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.755434
Bank_Level_Parallism_Col = 1.452427
Bank_Level_Parallism_Ready = 1.087754
write_to_read_ratio_blp_rw_average = 0.002592
GrpLevelPara = 1.351665 

BW Util details:
bwutil = 0.025961 
total_CMD = 9195318 
util_bw = 238724 
Wasted_Col = 743181 
Wasted_Row = 279182 
Idle = 7934231 

BW Util Bottlenecks: 
RCDc_limit = 1022095 
RCDWRc_limit = 200 
WTRc_limit = 1280 
RTWc_limit = 3484 
CCDLc_limit = 28917 
rwq = 0 
CCDLc_limit_alone = 28603 
WTRc_limit_alone = 1216 
RTWc_limit_alone = 3234 

Commands details: 
total_CMD = 9195318 
n_nop = 9037870 
Read = 59607 
Write = 0 
L2_Alloc = 0 
L2_WB = 74 
n_act = 52085 
n_pre = 52069 
n_ref = 0 
n_req = 59627 
total_req = 59681 

Dual Bus Interface Util: 
issued_total_row = 104154 
issued_total_col = 59681 
Row_Bus_Util =  0.011327 
CoL_Bus_Util = 0.006490 
Either_Row_CoL_Bus_Util = 0.017123 
Issued_on_Two_Bus_Simul_Util = 0.000695 
issued_two_Eff = 0.040566 
queue_avg = 0.247138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.247138
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9195318 n_nop=9028260 n_act=55587 n_pre=55571 n_ref_event=0 n_req=63970 n_rd=63950 n_rd_L2_A=0 n_write=0 n_wr_bk=73 bw_util=0.02785
n_activity=1452804 dram_eff=0.1763
bk0: 4191a 8950127i bk1: 4020a 8959879i bk2: 4038a 8962274i bk3: 3920a 8964831i bk4: 3963a 8964197i bk5: 3926a 8968724i bk6: 4242a 8943360i bk7: 3923a 8961250i bk8: 4074a 8946366i bk9: 4004a 8953752i bk10: 4193a 8947955i bk11: 3979a 8960050i bk12: 4098a 8944431i bk13: 3814a 8959555i bk14: 3870a 8958271i bk15: 3695a 8964947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131249
Row_Buffer_Locality_read = 0.131290
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.089931
Bank_Level_Parallism_Col = 1.501767
Bank_Level_Parallism_Ready = 1.083663
write_to_read_ratio_blp_rw_average = 0.002066
GrpLevelPara = 1.392101 

BW Util details:
bwutil = 0.027850 
total_CMD = 9195318 
util_bw = 256092 
Wasted_Col = 750755 
Wasted_Row = 256994 
Idle = 7931477 

BW Util Bottlenecks: 
RCDc_limit = 1064494 
RCDWRc_limit = 196 
WTRc_limit = 1332 
RTWc_limit = 3026 
CCDLc_limit = 34361 
rwq = 0 
CCDLc_limit_alone = 34131 
WTRc_limit_alone = 1294 
RTWc_limit_alone = 2834 

Commands details: 
total_CMD = 9195318 
n_nop = 9028260 
Read = 63950 
Write = 0 
L2_Alloc = 0 
L2_WB = 73 
n_act = 55587 
n_pre = 55571 
n_ref = 0 
n_req = 63970 
total_req = 64023 

Dual Bus Interface Util: 
issued_total_row = 111158 
issued_total_col = 64023 
Row_Bus_Util =  0.012089 
CoL_Bus_Util = 0.006963 
Either_Row_CoL_Bus_Util = 0.018168 
Issued_on_Two_Bus_Simul_Util = 0.000883 
issued_two_Eff = 0.048624 
queue_avg = 0.337214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.337214
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9195318 n_nop=9027730 n_act=56176 n_pre=56160 n_ref_event=0 n_req=64734 n_rd=64699 n_rd_L2_A=0 n_write=0 n_wr_bk=129 bw_util=0.0282
n_activity=1447477 dram_eff=0.1791
bk0: 3990a 8953399i bk1: 4265a 8935174i bk2: 3874a 8962566i bk3: 4078a 8948409i bk4: 3943a 8954336i bk5: 4330a 8925317i bk6: 3925a 8947922i bk7: 4261a 8925094i bk8: 3889a 8944828i bk9: 4334a 8912897i bk10: 3930a 8948444i bk11: 4272a 8923101i bk12: 3759a 8955226i bk13: 4000a 8935744i bk14: 3847a 8946636i bk15: 4002a 8941789i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132357
Row_Buffer_Locality_read = 0.132382
Row_Buffer_Locality_write = 0.085714
Bank_Level_Parallism = 3.320441
Bank_Level_Parallism_Col = 1.528314
Bank_Level_Parallism_Ready = 1.083527
write_to_read_ratio_blp_rw_average = 0.002201
GrpLevelPara = 1.414530 

BW Util details:
bwutil = 0.028200 
total_CMD = 9195318 
util_bw = 259312 
Wasted_Col = 740949 
Wasted_Row = 253164 
Idle = 7941893 

BW Util Bottlenecks: 
RCDc_limit = 1060437 
RCDWRc_limit = 269 
WTRc_limit = 2722 
RTWc_limit = 3046 
CCDLc_limit = 36339 
rwq = 0 
CCDLc_limit_alone = 36022 
WTRc_limit_alone = 2600 
RTWc_limit_alone = 2851 

Commands details: 
total_CMD = 9195318 
n_nop = 9027730 
Read = 64699 
Write = 0 
L2_Alloc = 0 
L2_WB = 129 
n_act = 56176 
n_pre = 56160 
n_ref = 0 
n_req = 64734 
total_req = 64828 

Dual Bus Interface Util: 
issued_total_row = 112336 
issued_total_col = 64828 
Row_Bus_Util =  0.012217 
CoL_Bus_Util = 0.007050 
Either_Row_CoL_Bus_Util = 0.018225 
Issued_on_Two_Bus_Simul_Util = 0.001041 
issued_two_Eff = 0.057140 
queue_avg = 0.383731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.383731
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9195318 n_nop=9032933 n_act=53740 n_pre=53724 n_ref_event=0 n_req=61701 n_rd=61675 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.02687
n_activity=1459374 dram_eff=0.1693
bk0: 3865a 8974402i bk1: 3862a 8976295i bk2: 3828a 8981255i bk3: 3825a 8982305i bk4: 3999a 8970636i bk5: 3871a 8978174i bk6: 3919a 8971345i bk7: 3913a 8969107i bk8: 3920a 8964917i bk9: 3819a 8969435i bk10: 4062a 8959106i bk11: 3851a 8969214i bk12: 3928a 8960647i bk13: 3652a 8978542i bk14: 3706a 8978008i bk15: 3655a 8976505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129220
Row_Buffer_Locality_read = 0.129242
Row_Buffer_Locality_write = 0.076923
Bank_Level_Parallism = 2.880034
Bank_Level_Parallism_Col = 1.471999
Bank_Level_Parallism_Ready = 1.085748
write_to_read_ratio_blp_rw_average = 0.002801
GrpLevelPara = 1.367769 

BW Util details:
bwutil = 0.026874 
total_CMD = 9195318 
util_bw = 247116 
Wasted_Col = 750558 
Wasted_Row = 269345 
Idle = 7928299 

BW Util Bottlenecks: 
RCDc_limit = 1044874 
RCDWRc_limit = 223 
WTRc_limit = 2062 
RTWc_limit = 4028 
CCDLc_limit = 30779 
rwq = 0 
CCDLc_limit_alone = 30437 
WTRc_limit_alone = 1961 
RTWc_limit_alone = 3787 

Commands details: 
total_CMD = 9195318 
n_nop = 9032933 
Read = 61675 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 53740 
n_pre = 53724 
n_ref = 0 
n_req = 61701 
total_req = 61779 

Dual Bus Interface Util: 
issued_total_row = 107464 
issued_total_col = 61779 
Row_Bus_Util =  0.011687 
CoL_Bus_Util = 0.006719 
Either_Row_CoL_Bus_Util = 0.017660 
Issued_on_Two_Bus_Simul_Util = 0.000746 
issued_two_Eff = 0.042233 
queue_avg = 0.283825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.283825
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9195318 n_nop=9038533 n_act=51620 n_pre=51604 n_ref_event=0 n_req=59425 n_rd=59408 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.02587
n_activity=1480037 dram_eff=0.1607
bk0: 3847a 8981396i bk1: 3722a 8989654i bk2: 3790a 8982990i bk3: 3647a 8992533i bk4: 3898a 8984505i bk5: 3588a 8999064i bk6: 3995a 8967821i bk7: 3560a 8991822i bk8: 3845a 8972382i bk9: 3655a 8983218i bk10: 3807a 8974733i bk11: 3635a 8985147i bk12: 3718a 8980689i bk13: 3487a 8993280i bk14: 3739a 8985346i bk15: 3475a 8998427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131493
Row_Buffer_Locality_read = 0.131531
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.698994
Bank_Level_Parallism_Col = 1.429211
Bank_Level_Parallism_Ready = 1.082666
write_to_read_ratio_blp_rw_average = 0.000585
GrpLevelPara = 1.337238 

BW Util details:
bwutil = 0.025871 
total_CMD = 9195318 
util_bw = 237888 
Wasted_Col = 749105 
Wasted_Row = 289144 
Idle = 7919181 

BW Util Bottlenecks: 
RCDc_limit = 1017732 
RCDWRc_limit = 191 
WTRc_limit = 939 
RTWc_limit = 415 
CCDLc_limit = 28113 
rwq = 0 
CCDLc_limit_alone = 28082 
WTRc_limit_alone = 924 
RTWc_limit_alone = 399 

Commands details: 
total_CMD = 9195318 
n_nop = 9038533 
Read = 59408 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 51620 
n_pre = 51604 
n_ref = 0 
n_req = 59425 
total_req = 59472 

Dual Bus Interface Util: 
issued_total_row = 103224 
issued_total_col = 59472 
Row_Bus_Util =  0.011226 
CoL_Bus_Util = 0.006468 
Either_Row_CoL_Bus_Util = 0.017051 
Issued_on_Two_Bus_Simul_Util = 0.000643 
issued_two_Eff = 0.037701 
queue_avg = 0.264753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.264753

========= L2 cache stats =========
L2_cache_bank[0]: Access = 260361, Miss = 30348, Miss_rate = 0.117, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[1]: Access = 262769, Miss = 29660, Miss_rate = 0.113, Pending_hits = 4, Reservation_fails = 483
L2_cache_bank[2]: Access = 269139, Miss = 31460, Miss_rate = 0.117, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 262132, Miss = 31602, Miss_rate = 0.121, Pending_hits = 4, Reservation_fails = 199
L2_cache_bank[4]: Access = 260819, Miss = 30989, Miss_rate = 0.119, Pending_hits = 7, Reservation_fails = 69
L2_cache_bank[5]: Access = 263764, Miss = 30691, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 19
L2_cache_bank[6]: Access = 264727, Miss = 30277, Miss_rate = 0.114, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 267864, Miss = 30866, Miss_rate = 0.115, Pending_hits = 5, Reservation_fails = 24
L2_cache_bank[8]: Access = 265938, Miss = 32650, Miss_rate = 0.123, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[9]: Access = 268698, Miss = 31429, Miss_rate = 0.117, Pending_hits = 2, Reservation_fails = 99
L2_cache_bank[10]: Access = 263639, Miss = 29907, Miss_rate = 0.113, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 260411, Miss = 29422, Miss_rate = 0.113, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 258897, Miss = 34623, Miss_rate = 0.134, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 265818, Miss = 33814, Miss_rate = 0.127, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 266350, Miss = 30330, Miss_rate = 0.114, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[15]: Access = 259741, Miss = 29285, Miss_rate = 0.113, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 263108, Miss = 32674, Miss_rate = 0.124, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[17]: Access = 266467, Miss = 31282, Miss_rate = 0.117, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[18]: Access = 263008, Miss = 31161, Miss_rate = 0.118, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[19]: Access = 265305, Miss = 33548, Miss_rate = 0.126, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 264125, Miss = 31227, Miss_rate = 0.118, Pending_hits = 3, Reservation_fails = 58
L2_cache_bank[21]: Access = 260888, Miss = 30451, Miss_rate = 0.117, Pending_hits = 11, Reservation_fails = 767
L2_cache_bank[22]: Access = 262660, Miss = 30640, Miss_rate = 0.117, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[23]: Access = 259500, Miss = 28769, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 65
L2_total_cache_accesses = 6326128
L2_total_cache_misses = 747105
L2_total_cache_miss_rate = 0.1181
L2_total_cache_pending_hits = 235
L2_total_cache_reservation_fails = 1783
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5558324
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 235
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 268270
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1783
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 478775
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 235
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20464
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 39
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6305604
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20524
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1780
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3
L2_cache_data_port_util = 0.065
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=6326128
icnt_total_pkts_simt_to_mem=6326128
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6326128
Req_Network_cycles = 3585666
Req_Network_injected_packets_per_cycle =       1.7643 
Req_Network_conflicts_per_cycle =       1.3186
Req_Network_conflicts_per_cycle_util =       7.9454
Req_Bank_Level_Parallism =      10.6305
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       9.0694
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1178

Reply_Network_injected_packets_num = 6326128
Reply_Network_cycles = 3585666
Reply_Network_injected_packets_per_cycle =        1.7643
Reply_Network_conflicts_per_cycle =        0.7737
Reply_Network_conflicts_per_cycle_util =       4.6673
Reply_Bank_Level_Parallism =      10.6431
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1999
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0588
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 44 min, 52 sec (9892 sec)
gpgpu_simulation_rate = 5618 (inst/sec)
gpgpu_simulation_rate = 362 (cycle/sec)
gpgpu_silicon_slowdown = 3770718x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed5ffc13c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed5ffc130..

GPGPU-Sim PTX: cudaLaunch for 0x0x558fe31e104a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z8shortcutiPi'
Destroy streams for kernel 6: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 6 
gpu_sim_cycle = 5791
gpu_sim_insn = 390700
gpu_ipc =      67.4668
gpu_tot_sim_cycle = 3591457
gpu_tot_sim_insn = 55970990
gpu_tot_ipc =      15.5845
gpu_tot_issued_cta = 540
gpu_occupancy = 72.9074% 
gpu_tot_occupancy = 40.7442% 
max_total_param_size = 0
gpu_stall_dramfull = 63129
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4994
partiton_level_parallism_total  =       1.7622
partiton_level_parallism_util =      12.5195
partiton_level_parallism_util_total  =      10.6346
L2_BW  =      21.8136 GB/Sec
L2_BW_total  =      76.9748 GB/Sec
gpu_total_sim_rate=5651

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 383668, Miss = 227501, Miss_rate = 0.593, Pending_hits = 6415, Reservation_fails = 419807
	L1D_cache_core[1]: Access = 338839, Miss = 206543, Miss_rate = 0.610, Pending_hits = 6620, Reservation_fails = 371236
	L1D_cache_core[2]: Access = 338426, Miss = 204971, Miss_rate = 0.606, Pending_hits = 6275, Reservation_fails = 369642
	L1D_cache_core[3]: Access = 373048, Miss = 222749, Miss_rate = 0.597, Pending_hits = 6902, Reservation_fails = 419570
	L1D_cache_core[4]: Access = 338741, Miss = 203839, Miss_rate = 0.602, Pending_hits = 6308, Reservation_fails = 363897
	L1D_cache_core[5]: Access = 353862, Miss = 213128, Miss_rate = 0.602, Pending_hits = 6784, Reservation_fails = 407734
	L1D_cache_core[6]: Access = 353508, Miss = 215574, Miss_rate = 0.610, Pending_hits = 6764, Reservation_fails = 387999
	L1D_cache_core[7]: Access = 343326, Miss = 203623, Miss_rate = 0.593, Pending_hits = 6491, Reservation_fails = 364104
	L1D_cache_core[8]: Access = 365805, Miss = 221014, Miss_rate = 0.604, Pending_hits = 7046, Reservation_fails = 408293
	L1D_cache_core[9]: Access = 327750, Miss = 196311, Miss_rate = 0.599, Pending_hits = 6213, Reservation_fails = 362343
	L1D_cache_core[10]: Access = 364888, Miss = 209325, Miss_rate = 0.574, Pending_hits = 6696, Reservation_fails = 382595
	L1D_cache_core[11]: Access = 372707, Miss = 225176, Miss_rate = 0.604, Pending_hits = 6992, Reservation_fails = 426952
	L1D_cache_core[12]: Access = 350008, Miss = 204484, Miss_rate = 0.584, Pending_hits = 6195, Reservation_fails = 374309
	L1D_cache_core[13]: Access = 341293, Miss = 207446, Miss_rate = 0.608, Pending_hits = 6535, Reservation_fails = 399701
	L1D_cache_core[14]: Access = 369088, Miss = 222699, Miss_rate = 0.603, Pending_hits = 6862, Reservation_fails = 432380
	L1D_cache_core[15]: Access = 352859, Miss = 206885, Miss_rate = 0.586, Pending_hits = 6512, Reservation_fails = 377319
	L1D_cache_core[16]: Access = 365068, Miss = 214100, Miss_rate = 0.586, Pending_hits = 6782, Reservation_fails = 401763
	L1D_cache_core[17]: Access = 351310, Miss = 207067, Miss_rate = 0.589, Pending_hits = 6495, Reservation_fails = 384333
	L1D_cache_core[18]: Access = 379300, Miss = 229212, Miss_rate = 0.604, Pending_hits = 6906, Reservation_fails = 446424
	L1D_cache_core[19]: Access = 367428, Miss = 217610, Miss_rate = 0.592, Pending_hits = 6830, Reservation_fails = 427446
	L1D_cache_core[20]: Access = 356017, Miss = 212017, Miss_rate = 0.596, Pending_hits = 6865, Reservation_fails = 405246
	L1D_cache_core[21]: Access = 343368, Miss = 205477, Miss_rate = 0.598, Pending_hits = 6650, Reservation_fails = 398980
	L1D_cache_core[22]: Access = 358984, Miss = 213112, Miss_rate = 0.594, Pending_hits = 6641, Reservation_fails = 392898
	L1D_cache_core[23]: Access = 333939, Miss = 197413, Miss_rate = 0.591, Pending_hits = 6463, Reservation_fails = 393538
	L1D_cache_core[24]: Access = 346941, Miss = 202229, Miss_rate = 0.583, Pending_hits = 6279, Reservation_fails = 375841
	L1D_cache_core[25]: Access = 354853, Miss = 207382, Miss_rate = 0.584, Pending_hits = 6586, Reservation_fails = 381763
	L1D_cache_core[26]: Access = 373901, Miss = 217839, Miss_rate = 0.583, Pending_hits = 6768, Reservation_fails = 416837
	L1D_cache_core[27]: Access = 379584, Miss = 215854, Miss_rate = 0.569, Pending_hits = 6481, Reservation_fails = 412637
	L1D_cache_core[28]: Access = 374396, Miss = 212020, Miss_rate = 0.566, Pending_hits = 6308, Reservation_fails = 384256
	L1D_cache_core[29]: Access = 291060, Miss = 165965, Miss_rate = 0.570, Pending_hits = 5430, Reservation_fails = 237551
	L1D_total_cache_accesses = 10643965
	L1D_total_cache_misses = 6308565
	L1D_total_cache_miss_rate = 0.5927
	L1D_total_cache_pending_hits = 197094
	L1D_total_cache_reservation_fails = 11727394
	L1D_cache_data_port_util = 0.129
	L1D_cache_fill_port_util = 0.197
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4117851
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 197094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5044286
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11725940
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1264210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 197094
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20455
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 66
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1454
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10623441
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20524

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 609534
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 11116406
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1454
ctas_completed 540, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
9857, 16672, 8810, 13011, 5895, 12274, 23886, 4634, 11428, 10104, 20052, 10803, 12789, 8762, 15886, 13488, 17588, 7411, 44329, 10548, 13765, 8017, 7720, 9552, 
gpgpu_n_tot_thrd_icount = 257068192
gpgpu_n_tot_w_icount = 8033381
gpgpu_n_stall_shd_mem = 6460820
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6308496
gpgpu_n_mem_write_global = 20524
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12892940
gpgpu_n_store_insn = 93561
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 483840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6180758
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 280062
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:154902	W0_Idle:33142285	W0_Scoreboard:86644560	W1:2507081	W2:930802	W3:605860	W4:455045	W5:367734	W6:291206	W7:262532	W8:239861	W9:205640	W10:177014	W11:160989	W12:135377	W13:132353	W14:121699	W15:99615	W16:102743	W17:96462	W18:88357	W19:80810	W20:84347	W21:84028	W22:84469	W23:79269	W24:78630	W25:73611	W26:73210	W27:73577	W28:70079	W29:58647	W30:52844	W31:35216	W32:124274
single_issue_nums: WS0:2082353	WS1:1989325	WS2:1996823	WS3:1964880	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 50467968 {8:6308496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 820960 {40:20524,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 252339840 {40:6308496,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 164192 {8:20524,}
maxmflatency = 3363 
max_icnt2mem_latency = 1539 
maxmrqlatency = 2003 
max_icnt2sh_latency = 77 
averagemflatency = 445 
avg_icnt2mem_latency = 222 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 4 
mrq_lat_table:569703 	8634 	17112 	35862 	39687 	22674 	17398 	21170 	14083 	956 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1059826 	3471979 	1765103 	27698 	4414 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1432524 	353148 	1526097 	2963075 	53580 	596 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3290616 	2025476 	863509 	143543 	5765 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1298 	2093 	158 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        49        49         5         5        13        12         5         5         8         8 
dram[1]:        64        64        64        64        64        64        48        50         6         7        12        12         6         5         8         7 
dram[2]:        64        64        64        64        64        64        50        48         5         7        12        12         7         6         6         5 
dram[3]:        64        64        64        64        64        64        50        48         5         6        12        12         7         8         6         7 
dram[4]:        64        64        64        64        64        64        48        49         6         6        12        12         8         8         8         8 
dram[5]:        64        64        64        64        64        64        48        49         4         6        12        12         6         4         5         7 
dram[6]:        64        64        56        64        64        64        48        52         6         7        12        12         5         5         8         7 
dram[7]:        64        64        64        64        64        64        50        47         8         6        12        12         6         8         8         8 
dram[8]:        64        64        64        64        64        64        49        44         6         7        12        12         8         8        11         8 
dram[9]:        64        64        64        64        64        64        45        45         8         8        12        12         8         6         8         7 
dram[10]:        64        64        64        64        64        64        44        44        14        11        12        16         7         5         4         6 
dram[11]:        64        64        64        64        64        64        44        44         7         8        16        16         6         7         7         6 
maximum service time to same row:
dram[0]:    111544    114186     45709     49430    139756    141927     88118     95506     49985     46350    155354    150864     95722     95758     54708     12630 
dram[1]:    116922    120451     51613     52424    150317    166482     99681    113919     44850     42345    150183    148998     92250     88113     16689     17036 
dram[2]:    186115    188231     55465     52740    169947    171971    117875    120432     18668     34319    147540    138343     83579     78083     83015     82608 
dram[3]:    183867    178995     51643     64484    174630    176577    123881    127817     35683     35874    137919    138527     71415     96110     80254    106868 
dram[4]:    172991    167722     68748     61365    180446    182883    134578    140617     41948     37889    138229    138770    102906    162332     78714     79847 
dram[5]:    164026    161415     60262     63728    185182    142782    187774    191784     36731     34966    139615    141367    159935    160003     80862     85118 
dram[6]:    158386    159123     95759     65191    142581     55268    195809    201379     44124     21795    144196    147443    161316    161315     82080     75484 
dram[7]:    158920    158366     61863     56460     58312     61964    201782    205436     25965     26997    150291    152732    161954    215668     71304     72825 
dram[8]:     73270    100301     55329     57725     65409    102062    208278    211323     30056     27093    155981    159025    216019    216254     21842     17782 
dram[9]:    101710    103354    116940    116548     83458     87812    236687     54134     33602     32460    162070    165725    216435    216972     18256     19244 
dram[10]:    104184    104587     23383     44797    114343    119938     69091     72942     40965     32359    169176    105877    185446    186951     96719     91604 
dram[11]:    105399    107693     43593     39999    120532    120636     78007     82617     40789     70705    159667    160448     91857     92656     88318     85389 
average row accesses per activate:
dram[0]:  1.176078  1.163335  1.163161  1.175455  1.197105  1.190806  1.143795  1.150293  1.103896  1.137701  1.142216  1.130422  1.118773  1.131298  1.128481  1.104884 
dram[1]:  1.166765  1.162170  1.167976  1.177021  1.172528  1.174041  1.151498  1.166285  1.131319  1.115950  1.129747  1.145734  1.143271  1.128493  1.122328  1.130018 
dram[2]:  1.157522  1.162938  1.178373  1.173607  1.189598  1.171266  1.172301  1.160486  1.096288  1.104503  1.109601  1.126884  1.105968  1.112482  1.146334  1.126902 
dram[3]:  1.171386  1.183323  1.214673  1.196848  1.187500  1.191541  1.163746  1.177550  1.102945  1.099071  1.116818  1.109963  1.102239  1.151433  1.117963  1.123138 
dram[4]:  1.214643  1.189412  1.170207  1.184956  1.181870  1.190760  1.162771  1.175412  1.104920  1.110271  1.125435  1.133086  1.129614  1.135143  1.115696  1.104607 
dram[5]:  1.183569  1.171820  1.169799  1.192120  1.192961  1.184596  1.156900  1.173899  1.108543  1.107996  1.134399  1.122684  1.119376  1.119671  1.107352  1.135048 
dram[6]:  1.155290  1.169562  1.189474  1.178591  1.171904  1.181501  1.175773  1.165702  1.144566  1.119777  1.130481  1.159392  1.139372  1.134009  1.151507  1.147348 
dram[7]:  1.162627  1.182532  1.185130  1.182692  1.177064  1.163105  1.156278  1.164464  1.105187  1.103511  1.135442  1.137054  1.104117  1.110229  1.135535  1.123941 
dram[8]:  1.190355  1.169526  1.171114  1.160450  1.174222  1.182174  1.184255  1.167560  1.113419  1.144000  1.161174  1.149668  1.130471  1.096386  1.127511  1.099613 
dram[9]:  1.198558  1.195306  1.189803  1.162486  1.178422  1.179515  1.144982  1.153492  1.113688  1.124254  1.146441  1.147770  1.112522  1.128941  1.146683  1.125246 
dram[10]:  1.172529  1.174058  1.167785  1.168653  1.179298  1.194384  1.171599  1.159064  1.127084  1.128213  1.145193  1.133981  1.096630  1.112022  1.125000  1.127424 
dram[11]:  1.167020  1.177103  1.164363  1.165176  1.209057  1.188079  1.163366  1.149500  1.131548  1.125654  1.115441  1.121221  1.122480  1.129564  1.154986  1.144975 
average row locality = 747367/650143 = 1.149542
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3872      3723      3871      3745      3887      3782      3834      3735      3825      3751      3815      3701      3680      3701      3566      3526 
dram[1]:      3964      3959      3866      3903      3901      3980      4074      4075      4006      4023      3927      4096      3948      3913      3776      3655 
dram[2]:      3918      3844      3825      3833      3934      3905      3953      3912      3928      3974      3918      3739      3795      3782      3720      3701 
dram[3]:      3882      3856      3808      3873      3800      3944      3852      3913      3857      3905      3805      3866      3739      3813      3535      3692 
dram[4]:      4125      3881      4132      4017      4185      3995      4129      3853      4065      3967      3885      3976      4126      3929      3996      3812 
dram[5]:      3687      3676      3734      3661      3864      3722      3672      3706      3789      3755      3832      3697      3730      3676      3599      3529 
dram[6]:      4245      4237      4407      4184      4438      4407      4261      4228      4402      4422      4280      4117      4387      4137      4196      4080 
dram[7]:      3789      3615      3969      3690      3849      3701      3803      3788      3814      3614      3806      3667      3694      3629      3605      3582 
dram[8]:      4191      4020      4038      3920      3963      3926      4242      3923      4074      4004      4193      3979      4104      3818      3870      3695 
dram[9]:      3990      4265      3874      4078      3943      4330      3925      4261      3889      4334      3930      4272      3763      4004      3847      4002 
dram[10]:      3865      3862      3828      3825      3999      3871      3919      3913      3920      3819      4062      3851      3933      3657      3706      3655 
dram[11]:      3847      3722      3790      3647      3898      3588      3995      3560      3845      3655      3807      3635      3723      3491      3739      3475 
total dram reads = 747115
bank skew: 4438/3475 = 1.28
chip skew: 68428/59329 = 1.15
number of total write accesses:
dram[0]:         7         8         0         0         0         0         0         0         0         0         0         0        10        15         0        12 
dram[1]:        12        14         0         0         0         0         0         0         0         0         0         0         8        16        14        14 
dram[2]:        24        12         0         0         0         0         0         0         0         0         0         0        14        24         4         8 
dram[3]:        25        16         0         0         0         0         0         0         0         0         0         0         8        16         0         8 
dram[4]:        24        20         0         0         0         0         0         0         0         0         0         0        20         8        24         0 
dram[5]:         1         0         0         0         0         0         0         0         0         0         0         0         8         4         4         4 
dram[6]:        11        15         0         0         0         0         0         0         0         0         0         0        12         4        28        32 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        25        26        23         0 
dram[8]:        19         8         0         0         0         0         0         0         0         0         0         0        12        13        12         9 
dram[9]:         0        49         0         0         0         0         0         0         0         0         0         0        16        21        27        16 
dram[10]:         8        12         0         0         0         0         0         0         0         0         0         0        20        24         8        32 
dram[11]:        12         0         0         0         0         0         0         0         0         0         0         0        25        19         8         0 
total dram writes = 952
min_bank_accesses = 0!
chip skew: 129/21 = 6.14
average mf latency per bank:
dram[0]:       3935      3976      2095      2269      2070      2192      2239      2245      2199      2400      2306      2431      6094      5955     10113     10252
dram[1]:       3969      3817      2299      2296      2219      2141      2002      2068      2315      2283      2315      2155      5993      5883      9544      9410
dram[2]:       3716      4051      2279      2232      2176      2207      2236      2174      2291      2052      2221      2375      6190      6080      9412      9772
dram[3]:       3883      3990      2300      2359      2187      2053      2272      2295      2209      2280      2264      2270      6110      6130     10308      9826
dram[4]:       3826      3868      2294      2324      2040      2034      2138      2277      2152      2207      2293      2308      5472      5901      9027      9818
dram[5]:       4103      3915      2273      2294      2130      2312      2334      2170      2338      2351      2284      2305      6265      6298      9989     10152
dram[6]:       3154      3225      2061      2102      2019      2138      1857      2009      2086      2158      2056      2254      5339      5781      8630      9011
dram[7]:       3917      4027      2179      2228      2332      2281      2241      2156      2475      2430      2430      2327      6341      6288      9728      9615
dram[8]:       3365      3552      2007      2198      2154      2229      2060      2411      2052      2293      2131      2299      6037      6265      9415      9744
dram[9]:       3601      3366      2229      1974      2231      2046      2287      2022      2438      2211      2272      2179      6332      6128      8790      8752
dram[10]:       3679      3819      2050      2028      2142      2135      2144      2096      2422      2456      2315      2364      6285      6295      9383      9488
dram[11]:       3575      3712      2051      2172      2212      2309      2189      2375      2513      2443      2385      2326      6439      6572      9382     10133
maximum mf latency per bank:
dram[0]:       2587      2289      2512      2473      2595      2428      2423      2299      2675      2426      2318      2585      2700      2763      2329      2473
dram[1]:       2673      2808      2746      2712      2615      2400      2750      2690      2731      2626      2700      3020      2950      2749      2476      3056
dram[2]:       2701      2736      2564      2474      2699      2479      2780      2489      2643      2939      2899      2889      2825      2530      3363      2592
dram[3]:       2814      2698      2752      2547      2600      2793      2906      2837      2626      2949      2765      2800      2750      2723      2633      2691
dram[4]:       3039      2660      2379      2724      2692      2816      2617      2858      2803      2907      2934      2763      2483      3064      2678      2617
dram[5]:       2641      2313      2444      2473      2735      2605      2809      2461      2682      2727      3009      2807      3042      2743      2733      2733
dram[6]:       2560      2921      2419      2608      2724      3061      2691      2644      2828      2886      2649      2988      2718      3096      2977      2810
dram[7]:       2284      2567      2376      2342      2657      2471      2285      2512      2325      2282      2719      2375      2265      2555      3106      2405
dram[8]:       2739      2690      2697      2448      2710      2693      2616      2740      2673      2562      2682      2545      2567      2541      2834      2313
dram[9]:       2331      2703      2217      2516      2428      2524      2430      2681      2516      2344      2456      2761      2701      2640      2706      2553
dram[10]:       2626      2996      2345      2374      2399      2626      2688      2648      2713      2796      2688      2709      2296      2338      2371      2481
dram[11]:       2878      2390      2750      2164      2840      2334      2654      2424      2713      2510      2562      2414      2475      2638      2835      2458

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9210167 n_nop=9051679 n_act=52339 n_pre=52323 n_ref_event=4572360550251980812 n_req=60028 n_rd=60014 n_rd_L2_A=0 n_write=0 n_wr_bk=52 bw_util=0.02609
n_activity=1474799 dram_eff=0.1629
bk0: 3872a 8993407i bk1: 3723a 8998651i bk2: 3871a 8990645i bk3: 3745a 8999958i bk4: 3887a 8993628i bk5: 3782a 9000164i bk6: 3834a 8989534i bk7: 3735a 8994489i bk8: 3825a 8985506i bk9: 3751a 8992660i bk10: 3815a 8993029i bk11: 3701a 8995219i bk12: 3680a 8995965i bk13: 3701a 8997041i bk14: 3566a 9004428i bk15: 3526a 9003550i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128257
Row_Buffer_Locality_read = 0.128287
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.759750
Bank_Level_Parallism_Col = 1.522231
Bank_Level_Parallism_Ready = 1.086120
write_to_read_ratio_blp_rw_average = 0.000424
GrpLevelPara = 1.343291 

BW Util details:
bwutil = 0.026087 
total_CMD = 9210167 
util_bw = 240264 
Wasted_Col = 751251 
Wasted_Row = 283263 
Idle = 7935389 

BW Util Bottlenecks: 
RCDc_limit = 1029003 
RCDWRc_limit = 139 
WTRc_limit = 806 
RTWc_limit = 344 
CCDLc_limit = 28649 
rwq = 0 
CCDLc_limit_alone = 28603 
WTRc_limit_alone = 774 
RTWc_limit_alone = 330 

Commands details: 
total_CMD = 9210167 
n_nop = 9051679 
Read = 60014 
Write = 0 
L2_Alloc = 0 
L2_WB = 52 
n_act = 52339 
n_pre = 52323 
n_ref = 4572360550251980812 
n_req = 60028 
total_req = 60066 

Dual Bus Interface Util: 
issued_total_row = 104662 
issued_total_col = 60066 
Row_Bus_Util =  0.011364 
CoL_Bus_Util = 0.006522 
Either_Row_CoL_Bus_Util = 0.017208 
Issued_on_Two_Bus_Simul_Util = 0.000678 
issued_two_Eff = 0.039372 
queue_avg = 0.275641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.275641
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9210167 n_nop=9044805 n_act=54927 n_pre=54911 n_ref_event=0 n_req=63087 n_rd=63066 n_rd_L2_A=0 n_write=0 n_wr_bk=78 bw_util=0.02742
n_activity=1484729 dram_eff=0.1701
bk0: 3964a 8984950i bk1: 3959a 8981637i bk2: 3866a 8986357i bk3: 3903a 8981195i bk4: 3901a 8986141i bk5: 3980a 8975960i bk6: 4074a 8969667i bk7: 4075a 8970529i bk8: 4006a 8971129i bk9: 4023a 8962247i bk10: 3927a 8977170i bk11: 4096a 8965201i bk12: 3948a 8974062i bk13: 3913a 8971803i bk14: 3776a 8986860i bk15: 3655a 8991398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129551
Row_Buffer_Locality_read = 0.129563
Row_Buffer_Locality_write = 0.095238
Bank_Level_Parallism = 2.968699
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.080173
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027424 
total_CMD = 9210167 
util_bw = 252576 
Wasted_Col = 758441 
Wasted_Row = 274574 
Idle = 7924576 

BW Util Bottlenecks: 
RCDc_limit = 1060174 
RCDWRc_limit = 153 
WTRc_limit = 1611 
RTWc_limit = 1544 
CCDLc_limit = 32499 
rwq = 0 
CCDLc_limit_alone = 32288 
WTRc_limit_alone = 1505 
RTWc_limit_alone = 1439 

Commands details: 
total_CMD = 9210167 
n_nop = 9044805 
Read = 63066 
Write = 0 
L2_Alloc = 0 
L2_WB = 78 
n_act = 54927 
n_pre = 54911 
n_ref = 0 
n_req = 63087 
total_req = 63144 

Dual Bus Interface Util: 
issued_total_row = 109838 
issued_total_col = 63144 
Row_Bus_Util =  0.011926 
CoL_Bus_Util = 0.006856 
Either_Row_CoL_Bus_Util = 0.017954 
Issued_on_Two_Bus_Simul_Util = 0.000827 
issued_two_Eff = 0.046081 
queue_avg = 0.299146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.299146
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9210167 n_nop=9047350 n_act=54008 n_pre=53992 n_ref_event=0 n_req=61703 n_rd=61681 n_rd_L2_A=0 n_write=0 n_wr_bk=86 bw_util=0.02683
n_activity=1468428 dram_eff=0.1683
bk0: 3918a 8983893i bk1: 3844a 8989445i bk2: 3825a 8990018i bk3: 3833a 8989983i bk4: 3934a 8987120i bk5: 3905a 8989354i bk6: 3953a 8982926i bk7: 3912a 8984709i bk8: 3928a 8973264i bk9: 3974a 8973313i bk10: 3918a 8978100i bk11: 3739a 8989833i bk12: 3795a 8981101i bk13: 3782a 8986116i bk14: 3720a 8995061i bk15: 3701a 8991294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.124905
Row_Buffer_Locality_read = 0.124949
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.900805
Bank_Level_Parallism_Col = 1.469670
Bank_Level_Parallism_Ready = 1.079234
write_to_read_ratio_blp_rw_average = 0.001635
GrpLevelPara = 1.367362 

BW Util details:
bwutil = 0.026826 
total_CMD = 9210167 
util_bw = 247068 
Wasted_Col = 752343 
Wasted_Row = 270167 
Idle = 7940589 

BW Util Bottlenecks: 
RCDc_limit = 1048979 
RCDWRc_limit = 225 
WTRc_limit = 1418 
RTWc_limit = 2097 
CCDLc_limit = 30983 
rwq = 0 
CCDLc_limit_alone = 30753 
WTRc_limit_alone = 1350 
RTWc_limit_alone = 1935 

Commands details: 
total_CMD = 9210167 
n_nop = 9047350 
Read = 61681 
Write = 0 
L2_Alloc = 0 
L2_WB = 86 
n_act = 54008 
n_pre = 53992 
n_ref = 0 
n_req = 61703 
total_req = 61767 

Dual Bus Interface Util: 
issued_total_row = 108000 
issued_total_col = 61767 
Row_Bus_Util =  0.011726 
CoL_Bus_Util = 0.006706 
Either_Row_CoL_Bus_Util = 0.017678 
Issued_on_Two_Bus_Simul_Util = 0.000755 
issued_two_Eff = 0.042686 
queue_avg = 0.276355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.276355
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9210167 n_nop=9049444 n_act=53208 n_pre=53192 n_ref_event=0 n_req=61159 n_rd=61140 n_rd_L2_A=0 n_write=0 n_wr_bk=73 bw_util=0.02658
n_activity=1478504 dram_eff=0.1656
bk0: 3882a 8988386i bk1: 3856a 8988210i bk2: 3808a 8998174i bk3: 3873a 8990589i bk4: 3800a 8995803i bk5: 3944a 8986143i bk6: 3852a 8985551i bk7: 3913a 8983843i bk8: 3857a 8981676i bk9: 3905a 8974308i bk10: 3805a 8982724i bk11: 3866a 8977351i bk12: 3739a 8984376i bk13: 3813a 8987939i bk14: 3535a 9001713i bk15: 3692a 8990420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130202
Row_Buffer_Locality_read = 0.130209
Row_Buffer_Locality_write = 0.105263
Bank_Level_Parallism = 2.868177
Bank_Level_Parallism_Col = 1.466335
Bank_Level_Parallism_Ready = 1.090066
write_to_read_ratio_blp_rw_average = 0.001997
GrpLevelPara = 1.361424 

BW Util details:
bwutil = 0.026585 
total_CMD = 9210167 
util_bw = 244852 
Wasted_Col = 748887 
Wasted_Row = 279768 
Idle = 7936660 

BW Util Bottlenecks: 
RCDc_limit = 1035791 
RCDWRc_limit = 157 
WTRc_limit = 1449 
RTWc_limit = 2829 
CCDLc_limit = 30584 
rwq = 0 
CCDLc_limit_alone = 30337 
WTRc_limit_alone = 1366 
RTWc_limit_alone = 2665 

Commands details: 
total_CMD = 9210167 
n_nop = 9049444 
Read = 61140 
Write = 0 
L2_Alloc = 0 
L2_WB = 73 
n_act = 53208 
n_pre = 53192 
n_ref = 0 
n_req = 61159 
total_req = 61213 

Dual Bus Interface Util: 
issued_total_row = 106400 
issued_total_col = 61213 
Row_Bus_Util =  0.011552 
CoL_Bus_Util = 0.006646 
Either_Row_CoL_Bus_Util = 0.017451 
Issued_on_Two_Bus_Simul_Util = 0.000748 
issued_two_Eff = 0.042869 
queue_avg = 0.302111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.302111
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9210167 n_nop=9042555 n_act=55697 n_pre=55681 n_ref_event=0 n_req=64098 n_rd=64073 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.02787
n_activity=1479112 dram_eff=0.1735
bk0: 4125a 8974730i bk1: 3881a 8988584i bk2: 4132a 8968040i bk3: 4017a 8979249i bk4: 4185a 8970497i bk5: 3995a 8982320i bk6: 4129a 8965444i bk7: 3853a 8984603i bk8: 4065a 8963506i bk9: 3967a 8971142i bk10: 3885a 8978397i bk11: 3976a 8973538i bk12: 4126a 8963911i bk13: 3929a 8978444i bk14: 3996a 8964616i bk15: 3812a 8976414i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131237
Row_Buffer_Locality_read = 0.131272
Row_Buffer_Locality_write = 0.040000
Bank_Level_Parallism = 3.023968
Bank_Level_Parallism_Col = 1.498189
Bank_Level_Parallism_Ready = 1.089035
write_to_read_ratio_blp_rw_average = 0.001940
GrpLevelPara = 1.388903 

BW Util details:
bwutil = 0.027869 
total_CMD = 9210167 
util_bw = 256676 
Wasted_Col = 757524 
Wasted_Row = 265401 
Idle = 7930566 

BW Util Bottlenecks: 
RCDc_limit = 1068520 
RCDWRc_limit = 225 
WTRc_limit = 1847 
RTWc_limit = 2660 
CCDLc_limit = 33857 
rwq = 0 
CCDLc_limit_alone = 33651 
WTRc_limit_alone = 1769 
RTWc_limit_alone = 2532 

Commands details: 
total_CMD = 9210167 
n_nop = 9042555 
Read = 64073 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 55697 
n_pre = 55681 
n_ref = 0 
n_req = 64098 
total_req = 64169 

Dual Bus Interface Util: 
issued_total_row = 111378 
issued_total_col = 64169 
Row_Bus_Util =  0.012093 
CoL_Bus_Util = 0.006967 
Either_Row_CoL_Bus_Util = 0.018199 
Issued_on_Two_Bus_Simul_Util = 0.000862 
issued_two_Eff = 0.047341 
queue_avg = 0.312207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.312207
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9210167 n_nop=9053871 n_act=51698 n_pre=51682 n_ref_event=0 n_req=59335 n_rd=59329 n_rd_L2_A=0 n_write=0 n_wr_bk=21 bw_util=0.02578
n_activity=1484761 dram_eff=0.1599
bk0: 3687a 9006662i bk1: 3676a 9002906i bk2: 3734a 8998442i bk3: 3661a 9007280i bk4: 3864a 8995541i bk5: 3722a 9001917i bk6: 3672a 9000354i bk7: 3706a 9004026i bk8: 3789a 8987933i bk9: 3755a 8989931i bk10: 3832a 8989532i bk11: 3697a 8994624i bk12: 3730a 8990354i bk13: 3676a 8990566i bk14: 3599a 8994055i bk15: 3529a 9004716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128929
Row_Buffer_Locality_read = 0.128942
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.741088
Bank_Level_Parallism_Col = 1.437758
Bank_Level_Parallism_Ready = 1.085276
write_to_read_ratio_blp_rw_average = 0.000196
GrpLevelPara = 1.340280 

BW Util details:
bwutil = 0.025776 
total_CMD = 9210167 
util_bw = 237400 
Wasted_Col = 744194 
Wasted_Row = 291175 
Idle = 7937398 

BW Util Bottlenecks: 
RCDc_limit = 1016556 
RCDWRc_limit = 59 
WTRc_limit = 330 
RTWc_limit = 216 
CCDLc_limit = 28480 
rwq = 0 
CCDLc_limit_alone = 28462 
WTRc_limit_alone = 318 
RTWc_limit_alone = 210 

Commands details: 
total_CMD = 9210167 
n_nop = 9053871 
Read = 59329 
Write = 0 
L2_Alloc = 0 
L2_WB = 21 
n_act = 51698 
n_pre = 51682 
n_ref = 0 
n_req = 59335 
total_req = 59350 

Dual Bus Interface Util: 
issued_total_row = 103380 
issued_total_col = 59350 
Row_Bus_Util =  0.011225 
CoL_Bus_Util = 0.006444 
Either_Row_CoL_Bus_Util = 0.016970 
Issued_on_Two_Bus_Simul_Util = 0.000699 
issued_two_Eff = 0.041165 
queue_avg = 0.287759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.287759
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9210167 n_nop=9035141 n_act=59186 n_pre=59170 n_ref_event=0 n_req=68455 n_rd=68428 n_rd_L2_A=0 n_write=0 n_wr_bk=102 bw_util=0.02976
n_activity=1473054 dram_eff=0.1861
bk0: 4245a 8943284i bk1: 4237a 8942742i bk2: 4407a 8922291i bk3: 4184a 8947693i bk4: 4438a 8919118i bk5: 4407a 8921504i bk6: 4261a 8937840i bk7: 4228a 8936486i bk8: 4402a 8917612i bk9: 4422a 8910448i bk10: 4280a 8922892i bk11: 4117a 8940439i bk12: 4387a 8909016i bk13: 4137a 8932879i bk14: 4196a 8928820i bk15: 4080a 8937446i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.135578
Row_Buffer_Locality_read = 0.135617
Row_Buffer_Locality_write = 0.037037
Bank_Level_Parallism = 3.597981
Bank_Level_Parallism_Col = 1.563649
Bank_Level_Parallism_Ready = 1.084858
write_to_read_ratio_blp_rw_average = 0.002517
GrpLevelPara = 1.444513 

BW Util details:
bwutil = 0.029763 
total_CMD = 9210167 
util_bw = 274120 
Wasted_Col = 755023 
Wasted_Row = 249195 
Idle = 7931829 

BW Util Bottlenecks: 
RCDc_limit = 1099867 
RCDWRc_limit = 215 
WTRc_limit = 2383 
RTWc_limit = 4247 
CCDLc_limit = 39704 
rwq = 0 
CCDLc_limit_alone = 39307 
WTRc_limit_alone = 2226 
RTWc_limit_alone = 4007 

Commands details: 
total_CMD = 9210167 
n_nop = 9035141 
Read = 68428 
Write = 0 
L2_Alloc = 0 
L2_WB = 102 
n_act = 59186 
n_pre = 59170 
n_ref = 0 
n_req = 68455 
total_req = 68530 

Dual Bus Interface Util: 
issued_total_row = 118356 
issued_total_col = 68530 
Row_Bus_Util =  0.012851 
CoL_Bus_Util = 0.007441 
Either_Row_CoL_Bus_Util = 0.019004 
Issued_on_Two_Bus_Simul_Util = 0.001288 
issued_two_Eff = 0.067761 
queue_avg = 0.453244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.453244
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9210167 n_nop=9052707 n_act=52087 n_pre=52071 n_ref_event=0 n_req=59635 n_rd=59615 n_rd_L2_A=0 n_write=0 n_wr_bk=74 bw_util=0.02592
n_activity=1461862 dram_eff=0.1633
bk0: 3789a 8999877i bk1: 3615a 9009733i bk2: 3969a 8990629i bk3: 3690a 9008695i bk4: 3849a 8994955i bk5: 3701a 9003024i bk6: 3803a 8998839i bk7: 3788a 8995264i bk8: 3814a 8986568i bk9: 3614a 8998964i bk10: 3806a 8991268i bk11: 3667a 8999539i bk12: 3694a 8992383i bk13: 3629a 8997965i bk14: 3605a 9000541i bk15: 3582a 9001757i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126754
Row_Buffer_Locality_read = 0.126797
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.755272
Bank_Level_Parallism_Col = 1.452385
Bank_Level_Parallism_Ready = 1.087743
write_to_read_ratio_blp_rw_average = 0.002592
GrpLevelPara = 1.351632 

BW Util details:
bwutil = 0.025923 
total_CMD = 9210167 
util_bw = 238756 
Wasted_Col = 743241 
Wasted_Row = 279215 
Idle = 7948955 

BW Util Bottlenecks: 
RCDc_limit = 1022143 
RCDWRc_limit = 200 
WTRc_limit = 1280 
RTWc_limit = 3484 
CCDLc_limit = 28929 
rwq = 0 
CCDLc_limit_alone = 28615 
WTRc_limit_alone = 1216 
RTWc_limit_alone = 3234 

Commands details: 
total_CMD = 9210167 
n_nop = 9052707 
Read = 59615 
Write = 0 
L2_Alloc = 0 
L2_WB = 74 
n_act = 52087 
n_pre = 52071 
n_ref = 0 
n_req = 59635 
total_req = 59689 

Dual Bus Interface Util: 
issued_total_row = 104158 
issued_total_col = 59689 
Row_Bus_Util =  0.011309 
CoL_Bus_Util = 0.006481 
Either_Row_CoL_Bus_Util = 0.017096 
Issued_on_Two_Bus_Simul_Util = 0.000693 
issued_two_Eff = 0.040563 
queue_avg = 0.246763 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.246763
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9210167 n_nop=9043095 n_act=55589 n_pre=55573 n_ref_event=0 n_req=63980 n_rd=63960 n_rd_L2_A=0 n_write=0 n_wr_bk=73 bw_util=0.02781
n_activity=1452918 dram_eff=0.1763
bk0: 4191a 8964976i bk1: 4020a 8974728i bk2: 4038a 8977123i bk3: 3920a 8979680i bk4: 3963a 8979046i bk5: 3926a 8983573i bk6: 4242a 8958209i bk7: 3923a 8976099i bk8: 4074a 8961215i bk9: 4004a 8968601i bk10: 4193a 8962804i bk11: 3979a 8974899i bk12: 4104a 8959206i bk13: 3818a 8974326i bk14: 3870a 8973119i bk15: 3695a 8979796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131354
Row_Buffer_Locality_read = 0.131395
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.089839
Bank_Level_Parallism_Col = 1.501778
Bank_Level_Parallism_Ready = 1.083666
write_to_read_ratio_blp_rw_average = 0.002065
GrpLevelPara = 1.392120 

BW Util details:
bwutil = 0.027810 
total_CMD = 9210167 
util_bw = 256132 
Wasted_Col = 750783 
Wasted_Row = 257018 
Idle = 7946234 

BW Util Bottlenecks: 
RCDc_limit = 1064534 
RCDWRc_limit = 196 
WTRc_limit = 1332 
RTWc_limit = 3026 
CCDLc_limit = 34365 
rwq = 0 
CCDLc_limit_alone = 34135 
WTRc_limit_alone = 1294 
RTWc_limit_alone = 2834 

Commands details: 
total_CMD = 9210167 
n_nop = 9043095 
Read = 63960 
Write = 0 
L2_Alloc = 0 
L2_WB = 73 
n_act = 55589 
n_pre = 55573 
n_ref = 0 
n_req = 63980 
total_req = 64033 

Dual Bus Interface Util: 
issued_total_row = 111162 
issued_total_col = 64033 
Row_Bus_Util =  0.012069 
CoL_Bus_Util = 0.006952 
Either_Row_CoL_Bus_Util = 0.018140 
Issued_on_Two_Bus_Simul_Util = 0.000882 
issued_two_Eff = 0.048620 
queue_avg = 0.336706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.336706
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9210167 n_nop=9042567 n_act=56178 n_pre=56162 n_ref_event=0 n_req=64742 n_rd=64707 n_rd_L2_A=0 n_write=0 n_wr_bk=129 bw_util=0.02816
n_activity=1447613 dram_eff=0.1792
bk0: 3990a 8968247i bk1: 4265a 8950022i bk2: 3874a 8977415i bk3: 4078a 8963258i bk4: 3943a 8969185i bk5: 4330a 8940166i bk6: 3925a 8962771i bk7: 4261a 8939943i bk8: 3889a 8959678i bk9: 4334a 8927747i bk10: 3930a 8963294i bk11: 4272a 8937951i bk12: 3763a 8970010i bk13: 4004a 8950523i bk14: 3847a 8961483i bk15: 4002a 8956637i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132433
Row_Buffer_Locality_read = 0.132459
Row_Buffer_Locality_write = 0.085714
Bank_Level_Parallism = 3.320341
Bank_Level_Parallism_Col = 1.528317
Bank_Level_Parallism_Ready = 1.083531
write_to_read_ratio_blp_rw_average = 0.002201
GrpLevelPara = 1.414540 

BW Util details:
bwutil = 0.028158 
total_CMD = 9210167 
util_bw = 259344 
Wasted_Col = 740979 
Wasted_Row = 253188 
Idle = 7956656 

BW Util Bottlenecks: 
RCDc_limit = 1060477 
RCDWRc_limit = 269 
WTRc_limit = 2722 
RTWc_limit = 3046 
CCDLc_limit = 36345 
rwq = 0 
CCDLc_limit_alone = 36028 
WTRc_limit_alone = 2600 
RTWc_limit_alone = 2851 

Commands details: 
total_CMD = 9210167 
n_nop = 9042567 
Read = 64707 
Write = 0 
L2_Alloc = 0 
L2_WB = 129 
n_act = 56178 
n_pre = 56162 
n_ref = 0 
n_req = 64742 
total_req = 64836 

Dual Bus Interface Util: 
issued_total_row = 112340 
issued_total_col = 64836 
Row_Bus_Util =  0.012197 
CoL_Bus_Util = 0.007040 
Either_Row_CoL_Bus_Util = 0.018197 
Issued_on_Two_Bus_Simul_Util = 0.001040 
issued_two_Eff = 0.057136 
queue_avg = 0.383142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.383142
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9210167 n_nop=9047768 n_act=53742 n_pre=53726 n_ref_event=0 n_req=61711 n_rd=61685 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.02684
n_activity=1459589 dram_eff=0.1693
bk0: 3865a 8989251i bk1: 3862a 8991144i bk2: 3828a 8996104i bk3: 3825a 8997154i bk4: 3999a 8985485i bk5: 3871a 8993023i bk6: 3919a 8986194i bk7: 3913a 8983956i bk8: 3920a 8979766i bk9: 3819a 8984284i bk10: 4062a 8973955i bk11: 3851a 8984064i bk12: 3933a 8975434i bk13: 3657a 8993333i bk14: 3706a 8992854i bk15: 3655a 8991353i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129329
Row_Buffer_Locality_read = 0.129351
Row_Buffer_Locality_write = 0.076923
Bank_Level_Parallism = 2.879873
Bank_Level_Parallism_Col = 1.471958
Bank_Level_Parallism_Ready = 1.085735
write_to_read_ratio_blp_rw_average = 0.002801
GrpLevelPara = 1.367737 

BW Util details:
bwutil = 0.026835 
total_CMD = 9210167 
util_bw = 247156 
Wasted_Col = 750616 
Wasted_Row = 269375 
Idle = 7943020 

BW Util Bottlenecks: 
RCDc_limit = 1044922 
RCDWRc_limit = 223 
WTRc_limit = 2062 
RTWc_limit = 4028 
CCDLc_limit = 30789 
rwq = 0 
CCDLc_limit_alone = 30447 
WTRc_limit_alone = 1961 
RTWc_limit_alone = 3787 

Commands details: 
total_CMD = 9210167 
n_nop = 9047768 
Read = 61685 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 53742 
n_pre = 53726 
n_ref = 0 
n_req = 61711 
total_req = 61789 

Dual Bus Interface Util: 
issued_total_row = 107468 
issued_total_col = 61789 
Row_Bus_Util =  0.011668 
CoL_Bus_Util = 0.006709 
Either_Row_CoL_Bus_Util = 0.017633 
Issued_on_Two_Bus_Simul_Util = 0.000745 
issued_two_Eff = 0.042229 
queue_avg = 0.283384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.283384
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9210167 n_nop=9053369 n_act=51622 n_pre=51606 n_ref_event=0 n_req=59434 n_rd=59417 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.02583
n_activity=1480198 dram_eff=0.1607
bk0: 3847a 8996245i bk1: 3722a 9004503i bk2: 3790a 8997839i bk3: 3647a 9007382i bk4: 3898a 8999354i bk5: 3588a 9013913i bk6: 3995a 8982670i bk7: 3560a 9006671i bk8: 3845a 8987231i bk9: 3655a 8998067i bk10: 3807a 8989583i bk11: 3635a 8999997i bk12: 3723a 8995471i bk13: 3491a 9008065i bk14: 3739a 9000192i bk15: 3475a 9013273i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131591
Row_Buffer_Locality_read = 0.131629
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.698834
Bank_Level_Parallism_Col = 1.429168
Bank_Level_Parallism_Ready = 1.082654
write_to_read_ratio_blp_rw_average = 0.000585
GrpLevelPara = 1.337205 

BW Util details:
bwutil = 0.025833 
total_CMD = 9210167 
util_bw = 237924 
Wasted_Col = 749167 
Wasted_Row = 289175 
Idle = 7933901 

BW Util Bottlenecks: 
RCDc_limit = 1017780 
RCDWRc_limit = 191 
WTRc_limit = 939 
RTWc_limit = 415 
CCDLc_limit = 28127 
rwq = 0 
CCDLc_limit_alone = 28096 
WTRc_limit_alone = 924 
RTWc_limit_alone = 399 

Commands details: 
total_CMD = 9210167 
n_nop = 9053369 
Read = 59417 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 51622 
n_pre = 51606 
n_ref = 0 
n_req = 59434 
total_req = 59481 

Dual Bus Interface Util: 
issued_total_row = 103228 
issued_total_col = 59481 
Row_Bus_Util =  0.011208 
CoL_Bus_Util = 0.006458 
Either_Row_CoL_Bus_Util = 0.017024 
Issued_on_Two_Bus_Simul_Util = 0.000642 
issued_two_Eff = 0.037698 
queue_avg = 0.264345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.264345

========= L2 cache stats =========
L2_cache_bank[0]: Access = 260481, Miss = 30352, Miss_rate = 0.117, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[1]: Access = 262889, Miss = 29664, Miss_rate = 0.113, Pending_hits = 4, Reservation_fails = 483
L2_cache_bank[2]: Access = 269259, Miss = 31464, Miss_rate = 0.117, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 262252, Miss = 31606, Miss_rate = 0.121, Pending_hits = 4, Reservation_fails = 199
L2_cache_bank[4]: Access = 260939, Miss = 30991, Miss_rate = 0.119, Pending_hits = 7, Reservation_fails = 69
L2_cache_bank[5]: Access = 263884, Miss = 30692, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 19
L2_cache_bank[6]: Access = 264847, Miss = 30281, Miss_rate = 0.114, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 267984, Miss = 30866, Miss_rate = 0.115, Pending_hits = 5, Reservation_fails = 24
L2_cache_bank[8]: Access = 266058, Miss = 32651, Miss_rate = 0.123, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[9]: Access = 268817, Miss = 31430, Miss_rate = 0.117, Pending_hits = 2, Reservation_fails = 99
L2_cache_bank[10]: Access = 263755, Miss = 29907, Miss_rate = 0.113, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 260527, Miss = 29422, Miss_rate = 0.113, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 259013, Miss = 34623, Miss_rate = 0.134, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 265934, Miss = 33814, Miss_rate = 0.127, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 266499, Miss = 30334, Miss_rate = 0.114, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[15]: Access = 259861, Miss = 29289, Miss_rate = 0.113, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 263228, Miss = 32680, Miss_rate = 0.124, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[17]: Access = 266587, Miss = 31286, Miss_rate = 0.117, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[18]: Access = 263128, Miss = 31165, Miss_rate = 0.118, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[19]: Access = 265425, Miss = 33552, Miss_rate = 0.126, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 264245, Miss = 31232, Miss_rate = 0.118, Pending_hits = 3, Reservation_fails = 58
L2_cache_bank[21]: Access = 261008, Miss = 30456, Miss_rate = 0.117, Pending_hits = 11, Reservation_fails = 767
L2_cache_bank[22]: Access = 262780, Miss = 30645, Miss_rate = 0.117, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[23]: Access = 259620, Miss = 28773, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 65
L2_total_cache_accesses = 6329020
L2_total_cache_misses = 747175
L2_total_cache_miss_rate = 0.1181
L2_total_cache_pending_hits = 235
L2_total_cache_reservation_fails = 1783
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5561146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 235
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 268285
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1783
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 478830
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 235
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20464
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 39
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6308496
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20524
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1780
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3
L2_cache_data_port_util = 0.065
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=6329020
icnt_total_pkts_simt_to_mem=6329020
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6329020
Req_Network_cycles = 3591457
Req_Network_injected_packets_per_cycle =       1.7622 
Req_Network_conflicts_per_cycle =       1.3173
Req_Network_conflicts_per_cycle_util =       7.9467
Req_Bank_Level_Parallism =      10.6312
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       9.0562
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1176

Reply_Network_injected_packets_num = 6329020
Reply_Network_cycles = 3591457
Reply_Network_injected_packets_per_cycle =        1.7622
Reply_Network_conflicts_per_cycle =        0.7729
Reply_Network_conflicts_per_cycle_util =       4.6683
Reply_Bank_Level_Parallism =      10.6435
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1998
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0587
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 45 min, 3 sec (9903 sec)
gpgpu_simulation_rate = 5651 (inst/sec)
gpgpu_simulation_rate = 362 (cycle/sec)
gpgpu_silicon_slowdown = 3770718x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	iterations = 3.
	runtime [cuda_base] = 9901702.123000 ms.
Verifying...
Total element = 1704838, || elements whose err <= %0.1 = 0 || elements whose 0.1 < err  <= %1 = 0 || elements whose %1 < err <= %5 = 0 || elements whose %5 < err <= %10 = 0 || elements whose %10 < err = 22899 || total err Element = 22899
	runtime [serial] = 17.142000 ms.
Correct
GPGPU-Sim: *** exit detected ***
