
*** Running vivado
    with args -log framing.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source framing.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source framing.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1684.012 ; gain = 86.961 ; free physical = 451877 ; free virtual = 1001010
Command: read_checkpoint -auto_incremental -incremental /home/kawada/framing/framing.srcs/utils_1/imports/synth_1/framing.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kawada/framing/framing.srcs/utils_1/imports/synth_1/framing.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top framing -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2022.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3409153
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/HLS/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2088.504 ; gain = 371.738 ; free physical = 451330 ; free virtual = 1000528
Synthesis current peak Physical Memory [PSS] (MB): peak = 1438.151; parent = 1266.608; children = 171.543
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3079.363; parent = 2088.508; children = 990.855
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'framing' [/home/kawada/framing/framing.srcs/sources_1/imports/framing/framing.v:2]
INFO: [Synth 8-251] di_en=x, enque_addr=x, deque_addr=x, data_o=x, out_num=x [/home/kawada/framing/framing.srcs/sources_1/imports/framing/framing.v:96]
INFO: [Synth 8-6155] done synthesizing module 'framing' (0#1) [/home/kawada/framing/framing.srcs/sources_1/imports/framing/framing.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2258.473 ; gain = 541.707 ; free physical = 451332 ; free virtual = 1000532
Synthesis current peak Physical Memory [PSS] (MB): peak = 1446.418; parent = 1274.898; children = 171.543
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3249.332; parent = 2258.477; children = 990.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2273.316 ; gain = 556.551 ; free physical = 451352 ; free virtual = 1000552
Synthesis current peak Physical Memory [PSS] (MB): peak = 1446.418; parent = 1274.898; children = 171.543
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3264.176; parent = 2273.320; children = 990.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2275.320 ; gain = 558.555 ; free physical = 451352 ; free virtual = 1000552
Synthesis current peak Physical Memory [PSS] (MB): peak = 1446.418; parent = 1274.898; children = 171.543
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3266.180; parent = 2275.324; children = 990.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2304.039 ; gain = 587.273 ; free physical = 451160 ; free virtual = 1000362
Synthesis current peak Physical Memory [PSS] (MB): peak = 1625.108; parent = 1453.606; children = 171.543
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3294.898; parent = 2304.043; children = 990.855
---------------------------------------------------------------------------------
framing__GB5framing__GB4framing__GB3framing__GB2framing__GB1framing__GB0---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2320.039 ; gain = 603.273 ; free physical = 451123 ; free virtual = 1000325
Synthesis current peak Physical Memory [PSS] (MB): peak = 1665.423; parent = 1493.924; children = 171.543
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3310.898; parent = 2320.043; children = 990.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2320.039 ; gain = 603.273 ; free physical = 451135 ; free virtual = 1000337
Synthesis current peak Physical Memory [PSS] (MB): peak = 1665.423; parent = 1493.924; children = 171.543
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3310.898; parent = 2320.043; children = 990.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Mimic Skeleton from Reference
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Mimic Skeleton from Reference : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2320.039 ; gain = 603.273 ; free physical = 451141 ; free virtual = 1000343
Synthesis current peak Physical Memory [PSS] (MB): peak = 1665.423; parent = 1493.924; children = 171.543
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3310.898; parent = 2320.043; children = 990.855
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: yes

   Stitch points used : changed


2. Change Summary

Report Incremental Modules: 
+-+----------------+------------+----------+----------+
| |Changed Modules |Replication |Instances |Changed % |
+-+----------------+------------+----------+----------+
+-+----------------+------------+----------+----------+


   Full Design Size (number of cells) : 126351
   Resynthesis Design Size (number of cells) : 0
   Resynth % : 0.0000,  Reuse % : 100.0000

3. Reference Checkpoint Information

+----------------------------------------------------------------------------------------+
| DCP Location:  | /home/kawada/framing/framing.srcs/utils_1/imports/synth_1/framing.dcp |
+----------------------------------------------------------------------------------------+


+--------------------------------+------------------------------+
|         DCP Information        |             Value            |
+--------------------------------+------------------------------+
| Vivado Version                 |                    v2022.2 |
| DCP State                      |                              |
+--------------------------------+------------------------------+



Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |framing__GB0_#REUSE# |           1|         0|
|2     |framing__GB1_#REUSE# |           1|         0|
|3     |framing__GB2_#REUSE# |           1|         0|
|4     |framing__GB3_#REUSE# |           1|         0|
|5     |framing__GB4_#REUSE# |           1|         0|
|6     |framing__GB5_#REUSE# |           1|         0|
+------+---------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7077] IncrSyn: subsequent runs will still be incremental as the reference run was parallel and that data is reused
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2507.320 ; gain = 790.555 ; free physical = 450908 ; free virtual = 1000144
Synthesis current peak Physical Memory [PSS] (MB): peak = 1843.326; parent = 1671.836; children = 171.543
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3498.180; parent = 2507.324; children = 990.855
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Stitch Unchanged AreaOpt Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged AreaOpt Partitions : Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2507.320 ; gain = 790.555 ; free physical = 450896 ; free virtual = 1000132
Synthesis current peak Physical Memory [PSS] (MB): peak = 1862.334; parent = 1690.860; children = 171.543
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3498.180; parent = 2507.324; children = 990.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2507.320 ; gain = 790.555 ; free physical = 450884 ; free virtual = 1000136
Synthesis current peak Physical Memory [PSS] (MB): peak = 1862.334; parent = 1690.860; children = 171.543
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3498.180; parent = 2507.324; children = 990.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7077] IncrSyn: subsequent runs will still be incremental as the reference run was parallel and that data is reused
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2515.328 ; gain = 798.562 ; free physical = 450882 ; free virtual = 1000135
Synthesis current peak Physical Memory [PSS] (MB): peak = 1862.334; parent = 1690.860; children = 171.543
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3506.188; parent = 2515.332; children = 990.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged Partitions : Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2515.328 ; gain = 798.562 ; free physical = 450888 ; free virtual = 1000140
Synthesis current peak Physical Memory [PSS] (MB): peak = 1862.334; parent = 1690.860; children = 171.543
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3506.188; parent = 2515.332; children = 990.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 2515.328 ; gain = 798.562 ; free physical = 450865 ; free virtual = 1000130
Synthesis current peak Physical Memory [PSS] (MB): peak = 1862.334; parent = 1690.860; children = 171.543
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3506.188; parent = 2515.332; children = 990.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 2515.328 ; gain = 798.562 ; free physical = 450865 ; free virtual = 1000130
Synthesis current peak Physical Memory [PSS] (MB): peak = 1862.334; parent = 1690.860; children = 171.543
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3506.188; parent = 2515.332; children = 990.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 2515.328 ; gain = 798.562 ; free physical = 450865 ; free virtual = 1000130
Synthesis current peak Physical Memory [PSS] (MB): peak = 1862.334; parent = 1690.860; children = 171.543
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3506.188; parent = 2515.332; children = 990.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2515.328 ; gain = 798.562 ; free physical = 450865 ; free virtual = 1000130
Synthesis current peak Physical Memory [PSS] (MB): peak = 1862.334; parent = 1690.860; children = 171.543
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3506.188; parent = 2515.332; children = 990.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2515.328 ; gain = 798.562 ; free physical = 450865 ; free virtual = 1000130
Synthesis current peak Physical Memory [PSS] (MB): peak = 1862.334; parent = 1690.860; children = 171.543
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3506.188; parent = 2515.332; children = 990.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2515.328 ; gain = 798.562 ; free physical = 450865 ; free virtual = 1000130
Synthesis current peak Physical Memory [PSS] (MB): peak = 1862.334; parent = 1690.860; children = 171.543
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3506.188; parent = 2515.332; children = 990.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   119|
|3     |LUT1   |    89|
|4     |LUT2   |   192|
|5     |LUT3   |   372|
|6     |LUT4   |   520|
|7     |LUT5   |   270|
|8     |LUT6   |  4510|
|9     |MUXF7  |  1596|
|10    |MUXF8  |   770|
|11    |FDCE   | 12205|
|12    |IBUF   |    27|
|13    |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 20703|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2515.328 ; gain = 798.562 ; free physical = 450865 ; free virtual = 1000129
Synthesis current peak Physical Memory [PSS] (MB): peak = 1862.334; parent = 1690.860; children = 171.543
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3506.188; parent = 2515.332; children = 990.855
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2515.328 ; gain = 798.562 ; free physical = 450865 ; free virtual = 1000129
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2515.336 ; gain = 798.562 ; free physical = 450865 ; free virtual = 1000129
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2523.266 ; gain = 0.000 ; free physical = 450965 ; free virtual = 1000229
INFO: [Netlist 29-17] Analyzing 2485 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'framing' is not ideal for floorplanning, since the cellview 'framing' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2631.883 ; gain = 0.000 ; free physical = 450872 ; free virtual = 1000136
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9d32783e
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 2631.883 ; gain = 924.059 ; free physical = 451086 ; free virtual = 1000350
INFO: [Common 17-1381] The checkpoint '/home/kawada/framing/framing.runs/synth_1/framing.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file framing_utilization_synth.rpt -pb framing_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan  8 16:15:24 2024...