{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1643303067702 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1643303067702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 27 12:04:27 2022 " "Processing started: Thu Jan 27 12:04:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1643303067702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1643303067702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1643303067702 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1643303068015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/memoria/data_path/data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/memoria/data_path/data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_path-data_path_arch " "Found design unit 1: data_path-data_path_arch" {  } { { "../data_path/data_path.vhd" "" { Text "C:/altera/13.1/Memoria/data_path/data_path.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643303068408 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "../data_path/data_path.vhd" "" { Text "C:/altera/13.1/Memoria/data_path/data_path.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643303068408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643303068408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/memoria/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/memoria/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu_arch " "Found design unit 1: alu-alu_arch" {  } { { "../alu/alu.vhd" "" { Text "C:/altera/13.1/Memoria/alu/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643303068408 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu/alu.vhd" "" { Text "C:/altera/13.1/Memoria/alu/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643303068408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643303068408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/memoria/control_unit/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/memoria/control_unit/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-control_unit_arch " "Found design unit 1: control_unit-control_unit_arch" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643303068423 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643303068423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643303068423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-CPU_arch " "Found design unit 1: CPU-CPU_arch" {  } { { "CPU.vhd" "" { Text "C:/altera/13.1/Memoria/CPU/CPU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643303068423 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/altera/13.1/Memoria/CPU/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643303068423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643303068423 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1643303068454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control\"" {  } { { "CPU.vhd" "control" { Text "C:/altera/13.1/Memoria/CPU/CPU.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643303068470 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(187) " "VHDL Process Statement warning at control_unit.vhd(187): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643303068564 "|CPU|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(200) " "VHDL Process Statement warning at control_unit.vhd(200): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643303068564 "|CPU|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(213) " "VHDL Process Statement warning at control_unit.vhd(213): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643303068564 "|CPU|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(226) " "VHDL Process Statement warning at control_unit.vhd(226): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643303068564 "|CPU|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(239) " "VHDL Process Statement warning at control_unit.vhd(239): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643303068564 "|CPU|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(252) " "VHDL Process Statement warning at control_unit.vhd(252): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643303068564 "|CPU|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(265) " "VHDL Process Statement warning at control_unit.vhd(265): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643303068564 "|CPU|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(278) " "VHDL Process Statement warning at control_unit.vhd(278): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643303068564 "|CPU|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CCR_Result control_unit.vhd(278) " "VHDL Process Statement warning at control_unit.vhd(278): signal \"CCR_Result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643303068564 "|CPU|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(291) " "VHDL Process Statement warning at control_unit.vhd(291): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643303068564 "|CPU|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CCR_Result control_unit.vhd(291) " "VHDL Process Statement warning at control_unit.vhd(291): signal \"CCR_Result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643303068564 "|CPU|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(304) " "VHDL Process Statement warning at control_unit.vhd(304): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 304 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643303068564 "|CPU|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IR_Load control_unit.vhd(144) " "VHDL Process Statement warning at control_unit.vhd(144): inferring latch(es) for signal or variable \"IR_Load\", which holds its previous value in one or more paths through the process" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643303068564 "|CPU|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MAR_Load control_unit.vhd(144) " "VHDL Process Statement warning at control_unit.vhd(144): inferring latch(es) for signal or variable \"MAR_Load\", which holds its previous value in one or more paths through the process" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643303068564 "|CPU|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_Load control_unit.vhd(144) " "VHDL Process Statement warning at control_unit.vhd(144): inferring latch(es) for signal or variable \"PC_Load\", which holds its previous value in one or more paths through the process" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643303068564 "|CPU|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_Inc control_unit.vhd(144) " "VHDL Process Statement warning at control_unit.vhd(144): inferring latch(es) for signal or variable \"PC_Inc\", which holds its previous value in one or more paths through the process" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643303068564 "|CPU|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A_Load control_unit.vhd(144) " "VHDL Process Statement warning at control_unit.vhd(144): inferring latch(es) for signal or variable \"A_Load\", which holds its previous value in one or more paths through the process" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643303068564 "|CPU|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_Load control_unit.vhd(144) " "VHDL Process Statement warning at control_unit.vhd(144): inferring latch(es) for signal or variable \"B_Load\", which holds its previous value in one or more paths through the process" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643303068564 "|CPU|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Sel control_unit.vhd(144) " "VHDL Process Statement warning at control_unit.vhd(144): inferring latch(es) for signal or variable \"ALU_Sel\", which holds its previous value in one or more paths through the process" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643303068564 "|CPU|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CCR_Load control_unit.vhd(144) " "VHDL Process Statement warning at control_unit.vhd(144): inferring latch(es) for signal or variable \"CCR_Load\", which holds its previous value in one or more paths through the process" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643303068564 "|CPU|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Bus1_Sel control_unit.vhd(144) " "VHDL Process Statement warning at control_unit.vhd(144): inferring latch(es) for signal or variable \"Bus1_Sel\", which holds its previous value in one or more paths through the process" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643303068564 "|CPU|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Bus2_Sel control_unit.vhd(144) " "VHDL Process Statement warning at control_unit.vhd(144): inferring latch(es) for signal or variable \"Bus2_Sel\", which holds its previous value in one or more paths through the process" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643303068564 "|CPU|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "writen control_unit.vhd(144) " "VHDL Process Statement warning at control_unit.vhd(144): inferring latch(es) for signal or variable \"writen\", which holds its previous value in one or more paths through the process" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643303068564 "|CPU|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writen control_unit.vhd(144) " "Inferred latch for \"writen\" at control_unit.vhd(144)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643303068564 "|CPU|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus2_Sel\[0\] control_unit.vhd(144) " "Inferred latch for \"Bus2_Sel\[0\]\" at control_unit.vhd(144)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643303068564 "|CPU|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus2_Sel\[1\] control_unit.vhd(144) " "Inferred latch for \"Bus2_Sel\[1\]\" at control_unit.vhd(144)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643303068564 "|CPU|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus1_Sel\[0\] control_unit.vhd(144) " "Inferred latch for \"Bus1_Sel\[0\]\" at control_unit.vhd(144)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643303068564 "|CPU|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus1_Sel\[1\] control_unit.vhd(144) " "Inferred latch for \"Bus1_Sel\[1\]\" at control_unit.vhd(144)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643303068564 "|CPU|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CCR_Load control_unit.vhd(144) " "Inferred latch for \"CCR_Load\" at control_unit.vhd(144)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643303068564 "|CPU|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Sel\[0\] control_unit.vhd(144) " "Inferred latch for \"ALU_Sel\[0\]\" at control_unit.vhd(144)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643303068564 "|CPU|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Sel\[1\] control_unit.vhd(144) " "Inferred latch for \"ALU_Sel\[1\]\" at control_unit.vhd(144)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643303068564 "|CPU|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Sel\[2\] control_unit.vhd(144) " "Inferred latch for \"ALU_Sel\[2\]\" at control_unit.vhd(144)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643303068564 "|CPU|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_Load control_unit.vhd(144) " "Inferred latch for \"B_Load\" at control_unit.vhd(144)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643303068564 "|CPU|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_Load control_unit.vhd(144) " "Inferred latch for \"A_Load\" at control_unit.vhd(144)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643303068564 "|CPU|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_Inc control_unit.vhd(144) " "Inferred latch for \"PC_Inc\" at control_unit.vhd(144)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643303068564 "|CPU|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_Load control_unit.vhd(144) " "Inferred latch for \"PC_Load\" at control_unit.vhd(144)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643303068564 "|CPU|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR_Load control_unit.vhd(144) " "Inferred latch for \"MAR_Load\" at control_unit.vhd(144)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643303068564 "|CPU|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_Load control_unit.vhd(144) " "Inferred latch for \"IR_Load\" at control_unit.vhd(144)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643303068564 "|CPU|control_unit:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path data_path:data " "Elaborating entity \"data_path\" for hierarchy \"data_path:data\"" {  } { { "CPU.vhd" "data" { Text "C:/altera/13.1/Memoria/CPU/CPU.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643303068564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu data_path:data\|alu:U0 " "Elaborating entity \"alu\" for hierarchy \"data_path:data\|alu:U0\"" {  } { { "../data_path/data_path.vhd" "U0" { Text "C:/altera/13.1/Memoria/data_path/data_path.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643303068611 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Result alu.vhd(15) " "VHDL Process Statement warning at alu.vhd(15): inferring latch(es) for signal or variable \"ALU_Result\", which holds its previous value in one or more paths through the process" {  } { { "../alu/alu.vhd" "" { Text "C:/altera/13.1/Memoria/alu/alu.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643303068626 "|CPU|data_path:data|alu:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NZVC alu.vhd(15) " "VHDL Process Statement warning at alu.vhd(15): inferring latch(es) for signal or variable \"NZVC\", which holds its previous value in one or more paths through the process" {  } { { "../alu/alu.vhd" "" { Text "C:/altera/13.1/Memoria/alu/alu.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643303068626 "|CPU|data_path:data|alu:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[0\] alu.vhd(15) " "Inferred latch for \"NZVC\[0\]\" at alu.vhd(15)" {  } { { "../alu/alu.vhd" "" { Text "C:/altera/13.1/Memoria/alu/alu.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643303068626 "|CPU|data_path:data|alu:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[1\] alu.vhd(15) " "Inferred latch for \"NZVC\[1\]\" at alu.vhd(15)" {  } { { "../alu/alu.vhd" "" { Text "C:/altera/13.1/Memoria/alu/alu.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643303068626 "|CPU|data_path:data|alu:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[2\] alu.vhd(15) " "Inferred latch for \"NZVC\[2\]\" at alu.vhd(15)" {  } { { "../alu/alu.vhd" "" { Text "C:/altera/13.1/Memoria/alu/alu.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643303068626 "|CPU|data_path:data|alu:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[3\] alu.vhd(15) " "Inferred latch for \"NZVC\[3\]\" at alu.vhd(15)" {  } { { "../alu/alu.vhd" "" { Text "C:/altera/13.1/Memoria/alu/alu.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643303068626 "|CPU|data_path:data|alu:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[0\] alu.vhd(15) " "Inferred latch for \"ALU_Result\[0\]\" at alu.vhd(15)" {  } { { "../alu/alu.vhd" "" { Text "C:/altera/13.1/Memoria/alu/alu.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643303068626 "|CPU|data_path:data|alu:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[1\] alu.vhd(15) " "Inferred latch for \"ALU_Result\[1\]\" at alu.vhd(15)" {  } { { "../alu/alu.vhd" "" { Text "C:/altera/13.1/Memoria/alu/alu.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643303068626 "|CPU|data_path:data|alu:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[2\] alu.vhd(15) " "Inferred latch for \"ALU_Result\[2\]\" at alu.vhd(15)" {  } { { "../alu/alu.vhd" "" { Text "C:/altera/13.1/Memoria/alu/alu.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643303068626 "|CPU|data_path:data|alu:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[3\] alu.vhd(15) " "Inferred latch for \"ALU_Result\[3\]\" at alu.vhd(15)" {  } { { "../alu/alu.vhd" "" { Text "C:/altera/13.1/Memoria/alu/alu.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643303068626 "|CPU|data_path:data|alu:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[4\] alu.vhd(15) " "Inferred latch for \"ALU_Result\[4\]\" at alu.vhd(15)" {  } { { "../alu/alu.vhd" "" { Text "C:/altera/13.1/Memoria/alu/alu.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643303068626 "|CPU|data_path:data|alu:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[5\] alu.vhd(15) " "Inferred latch for \"ALU_Result\[5\]\" at alu.vhd(15)" {  } { { "../alu/alu.vhd" "" { Text "C:/altera/13.1/Memoria/alu/alu.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643303068626 "|CPU|data_path:data|alu:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[6\] alu.vhd(15) " "Inferred latch for \"ALU_Result\[6\]\" at alu.vhd(15)" {  } { { "../alu/alu.vhd" "" { Text "C:/altera/13.1/Memoria/alu/alu.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643303068626 "|CPU|data_path:data|alu:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[7\] alu.vhd(15) " "Inferred latch for \"ALU_Result\[7\]\" at alu.vhd(15)" {  } { { "../alu/alu.vhd" "" { Text "C:/altera/13.1/Memoria/alu/alu.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643303068626 "|CPU|data_path:data|alu:U0"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:data\|alu:U0\|ALU_Result\[4\] " "LATCH primitive \"data_path:data\|alu:U0\|ALU_Result\[4\]\" is permanently enabled" {  } { { "../alu/alu.vhd" "" { Text "C:/altera/13.1/Memoria/alu/alu.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1643303068866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:data\|alu:U0\|ALU_Result\[3\] " "LATCH primitive \"data_path:data\|alu:U0\|ALU_Result\[3\]\" is permanently enabled" {  } { { "../alu/alu.vhd" "" { Text "C:/altera/13.1/Memoria/alu/alu.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1643303068866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:data\|alu:U0\|ALU_Result\[2\] " "LATCH primitive \"data_path:data\|alu:U0\|ALU_Result\[2\]\" is permanently enabled" {  } { { "../alu/alu.vhd" "" { Text "C:/altera/13.1/Memoria/alu/alu.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1643303068866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:data\|alu:U0\|ALU_Result\[1\] " "LATCH primitive \"data_path:data\|alu:U0\|ALU_Result\[1\]\" is permanently enabled" {  } { { "../alu/alu.vhd" "" { Text "C:/altera/13.1/Memoria/alu/alu.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1643303068866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:data\|alu:U0\|ALU_Result\[0\] " "LATCH primitive \"data_path:data\|alu:U0\|ALU_Result\[0\]\" is permanently enabled" {  } { { "../alu/alu.vhd" "" { Text "C:/altera/13.1/Memoria/alu/alu.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1643303068866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:data\|alu:U0\|NZVC\[2\] " "LATCH primitive \"data_path:data\|alu:U0\|NZVC\[2\]\" is permanently enabled" {  } { { "../alu/alu.vhd" "" { Text "C:/altera/13.1/Memoria/alu/alu.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1643303068866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:data\|alu:U0\|ALU_Result\[6\] " "LATCH primitive \"data_path:data\|alu:U0\|ALU_Result\[6\]\" is permanently enabled" {  } { { "../alu/alu.vhd" "" { Text "C:/altera/13.1/Memoria/alu/alu.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1643303068866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:data\|alu:U0\|ALU_Result\[7\] " "LATCH primitive \"data_path:data\|alu:U0\|ALU_Result\[7\]\" is permanently enabled" {  } { { "../alu/alu.vhd" "" { Text "C:/altera/13.1/Memoria/alu/alu.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1643303068866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:data\|alu:U0\|ALU_Result\[5\] " "LATCH primitive \"data_path:data\|alu:U0\|ALU_Result\[5\]\" is permanently enabled" {  } { { "../alu/alu.vhd" "" { Text "C:/altera/13.1/Memoria/alu/alu.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1643303068866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:data\|alu:U0\|ALU_Result\[4\] " "LATCH primitive \"data_path:data\|alu:U0\|ALU_Result\[4\]\" is permanently enabled" {  } { { "../alu/alu.vhd" "" { Text "C:/altera/13.1/Memoria/alu/alu.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1643303068866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:data\|alu:U0\|ALU_Result\[3\] " "LATCH primitive \"data_path:data\|alu:U0\|ALU_Result\[3\]\" is permanently enabled" {  } { { "../alu/alu.vhd" "" { Text "C:/altera/13.1/Memoria/alu/alu.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1643303068866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:data\|alu:U0\|ALU_Result\[2\] " "LATCH primitive \"data_path:data\|alu:U0\|ALU_Result\[2\]\" is permanently enabled" {  } { { "../alu/alu.vhd" "" { Text "C:/altera/13.1/Memoria/alu/alu.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1643303068866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:data\|alu:U0\|ALU_Result\[1\] " "LATCH primitive \"data_path:data\|alu:U0\|ALU_Result\[1\]\" is permanently enabled" {  } { { "../alu/alu.vhd" "" { Text "C:/altera/13.1/Memoria/alu/alu.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1643303068866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:data\|alu:U0\|ALU_Result\[0\] " "LATCH primitive \"data_path:data\|alu:U0\|ALU_Result\[0\]\" is permanently enabled" {  } { { "../alu/alu.vhd" "" { Text "C:/altera/13.1/Memoria/alu/alu.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1643303068866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:data\|alu:U0\|NZVC\[2\] " "LATCH primitive \"data_path:data\|alu:U0\|NZVC\[2\]\" is permanently enabled" {  } { { "../alu/alu.vhd" "" { Text "C:/altera/13.1/Memoria/alu/alu.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1643303068866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:data\|alu:U0\|ALU_Result\[6\] " "LATCH primitive \"data_path:data\|alu:U0\|ALU_Result\[6\]\" is permanently enabled" {  } { { "../alu/alu.vhd" "" { Text "C:/altera/13.1/Memoria/alu/alu.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1643303068866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:data\|alu:U0\|ALU_Result\[7\] " "LATCH primitive \"data_path:data\|alu:U0\|ALU_Result\[7\]\" is permanently enabled" {  } { { "../alu/alu.vhd" "" { Text "C:/altera/13.1/Memoria/alu/alu.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1643303068866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:data\|alu:U0\|ALU_Result\[5\] " "LATCH primitive \"data_path:data\|alu:U0\|ALU_Result\[5\]\" is permanently enabled" {  } { { "../alu/alu.vhd" "" { Text "C:/altera/13.1/Memoria/alu/alu.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1643303068866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control\|Bus1_Sel\[0\] " "Latch control_unit:control\|Bus1_Sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:control\|current_state.S_DECODE_3 " "Ports D and ENA on the latch are fed by the same signal control_unit:control\|current_state.S_DECODE_3" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1643303069215 ""}  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 144 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1643303069215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control\|Bus2_Sel\[0\] " "Latch control_unit:control\|Bus2_Sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:control\|current_state.S_DECODE_3 " "Ports D and ENA on the latch are fed by the same signal control_unit:control\|current_state.S_DECODE_3" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1643303069215 ""}  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 144 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1643303069215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control\|PC_Inc " "Latch control_unit:control\|PC_Inc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:control\|current_state.S_DECODE_3 " "Ports D and ENA on the latch are fed by the same signal control_unit:control\|current_state.S_DECODE_3" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1643303069215 ""}  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1643303069215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control\|A_Load " "Latch control_unit:control\|A_Load has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:control\|current_state.S_DECODE_3 " "Ports D and ENA on the latch are fed by the same signal control_unit:control\|current_state.S_DECODE_3" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1643303069215 ""}  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1643303069215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control\|MAR_Load " "Latch control_unit:control\|MAR_Load has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:control\|current_state.S_DECODE_3 " "Ports D and ENA on the latch are fed by the same signal control_unit:control\|current_state.S_DECODE_3" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1643303069215 ""}  } { { "../control_unit/control_unit.vhd" "" { Text "C:/altera/13.1/Memoria/control_unit/control_unit.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1643303069215 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1643303069356 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1643303069481 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1643303069621 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643303069621 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "190 " "Implemented 190 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1643303069668 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1643303069668 ""} { "Info" "ICUT_CUT_TM_LCELLS" "163 " "Implemented 163 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1643303069668 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1643303069668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1643303069699 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 27 12:04:29 2022 " "Processing ended: Thu Jan 27 12:04:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1643303069699 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1643303069699 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1643303069699 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1643303069699 ""}
