{
  "name": "AvieVasantlal860-936-2159|",
  "email": "adv5201@psu.edu",
  "summary": "",
  "skills": null,
  "experience": [
    "EmbeddedSystemsEngineerInternAugust2023–May2024NittanyMotorsportsStateCollege,PA•Designed\u0026validated4-layercontrolPCBwithpowerdistribution,sensor/actuatorinterfaces,HV-LVconversion;improvedreliability20%,cutBOMcost12%viaFMEA.•LedfullPCBlifecycle:requirements,KiCadschematic/layout,prototyping,boardbring-up,systemintegration\u0026troubleshooting.•Performedbenchvalidation\u0026in-vehicletestingusingoscilloscopes/multimeterstodebugsignalintegrity,noise,\u0026groundingissues.•Designedcable/harnessinterfacessimplifyingvehicleelectricalarchitecture\u0026improvingserviceability.•Authoredtestreports\u0026documentationforQA/manufacturing;conducteddesignreviewsimprovingrobustness.SoftwareEngineer(AIRLHF)May2025–August2025OutlierSanFrancisco,CA•BuiltGitHubActionsCI/CDpipelinesforC/C++/Pythoncodeverification,increasingtestreliability\u0026reducingtriagetimeby25%.•Engineeredreproducibletestharnessescuttingflakytests30%;applicabletoembeddedfirmwarevalidation.•Converted80+GitHubissuestominimalreproducibletests,improvingfailuresignal-to-noiseby30%.DirectorofEntertainmentDecember2023–December2025HackPSUUniversityPark,PA•Led15-personopsteammanaging$1K+budgetfor500+attendeehackathon,boostingsatisfaction18%YoY.•Builtstructuredhiring/onboardingimprovingteamramptime\u0026cohesion.•Coordinatedmulti-venuelogisticsensuringon-timeexecution.Projects",
    "DynamicallyScheduledProcessor|C++,Shell§April2025–May2025•C++frameworkexploring18DCPUmicroarchitecturespaceacrossSimpleScalarbenchmarks;analyzedpipelinewidths,scheduling,memoryhierarchies.•IdentifiedPareto-optimaldesignsdevelopingtiming/throughputintuitionrelevanttoFPGA/digitallogic.DynamicMemoryAllocator|C,Perl§February2025–March2025•malloc/free/reallocwith16-bytealignment\u0026coalescing;iteratedallocatorstrategiesforutilization/throughput.•Builtheapconsistencycheckervalidatinginvariants;similartoembeddedfirmwarediagnostics.5-StageHarvardPipelinedProcessor|Verilog§October2024–December2024•DesignedandimplementedaHarvard-style,RISC-like5-stagepipelinedprocessorinVerilogwithseparateinstruction/datamemoriesandsupportingtestbenchesandscriptsforsimulationandverification.•Exploredcomputerarchitectureconceptssuchasinstructionfetch/decode,execute,memory,write-backstagesandpipelinehazardhandlingbymodularizingeachstagetoenableexperimentationandextensionoftheCPUdesign."
  ],
  "education": [
    "ThePennsylvaniaStateUniversityUniversityPark,PAB.S.ComputerEngineering,MinorComputerScience;GPA:3.53August2022–May2026RelevantCoursework"
  ]
}