Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 06:50:46 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_79/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.012        0.000                      0                 2929        0.011        0.000                      0                 2929        2.070        0.000                       0                  2930  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.345}        4.690           213.220         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.012        0.000                      0                 2929        0.011        0.000                      0                 2929        2.070        0.000                       0                  2930  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 genblk1[57].reg_in/reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.345ns period=4.690ns})
  Destination:            reg_out/reg_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.345ns period=4.690ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.690ns  (vclock rise@4.690ns - vclock rise@0.000ns)
  Data Path Delay:        4.929ns  (logic 2.348ns (47.636%)  route 2.581ns (52.364%))
  Logic Levels:           22  (CARRY8=13 LUT2=8 LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.104ns = ( 6.794 - 4.690 ) 
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.246ns (routing 0.171ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.434ns (routing 0.155ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2929, routed)        1.246     2.207    genblk1[57].reg_in/CLK
    SLICE_X134Y454       FDRE                                         r  genblk1[57].reg_in/reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y454       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.287 r  genblk1[57].reg_in/reg_out_reg[3]/Q
                         net (fo=3, routed)           0.160     2.447    conv/add000178/reg_out[7]_i_2248[3]
    SLICE_X134Y454       LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     2.594 r  conv/add000178/reg_out[7]_i_1164/O
                         net (fo=1, routed)           0.007     2.601    conv/add000178/reg_out[7]_i_1164_n_0
    SLICE_X134Y454       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     2.754 r  conv/add000178/reg_out_reg[7]_i_525/CO[7]
                         net (fo=1, routed)           0.026     2.780    conv/add000178/reg_out_reg[7]_i_525_n_0
    SLICE_X134Y455       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     2.836 r  conv/add000178/reg_out_reg[23]_i_979/O[0]
                         net (fo=1, routed)           0.228     3.064    genblk1[56].reg_in/reg_out_reg[7]_i_1742[0]
    SLICE_X135Y454       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     3.189 r  genblk1[56].reg_in/reg_out[7]_i_2248/O
                         net (fo=1, routed)           0.015     3.204    conv/add000178/reg_out_reg[7]_i_1128_1[6]
    SLICE_X135Y454       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.321 r  conv/add000178/reg_out_reg[7]_i_1742/CO[7]
                         net (fo=1, routed)           0.026     3.347    conv/add000178/reg_out_reg[7]_i_1742_n_0
    SLICE_X135Y455       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.423 r  conv/add000178/reg_out_reg[23]_i_681/O[1]
                         net (fo=2, routed)           0.249     3.672    conv/add000178/reg_out_reg[23]_i_681_n_14
    SLICE_X136Y455       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     3.762 r  conv/add000178/reg_out[23]_i_687/O
                         net (fo=1, routed)           0.009     3.771    conv/add000178/reg_out[23]_i_687_n_0
    SLICE_X136Y455       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.053     3.824 r  conv/add000178/reg_out_reg[23]_i_431/O[1]
                         net (fo=2, routed)           0.426     4.250    conv/add000178/reg_out_reg[23]_i_431_n_14
    SLICE_X133Y440       LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     4.287 r  conv/add000178/reg_out[23]_i_438/O
                         net (fo=1, routed)           0.021     4.308    conv/add000178/reg_out[23]_i_438_n_0
    SLICE_X133Y440       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[5])
                                                      0.200     4.508 r  conv/add000178/reg_out_reg[23]_i_263/O[5]
                         net (fo=1, routed)           0.207     4.715    conv/add000178/reg_out_reg[23]_i_263_n_10
    SLICE_X130Y440       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     4.864 r  conv/add000178/reg_out[23]_i_164/O
                         net (fo=1, routed)           0.008     4.872    conv/add000178/reg_out[23]_i_164_n_0
    SLICE_X130Y440       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     4.987 r  conv/add000178/reg_out_reg[23]_i_97/CO[7]
                         net (fo=1, routed)           0.026     5.013    conv/add000178/reg_out_reg[23]_i_97_n_0
    SLICE_X130Y441       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.069 r  conv/add000178/reg_out_reg[23]_i_84/O[0]
                         net (fo=1, routed)           0.230     5.299    conv/add000178/reg_out_reg[23]_i_84_n_15
    SLICE_X131Y440       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     5.424 r  conv/add000178/reg_out[23]_i_46/O
                         net (fo=1, routed)           0.013     5.437    conv/add000178/reg_out[23]_i_46_n_0
    SLICE_X131Y440       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.065     5.502 r  conv/add000178/reg_out_reg[23]_i_20/O[0]
                         net (fo=2, routed)           0.185     5.687    conv/add000178/reg_out_reg[23]_i_20_n_15
    SLICE_X129Y438       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     5.726 r  conv/add000178/reg_out[23]_i_26/O
                         net (fo=1, routed)           0.015     5.741    conv/add000178/reg_out[23]_i_26_n_0
    SLICE_X129Y438       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.858 r  conv/add000178/reg_out_reg[23]_i_12/CO[7]
                         net (fo=1, routed)           0.026     5.884    conv/add000178/reg_out_reg[23]_i_12_n_0
    SLICE_X129Y439       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.940 r  conv/add000178/reg_out_reg[23]_i_11/O[0]
                         net (fo=2, routed)           0.393     6.333    conv/add000178/reg_out_reg[23]_i_11_n_15
    SLICE_X130Y449       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     6.369 r  conv/add000178/reg_out[23]_i_17/O
                         net (fo=1, routed)           0.009     6.378    conv/add000178/reg_out[23]_i_17_n_0
    SLICE_X130Y449       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     6.611 r  conv/add000178/reg_out_reg[23]_i_3/O[5]
                         net (fo=2, routed)           0.265     6.876    conv/add000179/tmp07[0]_58[21]
    SLICE_X130Y456       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     6.965 r  conv/add000179/reg_out[23]_i_5/O
                         net (fo=1, routed)           0.011     6.976    conv/add000179/reg_out[23]_i_5_n_0
    SLICE_X130Y456       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.134     7.110 r  conv/add000179/reg_out_reg[23]_i_1/O[7]
                         net (fo=1, routed)           0.026     7.136    reg_out/D[23]
    SLICE_X130Y456       FDRE                                         r  reg_out/reg_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.690     4.690 r  
    AR14                                              0.000     4.690 r  clk (IN)
                         net (fo=0)                   0.000     4.690    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     5.049 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.049    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.049 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.336    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.360 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2929, routed)        1.434     6.794    reg_out/CLK
    SLICE_X130Y456       FDRE                                         r  reg_out/reg_out_reg[23]/C
                         clock pessimism              0.364     7.158    
                         clock uncertainty           -0.035     7.123    
    SLICE_X130Y456       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     7.148    reg_out/reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.148    
                         arrival time                          -7.136    
  -------------------------------------------------------------------
                         slack                                  0.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 demux/genblk1[241].z_reg[241][4]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.345ns period=4.690ns})
  Destination:            genblk1[241].reg_in/reg_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.345ns period=4.690ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.058ns (33.918%)  route 0.113ns (66.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      1.102ns (routing 0.155ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.270ns (routing 0.171ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2929, routed)        1.102     1.772    demux/CLK
    SLICE_X127Y468       FDRE                                         r  demux/genblk1[241].z_reg[241][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y468       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     1.830 r  demux/genblk1[241].z_reg[241][4]/Q
                         net (fo=1, routed)           0.113     1.943    genblk1[241].reg_in/D[4]
    SLICE_X124Y468       FDRE                                         r  genblk1[241].reg_in/reg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2929, routed)        1.270     2.231    genblk1[241].reg_in/CLK
    SLICE_X124Y468       FDRE                                         r  genblk1[241].reg_in/reg_out_reg[4]/C
                         clock pessimism             -0.361     1.870    
    SLICE_X124Y468       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     1.932    genblk1[241].reg_in/reg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.345 }
Period(ns):         4.690
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.690       3.400      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.345       2.070      SLICE_X125Y472  demux/genblk1[275].z_reg[275][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.345       2.070      SLICE_X127Y478  demux/genblk1[250].z_reg[250][0]/C



