Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 5
        -max_paths 5
        -sort_by group
Design : mult_booth
Version: O-2018.06-SP1
Date   : Tue Feb 27 22:28:02 2024
****************************************

Operating Conditions: slow   Library: IBM_CMOS8HP_SS125
Wire Load Model Mode: enclosed

  Startpoint: multiplicand_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: product_current_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mult_booth         500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  mult_booth_DW01_sub_0
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  multiplicand_reg[0]/CLK (DFFR_E)                       0.000      1.000 r
  multiplicand_reg[0]/Q (DFFR_E)                         0.305      1.305 r
  sub_83/B[0] (mult_booth_DW01_sub_0)                    0.000      1.305 r
  sub_83/U12/Z (INVERT_H)                                0.049      1.354 f
  sub_83/U10/Z (OR2_H)                                   0.088      1.441 f
  sub_83/U9/Z (BUFFER_F)                                 0.071      1.513 f
  sub_83/U7/Z (INVERT_D)                                 0.057      1.570 r
  sub_83/U8/Z (INVERT_E)                                 0.051      1.621 f
  sub_83/U2_1/COUT (ADDF_B)                              0.349      1.970 f
  sub_83/U2_2/COUT (ADDF_B)                              0.396      2.366 f
  sub_83/U2_3/COUT (ADDF_B)                              0.396      2.762 f
  sub_83/U2_4/COUT (ADDF_B)                              0.396      3.157 f
  sub_83/U2_5/COUT (ADDF_B)                              0.396      3.553 f
  sub_83/U2_6/COUT (ADDF_B)                              0.397      3.950 f
  sub_83/U13/Z (XOR2_C)                                  0.149      4.099 f
  sub_83/DIFF[7] (mult_booth_DW01_sub_0)                 0.000      4.099 f
  U166/Z (NAND2_E)                                       0.080      4.179 r
  U205/Z (NAND2_D)                                       0.055      4.234 f
  product_current_reg[15]/D (DFFR_E)                     0.000      4.234 f
  data arrival time                                                 4.234

  clock clk (rise edge)                                 10.000     10.000
  clock network delay (ideal)                            1.000     11.000
  clock uncertainty                                     -0.700     10.300
  product_current_reg[15]/CLK (DFFR_E)                   0.000     10.300 r
  library setup time                                    -0.237     10.063
  data required time                                               10.063
  --------------------------------------------------------------------------
  data required time                                               10.063
  data arrival time                                                -4.234
  --------------------------------------------------------------------------
  slack (MET)                                                       5.830


  Startpoint: product_current_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: product_current_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mult_booth         500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  mult_booth_DW01_sub_0
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  product_current_reg[9]/CLK (DFFR_E)                    0.000      1.000 r
  product_current_reg[9]/Q (DFFR_E)                      0.214      1.214 f
  sub_83/A[0] (mult_booth_DW01_sub_0)                    0.000      1.214 f
  sub_83/U10/Z (OR2_H)                                   0.102      1.316 f
  sub_83/U9/Z (BUFFER_F)                                 0.071      1.387 f
  sub_83/U7/Z (INVERT_D)                                 0.057      1.444 r
  sub_83/U8/Z (INVERT_E)                                 0.051      1.496 f
  sub_83/U2_1/COUT (ADDF_B)                              0.349      1.845 f
  sub_83/U2_2/COUT (ADDF_B)                              0.396      2.241 f
  sub_83/U2_3/COUT (ADDF_B)                              0.396      2.636 f
  sub_83/U2_4/COUT (ADDF_B)                              0.396      3.032 f
  sub_83/U2_5/COUT (ADDF_B)                              0.396      3.428 f
  sub_83/U2_6/COUT (ADDF_B)                              0.397      3.825 f
  sub_83/U13/Z (XOR2_C)                                  0.149      3.974 f
  sub_83/DIFF[7] (mult_booth_DW01_sub_0)                 0.000      3.974 f
  U166/Z (NAND2_E)                                       0.080      4.053 r
  U205/Z (NAND2_D)                                       0.055      4.108 f
  product_current_reg[15]/D (DFFR_E)                     0.000      4.108 f
  data arrival time                                                 4.108

  clock clk (rise edge)                                 10.000     10.000
  clock network delay (ideal)                            1.000     11.000
  clock uncertainty                                     -0.700     10.300
  product_current_reg[15]/CLK (DFFR_E)                   0.000     10.300 r
  library setup time                                    -0.237     10.063
  data required time                                               10.063
  --------------------------------------------------------------------------
  data required time                                               10.063
  data arrival time                                                -4.108
  --------------------------------------------------------------------------
  slack (MET)                                                       5.955


  Startpoint: multiplicand_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: product_current_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mult_booth         500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  mult_booth_DW01_sub_0
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  multiplicand_reg[0]/CLK (DFFR_E)                       0.000      1.000 r
  multiplicand_reg[0]/Q (DFFR_E)                         0.305      1.305 r
  sub_83/B[0] (mult_booth_DW01_sub_0)                    0.000      1.305 r
  sub_83/U12/Z (INVERT_H)                                0.049      1.354 f
  sub_83/U10/Z (OR2_H)                                   0.088      1.441 f
  sub_83/U9/Z (BUFFER_F)                                 0.071      1.513 f
  sub_83/U7/Z (INVERT_D)                                 0.057      1.570 r
  sub_83/U8/Z (INVERT_E)                                 0.051      1.621 f
  sub_83/U2_1/COUT (ADDF_B)                              0.349      1.970 f
  sub_83/U2_2/COUT (ADDF_B)                              0.396      2.366 f
  sub_83/U2_3/COUT (ADDF_B)                              0.396      2.762 f
  sub_83/U2_4/COUT (ADDF_B)                              0.396      3.157 f
  sub_83/U2_5/COUT (ADDF_B)                              0.396      3.553 f
  sub_83/U2_6/COUT (ADDF_B)                              0.397      3.950 f
  sub_83/U13/Z (XOR2_C)                                  0.162      4.112 r
  sub_83/DIFF[7] (mult_booth_DW01_sub_0)                 0.000      4.112 r
  U166/Z (NAND2_E)                                       0.048      4.161 f
  U205/Z (NAND2_D)                                       0.066      4.227 r
  product_current_reg[15]/D (DFFR_E)                     0.000      4.227 r
  data arrival time                                                 4.227

  clock clk (rise edge)                                 10.000     10.000
  clock network delay (ideal)                            1.000     11.000
  clock uncertainty                                     -0.700     10.300
  product_current_reg[15]/CLK (DFFR_E)                   0.000     10.300 r
  library setup time                                    -0.106     10.194
  data required time                                               10.194
  --------------------------------------------------------------------------
  data required time                                               10.194
  data arrival time                                                -4.227
  --------------------------------------------------------------------------
  slack (MET)                                                       5.967


  Startpoint: multiplicand_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: product_current_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mult_booth         500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  mult_booth_DW01_sub_0
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  multiplicand_reg[0]/CLK (DFFR_E)                       0.000      1.000 r
  multiplicand_reg[0]/Q (DFFR_E)                         0.305      1.305 r
  sub_83/B[0] (mult_booth_DW01_sub_0)                    0.000      1.305 r
  sub_83/U12/Z (INVERT_H)                                0.049      1.354 f
  sub_83/U10/Z (OR2_H)                                   0.088      1.441 f
  sub_83/U9/Z (BUFFER_F)                                 0.071      1.513 f
  sub_83/U7/Z (INVERT_D)                                 0.057      1.570 r
  sub_83/U8/Z (INVERT_E)                                 0.051      1.621 f
  sub_83/U2_1/COUT (ADDF_B)                              0.349      1.970 f
  sub_83/U2_2/COUT (ADDF_B)                              0.396      2.366 f
  sub_83/U2_3/COUT (ADDF_B)                              0.396      2.762 f
  sub_83/U2_4/COUT (ADDF_B)                              0.396      3.157 f
  sub_83/U2_5/COUT (ADDF_B)                              0.396      3.553 f
  sub_83/U2_6/SUM (ADDF_B)                               0.473      4.026 r
  sub_83/DIFF[6] (mult_booth_DW01_sub_0)                 0.000      4.026 r
  U140/Z (AO2222_F)                                      0.193      4.218 r
  product_current_reg[14]/D (DFFR_E)                     0.000      4.218 r
  data arrival time                                                 4.218

  clock clk (rise edge)                                 10.000     10.000
  clock network delay (ideal)                            1.000     11.000
  clock uncertainty                                     -0.700     10.300
  product_current_reg[14]/CLK (DFFR_E)                   0.000     10.300 r
  library setup time                                    -0.110     10.190
  data required time                                               10.190
  --------------------------------------------------------------------------
  data required time                                               10.190
  data arrival time                                                -4.218
  --------------------------------------------------------------------------
  slack (MET)                                                       5.972


  Startpoint: multiplicand_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: product_current_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mult_booth         500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  mult_booth_DW01_sub_0
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  multiplicand_reg[0]/CLK (DFFR_E)                       0.000      1.000 r
  multiplicand_reg[0]/Q (DFFR_E)                         0.305      1.305 r
  sub_83/B[0] (mult_booth_DW01_sub_0)                    0.000      1.305 r
  sub_83/U12/Z (INVERT_H)                                0.049      1.354 f
  sub_83/U10/Z (OR2_H)                                   0.088      1.441 f
  sub_83/U9/Z (BUFFER_F)                                 0.071      1.513 f
  sub_83/U7/Z (INVERT_D)                                 0.057      1.570 r
  sub_83/U8/Z (INVERT_E)                                 0.051      1.621 f
  sub_83/U2_1/COUT (ADDF_B)                              0.349      1.970 f
  sub_83/U2_2/COUT (ADDF_B)                              0.396      2.366 f
  sub_83/U2_3/COUT (ADDF_B)                              0.396      2.762 f
  sub_83/U2_4/COUT (ADDF_B)                              0.396      3.157 f
  sub_83/U2_5/COUT (ADDF_B)                              0.396      3.553 f
  sub_83/U2_6/SUM (ADDF_B)                               0.341      3.894 f
  sub_83/DIFF[6] (mult_booth_DW01_sub_0)                 0.000      3.894 f
  U140/Z (AO2222_F)                                      0.161      4.054 f
  product_current_reg[14]/D (DFFR_E)                     0.000      4.054 f
  data arrival time                                                 4.054

  clock clk (rise edge)                                 10.000     10.000
  clock network delay (ideal)                            1.000     11.000
  clock uncertainty                                     -0.700     10.300
  product_current_reg[14]/CLK (DFFR_E)                   0.000     10.300 r
  library setup time                                    -0.236     10.064
  data required time                                               10.064
  --------------------------------------------------------------------------
  data required time                                               10.064
  data arrival time                                                -4.054
  --------------------------------------------------------------------------
  slack (MET)                                                       6.009


  Startpoint: c_reg[4] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c[4] (output port clocked by v_clk)
  Path Group: v_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mult_booth         500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             1.000      1.000
  c_reg[4]/CLK (DFFR_E)                   0.000      1.000 r
  c_reg[4]/Q (DFFR_E)                     0.319      1.319 r
  U226/Z (INVERT_J)                       0.054      1.374 f
  U227/Z (INVERT_O)                       0.055      1.428 r
  c[4] (out)                              0.002      1.431 r
  data arrival time                                  1.431

  clock v_clk (rise edge)                10.000     10.000
  clock network delay (ideal)             0.000     10.000
  output external delay                  -0.500      9.500
  data required time                                 9.500
  -----------------------------------------------------------
  data required time                                 9.500
  data arrival time                                 -1.431
  -----------------------------------------------------------
  slack (MET)                                        8.069


  Startpoint: c_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c[3] (output port clocked by v_clk)
  Path Group: v_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mult_booth         500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             1.000      1.000
  c_reg[3]/CLK (DFFR_E)                   0.000      1.000 r
  c_reg[3]/Q (DFFR_E)                     0.319      1.319 r
  U224/Z (INVERT_J)                       0.054      1.374 f
  U225/Z (INVERT_O)                       0.055      1.428 r
  c[3] (out)                              0.002      1.431 r
  data arrival time                                  1.431

  clock v_clk (rise edge)                10.000     10.000
  clock network delay (ideal)             0.000     10.000
  output external delay                  -0.500      9.500
  data required time                                 9.500
  -----------------------------------------------------------
  data required time                                 9.500
  data arrival time                                 -1.431
  -----------------------------------------------------------
  slack (MET)                                        8.069


  Startpoint: c_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c[2] (output port clocked by v_clk)
  Path Group: v_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mult_booth         500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             1.000      1.000
  c_reg[2]/CLK (DFFR_E)                   0.000      1.000 r
  c_reg[2]/Q (DFFR_E)                     0.319      1.319 r
  U222/Z (INVERT_J)                       0.054      1.374 f
  U223/Z (INVERT_O)                       0.055      1.428 r
  c[2] (out)                              0.002      1.431 r
  data arrival time                                  1.431

  clock v_clk (rise edge)                10.000     10.000
  clock network delay (ideal)             0.000     10.000
  output external delay                  -0.500      9.500
  data required time                                 9.500
  -----------------------------------------------------------
  data required time                                 9.500
  data arrival time                                 -1.431
  -----------------------------------------------------------
  slack (MET)                                        8.069


  Startpoint: c_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c[1] (output port clocked by v_clk)
  Path Group: v_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mult_booth         500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             1.000      1.000
  c_reg[1]/CLK (DFFR_E)                   0.000      1.000 r
  c_reg[1]/Q (DFFR_E)                     0.319      1.319 r
  U220/Z (INVERT_J)                       0.054      1.374 f
  U221/Z (INVERT_O)                       0.055      1.428 r
  c[1] (out)                              0.002      1.431 r
  data arrival time                                  1.431

  clock v_clk (rise edge)                10.000     10.000
  clock network delay (ideal)             0.000     10.000
  output external delay                  -0.500      9.500
  data required time                                 9.500
  -----------------------------------------------------------
  data required time                                 9.500
  data arrival time                                 -1.431
  -----------------------------------------------------------
  slack (MET)                                        8.069


  Startpoint: c_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c[0] (output port clocked by v_clk)
  Path Group: v_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mult_booth         500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             1.000      1.000
  c_reg[0]/CLK (DFFR_E)                   0.000      1.000 r
  c_reg[0]/Q (DFFR_E)                     0.319      1.319 r
  U218/Z (INVERT_J)                       0.054      1.374 f
  U219/Z (INVERT_O)                       0.055      1.428 r
  c[0] (out)                              0.002      1.431 r
  data arrival time                                  1.431

  clock v_clk (rise edge)                10.000     10.000
  clock network delay (ideal)             0.000     10.000
  output external delay                  -0.500      9.500
  data required time                                 9.500
  -----------------------------------------------------------
  data required time                                 9.500
  data arrival time                                 -1.431
  -----------------------------------------------------------
  slack (MET)                                        8.069


1
