#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Mar 20 20:44:35 2019
# Process ID: 7708
# Current directory: C:/Users/Thyolo/Desktop/2019/lab1.0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4048 C:\Users\Thyolo\Desktop\2019\lab1.0\lab1.0.xpr
# Log file: C:/Users/Thyolo/Desktop/2019/lab1.0/vivado.log
# Journal file: C:/Users/Thyolo/Desktop/2019/lab1.0\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.xpr
update_compile_order -fileset sources_1
import_files -norecurse C:/Users/Thyolo/Desktop/2019/REG-file/REG-file.srcs/sources_1/new/REG-file.v
update_compile_order -fileset sources_1
close [ open C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v w ]
add_files C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TOP [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
set_property is_global_include true [get_files  C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/imports/new/REG-file.v]
update_compile_order -fileset sources_1
set_property is_global_include false [get_files  C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/imports/new/REG-file.v]
update_compile_order -fileset sources_1
launch_simulation
source Test.tcl
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
close_sim
launch_simulation
source Test.tcl
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/FIB_test.v w ]
add_files -fileset sim_1 C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/FIB_test.v
launch_simulation
source Test.tcl
close_sim
set_property top FIB_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
launch_simulation
launch_simulation
source FIB_test.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
source FIB_test.tcl
close_sim
