Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Aug 12 11:17:32 2024
| Host         : Arif running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file t15_dds_v2_timing_summary_routed.rpt -pb t15_dds_v2_timing_summary_routed.pb -rpx t15_dds_v2_timing_summary_routed.rpx -warn_on_violation
| Design       : t15_dds_v2
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (0)
6. checking no_output_delay (64)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (64)
--------------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   72          inf        0.000                      0                   72           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Sinwave/dout_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            Sin_val[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.262ns  (logic 4.597ns (63.308%)  route 2.664ns (36.692%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1                     0.000     0.000 r  Sinwave/dout_reg_3/CLKARDCLK
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.080     2.080 r  Sinwave/dout_reg_3/DOADO[6]
                         net (fo=1, routed)           2.664     4.744    Sin_val_OBUF[30]
    C21                  OBUF (Prop_obuf_I_O)         2.517     7.262 r  Sin_val_OBUF[30]_inst/O
                         net (fo=0)                   0.000     7.262    Sin_val[30]
    C21                                                               r  Sin_val[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sinwave/dout_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            Sin_val[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.149ns  (logic 4.604ns (64.401%)  route 2.545ns (35.599%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1                     0.000     0.000 r  Sinwave/dout_reg_3/CLKARDCLK
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.080     2.080 r  Sinwave/dout_reg_3/DOADO[4]
                         net (fo=1, routed)           2.545     4.625    Sin_val_OBUF[28]
    D23                  OBUF (Prop_obuf_I_O)         2.524     7.149 r  Sin_val_OBUF[28]_inst/O
                         net (fo=0)                   0.000     7.149    Sin_val[28]
    D23                                                               r  Sin_val[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sinwave/dout_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            Sin_val[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.137ns  (logic 4.592ns (64.344%)  route 2.545ns (35.656%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1                     0.000     0.000 r  Sinwave/dout_reg_3/CLKARDCLK
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.080     2.080 r  Sinwave/dout_reg_3/DOADO[7]
                         net (fo=1, routed)           2.545     4.625    Sin_val_OBUF[31]
    E22                  OBUF (Prop_obuf_I_O)         2.512     7.137 r  Sin_val_OBUF[31]_inst/O
                         net (fo=0)                   0.000     7.137    Sin_val[31]
    E22                                                               r  Sin_val[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sinwave/dout_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            Sin_val[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.117ns  (logic 4.588ns (64.465%)  route 2.529ns (35.535%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1                     0.000     0.000 r  Sinwave/dout_reg_2/CLKARDCLK
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.080     2.080 r  Sinwave/dout_reg_2/DOADO[6]
                         net (fo=1, routed)           2.529     4.609    Sin_val_OBUF[22]
    G24                  OBUF (Prop_obuf_I_O)         2.508     7.117 r  Sin_val_OBUF[22]_inst/O
                         net (fo=0)                   0.000     7.117    Sin_val[22]
    G24                                                               r  Sin_val[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sinwave/dout_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            Cos_val[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.079ns  (logic 4.524ns (63.912%)  route 2.555ns (36.088%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1                     0.000     0.000 r  Sinwave/dout_reg_1/CLKBWRCLK
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     2.080 r  Sinwave/dout_reg_1/DOBDO[1]
                         net (fo=1, routed)           2.555     4.635    Cos_val_OBUF[9]
    N17                  OBUF (Prop_obuf_I_O)         2.444     7.079 r  Cos_val_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.079    Cos_val[9]
    N17                                                               r  Cos_val[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sinwave/dout_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            Sin_val[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.039ns  (logic 4.609ns (65.482%)  route 2.430ns (34.518%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1                     0.000     0.000 r  Sinwave/dout_reg_3/CLKARDCLK
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.080     2.080 r  Sinwave/dout_reg_3/DOADO[5]
                         net (fo=1, routed)           2.430     4.510    Sin_val_OBUF[29]
    B21                  OBUF (Prop_obuf_I_O)         2.529     7.039 r  Sin_val_OBUF[29]_inst/O
                         net (fo=0)                   0.000     7.039    Sin_val[29]
    B21                                                               r  Sin_val[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sinwave/dout_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            Sin_val[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.024ns  (logic 4.612ns (65.660%)  route 2.412ns (34.340%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1                     0.000     0.000 r  Sinwave/dout_reg_2/CLKARDCLK
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.080     2.080 r  Sinwave/dout_reg_2/DOADO[4]
                         net (fo=1, routed)           2.412     4.492    Sin_val_OBUF[20]
    E25                  OBUF (Prop_obuf_I_O)         2.532     7.024 r  Sin_val_OBUF[20]_inst/O
                         net (fo=0)                   0.000     7.024    Sin_val[20]
    E25                                                               r  Sin_val[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sinwave/dout_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            Sin_val[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.015ns  (logic 4.585ns (65.361%)  route 2.430ns (34.639%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1                     0.000     0.000 r  Sinwave/dout_reg_3/CLKARDCLK
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.080     2.080 r  Sinwave/dout_reg_3/DOADO[2]
                         net (fo=1, routed)           2.430     4.510    Sin_val_OBUF[26]
    F22                  OBUF (Prop_obuf_I_O)         2.505     7.015 r  Sin_val_OBUF[26]_inst/O
                         net (fo=0)                   0.000     7.015    Sin_val[26]
    F22                                                               r  Sin_val[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sinwave/dout_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            Sin_val[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.998ns  (logic 4.591ns (65.598%)  route 2.407ns (34.402%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1                     0.000     0.000 r  Sinwave/dout_reg_2/CLKARDCLK
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.080     2.080 r  Sinwave/dout_reg_2/DOADO[1]
                         net (fo=1, routed)           2.407     4.487    Sin_val_OBUF[17]
    G26                  OBUF (Prop_obuf_I_O)         2.511     6.998 r  Sin_val_OBUF[17]_inst/O
                         net (fo=0)                   0.000     6.998    Sin_val[17]
    G26                                                               r  Sin_val[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sinwave/dout_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            Sin_val[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.996ns  (logic 4.584ns (65.525%)  route 2.412ns (34.475%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1                     0.000     0.000 r  Sinwave/dout_reg_2/CLKARDCLK
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.080     2.080 r  Sinwave/dout_reg_2/DOADO[7]
                         net (fo=1, routed)           2.412     4.492    Sin_val_OBUF[23]
    F23                  OBUF (Prop_obuf_I_O)         2.504     6.996 r  Sin_val_OBUF[23]_inst/O
                         net (fo=0)                   0.000     6.996    Sin_val[23]
    F23                                                               r  Sin_val[23] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Sinwave/Sinwave/dout_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE)
  Destination:            Sinwave/dout_reg_3/ENARDEN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.118ns (35.406%)  route 0.215ns (64.594%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDCE                         0.000     0.000 r  Sinwave/Sinwave/dout_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
    SLICE_X8Y40          FDCE (Prop_fdce_C_Q)         0.118     0.118 r  Sinwave/Sinwave/dout_reg_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=8, routed)           0.215     0.333    Sinwave/Sinwave/dout_reg_0_cooolgate_en_sig_1
    RAMB36_X0Y8          RAMB36E1                                     r  Sinwave/dout_reg_3/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sinwave/Sinwave/dout_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE)
  Destination:            Sinwave/dout_reg_3/ENBWREN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.118ns (35.406%)  route 0.215ns (64.594%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDCE                         0.000     0.000 r  Sinwave/Sinwave/dout_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
    SLICE_X8Y40          FDCE (Prop_fdce_C_Q)         0.118     0.118 r  Sinwave/Sinwave/dout_reg_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=8, routed)           0.215     0.333    Sinwave/Sinwave/dout_reg_0_cooolgate_en_sig_1
    RAMB36_X0Y8          RAMB36E1                                     r  Sinwave/dout_reg_3/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sinwave/Sinwave/dout_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE)
  Destination:            Sinwave/dout_reg_2/ENARDEN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.118ns (35.327%)  route 0.216ns (64.673%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDCE                         0.000     0.000 r  Sinwave/Sinwave/dout_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
    SLICE_X8Y40          FDCE (Prop_fdce_C_Q)         0.118     0.118 r  Sinwave/Sinwave/dout_reg_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=8, routed)           0.216     0.334    Sinwave/Sinwave/dout_reg_0_cooolgate_en_sig_1
    RAMB36_X0Y7          RAMB36E1                                     r  Sinwave/dout_reg_2/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sinwave/Sinwave/dout_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE)
  Destination:            Sinwave/dout_reg_2/ENBWREN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.118ns (29.687%)  route 0.279ns (70.313%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDCE                         0.000     0.000 r  Sinwave/Sinwave/dout_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
    SLICE_X8Y40          FDCE (Prop_fdce_C_Q)         0.118     0.118 r  Sinwave/Sinwave/dout_reg_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=8, routed)           0.279     0.397    Sinwave/Sinwave/dout_reg_0_cooolgate_en_sig_1
    RAMB36_X0Y7          RAMB36E1                                     r  Sinwave/dout_reg_2/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sinwave/Sinwave/dout_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE)
  Destination:            Sinwave/dout_reg_1/ENARDEN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.118ns (29.351%)  route 0.284ns (70.649%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDCE                         0.000     0.000 r  Sinwave/Sinwave/dout_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
    SLICE_X8Y40          FDCE (Prop_fdce_C_Q)         0.118     0.118 r  Sinwave/Sinwave/dout_reg_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=8, routed)           0.284     0.402    Sinwave/Sinwave/dout_reg_0_cooolgate_en_sig_1
    RAMB36_X0Y9          RAMB36E1                                     r  Sinwave/dout_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sinwave/Sinwave/dout_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE)
  Destination:            Sinwave/dout_reg_1/ENBWREN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.118ns (29.351%)  route 0.284ns (70.649%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDCE                         0.000     0.000 r  Sinwave/Sinwave/dout_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
    SLICE_X8Y40          FDCE (Prop_fdce_C_Q)         0.118     0.118 r  Sinwave/Sinwave/dout_reg_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=8, routed)           0.284     0.402    Sinwave/Sinwave/dout_reg_0_cooolgate_en_sig_1
    RAMB36_X0Y9          RAMB36E1                                     r  Sinwave/dout_reg_1/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sinwave/Sinwave/dout_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE)
  Destination:            Sinwave/dout_reg_0/ENBWREN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.530ns  (logic 0.118ns (22.260%)  route 0.412ns (77.740%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDCE                         0.000     0.000 r  Sinwave/Sinwave/dout_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
    SLICE_X8Y40          FDCE (Prop_fdce_C_Q)         0.118     0.118 r  Sinwave/Sinwave/dout_reg_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=8, routed)           0.412     0.530    Sinwave/Sinwave/dout_reg_0_cooolgate_en_sig_1
    RAMB36_X0Y6          RAMB36E1                                     r  Sinwave/dout_reg_0/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sinwave/Sinwave/dout_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE)
  Destination:            Sinwave/dout_reg_0/ENARDEN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.118ns (19.880%)  route 0.476ns (80.120%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDCE                         0.000     0.000 r  Sinwave/Sinwave/dout_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
    SLICE_X8Y40          FDCE (Prop_fdce_C_Q)         0.118     0.118 r  Sinwave/Sinwave/dout_reg_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=8, routed)           0.476     0.594    Sinwave/Sinwave/dout_reg_0_cooolgate_en_sig_1
    RAMB36_X0Y6          RAMB36E1                                     r  Sinwave/dout_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sinwave/dout_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            Cos_val[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.476ns  (logic 1.895ns (76.516%)  route 0.582ns (23.484%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1                     0.000     0.000 r  Sinwave/dout_reg_3/CLKBWRCLK
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.585     0.585 r  Sinwave/dout_reg_3/DOBDO[7]
                         net (fo=1, routed)           0.582     1.167    Cos_val_OBUF[31]
    P19                  OBUF (Prop_obuf_I_O)         1.310     2.476 r  Cos_val_OBUF[31]_inst/O
                         net (fo=0)                   0.000     2.476    Cos_val[31]
    P19                                                               r  Cos_val[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sinwave/dout_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            Cos_val[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.479ns  (logic 1.897ns (76.540%)  route 0.582ns (23.460%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1                     0.000     0.000 r  Sinwave/dout_reg_3/CLKBWRCLK
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.585     0.585 r  Sinwave/dout_reg_3/DOBDO[4]
                         net (fo=1, routed)           0.582     1.167    Cos_val_OBUF[28]
    M22                  OBUF (Prop_obuf_I_O)         1.312     2.479 r  Cos_val_OBUF[28]_inst/O
                         net (fo=0)                   0.000     2.479    Cos_val[28]
    M22                                                               r  Cos_val[28] (OUT)
  -------------------------------------------------------------------    -------------------





