/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [11:0] _02_;
  reg [6:0] _03_;
  wire [2:0] _04_;
  wire [5:0] _05_;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_13z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [15:0] celloutsig_0_18z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [21:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [44:0] celloutsig_0_23z;
  wire [6:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [14:0] celloutsig_0_2z;
  wire [11:0] celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [3:0] celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire [18:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [4:0] celloutsig_0_46z;
  wire [2:0] celloutsig_0_47z;
  wire [10:0] celloutsig_0_4z;
  wire [24:0] celloutsig_0_51z;
  wire [13:0] celloutsig_0_52z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [20:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_11z;
  wire [13:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~celloutsig_0_4z[7];
  assign celloutsig_0_8z = ~celloutsig_0_2z[0];
  assign celloutsig_0_32z = ~celloutsig_0_13z[3];
  assign celloutsig_1_1z = ~((in_data[176] | celloutsig_1_0z[1]) & celloutsig_1_0z[6]);
  assign celloutsig_1_4z = ~((celloutsig_1_3z | in_data[109]) & celloutsig_1_2z);
  assign celloutsig_0_10z = ~((_00_ | _00_) & celloutsig_0_2z[10]);
  assign celloutsig_0_29z = ~((celloutsig_0_13z[2] | celloutsig_0_25z[6]) & celloutsig_0_3z[8]);
  assign celloutsig_0_40z = celloutsig_0_30z[9] ^ celloutsig_0_2z[0];
  assign celloutsig_0_42z = celloutsig_0_29z ^ celloutsig_0_27z;
  assign celloutsig_1_2z = celloutsig_1_1z ^ in_data[159];
  assign celloutsig_0_17z = celloutsig_0_4z[1] ^ celloutsig_0_13z[3];
  assign celloutsig_0_20z = celloutsig_0_2z[1] ^ celloutsig_0_18z[7];
  assign celloutsig_0_22z = celloutsig_0_10z ^ celloutsig_0_17z;
  reg [2:0] _19_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _19_ <= 3'h0;
    else _19_ <= in_data[84:82];
  assign { _04_[2:1], _00_ } = _19_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _02_ <= 12'h000;
    else _02_ <= { in_data[136:134], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[128])
    if (clkin_data[128]) _03_ <= 7'h00;
    else _03_ <= { celloutsig_1_12z[3:1], celloutsig_1_9z, celloutsig_1_1z };
  reg [5:0] _22_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _22_ <= 6'h00;
    else _22_ <= celloutsig_0_4z[5:0];
  assign { _01_, _05_[4:0] } = _22_;
  assign celloutsig_0_35z = { in_data[30:28], celloutsig_0_8z } % { 1'h1, celloutsig_0_13z[2:0] };
  assign celloutsig_0_46z = { _01_, _05_[4:1] } % { 1'h1, celloutsig_0_8z, celloutsig_0_31z };
  assign celloutsig_1_19z = { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z } % { 1'h1, in_data[176:174], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_30z = { celloutsig_0_16z[4:0], celloutsig_0_25z } % { 1'h1, celloutsig_0_21z[10:2], celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_51z = { celloutsig_0_21z[16:7], celloutsig_0_20z, celloutsig_0_35z, celloutsig_0_1z, celloutsig_0_46z } % { 1'h1, celloutsig_0_18z[14:3], celloutsig_0_13z, celloutsig_0_40z, celloutsig_0_8z, _01_, _05_[4:0] };
  assign celloutsig_1_12z = { celloutsig_1_11z[3:2], _02_ } % { 1'h1, celloutsig_1_11z, celloutsig_1_0z };
  assign celloutsig_0_16z = celloutsig_0_3z[7:2] % { 1'h1, celloutsig_0_1z };
  assign celloutsig_0_25z = celloutsig_0_5z % { 1'h1, celloutsig_0_2z[9:5], celloutsig_0_17z };
  assign celloutsig_0_47z = celloutsig_0_31z * { celloutsig_0_9z[4], celloutsig_0_10z, celloutsig_0_2z[0] };
  assign celloutsig_0_52z = { in_data[83:79], celloutsig_0_47z, celloutsig_0_29z, celloutsig_0_42z, celloutsig_0_2z[0], celloutsig_0_38z, celloutsig_0_20z, celloutsig_0_8z } * celloutsig_0_51z[18:5];
  assign celloutsig_1_5z = { in_data[141:139], celloutsig_1_1z } * { celloutsig_1_0z[3], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_5z = celloutsig_0_2z[10:4] * in_data[16:10];
  assign celloutsig_1_11z = in_data[142:137] * _02_[5:0];
  assign celloutsig_0_38z = & { celloutsig_0_32z, celloutsig_0_23z[28:27] };
  assign celloutsig_1_3z = & celloutsig_1_0z;
  assign celloutsig_0_27z = & celloutsig_0_25z[6:2];
  assign celloutsig_0_3z = in_data[46:28] >> in_data[76:58];
  assign celloutsig_0_4z = celloutsig_0_2z[12:2] >> celloutsig_0_3z[10:0];
  assign celloutsig_1_18z = _02_[5:3] >> _03_[6:4];
  assign celloutsig_0_13z = celloutsig_0_1z[4:1] >> celloutsig_0_1z[3:0];
  assign celloutsig_0_1z = { in_data[85:84], _04_[2:1], _00_ } >> { _04_[1], _00_, _04_[2:1], _00_ };
  assign celloutsig_0_21z = { _05_[2:1], celloutsig_0_16z, celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_17z } >> { in_data[23], celloutsig_0_18z, celloutsig_0_9z };
  assign celloutsig_0_23z = { celloutsig_0_2z[3:2], celloutsig_0_7z, celloutsig_0_21z } >> { in_data[33:15], celloutsig_0_21z, celloutsig_0_22z, _04_[2:1], _00_ };
  assign celloutsig_0_2z = { in_data[39:28], _04_[2:1], _00_ } >> { in_data[62:53], celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[112:106] - in_data[119:113];
  assign celloutsig_1_9z = in_data[181:179] - { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_7z = { _04_[1], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z } - { celloutsig_0_1z[3:0], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_9z = celloutsig_0_4z[6:2] - celloutsig_0_4z[4:0];
  assign celloutsig_0_18z = { in_data[93:79], celloutsig_0_10z } - { in_data[52:45], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_16z };
  assign celloutsig_0_31z = celloutsig_0_7z[4:2] - { celloutsig_0_13z[3], celloutsig_0_6z, celloutsig_0_27z };
  assign _04_[0] = _00_;
  assign _05_[5] = _01_;
  assign { out_data[130:128], out_data[107:96], out_data[56:32], out_data[13:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
