Printing architecture... 

*************************************************
Layout: 'auto' Type: auto Aspect_Ratio: 1.000000
*************************************************

*************************************************
Device Info:
	Sizing: R_minW_nmos 8.926000e+03 R_minW_pmos 1.606700e+04
	Area: grid_logic_tile_area 0.000000e+00
	Channel Width Distribution:
		x: type uniform peak 1.000000e+00
		y: type uniform peak 1.000000e+00
	Switch Block: type wilton fs 3
	Input Connect Block Switch Name: ipin_cblock
*************************************************

*************************************************
Switch List:
	Switch[1]: name 0 type mux
				R 5.510000e+02 Cin 7.700000e-16 Cout 4.000000e-15
				#Tdel values 1 buf_size 2.764590e+01 mux_trans_size 2.630740e+00
				power_buffer_size auto
	Switch[2]: name ipin_cblock type mux
				R 2.231500e+03 Cin 1.470000e-15 Cout 0.000000e+00
				#Tdel values 1 buf_size 0.000000e+00 mux_trans_size 1.222260e+00
				power_buffer_size auto
*************************************************

*************************************************
Segment List:
	Segment[1]: frequency 8000 length 4 R_metal 1.010000e+02 C_metal 2.250000e-14
				type unidir mux_name 0
				cb 1 1 1 1 
				sb 1 1 1 1 1 
*************************************************

*************************************************
Direct List:
	Direct[1]: name adder_carry from_pin clb.cout to_pin clb.cin
				 x_offset 0 y_offset -1 z_offset 0
*************************************************

*************************************************
Power:
*************************************************

*************************************************
Clock:
*************************************************

*************************************************
Printing user models 
Model: "adder"
	Input Ports: "cin" "1" min_size="0"
	Input Ports: "b" "1" min_size="0"
	Input Ports: "a" "1" min_size="0"
	Output Ports: "sumout" "1" min_size="0"
	Output Ports: "cout" "1" min_size="0"
	pb_type 0: "adder"
Model: "dual_port_ram"
	Input Ports: "clk" "1" min_size="0"
	Input Ports: "data2" "1" min_size="0"
	Input Ports: "data1" "1" min_size="0"
	Input Ports: "addr2" "15" min_size="0"
	Input Ports: "addr1" "15" min_size="0"
	Input Ports: "we2" "1" min_size="0"
	Input Ports: "we1" "1" min_size="0"
	Output Ports: "out2" "1" min_size="0"
	Output Ports: "out1" "1" min_size="0"
	pb_type 0: "memory_slice"
	pb_type 1: "memory_slice"
	pb_type 2: "memory_slice"
	pb_type 3: "memory_slice"
	pb_type 4: "memory_slice"
	pb_type 5: "memory_slice"
Model: "single_port_ram"
	Input Ports: "clk" "1" min_size="0"
	Input Ports: "data" "1" min_size="0"
	Input Ports: "addr" "15" min_size="0"
	Input Ports: "we" "1" min_size="0"
	Output Ports: "out" "1" min_size="0"
	pb_type 0: "memory_slice"
	pb_type 1: "memory_slice"
	pb_type 2: "memory_slice"
	pb_type 3: "memory_slice"
	pb_type 4: "memory_slice"
	pb_type 5: "memory_slice"
	pb_type 6: "memory_slice"
Model: "multiply"
	Input Ports: "b" "36" min_size="0"
	Input Ports: "a" "36" min_size="0"
	Output Ports: "out" "72" min_size="0"
	pb_type 0: "mult_36x36"
	pb_type 1: "mult_18x18"
	pb_type 2: "mult_9x9"
Printing library models 
Model: ".input"
	Output Ports: "inpad" "1" min_size="1"
	pb_type 0: "inpad"
Model: ".output"
	Input Ports: "outpad" "1" min_size="1"
	pb_type 0: "outpad"
Model: ".latch"
	Input Ports: "D" "1" min_size="1"
	Input Ports: "clk" "1" min_size="1"
	Output Ports: "Q" "1" min_size="1"
	pb_type 0: "ff"
	pb_type 1: "ff"
	pb_type 2: "ff"
Model: ".names"
	Input Ports: "in" "6" min_size="1"
	Output Ports: "out" "1" min_size="1"
	pb_type 0: "lut"
	pb_type 1: "lut"
	pb_type 2: "lut"
*************************************************

*************************************************
Type: "EMPTY"
	capacity: 0
	width: 1
	height: 1
	num_drivers: 0
	num_receivers: 0
	index: 0

Type: "io"
	capacity: 8
	width: 1
	height: 1
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: unnamed_segment_0 pins: 0
fc_value_type: FRACTIONAL fc_value: 0.100000 segment: unnamed_segment_0 pins: 1
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: unnamed_segment_0 pins: 2
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: unnamed_segment_0 pins: 3
fc_value_type: FRACTIONAL fc_value: 0.100000 segment: unnamed_segment_0 pins: 4
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: unnamed_segment_0 pins: 5
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: unnamed_segment_0 pins: 6
fc_value_type: FRACTIONAL fc_value: 0.100000 segment: unnamed_segment_0 pins: 7
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: unnamed_segment_0 pins: 8
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: unnamed_segment_0 pins: 9
fc_value_type: FRACTIONAL fc_value: 0.100000 segment: unnamed_segment_0 pins: 10
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: unnamed_segment_0 pins: 11
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: unnamed_segment_0 pins: 12
fc_value_type: FRACTIONAL fc_value: 0.100000 segment: unnamed_segment_0 pins: 13
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: unnamed_segment_0 pins: 14
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: unnamed_segment_0 pins: 15
fc_value_type: FRACTIONAL fc_value: 0.100000 segment: unnamed_segment_0 pins: 16
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: unnamed_segment_0 pins: 17
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: unnamed_segment_0 pins: 18
fc_value_type: FRACTIONAL fc_value: 0.100000 segment: unnamed_segment_0 pins: 19
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: unnamed_segment_0 pins: 20
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: unnamed_segment_0 pins: 21
fc_value_type: FRACTIONAL fc_value: 0.100000 segment: unnamed_segment_0 pins: 22
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: unnamed_segment_0 pins: 23
	num_drivers: 8
	num_receivers: 8
	index: 1

Equivalent Site: io

Type: "clb"
	capacity: 1
	width: 1
	height: 1
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: unnamed_segment_0 pins: 0 1 2 3 4 5 6 7 8 9 10 11 12
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: unnamed_segment_0 pins: 13 14 15 16 17 18 19 20 21 22 23 24 25
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: unnamed_segment_0 pins: 26 27 28 29 30 31 32 33 34 35 36 37 38
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: unnamed_segment_0 pins: 39 40 41 42 43 44 45 46 47 48 49 50 51
fc_value_type: FRACTIONAL fc_value: 0.000000 segment: unnamed_segment_0 pins: 52
fc_value_type: FRACTIONAL fc_value: 0.100000 segment: unnamed_segment_0 pins: 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72
fc_value_type: FRACTIONAL fc_value: 0.000000 segment: unnamed_segment_0 pins: 73
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: unnamed_segment_0 pins: 74
	num_drivers: 21
	num_receivers: 53
	index: 2

Equivalent Site: clb

Type: "mult_36"
	capacity: 1
	width: 1
	height: 4
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: unnamed_segment_0 pins: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: unnamed_segment_0 pins: 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71
fc_value_type: FRACTIONAL fc_value: 0.100000 segment: unnamed_segment_0 pins: 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143
	num_drivers: 72
	num_receivers: 72
	index: 3

Equivalent Site: mult_36

Type: "memory"
	capacity: 1
	width: 1
	height: 6
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: unnamed_segment_0 pins: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: unnamed_segment_0 pins: 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: unnamed_segment_0 pins: 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: unnamed_segment_0 pins: 94
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: unnamed_segment_0 pins: 95
fc_value_type: FRACTIONAL fc_value: 0.100000 segment: unnamed_segment_0 pins: 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: unnamed_segment_0 pins: 160
	num_drivers: 64
	num_receivers: 96
	index: 4

Equivalent Site: memory

*************************************************

*************************************************

		pb_type name: io
			blif_model: (null)
			class_type: 0
			num_modes: 2
			num_ports: 3
			port outpad type 0 num_pins 1
			port inpad type 1 num_pins 1
			port clock type 0 num_pins 1
			mode inpad:
				pb_type name: inpad
					blif_model: .input
					class_type: 0
					num_modes: 0
					num_ports: 1
					port inpad type 1 num_pins 1
				interconnect 2 inpad.inpad io.inpad
					annotation inpad.inpad io.inpad 1: 4.243e-11
			mode outpad:
				pb_type name: outpad
					blif_model: .output
					class_type: 0
					num_modes: 0
					num_ports: 1
					port outpad type 0 num_pins 1
				interconnect 2 io.outpad outpad.outpad
					annotation io.outpad outpad.outpad 1: 1.394e-11
			power method: ignore

		pb_type name: clb
			blif_model: (null)
			class_type: 0
			num_modes: 1
			num_ports: 8
			port I1 type 0 num_pins 13
			port I2 type 0 num_pins 13
			port I3 type 0 num_pins 13
			port I4 type 0 num_pins 13
			port cin type 0 num_pins 1
			port O type 1 num_pins 20
			port cout type 1 num_pins 1
			port clk type 0 num_pins 1
			mode default:
				pb_type name: fle
					blif_model: (null)
					class_type: 0
					num_modes: 2
					num_ports: 5
					port in type 0 num_pins 8
					port cin type 0 num_pins 1
					port out type 1 num_pins 2
					port cout type 1 num_pins 1
					port clk type 0 num_pins 1
					mode n2_lut5:
						pb_type name: lut5inter
							blif_model: (null)
							class_type: 0
							num_modes: 1
							num_ports: 5
							port in type 0 num_pins 8
							port cin type 0 num_pins 1
							port out type 1 num_pins 2
							port cout type 1 num_pins 1
							port clk type 0 num_pins 1
							mode default:
								pb_type name: ble5
									blif_model: (null)
									class_type: 0
									num_modes: 2
									num_ports: 5
									port in type 0 num_pins 5
									port cin type 0 num_pins 1
									port out type 1 num_pins 1
									port cout type 1 num_pins 1
									port clk type 0 num_pins 1
									mode blut5:
										pb_type name: flut5
											blif_model: (null)
											class_type: 0
											num_modes: 1
											num_ports: 3
											port in type 0 num_pins 5
											port out type 1 num_pins 1
											port clk type 0 num_pins 1
											mode default:
												pb_type name: lut5
													blif_model: (null)
													class_type: 1
													num_modes: 2
													num_ports: 2
													port in type 0 num_pins 5
													port out type 1 num_pins 1
													mode wire:
														interconnect 1 lut5.in lut5.out
															annotation lut5.in lut5.out 0: 
                        235e-12
                        235e-12
                        235e-12
                        235e-12
                        235e-12
                      
													mode lut5:
														pb_type name: lut
															blif_model: .names
															class_type: 1
															num_modes: 0
															num_ports: 2
															port in type 0 num_pins 5
															port out type 1 num_pins 1
														interconnect 2 lut5.in lut.in
														interconnect 2 lut.out lut5.out
												pb_type name: ff
													blif_model: .latch
													class_type: 2
													num_modes: 0
													num_ports: 3
													port D type 0 num_pins 1
													port Q type 1 num_pins 1
													port clk type 0 num_pins 1
															annotation clk ff.D (null) 1: 66e-12
															annotation clk ff.Q (null) 1: 124e-12
												interconnect 2 flut5.in lut5.in
												interconnect 2 lut5.out ff.D
													annotation lut5.out ff.D 1: ble5
												interconnect 2 flut5.clk ff.clk
												interconnect 3 ff.Q lut5.out flut5.out
													annotation lut5.out flut5.out 1: 25e-12
													annotation ff.Q flut5.out 1: 45e-12
										interconnect 2 ble5.in flut5.in
										interconnect 2 ble5.clk flut5.clk
										interconnect 2 flut5.out ble5.out
									mode arithmetic:
										pb_type name: arithmetic
											blif_model: (null)
											class_type: 0
											num_modes: 1
											num_ports: 5
											port in type 0 num_pins 4
											port cin type 0 num_pins 1
											port out type 1 num_pins 1
											port cout type 1 num_pins 1
											port clk type 0 num_pins 1
											mode default:
												pb_type name: lut4
													blif_model: (null)
													class_type: 1
													num_modes: 2
													num_ports: 2
													port in type 0 num_pins 4
													port out type 1 num_pins 1
													mode wire:
														interconnect 1 lut4.in lut4.out
															annotation lut4.in lut4.out 0: 
                        195e-12
                        195e-12
                        195e-12
                        195e-12
                      
													mode lut4:
														pb_type name: lut
															blif_model: .names
															class_type: 1
															num_modes: 0
															num_ports: 2
															port in type 0 num_pins 4
															port out type 1 num_pins 1
														interconnect 2 lut4.in lut.in
														interconnect 2 lut.out lut4.out
												pb_type name: adder
													blif_model: .subckt adder
													class_type: 0
													num_modes: 0
													num_ports: 5
													port a type 0 num_pins 1
													port b type 0 num_pins 1
													port cin type 0 num_pins 1
													port cout type 1 num_pins 1
													port sumout type 1 num_pins 1
															annotation (null) adder.a adder.sumout 1: 0.3e-9
															annotation (null) adder.b adder.sumout 1: 0.3e-9
															annotation (null) adder.cin adder.sumout 1: 0.3e-9
															annotation (null) adder.a adder.cout 1: 0.3e-9
															annotation (null) adder.b adder.cout 1: 0.3e-9
															annotation (null) adder.cin adder.cout 1: 0.01e-9
												pb_type name: ff
													blif_model: .latch
													class_type: 2
													num_modes: 0
													num_ports: 3
													port D type 0 num_pins 1
													port Q type 1 num_pins 1
													port clk type 0 num_pins 1
															annotation clk ff.D (null) 1: 66e-12
															annotation clk ff.Q (null) 1: 124e-12
												interconnect 2 arithmetic.clk ff.clk
												interconnect 2 arithmetic.in[3:0] lut4[0:0].in[3:0]
												interconnect 2 arithmetic.in[3:0] lut4[1:1].in[3:0]
												interconnect 2 lut4[0:0].out adder.a
												interconnect 2 lut4[1:1].out adder.b
												interconnect 2 adder.sumout ff.D
													annotation adder.sumout ff.D 1: chain
												interconnect 2 arithmetic.cin adder.cin
													annotation arithmetic.cin adder.cin 1: chain
												interconnect 2 adder.cout arithmetic.cout
													annotation adder.cout arithmetic.cout 1: chain
												interconnect 3 ff.Q adder.sumout arithmetic.out
													annotation adder.sumout arithmetic.out 1: 25e-12
													annotation ff.Q arithmetic.out 1: 45e-12
										interconnect 2 ble5.in[3:0] arithmetic.in
										interconnect 2 ble5.cin arithmetic.cin
											annotation ble5.cin arithmetic.cin 1: chain
										interconnect 2 arithmetic.cout ble5.cout
											annotation arithmetic.cout ble5.cout 1: chain
										interconnect 2 ble5.clk arithmetic.clk
										interconnect 2 arithmetic.out ble5.out
								interconnect 1 lut5inter.clk ble5[1:0].clk
								interconnect 2 lut5inter.in[4:0] ble5[0:0].in
								interconnect 2 lut5inter.in[7:3] ble5[1:1].in
								interconnect 2 ble5[1:0].out lut5inter.out
								interconnect 2 lut5inter.cin ble5[0:0].cin
									annotation lut5inter.cin ble5[0:0].cin 1: chain
								interconnect 2 ble5[1:1].cout lut5inter.cout
									annotation ble5[1:1].cout lut5inter.cout 1: chain
								interconnect 2 ble5[0:0].cout ble5[1:1].cin
									annotation ble5[0:0].cout ble5[1:1].cout 1: chain
						interconnect 2 fle.in lut5inter.in
						interconnect 2 lut5inter.out fle.out
						interconnect 2 fle.clk lut5inter.clk
						interconnect 2 fle.cin lut5inter.cin
							annotation fle.cin lut5inter.cin 1: chain
						interconnect 2 lut5inter.cout fle.cout
							annotation lut5inter.cout fle.cout 1: chain
					mode n1_lut6:
						pb_type name: ble6
							blif_model: (null)
							class_type: 0
							num_modes: 1
							num_ports: 3
							port in type 0 num_pins 6
							port out type 1 num_pins 1
							port clk type 0 num_pins 1
							mode default:
								pb_type name: lut6
									blif_model: (null)
									class_type: 1
									num_modes: 2
									num_ports: 2
									port in type 0 num_pins 6
									port out type 1 num_pins 1
									mode wire:
										interconnect 1 lut6.in lut6.out
											annotation lut6.in lut6.out 0: 
                  261e-12
                  261e-12
                  261e-12
                  261e-12
                  261e-12
                  261e-12
                
									mode lut6:
										pb_type name: lut
											blif_model: .names
											class_type: 1
											num_modes: 0
											num_ports: 2
											port in type 0 num_pins 6
											port out type 1 num_pins 1
										interconnect 2 lut6.in lut.in
										interconnect 2 lut.out lut6.out
								pb_type name: ff
									blif_model: .latch
									class_type: 2
									num_modes: 0
									num_ports: 3
									port D type 0 num_pins 1
									port Q type 1 num_pins 1
									port clk type 0 num_pins 1
											annotation clk ff.D (null) 1: 66e-12
											annotation clk ff.Q (null) 1: 124e-12
								interconnect 2 ble6.in lut6[0:0].in
								interconnect 2 lut6.out ff.D
									annotation lut6.out ff.D 1: ble6
								interconnect 2 ble6.clk ff.clk
								interconnect 3 ff.Q lut6.out ble6.out
									annotation lut6.out ble6.out 1: 25e-12
									annotation ff.Q ble6.out 1: 45e-12
						interconnect 2 fle.in[5:0] ble6.in
						interconnect 2 ble6.out fle.out[0:0]
						interconnect 2 fle.clk ble6.clk
				interconnect 1 clb.I4 clb.I3 fle[1:0].out fle[3:2].out fle[8:8].out fle[9:0].in[0:0]
					annotation clb.I4 fle.in[0:0] 1: 95e-12
					annotation clb.I3 fle.in[0:0] 1: 95e-12
					annotation fle[1:0].out fle.in[0:0] 1: 75e-12
					annotation fle[3:2].out fle.in[0:0] 1: 75e-12
					annotation fle[8:8].out fle.in[0:0] 1: 75e-12
				interconnect 1 clb.I3 clb.I2 fle[3:2].out fle[5:4].out fle[9:9].out fle[9:0].in[1:1]
					annotation clb.I3 fle.in[1:1] 1: 95e-12
					annotation clb.I2 fle.in[1:1] 1: 95e-12
					annotation fle[3:2].out fle.in[1:1] 1: 75e-12
					annotation fle[5:4].out fle.in[1:1] 1: 75e-12
					annotation fle[9:9].out fle.in[1:1] 1: 75e-12
				interconnect 1 clb.I2 clb.I1 fle[5:4].out fle[7:6].out fle[8:8].out fle[9:0].in[2:2]
					annotation clb.I2 fle.in[2:2] 1: 95e-12
					annotation clb.I1 fle.in[2:2] 1: 95e-12
					annotation fle[5:4].out fle.in[2:2] 1: 75e-12
					annotation fle[7:6].out fle.in[2:2] 1: 75e-12
					annotation fle[8:8].out fle.in[2:2] 1: 75e-12
				interconnect 1 clb.I4 clb.I2 fle[1:0].out fle[5:4].out fle[9:9].out fle[9:0].in[3:3]
					annotation clb.I4 fle.in[3:3] 1: 95e-12
					annotation clb.I2 fle.in[3:3] 1: 95e-12
					annotation fle[1:0].out fle.in[3:3] 1: 75e-12
					annotation fle[5:4].out fle.in[3:3] 1: 75e-12
					annotation fle[9:9].out fle.in[3:3] 1: 75e-12
				interconnect 1 clb.I3 clb.I1 fle[3:2].out fle[7:6].out fle[8:8].out fle[9:0].in[4:4]
					annotation clb.I3 fle.in[4:4] 1: 95e-12
					annotation clb.I1 fle.in[4:4] 1: 95e-12
					annotation fle[3:2].out fle.in[4:4] 1: 75e-12
					annotation fle[7:6].out fle.in[4:4] 1: 75e-12
					annotation fle[8:8].out fle.in[4:4] 1: 75e-12
				interconnect 1 clb.I4 clb.I1 fle[1:0].out fle[7:6].out fle[9:9].out fle[9:0].in[5:5]
					annotation clb.I4 fle.in[5:5] 1: 95e-12
					annotation clb.I1 fle.in[5:5] 1: 95e-12
					annotation fle[1:0].out fle.in[5:5] 1: 75e-12
					annotation fle[7:6].out fle.in[5:5] 1: 75e-12
					annotation fle[9:9].out fle.in[5:5] 1: 75e-12
				interconnect 1 clb.I4 clb.I3 fle[1:0].out fle[3:2].out fle[8:8].out fle[9:0].in[6:6]
					annotation clb.I4 fle.in[6:6] 1: 95e-12
					annotation clb.I3 fle.in[6:6] 1: 95e-12
					annotation fle[1:0].out fle.in[6:6] 1: 75e-12
					annotation fle[3:2].out fle.in[6:6] 1: 75e-12
					annotation fle[8:8].out fle.in[6:6] 1: 75e-12
				interconnect 1 clb.I3 clb.I2 fle[3:2].out fle[5:4].out fle[9:9].out fle[9:0].in[7:7]
					annotation clb.I3 fle.in[7:7] 1: 95e-12
					annotation clb.I2 fle.in[7:7] 1: 95e-12
					annotation fle[3:2].out fle.in[7:7] 1: 75e-12
					annotation fle[5:4].out fle.in[7:7] 1: 75e-12
					annotation fle[9:9].out fle.in[7:7] 1: 75e-12
				interconnect 1 clb.clk fle[9:0].clk
				interconnect 2 fle[9:0].out[0:0] clb.O[9:0]
				interconnect 2 fle[9:0].out[1:1] clb.O[19:10]
				interconnect 2 clb.cin fle[0:0].cin
					annotation clb.cin fle[0:0].cin 1: 0.16e-9
					annotation clb.cin fle[0:0].cin 1: chain
				interconnect 2 fle[9:9].cout clb.cout
					annotation fle[9:9].cout clb.cout 1: chain
				interconnect 2 fle[8:0].cout fle[9:1].cin
					annotation fle[8:0].cout fle[9:1].cin 1: chain
			power method: auto-size

		pb_type name: mult_36
			blif_model: (null)
			class_type: 0
			num_modes: 2
			num_ports: 3
			port a type 0 num_pins 36
			port b type 0 num_pins 36
			port out type 1 num_pins 72
			mode two_divisible_mult_18x18:
				pb_type name: divisible_mult_18x18
					blif_model: (null)
					class_type: 0
					num_modes: 2
					num_ports: 3
					port a type 0 num_pins 18
					port b type 0 num_pins 18
					port out type 1 num_pins 36
					mode two_mult_9x9:
						pb_type name: mult_9x9_slice
							blif_model: (null)
							class_type: 0
							num_modes: 1
							num_ports: 3
							port A_cfg type 0 num_pins 9
							port B_cfg type 0 num_pins 9
							port OUT_cfg type 1 num_pins 18
							mode default:
								pb_type name: mult_9x9
									blif_model: .subckt multiply
									class_type: 0
									num_modes: 0
									num_ports: 3
									port a type 0 num_pins 9
									port b type 0 num_pins 9
									port out type 1 num_pins 18
											annotation (null) mult_9x9.a mult_9x9.out 1: 1.523e-9
											annotation (null) mult_9x9.b mult_9x9.out 1: 1.523e-9
								interconnect 2 mult_9x9_slice.A_cfg mult_9x9.a
								interconnect 2 mult_9x9_slice.B_cfg mult_9x9.b
								interconnect 2 mult_9x9.out mult_9x9_slice.OUT_cfg
							power method: pin-toggle
								port A_cfg type 0 num_pins 9
									energy_per_toggle 1.450000e-12
								port B_cfg type 0 num_pins 9
									energy_per_toggle 1.450000e-12
						interconnect 2 divisible_mult_18x18.a mult_9x9_slice[1:0].A_cfg
						interconnect 2 divisible_mult_18x18.b mult_9x9_slice[1:0].B_cfg
						interconnect 2 mult_9x9_slice[1:0].OUT_cfg divisible_mult_18x18.out
					mode mult_18x18:
						pb_type name: mult_18x18_slice
							blif_model: (null)
							class_type: 0
							num_modes: 1
							num_ports: 3
							port A_cfg type 0 num_pins 18
							port B_cfg type 0 num_pins 18
							port OUT_cfg type 1 num_pins 36
							mode default:
								pb_type name: mult_18x18
									blif_model: .subckt multiply
									class_type: 0
									num_modes: 0
									num_ports: 3
									port a type 0 num_pins 18
									port b type 0 num_pins 18
									port out type 1 num_pins 36
											annotation (null) mult_18x18.a mult_18x18.out 1: 1.523e-9
											annotation (null) mult_18x18.b mult_18x18.out 1: 1.523e-9
								interconnect 2 mult_18x18_slice.A_cfg mult_18x18.a
								interconnect 2 mult_18x18_slice.B_cfg mult_18x18.b
								interconnect 2 mult_18x18.out mult_18x18_slice.OUT_cfg
							power method: pin-toggle
								port A_cfg type 0 num_pins 18
									energy_per_toggle 1.090000e-12
								port B_cfg type 0 num_pins 18
									energy_per_toggle 1.090000e-12
						interconnect 2 divisible_mult_18x18.a mult_18x18_slice.A_cfg
						interconnect 2 divisible_mult_18x18.b mult_18x18_slice.B_cfg
						interconnect 2 mult_18x18_slice.OUT_cfg divisible_mult_18x18.out
					power method: sum-of-children
				interconnect 2 mult_36.a divisible_mult_18x18[1:0].a
					annotation mult_36.a divisible_mult_18x18[1:0].a 1: 134e-12
				interconnect 2 mult_36.b divisible_mult_18x18[1:0].b
					annotation mult_36.b divisible_mult_18x18[1:0].b 1: 134e-12
				interconnect 2 divisible_mult_18x18[1:0].out mult_36.out
					annotation divisible_mult_18x18[1:0].out mult_36.out 1: 1.09e-9
			mode mult_36x36:
				pb_type name: mult_36x36_slice
					blif_model: (null)
					class_type: 0
					num_modes: 1
					num_ports: 3
					port A_cfg type 0 num_pins 36
					port B_cfg type 0 num_pins 36
					port OUT_cfg type 1 num_pins 72
					mode default:
						pb_type name: mult_36x36
							blif_model: .subckt multiply
							class_type: 0
							num_modes: 0
							num_ports: 3
							port a type 0 num_pins 36
							port b type 0 num_pins 36
							port out type 1 num_pins 72
									annotation (null) mult_36x36.a mult_36x36.out 1: 1.523e-9
									annotation (null) mult_36x36.b mult_36x36.out 1: 1.523e-9
						interconnect 2 mult_36x36_slice.A_cfg mult_36x36.a
						interconnect 2 mult_36x36_slice.B_cfg mult_36x36.b
						interconnect 2 mult_36x36.out mult_36x36_slice.OUT_cfg
					power method: pin-toggle
						port A_cfg type 0 num_pins 36
							energy_per_toggle 2.130000e-12
						port B_cfg type 0 num_pins 36
							energy_per_toggle 2.130000e-12
				interconnect 2 mult_36.a mult_36x36_slice.A_cfg
					annotation mult_36.a mult_36x36_slice.A_cfg 1: 134e-12
				interconnect 2 mult_36.b mult_36x36_slice.B_cfg
					annotation mult_36.b mult_36x36_slice.B_cfg 1: 134e-12
				interconnect 2 mult_36x36_slice.OUT_cfg mult_36.out
					annotation mult_36x36_slice.OUT_cfg mult_36.out 1: 1.93e-9
			power method: sum-of-children

		pb_type name: memory
			blif_model: (null)
			class_type: 0
			num_modes: 13
			num_ports: 7
			port addr1 type 0 num_pins 15
			port addr2 type 0 num_pins 15
			port data type 0 num_pins 64
			port we1 type 0 num_pins 1
			port we2 type 0 num_pins 1
			port out type 1 num_pins 64
			port clk type 0 num_pins 1
			mode mem_512x64_sp:
				pb_type name: mem_512x64_sp
					blif_model: (null)
					class_type: 3
					num_modes: 1
					num_ports: 5
					port addr type 0 num_pins 9
					port data type 0 num_pins 64
					port we type 0 num_pins 1
					port out type 1 num_pins 64
					port clk type 0 num_pins 1
					mode memory_slice:
						pb_type name: memory_slice
							blif_model: .subckt single_port_ram
							class_type: 3
							num_modes: 0
							num_ports: 5
							port addr type 0 num_pins 9
							port data type 0 num_pins 1
							port we type 0 num_pins 1
							port out type 1 num_pins 1
							port clk type 0 num_pins 1
									annotation clk memory_slice.addr (null) 1: 509e-12
									annotation clk memory_slice.data (null) 1: 509e-12
									annotation clk memory_slice.we (null) 1: 509e-12
									annotation clk memory_slice.out (null) 1: 1.234e-9
						interconnect 2 mem_512x64_sp.addr memory_slice[0:0].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[1:1].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[2:2].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[3:3].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[4:4].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[5:5].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[6:6].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[7:7].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[8:8].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[9:9].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[10:10].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[11:11].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[12:12].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[13:13].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[14:14].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[15:15].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[16:16].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[17:17].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[18:18].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[19:19].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[20:20].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[21:21].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[22:22].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[23:23].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[24:24].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[25:25].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[26:26].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[27:27].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[28:28].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[29:29].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[30:30].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[31:31].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[32:32].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[33:33].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[34:34].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[35:35].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[36:36].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[37:37].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[38:38].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[39:39].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[40:40].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[41:41].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[42:42].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[43:43].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[44:44].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[45:45].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[46:46].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[47:47].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[48:48].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[49:49].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[50:50].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[51:51].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[52:52].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[53:53].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[54:54].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[55:55].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[56:56].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[57:57].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[58:58].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[59:59].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[60:60].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[61:61].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[62:62].addr
						interconnect 2 mem_512x64_sp.addr memory_slice[63:63].addr
						interconnect 2 mem_512x64_sp.data memory_slice[63:0].data
						interconnect 2 mem_512x64_sp.we memory_slice[0:0].we
						interconnect 2 mem_512x64_sp.we memory_slice[1:1].we
						interconnect 2 mem_512x64_sp.we memory_slice[2:2].we
						interconnect 2 mem_512x64_sp.we memory_slice[3:3].we
						interconnect 2 mem_512x64_sp.we memory_slice[4:4].we
						interconnect 2 mem_512x64_sp.we memory_slice[5:5].we
						interconnect 2 mem_512x64_sp.we memory_slice[6:6].we
						interconnect 2 mem_512x64_sp.we memory_slice[7:7].we
						interconnect 2 mem_512x64_sp.we memory_slice[8:8].we
						interconnect 2 mem_512x64_sp.we memory_slice[9:9].we
						interconnect 2 mem_512x64_sp.we memory_slice[10:10].we
						interconnect 2 mem_512x64_sp.we memory_slice[11:11].we
						interconnect 2 mem_512x64_sp.we memory_slice[12:12].we
						interconnect 2 mem_512x64_sp.we memory_slice[13:13].we
						interconnect 2 mem_512x64_sp.we memory_slice[14:14].we
						interconnect 2 mem_512x64_sp.we memory_slice[15:15].we
						interconnect 2 mem_512x64_sp.we memory_slice[16:16].we
						interconnect 2 mem_512x64_sp.we memory_slice[17:17].we
						interconnect 2 mem_512x64_sp.we memory_slice[18:18].we
						interconnect 2 mem_512x64_sp.we memory_slice[19:19].we
						interconnect 2 mem_512x64_sp.we memory_slice[20:20].we
						interconnect 2 mem_512x64_sp.we memory_slice[21:21].we
						interconnect 2 mem_512x64_sp.we memory_slice[22:22].we
						interconnect 2 mem_512x64_sp.we memory_slice[23:23].we
						interconnect 2 mem_512x64_sp.we memory_slice[24:24].we
						interconnect 2 mem_512x64_sp.we memory_slice[25:25].we
						interconnect 2 mem_512x64_sp.we memory_slice[26:26].we
						interconnect 2 mem_512x64_sp.we memory_slice[27:27].we
						interconnect 2 mem_512x64_sp.we memory_slice[28:28].we
						interconnect 2 mem_512x64_sp.we memory_slice[29:29].we
						interconnect 2 mem_512x64_sp.we memory_slice[30:30].we
						interconnect 2 mem_512x64_sp.we memory_slice[31:31].we
						interconnect 2 mem_512x64_sp.we memory_slice[32:32].we
						interconnect 2 mem_512x64_sp.we memory_slice[33:33].we
						interconnect 2 mem_512x64_sp.we memory_slice[34:34].we
						interconnect 2 mem_512x64_sp.we memory_slice[35:35].we
						interconnect 2 mem_512x64_sp.we memory_slice[36:36].we
						interconnect 2 mem_512x64_sp.we memory_slice[37:37].we
						interconnect 2 mem_512x64_sp.we memory_slice[38:38].we
						interconnect 2 mem_512x64_sp.we memory_slice[39:39].we
						interconnect 2 mem_512x64_sp.we memory_slice[40:40].we
						interconnect 2 mem_512x64_sp.we memory_slice[41:41].we
						interconnect 2 mem_512x64_sp.we memory_slice[42:42].we
						interconnect 2 mem_512x64_sp.we memory_slice[43:43].we
						interconnect 2 mem_512x64_sp.we memory_slice[44:44].we
						interconnect 2 mem_512x64_sp.we memory_slice[45:45].we
						interconnect 2 mem_512x64_sp.we memory_slice[46:46].we
						interconnect 2 mem_512x64_sp.we memory_slice[47:47].we
						interconnect 2 mem_512x64_sp.we memory_slice[48:48].we
						interconnect 2 mem_512x64_sp.we memory_slice[49:49].we
						interconnect 2 mem_512x64_sp.we memory_slice[50:50].we
						interconnect 2 mem_512x64_sp.we memory_slice[51:51].we
						interconnect 2 mem_512x64_sp.we memory_slice[52:52].we
						interconnect 2 mem_512x64_sp.we memory_slice[53:53].we
						interconnect 2 mem_512x64_sp.we memory_slice[54:54].we
						interconnect 2 mem_512x64_sp.we memory_slice[55:55].we
						interconnect 2 mem_512x64_sp.we memory_slice[56:56].we
						interconnect 2 mem_512x64_sp.we memory_slice[57:57].we
						interconnect 2 mem_512x64_sp.we memory_slice[58:58].we
						interconnect 2 mem_512x64_sp.we memory_slice[59:59].we
						interconnect 2 mem_512x64_sp.we memory_slice[60:60].we
						interconnect 2 mem_512x64_sp.we memory_slice[61:61].we
						interconnect 2 mem_512x64_sp.we memory_slice[62:62].we
						interconnect 2 mem_512x64_sp.we memory_slice[63:63].we
						interconnect 2 memory_slice[63:0].out mem_512x64_sp.out
						interconnect 2 mem_512x64_sp.clk memory_slice[0:0].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[1:1].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[2:2].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[3:3].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[4:4].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[5:5].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[6:6].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[7:7].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[8:8].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[9:9].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[10:10].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[11:11].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[12:12].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[13:13].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[14:14].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[15:15].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[16:16].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[17:17].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[18:18].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[19:19].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[20:20].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[21:21].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[22:22].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[23:23].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[24:24].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[25:25].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[26:26].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[27:27].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[28:28].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[29:29].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[30:30].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[31:31].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[32:32].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[33:33].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[34:34].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[35:35].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[36:36].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[37:37].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[38:38].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[39:39].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[40:40].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[41:41].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[42:42].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[43:43].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[44:44].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[45:45].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[46:46].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[47:47].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[48:48].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[49:49].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[50:50].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[51:51].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[52:52].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[53:53].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[54:54].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[55:55].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[56:56].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[57:57].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[58:58].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[59:59].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[60:60].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[61:61].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[62:62].clk
						interconnect 2 mem_512x64_sp.clk memory_slice[63:63].clk
					power method: pin-toggle
						port clk type 0 num_pins 1
							energy_per_toggle 9.000000e-12
				interconnect 2 memory.addr1[8:0] mem_512x64_sp.addr
					annotation memory.addr1[8:0] mem_512x64_sp.addr 1: 132e-12
				interconnect 2 memory.data[63:0] mem_512x64_sp.data
					annotation memory.data[63:0] mem_512x64_sp.data 1: 132e-12
				interconnect 2 memory.we1 mem_512x64_sp.we
					annotation memory.we1 mem_512x64_sp.we 1: 132e-12
				interconnect 2 mem_512x64_sp.out memory.out[63:0]
					annotation mem_512x64_sp.out memory.out[63:0] 1: 40e-12
				interconnect 2 memory.clk mem_512x64_sp.clk
			mode mem_1024x32_sp:
				pb_type name: mem_1024x32_sp
					blif_model: (null)
					class_type: 3
					num_modes: 1
					num_ports: 5
					port addr type 0 num_pins 10
					port data type 0 num_pins 32
					port we type 0 num_pins 1
					port out type 1 num_pins 32
					port clk type 0 num_pins 1
					mode memory_slice:
						pb_type name: memory_slice
							blif_model: .subckt single_port_ram
							class_type: 3
							num_modes: 0
							num_ports: 5
							port addr type 0 num_pins 10
							port data type 0 num_pins 1
							port we type 0 num_pins 1
							port out type 1 num_pins 1
							port clk type 0 num_pins 1
									annotation clk memory_slice.addr (null) 1: 509e-12
									annotation clk memory_slice.data (null) 1: 509e-12
									annotation clk memory_slice.we (null) 1: 509e-12
									annotation clk memory_slice.out (null) 1: 1.234e-9
						interconnect 2 mem_1024x32_sp.addr memory_slice[0:0].addr
						interconnect 2 mem_1024x32_sp.addr memory_slice[1:1].addr
						interconnect 2 mem_1024x32_sp.addr memory_slice[2:2].addr
						interconnect 2 mem_1024x32_sp.addr memory_slice[3:3].addr
						interconnect 2 mem_1024x32_sp.addr memory_slice[4:4].addr
						interconnect 2 mem_1024x32_sp.addr memory_slice[5:5].addr
						interconnect 2 mem_1024x32_sp.addr memory_slice[6:6].addr
						interconnect 2 mem_1024x32_sp.addr memory_slice[7:7].addr
						interconnect 2 mem_1024x32_sp.addr memory_slice[8:8].addr
						interconnect 2 mem_1024x32_sp.addr memory_slice[9:9].addr
						interconnect 2 mem_1024x32_sp.addr memory_slice[10:10].addr
						interconnect 2 mem_1024x32_sp.addr memory_slice[11:11].addr
						interconnect 2 mem_1024x32_sp.addr memory_slice[12:12].addr
						interconnect 2 mem_1024x32_sp.addr memory_slice[13:13].addr
						interconnect 2 mem_1024x32_sp.addr memory_slice[14:14].addr
						interconnect 2 mem_1024x32_sp.addr memory_slice[15:15].addr
						interconnect 2 mem_1024x32_sp.addr memory_slice[16:16].addr
						interconnect 2 mem_1024x32_sp.addr memory_slice[17:17].addr
						interconnect 2 mem_1024x32_sp.addr memory_slice[18:18].addr
						interconnect 2 mem_1024x32_sp.addr memory_slice[19:19].addr
						interconnect 2 mem_1024x32_sp.addr memory_slice[20:20].addr
						interconnect 2 mem_1024x32_sp.addr memory_slice[21:21].addr
						interconnect 2 mem_1024x32_sp.addr memory_slice[22:22].addr
						interconnect 2 mem_1024x32_sp.addr memory_slice[23:23].addr
						interconnect 2 mem_1024x32_sp.addr memory_slice[24:24].addr
						interconnect 2 mem_1024x32_sp.addr memory_slice[25:25].addr
						interconnect 2 mem_1024x32_sp.addr memory_slice[26:26].addr
						interconnect 2 mem_1024x32_sp.addr memory_slice[27:27].addr
						interconnect 2 mem_1024x32_sp.addr memory_slice[28:28].addr
						interconnect 2 mem_1024x32_sp.addr memory_slice[29:29].addr
						interconnect 2 mem_1024x32_sp.addr memory_slice[30:30].addr
						interconnect 2 mem_1024x32_sp.addr memory_slice[31:31].addr
						interconnect 2 mem_1024x32_sp.data memory_slice[31:0].data
						interconnect 2 mem_1024x32_sp.we memory_slice[0:0].we
						interconnect 2 mem_1024x32_sp.we memory_slice[1:1].we
						interconnect 2 mem_1024x32_sp.we memory_slice[2:2].we
						interconnect 2 mem_1024x32_sp.we memory_slice[3:3].we
						interconnect 2 mem_1024x32_sp.we memory_slice[4:4].we
						interconnect 2 mem_1024x32_sp.we memory_slice[5:5].we
						interconnect 2 mem_1024x32_sp.we memory_slice[6:6].we
						interconnect 2 mem_1024x32_sp.we memory_slice[7:7].we
						interconnect 2 mem_1024x32_sp.we memory_slice[8:8].we
						interconnect 2 mem_1024x32_sp.we memory_slice[9:9].we
						interconnect 2 mem_1024x32_sp.we memory_slice[10:10].we
						interconnect 2 mem_1024x32_sp.we memory_slice[11:11].we
						interconnect 2 mem_1024x32_sp.we memory_slice[12:12].we
						interconnect 2 mem_1024x32_sp.we memory_slice[13:13].we
						interconnect 2 mem_1024x32_sp.we memory_slice[14:14].we
						interconnect 2 mem_1024x32_sp.we memory_slice[15:15].we
						interconnect 2 mem_1024x32_sp.we memory_slice[16:16].we
						interconnect 2 mem_1024x32_sp.we memory_slice[17:17].we
						interconnect 2 mem_1024x32_sp.we memory_slice[18:18].we
						interconnect 2 mem_1024x32_sp.we memory_slice[19:19].we
						interconnect 2 mem_1024x32_sp.we memory_slice[20:20].we
						interconnect 2 mem_1024x32_sp.we memory_slice[21:21].we
						interconnect 2 mem_1024x32_sp.we memory_slice[22:22].we
						interconnect 2 mem_1024x32_sp.we memory_slice[23:23].we
						interconnect 2 mem_1024x32_sp.we memory_slice[24:24].we
						interconnect 2 mem_1024x32_sp.we memory_slice[25:25].we
						interconnect 2 mem_1024x32_sp.we memory_slice[26:26].we
						interconnect 2 mem_1024x32_sp.we memory_slice[27:27].we
						interconnect 2 mem_1024x32_sp.we memory_slice[28:28].we
						interconnect 2 mem_1024x32_sp.we memory_slice[29:29].we
						interconnect 2 mem_1024x32_sp.we memory_slice[30:30].we
						interconnect 2 mem_1024x32_sp.we memory_slice[31:31].we
						interconnect 2 memory_slice[31:0].out mem_1024x32_sp.out
						interconnect 2 mem_1024x32_sp.clk memory_slice[0:0].clk
						interconnect 2 mem_1024x32_sp.clk memory_slice[1:1].clk
						interconnect 2 mem_1024x32_sp.clk memory_slice[2:2].clk
						interconnect 2 mem_1024x32_sp.clk memory_slice[3:3].clk
						interconnect 2 mem_1024x32_sp.clk memory_slice[4:4].clk
						interconnect 2 mem_1024x32_sp.clk memory_slice[5:5].clk
						interconnect 2 mem_1024x32_sp.clk memory_slice[6:6].clk
						interconnect 2 mem_1024x32_sp.clk memory_slice[7:7].clk
						interconnect 2 mem_1024x32_sp.clk memory_slice[8:8].clk
						interconnect 2 mem_1024x32_sp.clk memory_slice[9:9].clk
						interconnect 2 mem_1024x32_sp.clk memory_slice[10:10].clk
						interconnect 2 mem_1024x32_sp.clk memory_slice[11:11].clk
						interconnect 2 mem_1024x32_sp.clk memory_slice[12:12].clk
						interconnect 2 mem_1024x32_sp.clk memory_slice[13:13].clk
						interconnect 2 mem_1024x32_sp.clk memory_slice[14:14].clk
						interconnect 2 mem_1024x32_sp.clk memory_slice[15:15].clk
						interconnect 2 mem_1024x32_sp.clk memory_slice[16:16].clk
						interconnect 2 mem_1024x32_sp.clk memory_slice[17:17].clk
						interconnect 2 mem_1024x32_sp.clk memory_slice[18:18].clk
						interconnect 2 mem_1024x32_sp.clk memory_slice[19:19].clk
						interconnect 2 mem_1024x32_sp.clk memory_slice[20:20].clk
						interconnect 2 mem_1024x32_sp.clk memory_slice[21:21].clk
						interconnect 2 mem_1024x32_sp.clk memory_slice[22:22].clk
						interconnect 2 mem_1024x32_sp.clk memory_slice[23:23].clk
						interconnect 2 mem_1024x32_sp.clk memory_slice[24:24].clk
						interconnect 2 mem_1024x32_sp.clk memory_slice[25:25].clk
						interconnect 2 mem_1024x32_sp.clk memory_slice[26:26].clk
						interconnect 2 mem_1024x32_sp.clk memory_slice[27:27].clk
						interconnect 2 mem_1024x32_sp.clk memory_slice[28:28].clk
						interconnect 2 mem_1024x32_sp.clk memory_slice[29:29].clk
						interconnect 2 mem_1024x32_sp.clk memory_slice[30:30].clk
						interconnect 2 mem_1024x32_sp.clk memory_slice[31:31].clk
					power method: pin-toggle
						port clk type 0 num_pins 1
							energy_per_toggle 9.000000e-12
				interconnect 2 memory.addr1[9:0] mem_1024x32_sp.addr
					annotation memory.addr1[9:0] mem_1024x32_sp.addr 1: 132e-12
				interconnect 2 memory.data[31:0] mem_1024x32_sp.data
					annotation memory.data[31:0] mem_1024x32_sp.data 1: 132e-12
				interconnect 2 memory.we1 mem_1024x32_sp.we
					annotation memory.we1 mem_1024x32_sp.we 1: 132e-12
				interconnect 2 mem_1024x32_sp.out memory.out[31:0]
					annotation mem_1024x32_sp.out memory.out[31:0] 1: 40e-12
				interconnect 2 memory.clk mem_1024x32_sp.clk
			mode mem_2048x16_sp:
				pb_type name: mem_2048x16_sp
					blif_model: (null)
					class_type: 3
					num_modes: 1
					num_ports: 5
					port addr type 0 num_pins 11
					port data type 0 num_pins 16
					port we type 0 num_pins 1
					port out type 1 num_pins 16
					port clk type 0 num_pins 1
					mode memory_slice:
						pb_type name: memory_slice
							blif_model: .subckt single_port_ram
							class_type: 3
							num_modes: 0
							num_ports: 5
							port addr type 0 num_pins 11
							port data type 0 num_pins 1
							port we type 0 num_pins 1
							port out type 1 num_pins 1
							port clk type 0 num_pins 1
									annotation clk memory_slice.addr (null) 1: 509e-12
									annotation clk memory_slice.data (null) 1: 509e-12
									annotation clk memory_slice.we (null) 1: 509e-12
									annotation clk memory_slice.out (null) 1: 1.234e-9
						interconnect 2 mem_2048x16_sp.addr memory_slice[0:0].addr
						interconnect 2 mem_2048x16_sp.addr memory_slice[1:1].addr
						interconnect 2 mem_2048x16_sp.addr memory_slice[2:2].addr
						interconnect 2 mem_2048x16_sp.addr memory_slice[3:3].addr
						interconnect 2 mem_2048x16_sp.addr memory_slice[4:4].addr
						interconnect 2 mem_2048x16_sp.addr memory_slice[5:5].addr
						interconnect 2 mem_2048x16_sp.addr memory_slice[6:6].addr
						interconnect 2 mem_2048x16_sp.addr memory_slice[7:7].addr
						interconnect 2 mem_2048x16_sp.addr memory_slice[8:8].addr
						interconnect 2 mem_2048x16_sp.addr memory_slice[9:9].addr
						interconnect 2 mem_2048x16_sp.addr memory_slice[10:10].addr
						interconnect 2 mem_2048x16_sp.addr memory_slice[11:11].addr
						interconnect 2 mem_2048x16_sp.addr memory_slice[12:12].addr
						interconnect 2 mem_2048x16_sp.addr memory_slice[13:13].addr
						interconnect 2 mem_2048x16_sp.addr memory_slice[14:14].addr
						interconnect 2 mem_2048x16_sp.addr memory_slice[15:15].addr
						interconnect 2 mem_2048x16_sp.data memory_slice[15:0].data
						interconnect 2 mem_2048x16_sp.we memory_slice[0:0].we
						interconnect 2 mem_2048x16_sp.we memory_slice[1:1].we
						interconnect 2 mem_2048x16_sp.we memory_slice[2:2].we
						interconnect 2 mem_2048x16_sp.we memory_slice[3:3].we
						interconnect 2 mem_2048x16_sp.we memory_slice[4:4].we
						interconnect 2 mem_2048x16_sp.we memory_slice[5:5].we
						interconnect 2 mem_2048x16_sp.we memory_slice[6:6].we
						interconnect 2 mem_2048x16_sp.we memory_slice[7:7].we
						interconnect 2 mem_2048x16_sp.we memory_slice[8:8].we
						interconnect 2 mem_2048x16_sp.we memory_slice[9:9].we
						interconnect 2 mem_2048x16_sp.we memory_slice[10:10].we
						interconnect 2 mem_2048x16_sp.we memory_slice[11:11].we
						interconnect 2 mem_2048x16_sp.we memory_slice[12:12].we
						interconnect 2 mem_2048x16_sp.we memory_slice[13:13].we
						interconnect 2 mem_2048x16_sp.we memory_slice[14:14].we
						interconnect 2 mem_2048x16_sp.we memory_slice[15:15].we
						interconnect 2 memory_slice[15:0].out mem_2048x16_sp.out
						interconnect 2 mem_2048x16_sp.clk memory_slice[0:0].clk
						interconnect 2 mem_2048x16_sp.clk memory_slice[1:1].clk
						interconnect 2 mem_2048x16_sp.clk memory_slice[2:2].clk
						interconnect 2 mem_2048x16_sp.clk memory_slice[3:3].clk
						interconnect 2 mem_2048x16_sp.clk memory_slice[4:4].clk
						interconnect 2 mem_2048x16_sp.clk memory_slice[5:5].clk
						interconnect 2 mem_2048x16_sp.clk memory_slice[6:6].clk
						interconnect 2 mem_2048x16_sp.clk memory_slice[7:7].clk
						interconnect 2 mem_2048x16_sp.clk memory_slice[8:8].clk
						interconnect 2 mem_2048x16_sp.clk memory_slice[9:9].clk
						interconnect 2 mem_2048x16_sp.clk memory_slice[10:10].clk
						interconnect 2 mem_2048x16_sp.clk memory_slice[11:11].clk
						interconnect 2 mem_2048x16_sp.clk memory_slice[12:12].clk
						interconnect 2 mem_2048x16_sp.clk memory_slice[13:13].clk
						interconnect 2 mem_2048x16_sp.clk memory_slice[14:14].clk
						interconnect 2 mem_2048x16_sp.clk memory_slice[15:15].clk
					power method: pin-toggle
						port clk type 0 num_pins 1
							energy_per_toggle 9.000000e-12
				interconnect 2 memory.addr1[10:0] mem_2048x16_sp.addr
					annotation memory.addr1[10:0] mem_2048x16_sp.addr 1: 132e-12
				interconnect 2 memory.data[15:0] mem_2048x16_sp.data
					annotation memory.data[15:0] mem_2048x16_sp.data 1: 132e-12
				interconnect 2 memory.we1 mem_2048x16_sp.we
					annotation memory.we1 mem_2048x16_sp.we 1: 132e-12
				interconnect 2 mem_2048x16_sp.out memory.out[15:0]
					annotation mem_2048x16_sp.out memory.out[15:0] 1: 40e-12
				interconnect 2 memory.clk mem_2048x16_sp.clk
			mode mem_4096x8_sp:
				pb_type name: mem_4096x8_sp
					blif_model: (null)
					class_type: 3
					num_modes: 1
					num_ports: 5
					port addr type 0 num_pins 12
					port data type 0 num_pins 8
					port we type 0 num_pins 1
					port out type 1 num_pins 8
					port clk type 0 num_pins 1
					mode memory_slice:
						pb_type name: memory_slice
							blif_model: .subckt single_port_ram
							class_type: 3
							num_modes: 0
							num_ports: 5
							port addr type 0 num_pins 12
							port data type 0 num_pins 1
							port we type 0 num_pins 1
							port out type 1 num_pins 1
							port clk type 0 num_pins 1
									annotation clk memory_slice.addr (null) 1: 509e-12
									annotation clk memory_slice.data (null) 1: 509e-12
									annotation clk memory_slice.we (null) 1: 509e-12
									annotation clk memory_slice.out (null) 1: 1.234e-9
						interconnect 2 mem_4096x8_sp.addr memory_slice[0:0].addr
						interconnect 2 mem_4096x8_sp.addr memory_slice[1:1].addr
						interconnect 2 mem_4096x8_sp.addr memory_slice[2:2].addr
						interconnect 2 mem_4096x8_sp.addr memory_slice[3:3].addr
						interconnect 2 mem_4096x8_sp.addr memory_slice[4:4].addr
						interconnect 2 mem_4096x8_sp.addr memory_slice[5:5].addr
						interconnect 2 mem_4096x8_sp.addr memory_slice[6:6].addr
						interconnect 2 mem_4096x8_sp.addr memory_slice[7:7].addr
						interconnect 2 mem_4096x8_sp.data memory_slice[7:0].data
						interconnect 2 mem_4096x8_sp.we memory_slice[0:0].we
						interconnect 2 mem_4096x8_sp.we memory_slice[1:1].we
						interconnect 2 mem_4096x8_sp.we memory_slice[2:2].we
						interconnect 2 mem_4096x8_sp.we memory_slice[3:3].we
						interconnect 2 mem_4096x8_sp.we memory_slice[4:4].we
						interconnect 2 mem_4096x8_sp.we memory_slice[5:5].we
						interconnect 2 mem_4096x8_sp.we memory_slice[6:6].we
						interconnect 2 mem_4096x8_sp.we memory_slice[7:7].we
						interconnect 2 memory_slice[7:0].out mem_4096x8_sp.out
						interconnect 2 mem_4096x8_sp.clk memory_slice[0:0].clk
						interconnect 2 mem_4096x8_sp.clk memory_slice[1:1].clk
						interconnect 2 mem_4096x8_sp.clk memory_slice[2:2].clk
						interconnect 2 mem_4096x8_sp.clk memory_slice[3:3].clk
						interconnect 2 mem_4096x8_sp.clk memory_slice[4:4].clk
						interconnect 2 mem_4096x8_sp.clk memory_slice[5:5].clk
						interconnect 2 mem_4096x8_sp.clk memory_slice[6:6].clk
						interconnect 2 mem_4096x8_sp.clk memory_slice[7:7].clk
					power method: pin-toggle
						port clk type 0 num_pins 1
							energy_per_toggle 9.000000e-12
				interconnect 2 memory.addr1[11:0] mem_4096x8_sp.addr
					annotation memory.addr1[11:0] mem_4096x8_sp.addr 1: 132e-12
				interconnect 2 memory.data[7:0] mem_4096x8_sp.data
					annotation memory.data[7:0] mem_4096x8_sp.data 1: 132e-12
				interconnect 2 memory.we1 mem_4096x8_sp.we
					annotation memory.we1 mem_4096x8_sp.we 1: 132e-12
				interconnect 2 mem_4096x8_sp.out memory.out[7:0]
					annotation mem_4096x8_sp.out memory.out[7:0] 1: 40e-12
				interconnect 2 memory.clk mem_4096x8_sp.clk
			mode mem_8192x4_sp:
				pb_type name: mem_8192x4_sp
					blif_model: (null)
					class_type: 3
					num_modes: 1
					num_ports: 5
					port addr type 0 num_pins 13
					port data type 0 num_pins 4
					port we type 0 num_pins 1
					port out type 1 num_pins 4
					port clk type 0 num_pins 1
					mode memory_slice:
						pb_type name: memory_slice
							blif_model: .subckt single_port_ram
							class_type: 3
							num_modes: 0
							num_ports: 5
							port addr type 0 num_pins 13
							port data type 0 num_pins 1
							port we type 0 num_pins 1
							port out type 1 num_pins 1
							port clk type 0 num_pins 1
									annotation clk memory_slice.addr (null) 1: 509e-12
									annotation clk memory_slice.data (null) 1: 509e-12
									annotation clk memory_slice.we (null) 1: 509e-12
									annotation clk memory_slice.out (null) 1: 1.234e-9
						interconnect 2 mem_8192x4_sp.addr memory_slice[0:0].addr
						interconnect 2 mem_8192x4_sp.addr memory_slice[1:1].addr
						interconnect 2 mem_8192x4_sp.addr memory_slice[2:2].addr
						interconnect 2 mem_8192x4_sp.addr memory_slice[3:3].addr
						interconnect 2 mem_8192x4_sp.data memory_slice[3:0].data
						interconnect 2 mem_8192x4_sp.we memory_slice[0:0].we
						interconnect 2 mem_8192x4_sp.we memory_slice[1:1].we
						interconnect 2 mem_8192x4_sp.we memory_slice[2:2].we
						interconnect 2 mem_8192x4_sp.we memory_slice[3:3].we
						interconnect 2 memory_slice[3:0].out mem_8192x4_sp.out
						interconnect 2 mem_8192x4_sp.clk memory_slice[0:0].clk
						interconnect 2 mem_8192x4_sp.clk memory_slice[1:1].clk
						interconnect 2 mem_8192x4_sp.clk memory_slice[2:2].clk
						interconnect 2 mem_8192x4_sp.clk memory_slice[3:3].clk
					power method: pin-toggle
						port clk type 0 num_pins 1
							energy_per_toggle 9.000000e-12
				interconnect 2 memory.addr1[12:0] mem_8192x4_sp.addr
					annotation memory.addr1[12:0] mem_8192x4_sp.addr 1: 132e-12
				interconnect 2 memory.data[3:0] mem_8192x4_sp.data
					annotation memory.data[3:0] mem_8192x4_sp.data 1: 132e-12
				interconnect 2 memory.we1 mem_8192x4_sp.we
					annotation memory.we1 mem_8192x4_sp.we 1: 132e-12
				interconnect 2 mem_8192x4_sp.out memory.out[3:0]
					annotation mem_8192x4_sp.out memory.out[3:0] 1: 40e-12
				interconnect 2 memory.clk mem_8192x4_sp.clk
			mode mem_16384x2_sp:
				pb_type name: mem_16384x2_sp
					blif_model: (null)
					class_type: 3
					num_modes: 1
					num_ports: 5
					port addr type 0 num_pins 14
					port data type 0 num_pins 2
					port we type 0 num_pins 1
					port out type 1 num_pins 2
					port clk type 0 num_pins 1
					mode memory_slice:
						pb_type name: memory_slice
							blif_model: .subckt single_port_ram
							class_type: 3
							num_modes: 0
							num_ports: 5
							port addr type 0 num_pins 14
							port data type 0 num_pins 1
							port we type 0 num_pins 1
							port out type 1 num_pins 1
							port clk type 0 num_pins 1
									annotation clk memory_slice.addr (null) 1: 509e-12
									annotation clk memory_slice.data (null) 1: 509e-12
									annotation clk memory_slice.we (null) 1: 509e-12
									annotation clk memory_slice.out (null) 1: 1.234e-9
						interconnect 2 mem_16384x2_sp.addr memory_slice[0:0].addr
						interconnect 2 mem_16384x2_sp.addr memory_slice[1:1].addr
						interconnect 2 mem_16384x2_sp.data memory_slice[1:0].data
						interconnect 2 mem_16384x2_sp.we memory_slice[0:0].we
						interconnect 2 mem_16384x2_sp.we memory_slice[1:1].we
						interconnect 2 memory_slice[1:0].out mem_16384x2_sp.out
						interconnect 2 mem_16384x2_sp.clk memory_slice[0:0].clk
						interconnect 2 mem_16384x2_sp.clk memory_slice[1:1].clk
					power method: pin-toggle
						port clk type 0 num_pins 1
							energy_per_toggle 9.000000e-12
				interconnect 2 memory.addr1[13:0] mem_16384x2_sp.addr
					annotation memory.addr1[13:0] mem_16384x2_sp.addr 1: 132e-12
				interconnect 2 memory.data[1:0] mem_16384x2_sp.data
					annotation memory.data[1:0] mem_16384x2_sp.data 1: 132e-12
				interconnect 2 memory.we1 mem_16384x2_sp.we
					annotation memory.we1 mem_16384x2_sp.we 1: 132e-12
				interconnect 2 mem_16384x2_sp.out memory.out[1:0]
					annotation mem_16384x2_sp.out memory.out[1:0] 1: 40e-12
				interconnect 2 memory.clk mem_16384x2_sp.clk
			mode mem_32768x1_sp:
				pb_type name: mem_32768x1_sp
					blif_model: (null)
					class_type: 3
					num_modes: 1
					num_ports: 5
					port addr type 0 num_pins 15
					port data type 0 num_pins 1
					port we type 0 num_pins 1
					port out type 1 num_pins 1
					port clk type 0 num_pins 1
					mode memory_slice:
						pb_type name: memory_slice
							blif_model: .subckt single_port_ram
							class_type: 3
							num_modes: 0
							num_ports: 5
							port addr type 0 num_pins 15
							port data type 0 num_pins 1
							port we type 0 num_pins 1
							port out type 1 num_pins 1
							port clk type 0 num_pins 1
									annotation clk memory_slice.addr (null) 1: 509e-12
									annotation clk memory_slice.data (null) 1: 509e-12
									annotation clk memory_slice.we (null) 1: 509e-12
									annotation clk memory_slice.out (null) 1: 1.234e-9
						interconnect 2 mem_32768x1_sp.addr memory_slice[0:0].addr
						interconnect 2 mem_32768x1_sp.data memory_slice[0:0].data
						interconnect 2 mem_32768x1_sp.we memory_slice[0:0].we
						interconnect 2 memory_slice[0:0].out mem_32768x1_sp.out
						interconnect 2 mem_32768x1_sp.clk memory_slice[0:0].clk
					power method: pin-toggle
						port clk type 0 num_pins 1
							energy_per_toggle 9.000000e-12
				interconnect 2 memory.addr1[14:0] mem_32768x1_sp.addr
					annotation memory.addr1[14:0] mem_32768x1_sp.addr 1: 132e-12
				interconnect 2 memory.data[0:0] mem_32768x1_sp.data
					annotation memory.data[0:0] mem_32768x1_sp.data 1: 132e-12
				interconnect 2 memory.we1 mem_32768x1_sp.we
					annotation memory.we1 mem_32768x1_sp.we 1: 132e-12
				interconnect 2 mem_32768x1_sp.out memory.out[0:0]
					annotation mem_32768x1_sp.out memory.out[0:0] 1: 40e-12
				interconnect 2 memory.clk mem_32768x1_sp.clk
			mode mem_1024x32_dp:
				pb_type name: mem_1024x32_dp
					blif_model: (null)
					class_type: 3
					num_modes: 1
					num_ports: 9
					port addr1 type 0 num_pins 10
					port addr2 type 0 num_pins 10
					port data1 type 0 num_pins 32
					port data2 type 0 num_pins 32
					port we1 type 0 num_pins 1
					port we2 type 0 num_pins 1
					port out1 type 1 num_pins 32
					port out2 type 1 num_pins 32
					port clk type 0 num_pins 1
					mode memory_slice:
						pb_type name: memory_slice
							blif_model: .subckt dual_port_ram
							class_type: 3
							num_modes: 0
							num_ports: 9
							port addr1 type 0 num_pins 10
							port addr2 type 0 num_pins 10
							port data1 type 0 num_pins 1
							port data2 type 0 num_pins 1
							port we1 type 0 num_pins 1
							port we2 type 0 num_pins 1
							port out1 type 1 num_pins 1
							port out2 type 1 num_pins 1
							port clk type 0 num_pins 1
									annotation clk memory_slice.addr1 (null) 1: 509e-12
									annotation clk memory_slice.data1 (null) 1: 509e-12
									annotation clk memory_slice.we1 (null) 1: 509e-12
									annotation clk memory_slice.addr2 (null) 1: 509e-12
									annotation clk memory_slice.data2 (null) 1: 509e-12
									annotation clk memory_slice.we2 (null) 1: 509e-12
									annotation clk memory_slice.out1 (null) 1: 1.234e-9
									annotation clk memory_slice.out2 (null) 1: 1.234e-9
						interconnect 2 mem_1024x32_dp.addr1 memory_slice[0:0].addr1
						interconnect 2 mem_1024x32_dp.addr1 memory_slice[1:1].addr1
						interconnect 2 mem_1024x32_dp.addr1 memory_slice[2:2].addr1
						interconnect 2 mem_1024x32_dp.addr1 memory_slice[3:3].addr1
						interconnect 2 mem_1024x32_dp.addr1 memory_slice[4:4].addr1
						interconnect 2 mem_1024x32_dp.addr1 memory_slice[5:5].addr1
						interconnect 2 mem_1024x32_dp.addr1 memory_slice[6:6].addr1
						interconnect 2 mem_1024x32_dp.addr1 memory_slice[7:7].addr1
						interconnect 2 mem_1024x32_dp.addr1 memory_slice[8:8].addr1
						interconnect 2 mem_1024x32_dp.addr1 memory_slice[9:9].addr1
						interconnect 2 mem_1024x32_dp.addr1 memory_slice[10:10].addr1
						interconnect 2 mem_1024x32_dp.addr1 memory_slice[11:11].addr1
						interconnect 2 mem_1024x32_dp.addr1 memory_slice[12:12].addr1
						interconnect 2 mem_1024x32_dp.addr1 memory_slice[13:13].addr1
						interconnect 2 mem_1024x32_dp.addr1 memory_slice[14:14].addr1
						interconnect 2 mem_1024x32_dp.addr1 memory_slice[15:15].addr1
						interconnect 2 mem_1024x32_dp.addr1 memory_slice[16:16].addr1
						interconnect 2 mem_1024x32_dp.addr1 memory_slice[17:17].addr1
						interconnect 2 mem_1024x32_dp.addr1 memory_slice[18:18].addr1
						interconnect 2 mem_1024x32_dp.addr1 memory_slice[19:19].addr1
						interconnect 2 mem_1024x32_dp.addr1 memory_slice[20:20].addr1
						interconnect 2 mem_1024x32_dp.addr1 memory_slice[21:21].addr1
						interconnect 2 mem_1024x32_dp.addr1 memory_slice[22:22].addr1
						interconnect 2 mem_1024x32_dp.addr1 memory_slice[23:23].addr1
						interconnect 2 mem_1024x32_dp.addr1 memory_slice[24:24].addr1
						interconnect 2 mem_1024x32_dp.addr1 memory_slice[25:25].addr1
						interconnect 2 mem_1024x32_dp.addr1 memory_slice[26:26].addr1
						interconnect 2 mem_1024x32_dp.addr1 memory_slice[27:27].addr1
						interconnect 2 mem_1024x32_dp.addr1 memory_slice[28:28].addr1
						interconnect 2 mem_1024x32_dp.addr1 memory_slice[29:29].addr1
						interconnect 2 mem_1024x32_dp.addr1 memory_slice[30:30].addr1
						interconnect 2 mem_1024x32_dp.addr1 memory_slice[31:31].addr1
						interconnect 2 mem_1024x32_dp.addr2 memory_slice[0:0].addr2
						interconnect 2 mem_1024x32_dp.addr2 memory_slice[1:1].addr2
						interconnect 2 mem_1024x32_dp.addr2 memory_slice[2:2].addr2
						interconnect 2 mem_1024x32_dp.addr2 memory_slice[3:3].addr2
						interconnect 2 mem_1024x32_dp.addr2 memory_slice[4:4].addr2
						interconnect 2 mem_1024x32_dp.addr2 memory_slice[5:5].addr2
						interconnect 2 mem_1024x32_dp.addr2 memory_slice[6:6].addr2
						interconnect 2 mem_1024x32_dp.addr2 memory_slice[7:7].addr2
						interconnect 2 mem_1024x32_dp.addr2 memory_slice[8:8].addr2
						interconnect 2 mem_1024x32_dp.addr2 memory_slice[9:9].addr2
						interconnect 2 mem_1024x32_dp.addr2 memory_slice[10:10].addr2
						interconnect 2 mem_1024x32_dp.addr2 memory_slice[11:11].addr2
						interconnect 2 mem_1024x32_dp.addr2 memory_slice[12:12].addr2
						interconnect 2 mem_1024x32_dp.addr2 memory_slice[13:13].addr2
						interconnect 2 mem_1024x32_dp.addr2 memory_slice[14:14].addr2
						interconnect 2 mem_1024x32_dp.addr2 memory_slice[15:15].addr2
						interconnect 2 mem_1024x32_dp.addr2 memory_slice[16:16].addr2
						interconnect 2 mem_1024x32_dp.addr2 memory_slice[17:17].addr2
						interconnect 2 mem_1024x32_dp.addr2 memory_slice[18:18].addr2
						interconnect 2 mem_1024x32_dp.addr2 memory_slice[19:19].addr2
						interconnect 2 mem_1024x32_dp.addr2 memory_slice[20:20].addr2
						interconnect 2 mem_1024x32_dp.addr2 memory_slice[21:21].addr2
						interconnect 2 mem_1024x32_dp.addr2 memory_slice[22:22].addr2
						interconnect 2 mem_1024x32_dp.addr2 memory_slice[23:23].addr2
						interconnect 2 mem_1024x32_dp.addr2 memory_slice[24:24].addr2
						interconnect 2 mem_1024x32_dp.addr2 memory_slice[25:25].addr2
						interconnect 2 mem_1024x32_dp.addr2 memory_slice[26:26].addr2
						interconnect 2 mem_1024x32_dp.addr2 memory_slice[27:27].addr2
						interconnect 2 mem_1024x32_dp.addr2 memory_slice[28:28].addr2
						interconnect 2 mem_1024x32_dp.addr2 memory_slice[29:29].addr2
						interconnect 2 mem_1024x32_dp.addr2 memory_slice[30:30].addr2
						interconnect 2 mem_1024x32_dp.addr2 memory_slice[31:31].addr2
						interconnect 2 mem_1024x32_dp.data1 memory_slice[31:0].data1
						interconnect 2 mem_1024x32_dp.data2 memory_slice[31:0].data2
						interconnect 2 mem_1024x32_dp.we1 memory_slice[0:0].we1
						interconnect 2 mem_1024x32_dp.we1 memory_slice[1:1].we1
						interconnect 2 mem_1024x32_dp.we1 memory_slice[2:2].we1
						interconnect 2 mem_1024x32_dp.we1 memory_slice[3:3].we1
						interconnect 2 mem_1024x32_dp.we1 memory_slice[4:4].we1
						interconnect 2 mem_1024x32_dp.we1 memory_slice[5:5].we1
						interconnect 2 mem_1024x32_dp.we1 memory_slice[6:6].we1
						interconnect 2 mem_1024x32_dp.we1 memory_slice[7:7].we1
						interconnect 2 mem_1024x32_dp.we1 memory_slice[8:8].we1
						interconnect 2 mem_1024x32_dp.we1 memory_slice[9:9].we1
						interconnect 2 mem_1024x32_dp.we1 memory_slice[10:10].we1
						interconnect 2 mem_1024x32_dp.we1 memory_slice[11:11].we1
						interconnect 2 mem_1024x32_dp.we1 memory_slice[12:12].we1
						interconnect 2 mem_1024x32_dp.we1 memory_slice[13:13].we1
						interconnect 2 mem_1024x32_dp.we1 memory_slice[14:14].we1
						interconnect 2 mem_1024x32_dp.we1 memory_slice[15:15].we1
						interconnect 2 mem_1024x32_dp.we1 memory_slice[16:16].we1
						interconnect 2 mem_1024x32_dp.we1 memory_slice[17:17].we1
						interconnect 2 mem_1024x32_dp.we1 memory_slice[18:18].we1
						interconnect 2 mem_1024x32_dp.we1 memory_slice[19:19].we1
						interconnect 2 mem_1024x32_dp.we1 memory_slice[20:20].we1
						interconnect 2 mem_1024x32_dp.we1 memory_slice[21:21].we1
						interconnect 2 mem_1024x32_dp.we1 memory_slice[22:22].we1
						interconnect 2 mem_1024x32_dp.we1 memory_slice[23:23].we1
						interconnect 2 mem_1024x32_dp.we1 memory_slice[24:24].we1
						interconnect 2 mem_1024x32_dp.we1 memory_slice[25:25].we1
						interconnect 2 mem_1024x32_dp.we1 memory_slice[26:26].we1
						interconnect 2 mem_1024x32_dp.we1 memory_slice[27:27].we1
						interconnect 2 mem_1024x32_dp.we1 memory_slice[28:28].we1
						interconnect 2 mem_1024x32_dp.we1 memory_slice[29:29].we1
						interconnect 2 mem_1024x32_dp.we1 memory_slice[30:30].we1
						interconnect 2 mem_1024x32_dp.we1 memory_slice[31:31].we1
						interconnect 2 mem_1024x32_dp.we2 memory_slice[0:0].we2
						interconnect 2 mem_1024x32_dp.we2 memory_slice[1:1].we2
						interconnect 2 mem_1024x32_dp.we2 memory_slice[2:2].we2
						interconnect 2 mem_1024x32_dp.we2 memory_slice[3:3].we2
						interconnect 2 mem_1024x32_dp.we2 memory_slice[4:4].we2
						interconnect 2 mem_1024x32_dp.we2 memory_slice[5:5].we2
						interconnect 2 mem_1024x32_dp.we2 memory_slice[6:6].we2
						interconnect 2 mem_1024x32_dp.we2 memory_slice[7:7].we2
						interconnect 2 mem_1024x32_dp.we2 memory_slice[8:8].we2
						interconnect 2 mem_1024x32_dp.we2 memory_slice[9:9].we2
						interconnect 2 mem_1024x32_dp.we2 memory_slice[10:10].we2
						interconnect 2 mem_1024x32_dp.we2 memory_slice[11:11].we2
						interconnect 2 mem_1024x32_dp.we2 memory_slice[12:12].we2
						interconnect 2 mem_1024x32_dp.we2 memory_slice[13:13].we2
						interconnect 2 mem_1024x32_dp.we2 memory_slice[14:14].we2
						interconnect 2 mem_1024x32_dp.we2 memory_slice[15:15].we2
						interconnect 2 mem_1024x32_dp.we2 memory_slice[16:16].we2
						interconnect 2 mem_1024x32_dp.we2 memory_slice[17:17].we2
						interconnect 2 mem_1024x32_dp.we2 memory_slice[18:18].we2
						interconnect 2 mem_1024x32_dp.we2 memory_slice[19:19].we2
						interconnect 2 mem_1024x32_dp.we2 memory_slice[20:20].we2
						interconnect 2 mem_1024x32_dp.we2 memory_slice[21:21].we2
						interconnect 2 mem_1024x32_dp.we2 memory_slice[22:22].we2
						interconnect 2 mem_1024x32_dp.we2 memory_slice[23:23].we2
						interconnect 2 mem_1024x32_dp.we2 memory_slice[24:24].we2
						interconnect 2 mem_1024x32_dp.we2 memory_slice[25:25].we2
						interconnect 2 mem_1024x32_dp.we2 memory_slice[26:26].we2
						interconnect 2 mem_1024x32_dp.we2 memory_slice[27:27].we2
						interconnect 2 mem_1024x32_dp.we2 memory_slice[28:28].we2
						interconnect 2 mem_1024x32_dp.we2 memory_slice[29:29].we2
						interconnect 2 mem_1024x32_dp.we2 memory_slice[30:30].we2
						interconnect 2 mem_1024x32_dp.we2 memory_slice[31:31].we2
						interconnect 2 memory_slice[31:0].out1 mem_1024x32_dp.out1
						interconnect 2 memory_slice[31:0].out2 mem_1024x32_dp.out2
						interconnect 2 mem_1024x32_dp.clk memory_slice[0:0].clk
						interconnect 2 mem_1024x32_dp.clk memory_slice[1:1].clk
						interconnect 2 mem_1024x32_dp.clk memory_slice[2:2].clk
						interconnect 2 mem_1024x32_dp.clk memory_slice[3:3].clk
						interconnect 2 mem_1024x32_dp.clk memory_slice[4:4].clk
						interconnect 2 mem_1024x32_dp.clk memory_slice[5:5].clk
						interconnect 2 mem_1024x32_dp.clk memory_slice[6:6].clk
						interconnect 2 mem_1024x32_dp.clk memory_slice[7:7].clk
						interconnect 2 mem_1024x32_dp.clk memory_slice[8:8].clk
						interconnect 2 mem_1024x32_dp.clk memory_slice[9:9].clk
						interconnect 2 mem_1024x32_dp.clk memory_slice[10:10].clk
						interconnect 2 mem_1024x32_dp.clk memory_slice[11:11].clk
						interconnect 2 mem_1024x32_dp.clk memory_slice[12:12].clk
						interconnect 2 mem_1024x32_dp.clk memory_slice[13:13].clk
						interconnect 2 mem_1024x32_dp.clk memory_slice[14:14].clk
						interconnect 2 mem_1024x32_dp.clk memory_slice[15:15].clk
						interconnect 2 mem_1024x32_dp.clk memory_slice[16:16].clk
						interconnect 2 mem_1024x32_dp.clk memory_slice[17:17].clk
						interconnect 2 mem_1024x32_dp.clk memory_slice[18:18].clk
						interconnect 2 mem_1024x32_dp.clk memory_slice[19:19].clk
						interconnect 2 mem_1024x32_dp.clk memory_slice[20:20].clk
						interconnect 2 mem_1024x32_dp.clk memory_slice[21:21].clk
						interconnect 2 mem_1024x32_dp.clk memory_slice[22:22].clk
						interconnect 2 mem_1024x32_dp.clk memory_slice[23:23].clk
						interconnect 2 mem_1024x32_dp.clk memory_slice[24:24].clk
						interconnect 2 mem_1024x32_dp.clk memory_slice[25:25].clk
						interconnect 2 mem_1024x32_dp.clk memory_slice[26:26].clk
						interconnect 2 mem_1024x32_dp.clk memory_slice[27:27].clk
						interconnect 2 mem_1024x32_dp.clk memory_slice[28:28].clk
						interconnect 2 mem_1024x32_dp.clk memory_slice[29:29].clk
						interconnect 2 mem_1024x32_dp.clk memory_slice[30:30].clk
						interconnect 2 mem_1024x32_dp.clk memory_slice[31:31].clk
					power method: pin-toggle
						port clk type 0 num_pins 1
							energy_per_toggle 1.790000e-11
				interconnect 2 memory.addr1[9:0] mem_1024x32_dp.addr1
					annotation memory.addr1[9:0] mem_1024x32_dp.addr1 1: 132e-12
				interconnect 2 memory.addr2[9:0] mem_1024x32_dp.addr2
					annotation memory.addr2[9:0] mem_1024x32_dp.addr2 1: 132e-12
				interconnect 2 memory.data[31:0] mem_1024x32_dp.data1
					annotation memory.data[31:0] mem_1024x32_dp.data1 1: 132e-12
				interconnect 2 memory.data[63:32] mem_1024x32_dp.data2
					annotation memory.data[63:32] mem_1024x32_dp.data2 1: 132e-12
				interconnect 2 memory.we1 mem_1024x32_dp.we1
					annotation memory.we1 mem_1024x32_dp.we1 1: 132e-12
				interconnect 2 memory.we2 mem_1024x32_dp.we2
					annotation memory.we2 mem_1024x32_dp.we2 1: 132e-12
				interconnect 2 mem_1024x32_dp.out1 memory.out[31:0]
					annotation mem_1024x32_dp.out1 memory.out[31:0] 1: 40e-12
				interconnect 2 mem_1024x32_dp.out2 memory.out[63:32]
					annotation mem_1024x32_dp.out2 memory.out[63:32] 1: 40e-12
				interconnect 2 memory.clk mem_1024x32_dp.clk
			mode mem_2048x16_dp:
				pb_type name: mem_2048x16_dp
					blif_model: (null)
					class_type: 3
					num_modes: 1
					num_ports: 9
					port addr1 type 0 num_pins 11
					port addr2 type 0 num_pins 11
					port data1 type 0 num_pins 16
					port data2 type 0 num_pins 16
					port we1 type 0 num_pins 1
					port we2 type 0 num_pins 1
					port out1 type 1 num_pins 16
					port out2 type 1 num_pins 16
					port clk type 0 num_pins 1
					mode memory_slice:
						pb_type name: memory_slice
							blif_model: .subckt dual_port_ram
							class_type: 3
							num_modes: 0
							num_ports: 9
							port addr1 type 0 num_pins 11
							port addr2 type 0 num_pins 11
							port data1 type 0 num_pins 1
							port data2 type 0 num_pins 1
							port we1 type 0 num_pins 1
							port we2 type 0 num_pins 1
							port out1 type 1 num_pins 1
							port out2 type 1 num_pins 1
							port clk type 0 num_pins 1
									annotation clk memory_slice.addr1 (null) 1: 509e-12
									annotation clk memory_slice.data1 (null) 1: 509e-12
									annotation clk memory_slice.we1 (null) 1: 509e-12
									annotation clk memory_slice.addr2 (null) 1: 509e-12
									annotation clk memory_slice.data2 (null) 1: 509e-12
									annotation clk memory_slice.we2 (null) 1: 509e-12
									annotation clk memory_slice.out1 (null) 1: 1.234e-9
									annotation clk memory_slice.out2 (null) 1: 1.234e-9
						interconnect 2 mem_2048x16_dp.addr1 memory_slice[0:0].addr1
						interconnect 2 mem_2048x16_dp.addr1 memory_slice[1:1].addr1
						interconnect 2 mem_2048x16_dp.addr1 memory_slice[2:2].addr1
						interconnect 2 mem_2048x16_dp.addr1 memory_slice[3:3].addr1
						interconnect 2 mem_2048x16_dp.addr1 memory_slice[4:4].addr1
						interconnect 2 mem_2048x16_dp.addr1 memory_slice[5:5].addr1
						interconnect 2 mem_2048x16_dp.addr1 memory_slice[6:6].addr1
						interconnect 2 mem_2048x16_dp.addr1 memory_slice[7:7].addr1
						interconnect 2 mem_2048x16_dp.addr1 memory_slice[8:8].addr1
						interconnect 2 mem_2048x16_dp.addr1 memory_slice[9:9].addr1
						interconnect 2 mem_2048x16_dp.addr1 memory_slice[10:10].addr1
						interconnect 2 mem_2048x16_dp.addr1 memory_slice[11:11].addr1
						interconnect 2 mem_2048x16_dp.addr1 memory_slice[12:12].addr1
						interconnect 2 mem_2048x16_dp.addr1 memory_slice[13:13].addr1
						interconnect 2 mem_2048x16_dp.addr1 memory_slice[14:14].addr1
						interconnect 2 mem_2048x16_dp.addr1 memory_slice[15:15].addr1
						interconnect 2 mem_2048x16_dp.addr2 memory_slice[0:0].addr2
						interconnect 2 mem_2048x16_dp.addr2 memory_slice[1:1].addr2
						interconnect 2 mem_2048x16_dp.addr2 memory_slice[2:2].addr2
						interconnect 2 mem_2048x16_dp.addr2 memory_slice[3:3].addr2
						interconnect 2 mem_2048x16_dp.addr2 memory_slice[4:4].addr2
						interconnect 2 mem_2048x16_dp.addr2 memory_slice[5:5].addr2
						interconnect 2 mem_2048x16_dp.addr2 memory_slice[6:6].addr2
						interconnect 2 mem_2048x16_dp.addr2 memory_slice[7:7].addr2
						interconnect 2 mem_2048x16_dp.addr2 memory_slice[8:8].addr2
						interconnect 2 mem_2048x16_dp.addr2 memory_slice[9:9].addr2
						interconnect 2 mem_2048x16_dp.addr2 memory_slice[10:10].addr2
						interconnect 2 mem_2048x16_dp.addr2 memory_slice[11:11].addr2
						interconnect 2 mem_2048x16_dp.addr2 memory_slice[12:12].addr2
						interconnect 2 mem_2048x16_dp.addr2 memory_slice[13:13].addr2
						interconnect 2 mem_2048x16_dp.addr2 memory_slice[14:14].addr2
						interconnect 2 mem_2048x16_dp.addr2 memory_slice[15:15].addr2
						interconnect 2 mem_2048x16_dp.data1 memory_slice[15:0].data1
						interconnect 2 mem_2048x16_dp.data2 memory_slice[15:0].data2
						interconnect 2 mem_2048x16_dp.we1 memory_slice[0:0].we1
						interconnect 2 mem_2048x16_dp.we1 memory_slice[1:1].we1
						interconnect 2 mem_2048x16_dp.we1 memory_slice[2:2].we1
						interconnect 2 mem_2048x16_dp.we1 memory_slice[3:3].we1
						interconnect 2 mem_2048x16_dp.we1 memory_slice[4:4].we1
						interconnect 2 mem_2048x16_dp.we1 memory_slice[5:5].we1
						interconnect 2 mem_2048x16_dp.we1 memory_slice[6:6].we1
						interconnect 2 mem_2048x16_dp.we1 memory_slice[7:7].we1
						interconnect 2 mem_2048x16_dp.we1 memory_slice[8:8].we1
						interconnect 2 mem_2048x16_dp.we1 memory_slice[9:9].we1
						interconnect 2 mem_2048x16_dp.we1 memory_slice[10:10].we1
						interconnect 2 mem_2048x16_dp.we1 memory_slice[11:11].we1
						interconnect 2 mem_2048x16_dp.we1 memory_slice[12:12].we1
						interconnect 2 mem_2048x16_dp.we1 memory_slice[13:13].we1
						interconnect 2 mem_2048x16_dp.we1 memory_slice[14:14].we1
						interconnect 2 mem_2048x16_dp.we1 memory_slice[15:15].we1
						interconnect 2 mem_2048x16_dp.we2 memory_slice[0:0].we2
						interconnect 2 mem_2048x16_dp.we2 memory_slice[1:1].we2
						interconnect 2 mem_2048x16_dp.we2 memory_slice[2:2].we2
						interconnect 2 mem_2048x16_dp.we2 memory_slice[3:3].we2
						interconnect 2 mem_2048x16_dp.we2 memory_slice[4:4].we2
						interconnect 2 mem_2048x16_dp.we2 memory_slice[5:5].we2
						interconnect 2 mem_2048x16_dp.we2 memory_slice[6:6].we2
						interconnect 2 mem_2048x16_dp.we2 memory_slice[7:7].we2
						interconnect 2 mem_2048x16_dp.we2 memory_slice[8:8].we2
						interconnect 2 mem_2048x16_dp.we2 memory_slice[9:9].we2
						interconnect 2 mem_2048x16_dp.we2 memory_slice[10:10].we2
						interconnect 2 mem_2048x16_dp.we2 memory_slice[11:11].we2
						interconnect 2 mem_2048x16_dp.we2 memory_slice[12:12].we2
						interconnect 2 mem_2048x16_dp.we2 memory_slice[13:13].we2
						interconnect 2 mem_2048x16_dp.we2 memory_slice[14:14].we2
						interconnect 2 mem_2048x16_dp.we2 memory_slice[15:15].we2
						interconnect 2 memory_slice[15:0].out1 mem_2048x16_dp.out1
						interconnect 2 memory_slice[15:0].out2 mem_2048x16_dp.out2
						interconnect 2 mem_2048x16_dp.clk memory_slice[0:0].clk
						interconnect 2 mem_2048x16_dp.clk memory_slice[1:1].clk
						interconnect 2 mem_2048x16_dp.clk memory_slice[2:2].clk
						interconnect 2 mem_2048x16_dp.clk memory_slice[3:3].clk
						interconnect 2 mem_2048x16_dp.clk memory_slice[4:4].clk
						interconnect 2 mem_2048x16_dp.clk memory_slice[5:5].clk
						interconnect 2 mem_2048x16_dp.clk memory_slice[6:6].clk
						interconnect 2 mem_2048x16_dp.clk memory_slice[7:7].clk
						interconnect 2 mem_2048x16_dp.clk memory_slice[8:8].clk
						interconnect 2 mem_2048x16_dp.clk memory_slice[9:9].clk
						interconnect 2 mem_2048x16_dp.clk memory_slice[10:10].clk
						interconnect 2 mem_2048x16_dp.clk memory_slice[11:11].clk
						interconnect 2 mem_2048x16_dp.clk memory_slice[12:12].clk
						interconnect 2 mem_2048x16_dp.clk memory_slice[13:13].clk
						interconnect 2 mem_2048x16_dp.clk memory_slice[14:14].clk
						interconnect 2 mem_2048x16_dp.clk memory_slice[15:15].clk
					power method: pin-toggle
						port clk type 0 num_pins 1
							energy_per_toggle 1.790000e-11
				interconnect 2 memory.addr1[10:0] mem_2048x16_dp.addr1
					annotation memory.addr1[10:0] mem_2048x16_dp.addr1 1: 132e-12
				interconnect 2 memory.addr2[10:0] mem_2048x16_dp.addr2
					annotation memory.addr2[10:0] mem_2048x16_dp.addr2 1: 132e-12
				interconnect 2 memory.data[15:0] mem_2048x16_dp.data1
					annotation memory.data[15:0] mem_2048x16_dp.data1 1: 132e-12
				interconnect 2 memory.data[31:16] mem_2048x16_dp.data2
					annotation memory.data[31:16] mem_2048x16_dp.data2 1: 132e-12
				interconnect 2 memory.we1 mem_2048x16_dp.we1
					annotation memory.we1 mem_2048x16_dp.we1 1: 132e-12
				interconnect 2 memory.we2 mem_2048x16_dp.we2
					annotation memory.we2 mem_2048x16_dp.we2 1: 132e-12
				interconnect 2 mem_2048x16_dp.out1 memory.out[15:0]
					annotation mem_2048x16_dp.out1 memory.out[15:0] 1: 40e-12
				interconnect 2 mem_2048x16_dp.out2 memory.out[31:16]
					annotation mem_2048x16_dp.out2 memory.out[31:16] 1: 40e-12
				interconnect 2 memory.clk mem_2048x16_dp.clk
			mode mem_2048x8_dp:
				pb_type name: mem_2048x8_dp
					blif_model: (null)
					class_type: 3
					num_modes: 1
					num_ports: 9
					port addr1 type 0 num_pins 12
					port addr2 type 0 num_pins 12
					port data1 type 0 num_pins 8
					port data2 type 0 num_pins 8
					port we1 type 0 num_pins 1
					port we2 type 0 num_pins 1
					port out1 type 1 num_pins 8
					port out2 type 1 num_pins 8
					port clk type 0 num_pins 1
					mode memory_slice:
						pb_type name: memory_slice
							blif_model: .subckt dual_port_ram
							class_type: 3
							num_modes: 0
							num_ports: 9
							port addr1 type 0 num_pins 12
							port addr2 type 0 num_pins 12
							port data1 type 0 num_pins 1
							port data2 type 0 num_pins 1
							port we1 type 0 num_pins 1
							port we2 type 0 num_pins 1
							port out1 type 1 num_pins 1
							port out2 type 1 num_pins 1
							port clk type 0 num_pins 1
									annotation clk memory_slice.addr1 (null) 1: 509e-12
									annotation clk memory_slice.data1 (null) 1: 509e-12
									annotation clk memory_slice.we1 (null) 1: 509e-12
									annotation clk memory_slice.addr2 (null) 1: 509e-12
									annotation clk memory_slice.data2 (null) 1: 509e-12
									annotation clk memory_slice.we2 (null) 1: 509e-12
									annotation clk memory_slice.out1 (null) 1: 1.234e-9
									annotation clk memory_slice.out2 (null) 1: 1.234e-9
						interconnect 2 mem_2048x8_dp.addr1 memory_slice[0:0].addr1
						interconnect 2 mem_2048x8_dp.addr1 memory_slice[1:1].addr1
						interconnect 2 mem_2048x8_dp.addr1 memory_slice[2:2].addr1
						interconnect 2 mem_2048x8_dp.addr1 memory_slice[3:3].addr1
						interconnect 2 mem_2048x8_dp.addr1 memory_slice[4:4].addr1
						interconnect 2 mem_2048x8_dp.addr1 memory_slice[5:5].addr1
						interconnect 2 mem_2048x8_dp.addr1 memory_slice[6:6].addr1
						interconnect 2 mem_2048x8_dp.addr1 memory_slice[7:7].addr1
						interconnect 2 mem_2048x8_dp.addr2 memory_slice[0:0].addr2
						interconnect 2 mem_2048x8_dp.addr2 memory_slice[1:1].addr2
						interconnect 2 mem_2048x8_dp.addr2 memory_slice[2:2].addr2
						interconnect 2 mem_2048x8_dp.addr2 memory_slice[3:3].addr2
						interconnect 2 mem_2048x8_dp.addr2 memory_slice[4:4].addr2
						interconnect 2 mem_2048x8_dp.addr2 memory_slice[5:5].addr2
						interconnect 2 mem_2048x8_dp.addr2 memory_slice[6:6].addr2
						interconnect 2 mem_2048x8_dp.addr2 memory_slice[7:7].addr2
						interconnect 2 mem_2048x8_dp.data1 memory_slice[7:0].data1
						interconnect 2 mem_2048x8_dp.data2 memory_slice[7:0].data2
						interconnect 2 mem_2048x8_dp.we1 memory_slice[0:0].we1
						interconnect 2 mem_2048x8_dp.we1 memory_slice[1:1].we1
						interconnect 2 mem_2048x8_dp.we1 memory_slice[2:2].we1
						interconnect 2 mem_2048x8_dp.we1 memory_slice[3:3].we1
						interconnect 2 mem_2048x8_dp.we1 memory_slice[4:4].we1
						interconnect 2 mem_2048x8_dp.we1 memory_slice[5:5].we1
						interconnect 2 mem_2048x8_dp.we1 memory_slice[6:6].we1
						interconnect 2 mem_2048x8_dp.we1 memory_slice[7:7].we1
						interconnect 2 mem_2048x8_dp.we2 memory_slice[0:0].we2
						interconnect 2 mem_2048x8_dp.we2 memory_slice[1:1].we2
						interconnect 2 mem_2048x8_dp.we2 memory_slice[2:2].we2
						interconnect 2 mem_2048x8_dp.we2 memory_slice[3:3].we2
						interconnect 2 mem_2048x8_dp.we2 memory_slice[4:4].we2
						interconnect 2 mem_2048x8_dp.we2 memory_slice[5:5].we2
						interconnect 2 mem_2048x8_dp.we2 memory_slice[6:6].we2
						interconnect 2 mem_2048x8_dp.we2 memory_slice[7:7].we2
						interconnect 2 memory_slice[7:0].out1 mem_2048x8_dp.out1
						interconnect 2 memory_slice[7:0].out2 mem_2048x8_dp.out2
						interconnect 2 mem_2048x8_dp.clk memory_slice[0:0].clk
						interconnect 2 mem_2048x8_dp.clk memory_slice[1:1].clk
						interconnect 2 mem_2048x8_dp.clk memory_slice[2:2].clk
						interconnect 2 mem_2048x8_dp.clk memory_slice[3:3].clk
						interconnect 2 mem_2048x8_dp.clk memory_slice[4:4].clk
						interconnect 2 mem_2048x8_dp.clk memory_slice[5:5].clk
						interconnect 2 mem_2048x8_dp.clk memory_slice[6:6].clk
						interconnect 2 mem_2048x8_dp.clk memory_slice[7:7].clk
					power method: pin-toggle
						port clk type 0 num_pins 1
							energy_per_toggle 1.790000e-11
				interconnect 2 memory.addr1[11:0] mem_2048x8_dp.addr1
					annotation memory.addr1[11:0] mem_2048x8_dp.addr1 1: 132e-12
				interconnect 2 memory.addr2[11:0] mem_2048x8_dp.addr2
					annotation memory.addr2[11:0] mem_2048x8_dp.addr2 1: 132e-12
				interconnect 2 memory.data[7:0] mem_2048x8_dp.data1
					annotation memory.data[7:0] mem_2048x8_dp.data1 1: 132e-12
				interconnect 2 memory.data[15:8] mem_2048x8_dp.data2
					annotation memory.data[15:8] mem_2048x8_dp.data2 1: 132e-12
				interconnect 2 memory.we1 mem_2048x8_dp.we1
					annotation memory.we1 mem_2048x8_dp.we1 1: 132e-12
				interconnect 2 memory.we2 mem_2048x8_dp.we2
					annotation memory.we2 mem_2048x8_dp.we2 1: 132e-12
				interconnect 2 mem_2048x8_dp.out1 memory.out[7:0]
					annotation mem_2048x8_dp.out1 memory.out[7:0] 1: 40e-12
				interconnect 2 mem_2048x8_dp.out2 memory.out[15:8]
					annotation mem_2048x8_dp.out2 memory.out[15:8] 1: 40e-12
				interconnect 2 memory.clk mem_2048x8_dp.clk
			mode mem_8192x4_dp:
				pb_type name: mem_8192x4_dp
					blif_model: (null)
					class_type: 3
					num_modes: 1
					num_ports: 9
					port addr1 type 0 num_pins 13
					port addr2 type 0 num_pins 13
					port data1 type 0 num_pins 4
					port data2 type 0 num_pins 4
					port we1 type 0 num_pins 1
					port we2 type 0 num_pins 1
					port out1 type 1 num_pins 4
					port out2 type 1 num_pins 4
					port clk type 0 num_pins 1
					mode memory_slice:
						pb_type name: memory_slice
							blif_model: .subckt dual_port_ram
							class_type: 3
							num_modes: 0
							num_ports: 9
							port addr1 type 0 num_pins 13
							port addr2 type 0 num_pins 13
							port data1 type 0 num_pins 1
							port data2 type 0 num_pins 1
							port we1 type 0 num_pins 1
							port we2 type 0 num_pins 1
							port out1 type 1 num_pins 1
							port out2 type 1 num_pins 1
							port clk type 0 num_pins 1
									annotation clk memory_slice.addr1 (null) 1: 509e-12
									annotation clk memory_slice.data1 (null) 1: 509e-12
									annotation clk memory_slice.we1 (null) 1: 509e-12
									annotation clk memory_slice.addr2 (null) 1: 509e-12
									annotation clk memory_slice.data2 (null) 1: 509e-12
									annotation clk memory_slice.we2 (null) 1: 509e-12
									annotation clk memory_slice.out1 (null) 1: 1.234e-9
									annotation clk memory_slice.out2 (null) 1: 1.234e-9
						interconnect 2 mem_8192x4_dp.addr1 memory_slice[0:0].addr1
						interconnect 2 mem_8192x4_dp.addr1 memory_slice[1:1].addr1
						interconnect 2 mem_8192x4_dp.addr1 memory_slice[2:2].addr1
						interconnect 2 mem_8192x4_dp.addr1 memory_slice[3:3].addr1
						interconnect 2 mem_8192x4_dp.addr2 memory_slice[0:0].addr2
						interconnect 2 mem_8192x4_dp.addr2 memory_slice[1:1].addr2
						interconnect 2 mem_8192x4_dp.addr2 memory_slice[2:2].addr2
						interconnect 2 mem_8192x4_dp.addr2 memory_slice[3:3].addr2
						interconnect 2 mem_8192x4_dp.data1 memory_slice[3:0].data1
						interconnect 2 mem_8192x4_dp.data2 memory_slice[3:0].data2
						interconnect 2 mem_8192x4_dp.we1 memory_slice[0:0].we1
						interconnect 2 mem_8192x4_dp.we1 memory_slice[1:1].we1
						interconnect 2 mem_8192x4_dp.we1 memory_slice[2:2].we1
						interconnect 2 mem_8192x4_dp.we1 memory_slice[3:3].we1
						interconnect 2 mem_8192x4_dp.we2 memory_slice[0:0].we2
						interconnect 2 mem_8192x4_dp.we2 memory_slice[1:1].we2
						interconnect 2 mem_8192x4_dp.we2 memory_slice[2:2].we2
						interconnect 2 mem_8192x4_dp.we2 memory_slice[3:3].we2
						interconnect 2 memory_slice[3:0].out1 mem_8192x4_dp.out1
						interconnect 2 memory_slice[3:0].out2 mem_8192x4_dp.out2
						interconnect 2 mem_8192x4_dp.clk memory_slice[0:0].clk
						interconnect 2 mem_8192x4_dp.clk memory_slice[1:1].clk
						interconnect 2 mem_8192x4_dp.clk memory_slice[2:2].clk
						interconnect 2 mem_8192x4_dp.clk memory_slice[3:3].clk
					power method: pin-toggle
						port clk type 0 num_pins 1
							energy_per_toggle 1.790000e-11
				interconnect 2 memory.addr1[12:0] mem_8192x4_dp.addr1
					annotation memory.addr1[12:0] mem_8192x4_dp.addr1 1: 132e-12
				interconnect 2 memory.addr2[12:0] mem_8192x4_dp.addr2
					annotation memory.addr2[12:0] mem_8192x4_dp.addr2 1: 132e-12
				interconnect 2 memory.data[3:0] mem_8192x4_dp.data1
					annotation memory.data[3:0] mem_8192x4_dp.data1 1: 132e-12
				interconnect 2 memory.data[7:4] mem_8192x4_dp.data2
					annotation memory.data[7:4] mem_8192x4_dp.data2 1: 132e-12
				interconnect 2 memory.we1 mem_8192x4_dp.we1
					annotation memory.we1 mem_8192x4_dp.we1 1: 132e-12
				interconnect 2 memory.we2 mem_8192x4_dp.we2
					annotation memory.we2 mem_8192x4_dp.we2 1: 132e-12
				interconnect 2 mem_8192x4_dp.out1 memory.out[3:0]
					annotation mem_8192x4_dp.out1 memory.out[3:0] 1: 40e-12
				interconnect 2 mem_8192x4_dp.out2 memory.out[7:4]
					annotation mem_8192x4_dp.out2 memory.out[7:4] 1: 40e-12
				interconnect 2 memory.clk mem_8192x4_dp.clk
			mode mem_16384x2_dp:
				pb_type name: mem_16384x2_dp
					blif_model: (null)
					class_type: 3
					num_modes: 1
					num_ports: 9
					port addr1 type 0 num_pins 14
					port addr2 type 0 num_pins 14
					port data1 type 0 num_pins 2
					port data2 type 0 num_pins 2
					port we1 type 0 num_pins 1
					port we2 type 0 num_pins 1
					port out1 type 1 num_pins 2
					port out2 type 1 num_pins 2
					port clk type 0 num_pins 1
					mode memory_slice:
						pb_type name: memory_slice
							blif_model: .subckt dual_port_ram
							class_type: 3
							num_modes: 0
							num_ports: 9
							port addr1 type 0 num_pins 14
							port addr2 type 0 num_pins 14
							port data1 type 0 num_pins 1
							port data2 type 0 num_pins 1
							port we1 type 0 num_pins 1
							port we2 type 0 num_pins 1
							port out1 type 1 num_pins 1
							port out2 type 1 num_pins 1
							port clk type 0 num_pins 1
									annotation clk memory_slice.addr1 (null) 1: 509e-12
									annotation clk memory_slice.data1 (null) 1: 509e-12
									annotation clk memory_slice.we1 (null) 1: 509e-12
									annotation clk memory_slice.addr2 (null) 1: 509e-12
									annotation clk memory_slice.data2 (null) 1: 509e-12
									annotation clk memory_slice.we2 (null) 1: 509e-12
									annotation clk memory_slice.out1 (null) 1: 1.234e-9
									annotation clk memory_slice.out2 (null) 1: 1.234e-9
						interconnect 2 mem_16384x2_dp.addr1 memory_slice[0:0].addr1
						interconnect 2 mem_16384x2_dp.addr1 memory_slice[1:1].addr1
						interconnect 2 mem_16384x2_dp.addr2 memory_slice[0:0].addr2
						interconnect 2 mem_16384x2_dp.addr2 memory_slice[1:1].addr2
						interconnect 2 mem_16384x2_dp.data1 memory_slice[1:0].data1
						interconnect 2 mem_16384x2_dp.data2 memory_slice[1:0].data2
						interconnect 2 mem_16384x2_dp.we1 memory_slice[0:0].we1
						interconnect 2 mem_16384x2_dp.we1 memory_slice[1:1].we1
						interconnect 2 mem_16384x2_dp.we2 memory_slice[0:0].we2
						interconnect 2 mem_16384x2_dp.we2 memory_slice[1:1].we2
						interconnect 2 memory_slice[1:0].out1 mem_16384x2_dp.out1
						interconnect 2 memory_slice[1:0].out2 mem_16384x2_dp.out2
						interconnect 2 mem_16384x2_dp.clk memory_slice[0:0].clk
						interconnect 2 mem_16384x2_dp.clk memory_slice[1:1].clk
					power method: pin-toggle
						port clk type 0 num_pins 1
							energy_per_toggle 1.790000e-11
				interconnect 2 memory.addr1[13:0] mem_16384x2_dp.addr1
					annotation memory.addr1[13:0] mem_16384x2_dp.addr1 1: 132e-12
				interconnect 2 memory.addr2[13:0] mem_16384x2_dp.addr2
					annotation memory.addr2[13:0] mem_16384x2_dp.addr2 1: 132e-12
				interconnect 2 memory.data[1:0] mem_16384x2_dp.data1
					annotation memory.data[1:0] mem_16384x2_dp.data1 1: 132e-12
				interconnect 2 memory.data[3:2] mem_16384x2_dp.data2
					annotation memory.data[3:2] mem_16384x2_dp.data2 1: 132e-12
				interconnect 2 memory.we1 mem_16384x2_dp.we1
					annotation memory.we1 mem_16384x2_dp.we1 1: 132e-12
				interconnect 2 memory.we2 mem_16384x2_dp.we2
					annotation memory.we2 mem_16384x2_dp.we2 1: 132e-12
				interconnect 2 mem_16384x2_dp.out1 memory.out[1:0]
					annotation mem_16384x2_dp.out1 memory.out[1:0] 1: 40e-12
				interconnect 2 mem_16384x2_dp.out2 memory.out[3:2]
					annotation mem_16384x2_dp.out2 memory.out[3:2] 1: 40e-12
				interconnect 2 memory.clk mem_16384x2_dp.clk
			mode mem_32768x1_dp:
				pb_type name: mem_32768x1_dp
					blif_model: (null)
					class_type: 3
					num_modes: 1
					num_ports: 9
					port addr1 type 0 num_pins 15
					port addr2 type 0 num_pins 15
					port data1 type 0 num_pins 1
					port data2 type 0 num_pins 1
					port we1 type 0 num_pins 1
					port we2 type 0 num_pins 1
					port out1 type 1 num_pins 1
					port out2 type 1 num_pins 1
					port clk type 0 num_pins 1
					mode memory_slice:
						pb_type name: memory_slice
							blif_model: .subckt dual_port_ram
							class_type: 3
							num_modes: 0
							num_ports: 9
							port addr1 type 0 num_pins 15
							port addr2 type 0 num_pins 15
							port data1 type 0 num_pins 1
							port data2 type 0 num_pins 1
							port we1 type 0 num_pins 1
							port we2 type 0 num_pins 1
							port out1 type 1 num_pins 1
							port out2 type 1 num_pins 1
							port clk type 0 num_pins 1
									annotation clk memory_slice.addr1 (null) 1: 509e-12
									annotation clk memory_slice.data1 (null) 1: 509e-12
									annotation clk memory_slice.we1 (null) 1: 509e-12
									annotation clk memory_slice.addr2 (null) 1: 509e-12
									annotation clk memory_slice.data2 (null) 1: 509e-12
									annotation clk memory_slice.we2 (null) 1: 509e-12
									annotation clk memory_slice.out1 (null) 1: 1.234e-9
									annotation clk memory_slice.out2 (null) 1: 1.234e-9
						interconnect 2 mem_32768x1_dp.addr1 memory_slice[0:0].addr1
						interconnect 2 mem_32768x1_dp.addr2 memory_slice[0:0].addr2
						interconnect 2 mem_32768x1_dp.data1 memory_slice[0:0].data1
						interconnect 2 mem_32768x1_dp.data2 memory_slice[0:0].data2
						interconnect 2 mem_32768x1_dp.we1 memory_slice[0:0].we1
						interconnect 2 mem_32768x1_dp.we2 memory_slice[0:0].we2
						interconnect 2 memory_slice[0:0].out1 mem_32768x1_dp.out1
						interconnect 2 memory_slice[0:0].out2 mem_32768x1_dp.out2
						interconnect 2 mem_32768x1_dp.clk memory_slice[0:0].clk
					power method: pin-toggle
						port clk type 0 num_pins 1
							energy_per_toggle 1.790000e-11
				interconnect 2 memory.addr1[14:0] mem_32768x1_dp.addr1
					annotation memory.addr1[14:0] mem_32768x1_dp.addr1 1: 132e-12
				interconnect 2 memory.addr2[14:0] mem_32768x1_dp.addr2
					annotation memory.addr2[14:0] mem_32768x1_dp.addr2 1: 132e-12
				interconnect 2 memory.data[0:0] mem_32768x1_dp.data1
					annotation memory.data[0:0] mem_32768x1_dp.data1 1: 132e-12
				interconnect 2 memory.data[1:1] mem_32768x1_dp.data2
					annotation memory.data[1:1] mem_32768x1_dp.data2 1: 132e-12
				interconnect 2 memory.we1 mem_32768x1_dp.we1
					annotation memory.we1 mem_32768x1_dp.we1 1: 132e-12
				interconnect 2 memory.we2 mem_32768x1_dp.we2
					annotation memory.we2 mem_32768x1_dp.we2 1: 132e-12
				interconnect 2 mem_32768x1_dp.out1 memory.out[0:0]
					annotation mem_32768x1_dp.out1 memory.out[0:0] 1: 40e-12
				interconnect 2 mem_32768x1_dp.out2 memory.out[1:1]
					annotation mem_32768x1_dp.out2 memory.out[1:1] 1: 40e-12
				interconnect 2 memory.clk mem_32768x1_dp.clk
			power method: sum-of-children

