0.6
2018.2
Jun 14 2018
20:41:02
E:/Faculty of Engineering Ain Shams University/3rd CSE 2018 - 2019/1st Term/Lectures/Computer Organization/Project/CO2018/MIPS Processor/MIPS Processor.sim/sim_1/behav/xsim/glbl.v,1549486467,verilog,,,,glbl,,,,,,,,
E:/Faculty of Engineering Ain Shams University/3rd CSE 2018 - 2019/1st Term/Lectures/Computer Organization/Project/CO2018/MIPS Processor/MIPS Processor.srcs/sources_1/new/CommonComponents.v,1549494808,verilog,,E:/Faculty of Engineering Ain Shams University/3rd CSE 2018 - 2019/1st Term/Lectures/Computer Organization/Project/CO2018/MIPS Processor/MIPS Processor.srcs/sources_1/new/PipelineMIPS.v,,ALU;ALUControl;ControlUnit;DataMemory;DataMemoryFile;EX_MEM__MEM;ID_EX__MEM;IF_ID__MEM;InstructionMemory;MEM_WB__MEM;RegisterFile;ShiftLeft2;SignExtend;forwarding_unit;mux2x1_32bit;mux2x1_5bit;mux4x1_32bit;tb_ALU;tb_SignExtend;tb_forwarding;tb_mux;tb_shift,,,,,,,,
E:/Faculty of Engineering Ain Shams University/3rd CSE 2018 - 2019/1st Term/Lectures/Computer Organization/Project/CO2018/MIPS Processor/MIPS Processor.srcs/sources_1/new/PipelineMIPS.v,1549483265,verilog,,,,DecodeStage;ExecutionStage;FetchStage;MemoryStage;PipelineMIPS;WBStage;tb_DECStage;tb_PipelineMIPS;tb_registerfile,,,,,,,,
