# ğŸ“˜ Week 2 â€“ Part 1: Fundamentals of SoC Design

### ğŸ¤” Understanding System-on-Chip (SoC)

A **System-on-Chip (SoC)** is an integrated circuit that consolidates all components of a computer or electronic system into a single chip.
An SoC typically includes a **CPU (processor core)**, **memory modules**, **I/O peripherals**, and an **interconnect network** for component communication.
By integrating these, SoCs achieve **ğŸ”¹ reduced size**, **ğŸ”¹ lower power consumption**, and **ğŸ”¹ improved performance**, making them ideal for embedded systems, smartphones, IoT devices, and compact computing platforms.

---

### ğŸ›  Components of a Typical SoC

A typical SoC includes:

1. **ğŸ’» CPU (Central Processing Unit)**
   The brain of the SoC, executing instructions and controlling operations.

2. **ğŸ§  Memory**
   Includes volatile memory (**RAM**) for temporary storage and non-volatile memory (**ROM, flash**) for persistent storage.

3. **ğŸ“¡ Peripherals**
   Interfaces for external device communication â€” e.g., UART, SPI, IÂ²C, GPIO, timers.

4. **ğŸ”— Interconnect**
   The communication fabric (bus or Network-on-Chip) linking CPU, memory, and peripherals.

---

### ğŸ¼ Why BabySoC is Important

**BabySoC** is a simplified model of an SoC designed for learning purposes.
It abstracts the complexity of modern SoCs while retaining essential concepts such as CPU operation, memory access, and peripheral interaction.
By working with BabySoC, learners can focus on understanding the architecture and functional flow of SoCs without getting lost in intricate design details.

---

### âš™ï¸ Role of Functional Modelling

Functional modelling is a critical stage in SoC design that comes **before RTL and physical design**. Its purposes include:

* âœ… **Verifying functionality** â€” ensuring the design works conceptually before hardware implementation.
* ğŸ›‘ **Identifying design flaws early** â€” reducing costly mistakes later.
* ğŸ”„ **Enabling faster iteration** â€” allowing easier changes at a higher abstraction level.

Tools such as **Icarus Verilog** and **GTKWave** make functional modelling accessible, enabling designers to simulate and verify SoC functionality before moving to detailed design stages.

---

### ğŸ¯ Conclusion

Understanding SoC fundamentals is essential for embedded systems design. **BabySoC** serves as an excellent educational model, bridging the gap between theory and practice.
Functional modelling offers a safe and efficient approach to validating SoC designs, making it a critical step in mastering SoC development.
