<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: クラス VldMultOp</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="namespaceArmISA.html">ArmISA</a>::<a class="el" href="classArmISA_1_1VldMultOp.html">VldMultOp</a>
  </div>
</div>
<div class="contents">
<h1>クラス VldMultOp</h1><!-- doxytag: class="ArmISA::VldMultOp" --><!-- doxytag: inherits="ArmISA::PredMacroOp" -->
<p><code>#include &lt;<a class="el" href="macromem_8hh_source.html">macromem.hh</a>&gt;</code></p>
<div class="dynheader">
VldMultOpに対する継承グラフ</div>
<div class="dynsection">
 <div class="center">
  <img src="classArmISA_1_1VldMultOp.gif" usemap="#VldMultOp_map" alt=""/>
  <map id="VldMultOp_map" name="VldMultOp_map">
<area href="classArmISA_1_1PredMacroOp.html" alt="PredMacroOp" shape="rect" coords="0,224,93,248"/>
<area href="classArmISA_1_1PredOp.html" alt="PredOp" shape="rect" coords="0,168,93,192"/>
<area href="classArmISA_1_1ArmStaticInst.html" alt="ArmStaticInst" shape="rect" coords="0,112,93,136"/>
<area href="classStaticInst.html" alt="StaticInst" shape="rect" coords="0,56,93,80"/>
<area href="classRefCounted.html" alt="RefCounted" shape="rect" coords="0,0,93,24"/>
</map>
 </div>
</div>

<p><a href="classArmISA_1_1VldMultOp-members.html">すべてのメンバ一覧</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Protected メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1VldMultOp.html#a754883decfb95a4817c7650fc301a435">VldMultOp</a> (const char *mnem, <a class="el" href="classStaticInst.html#a5605d4fc727eae9e595325c90c0ec108">ExtMachInst</a> <a class="el" href="classStaticInst.html#a744598b194ca3d4201d9414ce4cc4af4">machInst</a>, OpClass __opClass, unsigned elems, <a class="el" href="classStaticInst.html#a36d25e03e43fa3bb4c5482cbefe5e0fb">RegIndex</a> <a class="el" href="namespaceArmISA.html#adf8c6c579ad8729095a637a4f2181211">rn</a>, <a class="el" href="classStaticInst.html#a36d25e03e43fa3bb4c5482cbefe5e0fb">RegIndex</a> vd, unsigned regs, unsigned inc, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> size, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> align, <a class="el" href="classStaticInst.html#a36d25e03e43fa3bb4c5482cbefe5e0fb">RegIndex</a> <a class="el" href="namespaceArmISA.html#ad546c2cf2168cf2d8ac21b2a9f485e82">rm</a>)</td></tr>
</table>
<hr/><a name="_details"></a><h2>説明</h2>
<p>Base classes for microcoded integer memory instructions. </p>
<hr/><h2>コンストラクタとデストラクタ</h2>
<a class="anchor" id="a754883decfb95a4817c7650fc301a435"></a><!-- doxytag: member="ArmISA::VldMultOp::VldMultOp" ref="a754883decfb95a4817c7650fc301a435" args="(const char *mnem, ExtMachInst machInst, OpClass __opClass, unsigned elems, RegIndex rn, RegIndex vd, unsigned regs, unsigned inc, uint32_t size, uint32_t align, RegIndex rm)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classArmISA_1_1VldMultOp.html">VldMultOp</a> </td>
          <td>(</td>
          <td class="paramtype">const char *&nbsp;</td>
          <td class="paramname"> <em>mnem</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classStaticInst.html#a5605d4fc727eae9e595325c90c0ec108">ExtMachInst</a>&nbsp;</td>
          <td class="paramname"> <em>machInst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">OpClass&nbsp;</td>
          <td class="paramname"> <em>__opClass</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>elems</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classStaticInst.html#a36d25e03e43fa3bb4c5482cbefe5e0fb">RegIndex</a>&nbsp;</td>
          <td class="paramname"> <em>rn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classStaticInst.html#a36d25e03e43fa3bb4c5482cbefe5e0fb">RegIndex</a>&nbsp;</td>
          <td class="paramname"> <em>vd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>regs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>inc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td>
          <td class="paramname"> <em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td>
          <td class="paramname"> <em>align</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classStaticInst.html#a36d25e03e43fa3bb4c5482cbefe5e0fb">RegIndex</a>&nbsp;</td>
          <td class="paramname"> <em>rm</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00400"></a>00400                                                                                :
<a name="l00401"></a>00401     <a class="code" href="classArmISA_1_1PredMacroOp.html#a4d1de434734e67db31db5b479940c0cc" title="Constructor.">PredMacroOp</a>(mnem, <a class="code" href="classStaticInst.html#a744598b194ca3d4201d9414ce4cc4af4" title="The binary machine instruction.">machInst</a>, __opClass)
<a name="l00402"></a>00402 {
<a name="l00403"></a>00403     assert(regs &gt; 0 &amp;&amp; regs &lt;= 4);
<a name="l00404"></a>00404     assert(regs % elems == 0);
<a name="l00405"></a>00405 
<a name="l00406"></a>00406     <a class="code" href="classArmISA_1_1PredMacroOp.html#a19b588f64e88c4ef1ef5fd836415e6f5">numMicroops</a> = (regs &gt; 2) ? 2 : 1;
<a name="l00407"></a>00407     <span class="keywordtype">bool</span> wb = (<a class="code" href="namespaceArmISA.html#ad546c2cf2168cf2d8ac21b2a9f485e82">rm</a> != 15);
<a name="l00408"></a>00408     <span class="keywordtype">bool</span> deinterleave = (elems &gt; 1);
<a name="l00409"></a>00409 
<a name="l00410"></a>00410     <span class="keywordflow">if</span> (wb) <a class="code" href="classArmISA_1_1PredMacroOp.html#a19b588f64e88c4ef1ef5fd836415e6f5">numMicroops</a>++;
<a name="l00411"></a>00411     <span class="keywordflow">if</span> (deinterleave) <a class="code" href="classArmISA_1_1PredMacroOp.html#a19b588f64e88c4ef1ef5fd836415e6f5">numMicroops</a> += (regs / elems);
<a name="l00412"></a>00412     <a class="code" href="classArmISA_1_1PredMacroOp.html#a824cafc0dae7c0bbc33402c635074879">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#a19b588f64e88c4ef1ef5fd836415e6f5">numMicroops</a>];
<a name="l00413"></a>00413 
<a name="l00414"></a>00414     <a class="code" href="classStaticInst.html#a36d25e03e43fa3bb4c5482cbefe5e0fb" title="Logical register index type.">RegIndex</a> rMid = deinterleave ? <a class="code" href="namespaceArmISA.html#ac5bd0125daa93dac8dfda6a9fcd0fdf7">NumFloatV7ArchRegs</a> : vd * 2;
<a name="l00415"></a>00415 
<a name="l00416"></a>00416     <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> noAlign = <a class="code" href="classArmISA_1_1TLB.html#a1e31c6b4a233c7e98a3e85eba0c84f0daf6e40c9fd5825f3b3a4f2d45d4a64c68">TLB::MustBeOne</a>;
<a name="l00417"></a>00417 
<a name="l00418"></a>00418     <span class="keywordtype">unsigned</span> uopIdx = 0;
<a name="l00419"></a>00419     <span class="keywordflow">switch</span> (regs) {
<a name="l00420"></a>00420       <span class="keywordflow">case</span> 4:
<a name="l00421"></a>00421         <a class="code" href="classArmISA_1_1PredMacroOp.html#a824cafc0dae7c0bbc33402c635074879">microOps</a>[uopIdx++] = newNeonMemInst&lt;MicroLdrNeon16Uop&gt;(
<a name="l00422"></a>00422                 size, <a class="code" href="classStaticInst.html#a744598b194ca3d4201d9414ce4cc4af4" title="The binary machine instruction.">machInst</a>, rMid, <a class="code" href="namespaceArmISA.html#adf8c6c579ad8729095a637a4f2181211">rn</a>, 0, align);
<a name="l00423"></a>00423         <a class="code" href="classArmISA_1_1PredMacroOp.html#a824cafc0dae7c0bbc33402c635074879">microOps</a>[uopIdx++] = newNeonMemInst&lt;MicroLdrNeon16Uop&gt;(
<a name="l00424"></a>00424                 size, machInst, rMid + 4, rn, 16, noAlign);
<a name="l00425"></a>00425         <span class="keywordflow">break</span>;
<a name="l00426"></a>00426       <span class="keywordflow">case</span> 3:
<a name="l00427"></a>00427         microOps[uopIdx++] = newNeonMemInst&lt;MicroLdrNeon16Uop&gt;(
<a name="l00428"></a>00428                 size, machInst, rMid, rn, 0, align);
<a name="l00429"></a>00429         microOps[uopIdx++] = newNeonMemInst&lt;MicroLdrNeon8Uop&gt;(
<a name="l00430"></a>00430                 size, machInst, rMid + 4, rn, 16, noAlign);
<a name="l00431"></a>00431         <span class="keywordflow">break</span>;
<a name="l00432"></a>00432       <span class="keywordflow">case</span> 2:
<a name="l00433"></a>00433         microOps[uopIdx++] = newNeonMemInst&lt;MicroLdrNeon16Uop&gt;(
<a name="l00434"></a>00434                 size, machInst, rMid, rn, 0, align);
<a name="l00435"></a>00435         <span class="keywordflow">break</span>;
<a name="l00436"></a>00436       <span class="keywordflow">case</span> 1:
<a name="l00437"></a>00437         microOps[uopIdx++] = newNeonMemInst&lt;MicroLdrNeon8Uop&gt;(
<a name="l00438"></a>00438                 size, machInst, rMid, rn, 0, align);
<a name="l00439"></a>00439         <span class="keywordflow">break</span>;
<a name="l00440"></a>00440       <span class="keywordflow">default</span>:
<a name="l00441"></a>00441         <span class="comment">// Unknown number of registers</span>
<a name="l00442"></a>00442         microOps[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#aa8dd388981e62e592eb420a58ab290b7a4e81c184ac3ad48a389cd4454c4a05bb">Unknown</a>(machInst);
<a name="l00443"></a>00443     }
<a name="l00444"></a>00444     <span class="keywordflow">if</span> (wb) {
<a name="l00445"></a>00445         <span class="keywordflow">if</span> (<a class="code" href="namespaceArmISA.html#ad546c2cf2168cf2d8ac21b2a9f485e82">rm</a> != 15 &amp;&amp; <a class="code" href="namespaceArmISA.html#ad546c2cf2168cf2d8ac21b2a9f485e82">rm</a> != 13) {
<a name="l00446"></a>00446             <a class="code" href="classArmISA_1_1PredMacroOp.html#a824cafc0dae7c0bbc33402c635074879">microOps</a>[uopIdx++] =
<a name="l00447"></a>00447                 <span class="keyword">new</span> MicroAddUop(<a class="code" href="classStaticInst.html#a744598b194ca3d4201d9414ce4cc4af4" title="The binary machine instruction.">machInst</a>, <a class="code" href="namespaceArmISA.html#adf8c6c579ad8729095a637a4f2181211">rn</a>, <a class="code" href="namespaceArmISA.html#adf8c6c579ad8729095a637a4f2181211">rn</a>, <a class="code" href="namespaceArmISA.html#ad546c2cf2168cf2d8ac21b2a9f485e82">rm</a>, 0, <a class="code" href="namespaceArmISA.html#a209d79feaaef0aa2f54ae62e53ee90dea0226b11632995cf028f321326046753e">ArmISA::LSL</a>);
<a name="l00448"></a>00448         } <span class="keywordflow">else</span> {
<a name="l00449"></a>00449             <a class="code" href="classArmISA_1_1PredMacroOp.html#a824cafc0dae7c0bbc33402c635074879">microOps</a>[uopIdx++] =
<a name="l00450"></a>00450                 <span class="keyword">new</span> MicroAddiUop(<a class="code" href="classStaticInst.html#a744598b194ca3d4201d9414ce4cc4af4" title="The binary machine instruction.">machInst</a>, <a class="code" href="namespaceArmISA.html#adf8c6c579ad8729095a637a4f2181211">rn</a>, <a class="code" href="namespaceArmISA.html#adf8c6c579ad8729095a637a4f2181211">rn</a>, regs * 8);
<a name="l00451"></a>00451         }
<a name="l00452"></a>00452     }
<a name="l00453"></a>00453     <span class="keywordflow">if</span> (deinterleave) {
<a name="l00454"></a>00454         <span class="keywordflow">switch</span> (elems) {
<a name="l00455"></a>00455           <span class="keywordflow">case</span> 4:
<a name="l00456"></a>00456             assert(regs == 4);
<a name="l00457"></a>00457             <a class="code" href="classArmISA_1_1PredMacroOp.html#a824cafc0dae7c0bbc33402c635074879">microOps</a>[uopIdx++] = newNeonMixInst&lt;MicroDeintNeon8Uop&gt;(
<a name="l00458"></a>00458                     size, <a class="code" href="classStaticInst.html#a744598b194ca3d4201d9414ce4cc4af4" title="The binary machine instruction.">machInst</a>, vd * 2, rMid, inc * 2);
<a name="l00459"></a>00459             <span class="keywordflow">break</span>;
<a name="l00460"></a>00460           <span class="keywordflow">case</span> 3:
<a name="l00461"></a>00461             assert(regs == 3);
<a name="l00462"></a>00462             <a class="code" href="classArmISA_1_1PredMacroOp.html#a824cafc0dae7c0bbc33402c635074879">microOps</a>[uopIdx++] = newNeonMixInst&lt;MicroDeintNeon6Uop&gt;(
<a name="l00463"></a>00463                     size, machInst, vd * 2, rMid, inc * 2);
<a name="l00464"></a>00464             <span class="keywordflow">break</span>;
<a name="l00465"></a>00465           <span class="keywordflow">case</span> 2:
<a name="l00466"></a>00466             assert(regs == 4 || regs == 2);
<a name="l00467"></a>00467             <span class="keywordflow">if</span> (regs == 4) {
<a name="l00468"></a>00468                 <a class="code" href="classArmISA_1_1PredMacroOp.html#a824cafc0dae7c0bbc33402c635074879">microOps</a>[uopIdx++] = newNeonMixInst&lt;MicroDeintNeon4Uop&gt;(
<a name="l00469"></a>00469                         size, machInst, vd * 2, rMid, inc * 2);
<a name="l00470"></a>00470                 <a class="code" href="classArmISA_1_1PredMacroOp.html#a824cafc0dae7c0bbc33402c635074879">microOps</a>[uopIdx++] = newNeonMixInst&lt;MicroDeintNeon4Uop&gt;(
<a name="l00471"></a>00471                         size, machInst, vd * 2 + 2, rMid + 4, inc * 2);
<a name="l00472"></a>00472             } <span class="keywordflow">else</span> {
<a name="l00473"></a>00473                 <a class="code" href="classArmISA_1_1PredMacroOp.html#a824cafc0dae7c0bbc33402c635074879">microOps</a>[uopIdx++] = newNeonMixInst&lt;MicroDeintNeon4Uop&gt;(
<a name="l00474"></a>00474                         size, machInst, vd * 2, rMid, inc * 2);
<a name="l00475"></a>00475             }
<a name="l00476"></a>00476             <span class="keywordflow">break</span>;
<a name="l00477"></a>00477           <span class="keywordflow">default</span>:
<a name="l00478"></a>00478             <span class="comment">// Bad number of elements to deinterleave</span>
<a name="l00479"></a>00479             <a class="code" href="classArmISA_1_1PredMacroOp.html#a824cafc0dae7c0bbc33402c635074879">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#aa8dd388981e62e592eb420a58ab290b7a4e81c184ac3ad48a389cd4454c4a05bb">Unknown</a>(machInst);
<a name="l00480"></a>00480         }
<a name="l00481"></a>00481     }
<a name="l00482"></a>00482     assert(uopIdx == <a class="code" href="classArmISA_1_1PredMacroOp.html#a19b588f64e88c4ef1ef5fd836415e6f5">numMicroops</a>);
<a name="l00483"></a>00483 
<a name="l00484"></a>00484     <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = 0; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> &lt; <a class="code" href="classArmISA_1_1PredMacroOp.html#a19b588f64e88c4ef1ef5fd836415e6f5">numMicroops</a> - 1; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>++) {
<a name="l00485"></a>00485         <a class="code" href="classArmISA_1_1MicroOp.html">MicroOp</a> * uopPtr = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classArmISA_1_1MicroOp.html">MicroOp</a> *<span class="keyword">&gt;</span>(<a class="code" href="classArmISA_1_1PredMacroOp.html#a824cafc0dae7c0bbc33402c635074879">microOps</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>].<a class="code" href="classRefCountingPtr.html#a07f851191ad3a7c5c1598ef14f710f96" title="Directly access the pointer itself without taking a reference.">get</a>());
<a name="l00486"></a>00486         assert(uopPtr);
<a name="l00487"></a>00487         uopPtr-&gt;<a class="code" href="classStaticInst.html#a962e50e6bada636e2fee41feb5650da8">setDelayedCommit</a>();
<a name="l00488"></a>00488     }
<a name="l00489"></a>00489     <a class="code" href="classArmISA_1_1PredMacroOp.html#a824cafc0dae7c0bbc33402c635074879">microOps</a>[numMicroops - 1]-&gt;setLastMicroop();
<a name="l00490"></a>00490 }

</pre></div></p>

</div>
</div>
<hr/>このクラスの説明は次のファイルから生成されました:<ul>
<li>arch/arm/insts/<a class="el" href="macromem_8hh_source.html">macromem.hh</a></li>
<li>arch/arm/insts/<a class="el" href="macromem_8cc.html">macromem.cc</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
