Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Jun  3 15:44:14 2025
| Host         : bowang1308-Precision-M4800 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SPI_Master_With_Multi_CS_timing_summary_routed.rpt -pb SPI_Master_With_Multi_CS_timing_summary_routed.pb -rpx SPI_Master_With_Multi_CS_timing_summary_routed.rpx -warn_on_violation
| Design       : SPI_Master_With_Multi_CS
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (15)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.471        0.000                      0                   52        0.178        0.000                      0                   52        4.500        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_sys  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_sys             6.471        0.000                      0                   52        0.178        0.000                      0                   52        4.500        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_sys                     
(none)                      clk_sys       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_sys
  To Clock:  clk_sys

Setup :            0  Failing Endpoints,  Worst Slack        6.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.471ns  (required time - arrival time)
  Source:                 SPI_Master_Inst/o_TX_Ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_CS_Inactive_Count_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys rise@10.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.940ns (27.662%)  route 2.458ns (72.338%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 14.290 - 10.000 ) 
    Source Clock Delay      (SCD):    4.660ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.630     4.660    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X1Y33          FDCE                                         r  SPI_Master_Inst/o_TX_Ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456     5.116 r  SPI_Master_Inst/o_TX_Ready_reg/Q
                         net (fo=23, routed)          1.210     6.326    SPI_Master_Inst/w_Master_Ready
    SLICE_X0Y24          LUT4 (Prop_lut4_I3_O)        0.152     6.478 r  SPI_Master_Inst/FSM_onehot_r_SM_CS[2]_i_4/O
                         net (fo=4, routed)           0.868     7.347    SPI_Master_Inst/FSM_onehot_r_SM_CS[2]_i_4_n_0
    SLICE_X1Y25          LUT5 (Prop_lut5_I1_O)        0.332     7.679 r  SPI_Master_Inst/r_CS_Inactive_Count[0]_i_1/O
                         net (fo=1, routed)           0.379     8.058    SPI_Master_Inst_n_8
    SLICE_X1Y25          FDPE                                         r  r_CS_Inactive_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.696    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.787 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.502    14.290    i_Clk_IBUF_BUFG
    SLICE_X1Y25          FDPE                                         r  r_CS_Inactive_Count_reg[0]/C
                         clock pessimism              0.336    14.626    
                         clock uncertainty           -0.035    14.590    
    SLICE_X1Y25          FDPE (Setup_fdpe_C_D)       -0.062    14.528    r_CS_Inactive_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -8.058    
  -------------------------------------------------------------------
                         slack                                  6.471    

Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 SPI_Master_Inst/o_TX_Ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_SPI_CS_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys rise@10.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.938ns (30.702%)  route 2.117ns (69.298%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.292ns = ( 14.292 - 10.000 ) 
    Source Clock Delay      (SCD):    4.660ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.630     4.660    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X1Y33          FDCE                                         r  SPI_Master_Inst/o_TX_Ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456     5.116 r  SPI_Master_Inst/o_TX_Ready_reg/Q
                         net (fo=23, routed)          1.165     6.280    SPI_Master_Inst/w_Master_Ready
    SLICE_X1Y25          LUT2 (Prop_lut2_I0_O)        0.150     6.430 r  SPI_Master_Inst/o_SPI_CS[3]_i_3/O
                         net (fo=3, routed)           0.453     6.883    SPI_Master_Inst/o_SPI_CS[3]_i_3_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I0_O)        0.332     7.215 r  SPI_Master_Inst/o_SPI_CS[3]_i_1/O
                         net (fo=4, routed)           0.500     7.715    SPI_Master_Inst_n_22
    SLICE_X0Y23          FDPE                                         r  o_SPI_CS_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.696    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.787 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.504    14.292    i_Clk_IBUF_BUFG
    SLICE_X0Y23          FDPE                                         r  o_SPI_CS_reg[0]/C
                         clock pessimism              0.322    14.614    
                         clock uncertainty           -0.035    14.578    
    SLICE_X0Y23          FDPE (Setup_fdpe_C_CE)      -0.205    14.373    o_SPI_CS_reg[0]
  -------------------------------------------------------------------
                         required time                         14.373    
                         arrival time                          -7.715    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 SPI_Master_Inst/o_TX_Ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_SPI_CS_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys rise@10.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.938ns (30.702%)  route 2.117ns (69.298%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.292ns = ( 14.292 - 10.000 ) 
    Source Clock Delay      (SCD):    4.660ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.630     4.660    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X1Y33          FDCE                                         r  SPI_Master_Inst/o_TX_Ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456     5.116 r  SPI_Master_Inst/o_TX_Ready_reg/Q
                         net (fo=23, routed)          1.165     6.280    SPI_Master_Inst/w_Master_Ready
    SLICE_X1Y25          LUT2 (Prop_lut2_I0_O)        0.150     6.430 r  SPI_Master_Inst/o_SPI_CS[3]_i_3/O
                         net (fo=3, routed)           0.453     6.883    SPI_Master_Inst/o_SPI_CS[3]_i_3_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I0_O)        0.332     7.215 r  SPI_Master_Inst/o_SPI_CS[3]_i_1/O
                         net (fo=4, routed)           0.500     7.715    SPI_Master_Inst_n_22
    SLICE_X0Y23          FDPE                                         r  o_SPI_CS_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.696    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.787 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.504    14.292    i_Clk_IBUF_BUFG
    SLICE_X0Y23          FDPE                                         r  o_SPI_CS_reg[1]/C
                         clock pessimism              0.322    14.614    
                         clock uncertainty           -0.035    14.578    
    SLICE_X0Y23          FDPE (Setup_fdpe_C_CE)      -0.205    14.373    o_SPI_CS_reg[1]
  -------------------------------------------------------------------
                         required time                         14.373    
                         arrival time                          -7.715    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 SPI_Master_Inst/o_TX_Ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_SPI_CS_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys rise@10.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.938ns (30.702%)  route 2.117ns (69.298%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.292ns = ( 14.292 - 10.000 ) 
    Source Clock Delay      (SCD):    4.660ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.630     4.660    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X1Y33          FDCE                                         r  SPI_Master_Inst/o_TX_Ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456     5.116 r  SPI_Master_Inst/o_TX_Ready_reg/Q
                         net (fo=23, routed)          1.165     6.280    SPI_Master_Inst/w_Master_Ready
    SLICE_X1Y25          LUT2 (Prop_lut2_I0_O)        0.150     6.430 r  SPI_Master_Inst/o_SPI_CS[3]_i_3/O
                         net (fo=3, routed)           0.453     6.883    SPI_Master_Inst/o_SPI_CS[3]_i_3_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I0_O)        0.332     7.215 r  SPI_Master_Inst/o_SPI_CS[3]_i_1/O
                         net (fo=4, routed)           0.500     7.715    SPI_Master_Inst_n_22
    SLICE_X0Y23          FDPE                                         r  o_SPI_CS_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.696    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.787 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.504    14.292    i_Clk_IBUF_BUFG
    SLICE_X0Y23          FDPE                                         r  o_SPI_CS_reg[2]/C
                         clock pessimism              0.322    14.614    
                         clock uncertainty           -0.035    14.578    
    SLICE_X0Y23          FDPE (Setup_fdpe_C_CE)      -0.205    14.373    o_SPI_CS_reg[2]
  -------------------------------------------------------------------
                         required time                         14.373    
                         arrival time                          -7.715    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 SPI_Master_Inst/o_TX_Ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_SPI_CS_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys rise@10.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.938ns (30.702%)  route 2.117ns (69.298%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.292ns = ( 14.292 - 10.000 ) 
    Source Clock Delay      (SCD):    4.660ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.630     4.660    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X1Y33          FDCE                                         r  SPI_Master_Inst/o_TX_Ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456     5.116 r  SPI_Master_Inst/o_TX_Ready_reg/Q
                         net (fo=23, routed)          1.165     6.280    SPI_Master_Inst/w_Master_Ready
    SLICE_X1Y25          LUT2 (Prop_lut2_I0_O)        0.150     6.430 r  SPI_Master_Inst/o_SPI_CS[3]_i_3/O
                         net (fo=3, routed)           0.453     6.883    SPI_Master_Inst/o_SPI_CS[3]_i_3_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I0_O)        0.332     7.215 r  SPI_Master_Inst/o_SPI_CS[3]_i_1/O
                         net (fo=4, routed)           0.500     7.715    SPI_Master_Inst_n_22
    SLICE_X0Y23          FDPE                                         r  o_SPI_CS_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.696    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.787 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.504    14.292    i_Clk_IBUF_BUFG
    SLICE_X0Y23          FDPE                                         r  o_SPI_CS_reg[3]/C
                         clock pessimism              0.322    14.614    
                         clock uncertainty           -0.035    14.578    
    SLICE_X0Y23          FDPE (Setup_fdpe_C_CE)      -0.205    14.373    o_SPI_CS_reg[3]
  -------------------------------------------------------------------
                         required time                         14.373    
                         arrival time                          -7.715    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             6.707ns  (required time - arrival time)
  Source:                 SPI_Master_Inst/r_RX_Bit_Count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_Master_Inst/o_RX_DV_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys rise@10.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 0.746ns (25.105%)  route 2.225ns (74.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 14.295 - 10.000 ) 
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.618     4.648    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X1Y25          FDPE                                         r  SPI_Master_Inst/r_RX_Bit_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDPE (Prop_fdpe_C_Q)         0.419     5.067 f  SPI_Master_Inst/r_RX_Bit_Count_reg[0]/Q
                         net (fo=11, routed)          1.224     6.291    SPI_Master_Inst/r_RX_Bit_Count_reg_n_0_[0]
    SLICE_X1Y22          LUT5 (Prop_lut5_I1_O)        0.327     6.618 r  SPI_Master_Inst/o_RX_DV_i_1/O
                         net (fo=3, routed)           1.001     7.619    SPI_Master_Inst/o_RX_DV5_out
    SLICE_X0Y28          FDCE                                         r  SPI_Master_Inst/o_RX_DV_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.696    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.787 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.507    14.295    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X0Y28          FDCE                                         r  SPI_Master_Inst/o_RX_DV_reg_lopt_replica/C
                         clock pessimism              0.336    14.631    
                         clock uncertainty           -0.035    14.595    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)       -0.269    14.326    SPI_Master_Inst/o_RX_DV_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.326    
                         arrival time                          -7.619    
  -------------------------------------------------------------------
                         slack                                  6.707    

Slack (MET) :             6.744ns  (required time - arrival time)
  Source:                 SPI_Master_Inst/r_SPI_Clk_Edges_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_Master_Inst/r_SPI_Clk_Count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys rise@10.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.897ns (27.513%)  route 2.363ns (72.487%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 14.290 - 10.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.637     4.667    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X2Y42          FDCE                                         r  SPI_Master_Inst/r_SPI_Clk_Edges_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDCE (Prop_fdce_C_Q)         0.478     5.145 r  SPI_Master_Inst/r_SPI_Clk_Edges_reg[3]/Q
                         net (fo=5, routed)           1.348     6.492    SPI_Master_Inst/r_SPI_Clk_Edges_reg[3]
    SLICE_X1Y33          LUT6 (Prop_lut6_I2_O)        0.295     6.787 r  SPI_Master_Inst/r_SPI_Clk_Count[1]_i_2/O
                         net (fo=5, routed)           1.016     7.803    SPI_Master_Inst/r_SPI_Clk_Count[1]_i_2_n_0
    SLICE_X2Y25          LUT3 (Prop_lut3_I1_O)        0.124     7.927 r  SPI_Master_Inst/r_SPI_Clk_Count[1]_i_1/O
                         net (fo=1, routed)           0.000     7.927    SPI_Master_Inst/r_SPI_Clk_Count[1]_i_1_n_0
    SLICE_X2Y25          FDCE                                         r  SPI_Master_Inst/r_SPI_Clk_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.696    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.787 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.502    14.290    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X2Y25          FDCE                                         r  SPI_Master_Inst/r_SPI_Clk_Count_reg[1]/C
                         clock pessimism              0.336    14.626    
                         clock uncertainty           -0.035    14.590    
    SLICE_X2Y25          FDCE (Setup_fdce_C_D)        0.081    14.671    SPI_Master_Inst/r_SPI_Clk_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -7.927    
  -------------------------------------------------------------------
                         slack                                  6.744    

Slack (MET) :             6.751ns  (required time - arrival time)
  Source:                 SPI_Master_Inst/r_SPI_Clk_Edges_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_Master_Inst/r_Leading_Edge_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys rise@10.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 0.897ns (27.606%)  route 2.352ns (72.394%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 14.290 - 10.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.637     4.667    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X2Y42          FDCE                                         r  SPI_Master_Inst/r_SPI_Clk_Edges_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDCE (Prop_fdce_C_Q)         0.478     5.145 r  SPI_Master_Inst/r_SPI_Clk_Edges_reg[3]/Q
                         net (fo=5, routed)           1.348     6.492    SPI_Master_Inst/r_SPI_Clk_Edges_reg[3]
    SLICE_X1Y33          LUT6 (Prop_lut6_I2_O)        0.295     6.787 r  SPI_Master_Inst/r_SPI_Clk_Count[1]_i_2/O
                         net (fo=5, routed)           1.005     7.792    SPI_Master_Inst/r_SPI_Clk_Count[1]_i_2_n_0
    SLICE_X2Y25          LUT3 (Prop_lut3_I0_O)        0.124     7.916 r  SPI_Master_Inst/r_Leading_Edge_i_1/O
                         net (fo=1, routed)           0.000     7.916    SPI_Master_Inst/r_Leading_Edge7_out
    SLICE_X2Y25          FDCE                                         r  SPI_Master_Inst/r_Leading_Edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.696    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.787 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.502    14.290    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X2Y25          FDCE                                         r  SPI_Master_Inst/r_Leading_Edge_reg/C
                         clock pessimism              0.336    14.626    
                         clock uncertainty           -0.035    14.590    
    SLICE_X2Y25          FDCE (Setup_fdce_C_D)        0.077    14.667    SPI_Master_Inst/r_Leading_Edge_reg
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -7.916    
  -------------------------------------------------------------------
                         slack                                  6.751    

Slack (MET) :             6.788ns  (required time - arrival time)
  Source:                 SPI_Master_Inst/r_SPI_Clk_Edges_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_Master_Inst/r_SPI_Clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys rise@10.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        3.253ns  (logic 0.890ns (27.357%)  route 2.363ns (72.643%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 14.290 - 10.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.637     4.667    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X2Y42          FDCE                                         r  SPI_Master_Inst/r_SPI_Clk_Edges_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDCE (Prop_fdce_C_Q)         0.478     5.145 r  SPI_Master_Inst/r_SPI_Clk_Edges_reg[3]/Q
                         net (fo=5, routed)           1.348     6.492    SPI_Master_Inst/r_SPI_Clk_Edges_reg[3]
    SLICE_X1Y33          LUT6 (Prop_lut6_I2_O)        0.295     6.787 r  SPI_Master_Inst/r_SPI_Clk_Count[1]_i_2/O
                         net (fo=5, routed)           1.016     7.803    SPI_Master_Inst/r_SPI_Clk_Count[1]_i_2_n_0
    SLICE_X2Y25          LUT3 (Prop_lut3_I1_O)        0.117     7.920 r  SPI_Master_Inst/r_SPI_Clk_i_1/O
                         net (fo=1, routed)           0.000     7.920    SPI_Master_Inst/r_SPI_Clk_i_1_n_0
    SLICE_X2Y25          FDCE                                         r  SPI_Master_Inst/r_SPI_Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.696    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.787 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.502    14.290    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X2Y25          FDCE                                         r  SPI_Master_Inst/r_SPI_Clk_reg/C
                         clock pessimism              0.336    14.626    
                         clock uncertainty           -0.035    14.590    
    SLICE_X2Y25          FDCE (Setup_fdce_C_D)        0.118    14.708    SPI_Master_Inst/r_SPI_Clk_reg
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                  6.788    

Slack (MET) :             6.800ns  (required time - arrival time)
  Source:                 SPI_Master_Inst/r_SPI_Clk_Edges_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_Master_Inst/r_Trailing_Edge_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys rise@10.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.889ns (27.427%)  route 2.352ns (72.573%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 14.290 - 10.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.637     4.667    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X2Y42          FDCE                                         r  SPI_Master_Inst/r_SPI_Clk_Edges_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDCE (Prop_fdce_C_Q)         0.478     5.145 r  SPI_Master_Inst/r_SPI_Clk_Edges_reg[3]/Q
                         net (fo=5, routed)           1.348     6.492    SPI_Master_Inst/r_SPI_Clk_Edges_reg[3]
    SLICE_X1Y33          LUT6 (Prop_lut6_I2_O)        0.295     6.787 r  SPI_Master_Inst/r_SPI_Clk_Count[1]_i_2/O
                         net (fo=5, routed)           1.005     7.792    SPI_Master_Inst/r_SPI_Clk_Count[1]_i_2_n_0
    SLICE_X2Y25          LUT3 (Prop_lut3_I0_O)        0.116     7.908 r  SPI_Master_Inst/r_Trailing_Edge_i_1/O
                         net (fo=1, routed)           0.000     7.908    SPI_Master_Inst/r_Trailing_Edge3_out
    SLICE_X2Y25          FDCE                                         r  SPI_Master_Inst/r_Trailing_Edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.696    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.787 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.502    14.290    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X2Y25          FDCE                                         r  SPI_Master_Inst/r_Trailing_Edge_reg/C
                         clock pessimism              0.336    14.626    
                         clock uncertainty           -0.035    14.590    
    SLICE_X2Y25          FDCE (Setup_fdce_C_D)        0.118    14.708    SPI_Master_Inst/r_Trailing_Edge_reg
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                          -7.908    
  -------------------------------------------------------------------
                         slack                                  6.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 SPI_Master_Inst/r_SPI_Clk_Edges_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_Master_Inst/r_SPI_Clk_Edges_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.766%)  route 0.133ns (41.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.594     1.444    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  SPI_Master_Inst/r_SPI_Clk_Edges_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  SPI_Master_Inst/r_SPI_Clk_Edges_reg[0]/Q
                         net (fo=8, routed)           0.133     1.718    SPI_Master_Inst/r_SPI_Clk_Edges_reg[0]
    SLICE_X2Y42          LUT5 (Prop_lut5_I3_O)        0.048     1.766 r  SPI_Master_Inst/r_SPI_Clk_Edges[3]_i_1/O
                         net (fo=1, routed)           0.000     1.766    SPI_Master_Inst/r_SPI_Clk_Edges[3]_i_1_n_0
    SLICE_X2Y42          FDCE                                         r  SPI_Master_Inst/r_SPI_Clk_Edges_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.865     1.962    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X2Y42          FDCE                                         r  SPI_Master_Inst/r_SPI_Clk_Edges_reg[3]/C
                         clock pessimism             -0.504     1.457    
    SLICE_X2Y42          FDCE (Hold_fdce_C_D)         0.131     1.588    SPI_Master_Inst/r_SPI_Clk_Edges_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 SPI_Master_Inst/r_SPI_Clk_Edges_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_Master_Inst/r_SPI_Clk_Edges_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.594     1.444    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  SPI_Master_Inst/r_SPI_Clk_Edges_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  SPI_Master_Inst/r_SPI_Clk_Edges_reg[0]/Q
                         net (fo=8, routed)           0.133     1.718    SPI_Master_Inst/r_SPI_Clk_Edges_reg[0]
    SLICE_X2Y42          LUT4 (Prop_lut4_I1_O)        0.045     1.763 r  SPI_Master_Inst/r_SPI_Clk_Edges[2]_i_1/O
                         net (fo=1, routed)           0.000     1.763    SPI_Master_Inst/r_SPI_Clk_Edges[2]_i_1_n_0
    SLICE_X2Y42          FDCE                                         r  SPI_Master_Inst/r_SPI_Clk_Edges_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.865     1.962    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X2Y42          FDCE                                         r  SPI_Master_Inst/r_SPI_Clk_Edges_reg[2]/C
                         clock pessimism             -0.504     1.457    
    SLICE_X2Y42          FDCE (Hold_fdce_C_D)         0.120     1.577    SPI_Master_Inst/r_SPI_Clk_Edges_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 SPI_Master_Inst/r_SPI_Clk_Edges_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_Master_Inst/r_SPI_Clk_Edges_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.594     1.444    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  SPI_Master_Inst/r_SPI_Clk_Edges_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  SPI_Master_Inst/r_SPI_Clk_Edges_reg[0]/Q
                         net (fo=8, routed)           0.137     1.722    SPI_Master_Inst/r_SPI_Clk_Edges_reg[0]
    SLICE_X2Y42          LUT6 (Prop_lut6_I2_O)        0.045     1.767 r  SPI_Master_Inst/r_SPI_Clk_Edges[4]_i_2/O
                         net (fo=1, routed)           0.000     1.767    SPI_Master_Inst/p_0_in__0[4]
    SLICE_X2Y42          FDCE                                         r  SPI_Master_Inst/r_SPI_Clk_Edges_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.865     1.962    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X2Y42          FDCE                                         r  SPI_Master_Inst/r_SPI_Clk_Edges_reg[4]/C
                         clock pessimism             -0.504     1.457    
    SLICE_X2Y42          FDCE (Hold_fdce_C_D)         0.121     1.578    SPI_Master_Inst/r_SPI_Clk_Edges_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 SPI_Master_Inst/r_TX_Bit_Count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_Master_Inst/r_TX_Bit_Count_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.136%)  route 0.083ns (26.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.585     1.435    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X1Y21          FDPE                                         r  SPI_Master_Inst/r_TX_Bit_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDPE (Prop_fdpe_C_Q)         0.128     1.563 r  SPI_Master_Inst/r_TX_Bit_Count_reg[1]/Q
                         net (fo=4, routed)           0.083     1.647    SPI_Master_Inst/r_TX_Bit_Count_reg_n_0_[1]
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.099     1.746 r  SPI_Master_Inst/r_TX_Bit_Count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.746    SPI_Master_Inst/r_TX_Bit_Count[2]_i_1_n_0
    SLICE_X1Y21          FDPE                                         r  SPI_Master_Inst/r_TX_Bit_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.854     1.951    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X1Y21          FDPE                                         r  SPI_Master_Inst/r_TX_Bit_Count_reg[2]/C
                         clock pessimism             -0.515     1.435    
    SLICE_X1Y21          FDPE (Hold_fdpe_C_D)         0.092     1.527    SPI_Master_Inst/r_TX_Bit_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 FSM_onehot_r_SM_CS_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_r_SM_CS_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.689%)  route 0.142ns (43.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.582     1.432    i_Clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  FSM_onehot_r_SM_CS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.141     1.573 r  FSM_onehot_r_SM_CS_reg[2]/Q
                         net (fo=5, routed)           0.142     1.716    SPI_Master_Inst/FSM_onehot_r_SM_CS_reg[2]_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I4_O)        0.045     1.761 r  SPI_Master_Inst/FSM_onehot_r_SM_CS[0]_i_1/O
                         net (fo=1, routed)           0.000     1.761    SPI_Master_Inst_n_6
    SLICE_X0Y25          FDPE                                         r  FSM_onehot_r_SM_CS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.850     1.947    i_Clk_IBUF_BUFG
    SLICE_X0Y25          FDPE                                         r  FSM_onehot_r_SM_CS_reg[0]/C
                         clock pessimism             -0.501     1.445    
    SLICE_X0Y25          FDPE (Hold_fdpe_C_D)         0.091     1.536    FSM_onehot_r_SM_CS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 SPI_Master_Inst/r_TX_Bit_Count_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_Master_Inst/o_SPI_MOSI_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.183%)  route 0.157ns (45.817%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.585     1.435    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X1Y21          FDPE                                         r  SPI_Master_Inst/r_TX_Bit_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDPE (Prop_fdpe_C_Q)         0.141     1.576 r  SPI_Master_Inst/r_TX_Bit_Count_reg[2]/Q
                         net (fo=2, routed)           0.157     1.734    SPI_Master_Inst/r_TX_Bit_Count_reg_n_0_[2]
    SLICE_X0Y21          LUT5 (Prop_lut5_I3_O)        0.045     1.779 r  SPI_Master_Inst/o_SPI_MOSI_i_2/O
                         net (fo=1, routed)           0.000     1.779    SPI_Master_Inst/o_SPI_MOSI_i_2_n_0
    SLICE_X0Y21          FDCE                                         r  SPI_Master_Inst/o_SPI_MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.854     1.951    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  SPI_Master_Inst/o_SPI_MOSI_reg/C
                         clock pessimism             -0.502     1.448    
    SLICE_X0Y21          FDCE (Hold_fdce_C_D)         0.091     1.539    SPI_Master_Inst/o_SPI_MOSI_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 FSM_onehot_r_SM_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_TX_Count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.744%)  route 0.167ns (47.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.582     1.432    i_Clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  FSM_onehot_r_SM_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.141     1.573 r  FSM_onehot_r_SM_CS_reg[1]/Q
                         net (fo=13, routed)          0.167     1.740    SPI_Master_Inst/FSM_onehot_r_SM_CS_reg[2]
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.045     1.785 r  SPI_Master_Inst/r_TX_Count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.785    SPI_Master_Inst_n_10
    SLICE_X0Y24          FDCE                                         r  r_TX_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.850     1.947    i_Clk_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  r_TX_Count_reg[0]/C
                         clock pessimism             -0.501     1.445    
    SLICE_X0Y24          FDCE (Hold_fdce_C_D)         0.091     1.536    r_TX_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 SPI_Master_Inst/r_SPI_Clk_Edges_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_Master_Inst/r_SPI_Clk_Edges_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.183ns (47.580%)  route 0.202ns (52.420%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.594     1.444    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  SPI_Master_Inst/r_SPI_Clk_Edges_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  SPI_Master_Inst/r_SPI_Clk_Edges_reg[0]/Q
                         net (fo=8, routed)           0.202     1.787    SPI_Master_Inst/r_SPI_Clk_Edges_reg[0]
    SLICE_X3Y42          LUT3 (Prop_lut3_I2_O)        0.042     1.829 r  SPI_Master_Inst/r_SPI_Clk_Edges[1]_i_1/O
                         net (fo=1, routed)           0.000     1.829    SPI_Master_Inst/r_SPI_Clk_Edges[1]_i_1_n_0
    SLICE_X3Y42          FDCE                                         r  SPI_Master_Inst/r_SPI_Clk_Edges_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.865     1.962    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  SPI_Master_Inst/r_SPI_Clk_Edges_reg[1]/C
                         clock pessimism             -0.517     1.444    
    SLICE_X3Y42          FDCE (Hold_fdce_C_D)         0.107     1.551    SPI_Master_Inst/r_SPI_Clk_Edges_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 SPI_Master_Inst/r_SPI_Clk_Count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_Master_Inst/r_SPI_Clk_Count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.425%)  route 0.190ns (47.575%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.588     1.438    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  SPI_Master_Inst/r_SPI_Clk_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.164     1.602 r  SPI_Master_Inst/r_SPI_Clk_Count_reg[0]/Q
                         net (fo=6, routed)           0.190     1.792    SPI_Master_Inst/r_SPI_Clk_Count_reg_n_0_[0]
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.045     1.837 r  SPI_Master_Inst/r_SPI_Clk_Count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.837    SPI_Master_Inst/r_SPI_Clk_Count[0]_i_1_n_0
    SLICE_X2Y31          FDCE                                         r  SPI_Master_Inst/r_SPI_Clk_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.857     1.954    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  SPI_Master_Inst/r_SPI_Clk_Count_reg[0]/C
                         clock pessimism             -0.515     1.438    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.120     1.558    SPI_Master_Inst/r_SPI_Clk_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 o_RX_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_RX_Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.137%)  route 0.185ns (49.863%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.583     1.433    i_Clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  o_RX_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.574 r  o_RX_Count_reg[0]/Q
                         net (fo=3, routed)           0.185     1.759    SPI_Master_Inst/o_RX_Count_OBUF[0]
    SLICE_X0Y26          LUT4 (Prop_lut4_I2_O)        0.045     1.804 r  SPI_Master_Inst/o_RX_Count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.804    SPI_Master_Inst_n_11
    SLICE_X0Y26          FDRE                                         r  o_RX_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.851     1.948    i_Clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  o_RX_Count_reg[1]/C
                         clock pessimism             -0.514     1.433    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.092     1.525    o_RX_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y25    FSM_onehot_r_SM_CS_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y24    FSM_onehot_r_SM_CS_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y25    FSM_onehot_r_SM_CS_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26    o_RX_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26    o_RX_Count_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23    o_SPI_CS_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23    o_SPI_CS_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23    o_SPI_CS_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23    o_SPI_CS_reg[3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    FSM_onehot_r_SM_CS_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    FSM_onehot_r_SM_CS_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24    FSM_onehot_r_SM_CS_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24    FSM_onehot_r_SM_CS_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25    FSM_onehot_r_SM_CS_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25    FSM_onehot_r_SM_CS_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    o_RX_Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    o_RX_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    o_RX_Count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    o_RX_Count_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    FSM_onehot_r_SM_CS_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    FSM_onehot_r_SM_CS_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24    FSM_onehot_r_SM_CS_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24    FSM_onehot_r_SM_CS_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25    FSM_onehot_r_SM_CS_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25    FSM_onehot_r_SM_CS_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    o_RX_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    o_RX_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    o_RX_Count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    o_RX_Count_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_TX_DV
                            (input port)
  Destination:            o_TX_Ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.490ns  (logic 3.720ns (49.662%)  route 3.770ns (50.338%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  i_TX_DV (IN)
                         net (fo=0)                   0.000     0.000    i_TX_DV
    U16                  IBUF (Prop_ibuf_I_O)         0.968     0.968 f  i_TX_DV_IBUF_inst/O
                         net (fo=22, routed)          1.754     2.722    SPI_Master_Inst/i_TX_DV_IBUF
    SLICE_X0Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.846 r  SPI_Master_Inst/o_TX_Ready_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.016     4.862    o_TX_Ready_OBUF
    P14                  OBUF (Prop_obuf_I_O)         2.628     7.490 r  o_TX_Ready_OBUF_inst/O
                         net (fo=0)                   0.000     7.490    o_TX_Ready
    P14                                                               r  o_TX_Ready (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_TX_DV
                            (input port)
  Destination:            o_TX_Ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.590ns  (logic 1.386ns (53.513%)  route 1.204ns (46.487%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  i_TX_DV (IN)
                         net (fo=0)                   0.000     0.000    i_TX_DV
    U16                  IBUF (Prop_ibuf_I_O)         0.196     0.196 f  i_TX_DV_IBUF_inst/O
                         net (fo=22, routed)          0.742     0.939    SPI_Master_Inst/i_TX_DV_IBUF
    SLICE_X0Y25          LUT6 (Prop_lut6_I0_O)        0.045     0.984 r  SPI_Master_Inst/o_TX_Ready_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.462     1.446    o_TX_Ready_OBUF
    P14                  OBUF (Prop_obuf_I_O)         1.145     2.590 r  o_TX_Ready_OBUF_inst/O
                         net (fo=0)                   0.000     2.590    o_TX_Ready
    P14                                                               r  o_TX_Ready (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_sys
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_r_SM_CS_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_TX_Ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.133ns  (logic 3.208ns (52.304%)  route 2.925ns (47.696%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.618     4.648    i_Clk_IBUF_BUFG
    SLICE_X0Y25          FDPE                                         r  FSM_onehot_r_SM_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDPE (Prop_fdpe_C_Q)         0.456     5.104 r  FSM_onehot_r_SM_CS_reg[0]/Q
                         net (fo=11, routed)          0.909     6.013    SPI_Master_Inst/FSM_onehot_r_SM_CS_reg[1]_3
    SLICE_X0Y25          LUT6 (Prop_lut6_I5_O)        0.124     6.137 r  SPI_Master_Inst/o_TX_Ready_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.016     8.153    o_TX_Ready_OBUF
    P14                  OBUF (Prop_obuf_I_O)         2.628    10.781 r  o_TX_Ready_OBUF_inst/O
                         net (fo=0)                   0.000    10.781    o_TX_Ready
    P14                                                               r  o_TX_Ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_Master_Inst/o_SPI_MOSI_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_SPI_MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.199ns  (logic 3.074ns (59.130%)  route 2.125ns (40.870%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.624     4.654    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  SPI_Master_Inst/o_SPI_MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.456     5.110 r  SPI_Master_Inst/o_SPI_MOSI_reg/Q
                         net (fo=1, routed)           2.125     7.235    o_SPI_MOSI_OBUF
    N17                  OBUF (Prop_obuf_I_O)         2.618     9.853 r  o_SPI_MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     9.853    o_SPI_MOSI
    N17                                                               r  o_SPI_MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_SPI_CS_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_SPI_CS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.093ns  (logic 3.217ns (63.166%)  route 1.876ns (36.834%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.620     4.650    i_Clk_IBUF_BUFG
    SLICE_X0Y23          FDPE                                         r  o_SPI_CS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDPE (Prop_fdpe_C_Q)         0.419     5.069 r  o_SPI_CS_reg[3]/Q
                         net (fo=4, routed)           1.876     6.945    o_SPI_CS_OBUF[3]
    P17                  OBUF (Prop_obuf_I_O)         2.798     9.743 r  o_SPI_CS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.743    o_SPI_CS[3]
    P17                                                               r  o_SPI_CS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_Master_Inst/o_RX_Byte_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_RX_Byte[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.006ns  (logic 3.157ns (63.073%)  route 1.848ns (36.927%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.621     4.651    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X2Y22          FDCE                                         r  SPI_Master_Inst/o_RX_Byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.518     5.169 r  SPI_Master_Inst/o_RX_Byte_reg[2]/Q
                         net (fo=1, routed)           1.848     7.017    o_RX_Byte_OBUF[2]
    V16                  OBUF (Prop_obuf_I_O)         2.639     9.656 r  o_RX_Byte_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.656    o_RX_Byte[2]
    V16                                                               r  o_RX_Byte[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_Master_Inst/o_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_RX_Byte[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.952ns  (logic 3.085ns (62.308%)  route 1.866ns (37.692%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.626     4.656    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  SPI_Master_Inst/o_RX_Byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.456     5.112 r  SPI_Master_Inst/o_RX_Byte_reg[0]/Q
                         net (fo=1, routed)           1.866     6.978    o_RX_Byte_OBUF[0]
    U18                  OBUF (Prop_obuf_I_O)         2.629     9.608 r  o_RX_Byte_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.608    o_RX_Byte[0]
    U18                                                               r  o_RX_Byte[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_Master_Inst/o_SPI_Clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_SPI_Clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.940ns  (logic 3.080ns (62.363%)  route 1.859ns (37.637%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.618     4.648    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X3Y25          FDCE                                         r  SPI_Master_Inst/o_SPI_Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456     5.104 r  SPI_Master_Inst/o_SPI_Clk_reg/Q
                         net (fo=1, routed)           1.859     6.963    o_SPI_Clk_OBUF
    P18                  OBUF (Prop_obuf_I_O)         2.624     9.587 r  o_SPI_Clk_OBUF_inst/O
                         net (fo=0)                   0.000     9.587    o_SPI_Clk
    P18                                                               r  o_SPI_Clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_SPI_CS_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_SPI_CS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.921ns  (logic 3.205ns (65.131%)  route 1.716ns (34.869%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.620     4.650    i_Clk_IBUF_BUFG
    SLICE_X0Y23          FDPE                                         r  o_SPI_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDPE (Prop_fdpe_C_Q)         0.419     5.069 r  o_SPI_CS_reg[1]/Q
                         net (fo=4, routed)           1.716     6.784    o_SPI_CS_OBUF[1]
    P15                  OBUF (Prop_obuf_I_O)         2.786     9.570 r  o_SPI_CS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.570    o_SPI_CS[1]
    P15                                                               r  o_SPI_CS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_RX_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_RX_Count[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.916ns  (logic 3.068ns (62.418%)  route 1.847ns (37.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.620     4.650    i_Clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  o_RX_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     5.106 r  o_RX_Count_reg[1]/Q
                         net (fo=2, routed)           1.847     6.953    o_RX_Count_OBUF[1]
    M17                  OBUF (Prop_obuf_I_O)         2.612     9.565 r  o_RX_Count_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.565    o_RX_Count[1]
    M17                                                               r  o_RX_Count[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_Master_Inst/o_RX_Byte_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_RX_Byte[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.826ns  (logic 3.089ns (63.994%)  route 1.738ns (36.006%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.621     4.651    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  SPI_Master_Inst/o_RX_Byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.456     5.107 r  SPI_Master_Inst/o_RX_Byte_reg[1]/Q
                         net (fo=1, routed)           1.738     6.845    o_RX_Byte_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         2.633     9.477 r  o_RX_Byte_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.477    o_RX_Byte[1]
    U17                                                               r  o_RX_Byte[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_Master_Inst/o_RX_Byte_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_RX_Byte[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.821ns  (logic 3.144ns (65.221%)  route 1.677ns (34.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.625     4.655    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X2Y20          FDCE                                         r  SPI_Master_Inst/o_RX_Byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.518     5.173 r  SPI_Master_Inst/o_RX_Byte_reg[4]/Q
                         net (fo=1, routed)           1.677     6.849    o_RX_Byte_OBUF[4]
    T16                  OBUF (Prop_obuf_I_O)         2.626     9.476 r  o_RX_Byte_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.476    o_RX_Byte[4]
    T16                                                               r  o_RX_Byte[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_Master_Inst/o_RX_Byte_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_RX_Byte[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.564ns  (logic 1.282ns (81.940%)  route 0.283ns (18.060%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.586     1.436    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X1Y20          FDCE                                         r  SPI_Master_Inst/o_RX_Byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.141     1.577 r  SPI_Master_Inst/o_RX_Byte_reg[5]/Q
                         net (fo=1, routed)           0.283     1.860    o_RX_Byte_OBUF[5]
    R16                  OBUF (Prop_obuf_I_O)         1.141     3.001 r  o_RX_Byte_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.001    o_RX_Byte[5]
    R16                                                               r  o_RX_Byte[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_Master_Inst/o_RX_Byte_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_RX_Byte[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.570ns  (logic 1.288ns (82.009%)  route 0.283ns (17.991%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.585     1.435    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X1Y22          FDCE                                         r  SPI_Master_Inst/o_RX_Byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.141     1.576 r  SPI_Master_Inst/o_RX_Byte_reg[7]/Q
                         net (fo=1, routed)           0.283     1.859    o_RX_Byte_OBUF[7]
    T14                  OBUF (Prop_obuf_I_O)         1.147     3.006 r  o_RX_Byte_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.006    o_RX_Byte[7]
    T14                                                               r  o_RX_Byte[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_SPI_CS_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_SPI_CS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.573ns  (logic 1.274ns (81.033%)  route 0.298ns (18.967%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.583     1.433    i_Clk_IBUF_BUFG
    SLICE_X0Y23          FDPE                                         r  o_SPI_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDPE (Prop_fdpe_C_Q)         0.141     1.574 r  o_SPI_CS_reg[0]/Q
                         net (fo=4, routed)           0.298     1.873    o_SPI_CS_OBUF[0]
    R15                  OBUF (Prop_obuf_I_O)         1.133     3.006 r  o_SPI_CS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.006    o_SPI_CS[0]
    R15                                                               r  o_SPI_CS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_Master_Inst/o_RX_DV_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_RX_DV
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.615ns  (logic 1.269ns (78.545%)  route 0.347ns (21.455%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.585     1.435    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X0Y28          FDCE                                         r  SPI_Master_Inst/o_RX_DV_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141     1.576 r  SPI_Master_Inst/o_RX_DV_reg_lopt_replica/Q
                         net (fo=1, routed)           0.347     1.923    lopt
    M16                  OBUF (Prop_obuf_I_O)         1.128     3.051 r  o_RX_DV_OBUF_inst/O
                         net (fo=0)                   0.000     3.051    o_RX_DV
    M16                                                               r  o_RX_DV (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_RX_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_RX_Count[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.627ns  (logic 1.282ns (78.781%)  route 0.345ns (21.219%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.583     1.433    i_Clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  o_RX_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.574 r  o_RX_Count_reg[0]/Q
                         net (fo=3, routed)           0.345     1.920    o_RX_Count_OBUF[0]
    N16                  OBUF (Prop_obuf_I_O)         1.141     3.060 r  o_RX_Count_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.060    o_RX_Count[0]
    N16                                                               r  o_RX_Count[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_Master_Inst/o_RX_Byte_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_RX_Byte[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.633ns  (logic 1.307ns (80.055%)  route 0.326ns (19.945%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.586     1.436    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X2Y20          FDCE                                         r  SPI_Master_Inst/o_RX_Byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.164     1.600 r  SPI_Master_Inst/o_RX_Byte_reg[4]/Q
                         net (fo=1, routed)           0.326     1.926    o_RX_Byte_OBUF[4]
    T16                  OBUF (Prop_obuf_I_O)         1.143     3.069 r  o_RX_Byte_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.069    o_RX_Byte[4]
    T16                                                               r  o_RX_Byte[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_Master_Inst/o_RX_Byte_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_RX_Byte[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.637ns  (logic 1.310ns (80.005%)  route 0.327ns (19.995%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.585     1.435    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X2Y21          FDCE                                         r  SPI_Master_Inst/o_RX_Byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDCE (Prop_fdce_C_Q)         0.164     1.599 r  SPI_Master_Inst/o_RX_Byte_reg[6]/Q
                         net (fo=1, routed)           0.327     1.927    o_RX_Byte_OBUF[6]
    T15                  OBUF (Prop_obuf_I_O)         1.146     3.073 r  o_RX_Byte_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.073    o_RX_Byte[6]
    T15                                                               r  o_RX_Byte[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_Master_Inst/o_RX_Byte_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_RX_Byte[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.644ns  (logic 1.298ns (78.943%)  route 0.346ns (21.057%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.586     1.436    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  SPI_Master_Inst/o_RX_Byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.577 r  SPI_Master_Inst/o_RX_Byte_reg[3]/Q
                         net (fo=1, routed)           0.346     1.924    o_RX_Byte_OBUF[3]
    V15                  OBUF (Prop_obuf_I_O)         1.157     3.081 r  o_RX_Byte_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.081    o_RX_Byte[3]
    V15                                                               r  o_RX_Byte[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_RX_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_RX_Count[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.650ns  (logic 1.270ns (77.003%)  route 0.379ns (22.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.583     1.433    i_Clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  o_RX_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.574 r  o_RX_Count_reg[1]/Q
                         net (fo=2, routed)           0.379     1.954    o_RX_Count_OBUF[1]
    M17                  OBUF (Prop_obuf_I_O)         1.129     3.083 r  o_RX_Count_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.083    o_RX_Count[1]
    M17                                                               r  o_RX_Count[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_Master_Inst/o_RX_Byte_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_RX_Byte[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.662ns  (logic 1.290ns (77.632%)  route 0.372ns (22.368%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.585     1.435    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  SPI_Master_Inst/o_RX_Byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.141     1.576 r  SPI_Master_Inst/o_RX_Byte_reg[1]/Q
                         net (fo=1, routed)           0.372     1.948    o_RX_Byte_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         1.149     3.098 r  o_RX_Byte_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.098    o_RX_Byte[1]
    U17                                                               r  o_RX_Byte[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_sys

Max Delay           103 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_TX_DV
                            (input port)
  Destination:            SPI_Master_Inst/r_SPI_Clk_Count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.076ns  (logic 1.216ns (23.948%)  route 3.861ns (76.052%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  i_TX_DV (IN)
                         net (fo=0)                   0.000     0.000    i_TX_DV
    U16                  IBUF (Prop_ibuf_I_O)         0.968     0.968 f  i_TX_DV_IBUF_inst/O
                         net (fo=22, routed)          2.845     3.812    SPI_Master_Inst/i_TX_DV_IBUF
    SLICE_X1Y33          LUT6 (Prop_lut6_I0_O)        0.124     3.936 r  SPI_Master_Inst/r_SPI_Clk_Count[1]_i_2/O
                         net (fo=5, routed)           1.016     4.952    SPI_Master_Inst/r_SPI_Clk_Count[1]_i_2_n_0
    SLICE_X2Y25          LUT3 (Prop_lut3_I1_O)        0.124     5.076 r  SPI_Master_Inst/r_SPI_Clk_Count[1]_i_1/O
                         net (fo=1, routed)           0.000     5.076    SPI_Master_Inst/r_SPI_Clk_Count[1]_i_1_n_0
    SLICE_X2Y25          FDCE                                         r  SPI_Master_Inst/r_SPI_Clk_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.696    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.787 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.502     4.290    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X2Y25          FDCE                                         r  SPI_Master_Inst/r_SPI_Clk_Count_reg[1]/C

Slack:                    inf
  Source:                 i_TX_DV
                            (input port)
  Destination:            SPI_Master_Inst/r_SPI_Clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.069ns  (logic 1.209ns (23.843%)  route 3.861ns (76.157%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  i_TX_DV (IN)
                         net (fo=0)                   0.000     0.000    i_TX_DV
    U16                  IBUF (Prop_ibuf_I_O)         0.968     0.968 f  i_TX_DV_IBUF_inst/O
                         net (fo=22, routed)          2.845     3.812    SPI_Master_Inst/i_TX_DV_IBUF
    SLICE_X1Y33          LUT6 (Prop_lut6_I0_O)        0.124     3.936 r  SPI_Master_Inst/r_SPI_Clk_Count[1]_i_2/O
                         net (fo=5, routed)           1.016     4.952    SPI_Master_Inst/r_SPI_Clk_Count[1]_i_2_n_0
    SLICE_X2Y25          LUT3 (Prop_lut3_I1_O)        0.117     5.069 r  SPI_Master_Inst/r_SPI_Clk_i_1/O
                         net (fo=1, routed)           0.000     5.069    SPI_Master_Inst/r_SPI_Clk_i_1_n_0
    SLICE_X2Y25          FDCE                                         r  SPI_Master_Inst/r_SPI_Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.696    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.787 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.502     4.290    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X2Y25          FDCE                                         r  SPI_Master_Inst/r_SPI_Clk_reg/C

Slack:                    inf
  Source:                 i_TX_DV
                            (input port)
  Destination:            SPI_Master_Inst/r_Leading_Edge_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.065ns  (logic 1.216ns (24.000%)  route 3.850ns (76.000%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  i_TX_DV (IN)
                         net (fo=0)                   0.000     0.000    i_TX_DV
    U16                  IBUF (Prop_ibuf_I_O)         0.968     0.968 f  i_TX_DV_IBUF_inst/O
                         net (fo=22, routed)          2.845     3.812    SPI_Master_Inst/i_TX_DV_IBUF
    SLICE_X1Y33          LUT6 (Prop_lut6_I0_O)        0.124     3.936 r  SPI_Master_Inst/r_SPI_Clk_Count[1]_i_2/O
                         net (fo=5, routed)           1.005     4.941    SPI_Master_Inst/r_SPI_Clk_Count[1]_i_2_n_0
    SLICE_X2Y25          LUT3 (Prop_lut3_I0_O)        0.124     5.065 r  SPI_Master_Inst/r_Leading_Edge_i_1/O
                         net (fo=1, routed)           0.000     5.065    SPI_Master_Inst/r_Leading_Edge7_out
    SLICE_X2Y25          FDCE                                         r  SPI_Master_Inst/r_Leading_Edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.696    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.787 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.502     4.290    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X2Y25          FDCE                                         r  SPI_Master_Inst/r_Leading_Edge_reg/C

Slack:                    inf
  Source:                 i_TX_DV
                            (input port)
  Destination:            SPI_Master_Inst/r_Trailing_Edge_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.057ns  (logic 1.208ns (23.880%)  route 3.850ns (76.120%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  i_TX_DV (IN)
                         net (fo=0)                   0.000     0.000    i_TX_DV
    U16                  IBUF (Prop_ibuf_I_O)         0.968     0.968 f  i_TX_DV_IBUF_inst/O
                         net (fo=22, routed)          2.845     3.812    SPI_Master_Inst/i_TX_DV_IBUF
    SLICE_X1Y33          LUT6 (Prop_lut6_I0_O)        0.124     3.936 r  SPI_Master_Inst/r_SPI_Clk_Count[1]_i_2/O
                         net (fo=5, routed)           1.005     4.941    SPI_Master_Inst/r_SPI_Clk_Count[1]_i_2_n_0
    SLICE_X2Y25          LUT3 (Prop_lut3_I0_O)        0.116     5.057 r  SPI_Master_Inst/r_Trailing_Edge_i_1/O
                         net (fo=1, routed)           0.000     5.057    SPI_Master_Inst/r_Trailing_Edge3_out
    SLICE_X2Y25          FDCE                                         r  SPI_Master_Inst/r_Trailing_Edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.696    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.787 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.502     4.290    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X2Y25          FDCE                                         r  SPI_Master_Inst/r_Trailing_Edge_reg/C

Slack:                    inf
  Source:                 i_TX_DV
                            (input port)
  Destination:            SPI_Master_Inst/r_SPI_Clk_Edges_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.044ns  (logic 1.092ns (21.640%)  route 3.953ns (78.360%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  i_TX_DV (IN)
                         net (fo=0)                   0.000     0.000    i_TX_DV
    U16                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  i_TX_DV_IBUF_inst/O
                         net (fo=22, routed)          3.535     4.502    SPI_Master_Inst/i_TX_DV_IBUF
    SLICE_X2Y42          LUT3 (Prop_lut3_I0_O)        0.124     4.626 r  SPI_Master_Inst/r_SPI_Clk_Edges[4]_i_1/O
                         net (fo=5, routed)           0.418     5.044    SPI_Master_Inst/r_SPI_Clk_Edges[4]_i_1_n_0
    SLICE_X3Y42          FDCE                                         r  SPI_Master_Inst/r_SPI_Clk_Edges_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.696    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.787 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.518     4.306    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  SPI_Master_Inst/r_SPI_Clk_Edges_reg[0]/C

Slack:                    inf
  Source:                 i_TX_DV
                            (input port)
  Destination:            SPI_Master_Inst/r_SPI_Clk_Edges_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.044ns  (logic 1.092ns (21.640%)  route 3.953ns (78.360%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  i_TX_DV (IN)
                         net (fo=0)                   0.000     0.000    i_TX_DV
    U16                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  i_TX_DV_IBUF_inst/O
                         net (fo=22, routed)          3.535     4.502    SPI_Master_Inst/i_TX_DV_IBUF
    SLICE_X2Y42          LUT3 (Prop_lut3_I0_O)        0.124     4.626 r  SPI_Master_Inst/r_SPI_Clk_Edges[4]_i_1/O
                         net (fo=5, routed)           0.418     5.044    SPI_Master_Inst/r_SPI_Clk_Edges[4]_i_1_n_0
    SLICE_X3Y42          FDCE                                         r  SPI_Master_Inst/r_SPI_Clk_Edges_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.696    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.787 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.518     4.306    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  SPI_Master_Inst/r_SPI_Clk_Edges_reg[1]/C

Slack:                    inf
  Source:                 i_TX_DV
                            (input port)
  Destination:            SPI_Master_Inst/r_SPI_Clk_Edges_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.005ns  (logic 1.092ns (21.809%)  route 3.914ns (78.191%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  i_TX_DV (IN)
                         net (fo=0)                   0.000     0.000    i_TX_DV
    U16                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  i_TX_DV_IBUF_inst/O
                         net (fo=22, routed)          3.535     4.502    SPI_Master_Inst/i_TX_DV_IBUF
    SLICE_X2Y42          LUT3 (Prop_lut3_I0_O)        0.124     4.626 r  SPI_Master_Inst/r_SPI_Clk_Edges[4]_i_1/O
                         net (fo=5, routed)           0.379     5.005    SPI_Master_Inst/r_SPI_Clk_Edges[4]_i_1_n_0
    SLICE_X2Y42          FDCE                                         r  SPI_Master_Inst/r_SPI_Clk_Edges_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.696    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.787 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.518     4.306    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X2Y42          FDCE                                         r  SPI_Master_Inst/r_SPI_Clk_Edges_reg[2]/C

Slack:                    inf
  Source:                 i_TX_DV
                            (input port)
  Destination:            SPI_Master_Inst/r_SPI_Clk_Edges_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.005ns  (logic 1.092ns (21.809%)  route 3.914ns (78.191%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  i_TX_DV (IN)
                         net (fo=0)                   0.000     0.000    i_TX_DV
    U16                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  i_TX_DV_IBUF_inst/O
                         net (fo=22, routed)          3.535     4.502    SPI_Master_Inst/i_TX_DV_IBUF
    SLICE_X2Y42          LUT3 (Prop_lut3_I0_O)        0.124     4.626 r  SPI_Master_Inst/r_SPI_Clk_Edges[4]_i_1/O
                         net (fo=5, routed)           0.379     5.005    SPI_Master_Inst/r_SPI_Clk_Edges[4]_i_1_n_0
    SLICE_X2Y42          FDCE                                         r  SPI_Master_Inst/r_SPI_Clk_Edges_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.696    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.787 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.518     4.306    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X2Y42          FDCE                                         r  SPI_Master_Inst/r_SPI_Clk_Edges_reg[3]/C

Slack:                    inf
  Source:                 i_TX_DV
                            (input port)
  Destination:            SPI_Master_Inst/r_SPI_Clk_Edges_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.005ns  (logic 1.092ns (21.809%)  route 3.914ns (78.191%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  i_TX_DV (IN)
                         net (fo=0)                   0.000     0.000    i_TX_DV
    U16                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  i_TX_DV_IBUF_inst/O
                         net (fo=22, routed)          3.535     4.502    SPI_Master_Inst/i_TX_DV_IBUF
    SLICE_X2Y42          LUT3 (Prop_lut3_I0_O)        0.124     4.626 r  SPI_Master_Inst/r_SPI_Clk_Edges[4]_i_1/O
                         net (fo=5, routed)           0.379     5.005    SPI_Master_Inst/r_SPI_Clk_Edges[4]_i_1_n_0
    SLICE_X2Y42          FDCE                                         r  SPI_Master_Inst/r_SPI_Clk_Edges_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.696    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.787 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.518     4.306    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X2Y42          FDCE                                         r  SPI_Master_Inst/r_SPI_Clk_Edges_reg[4]/C

Slack:                    inf
  Source:                 i_TX_DV
                            (input port)
  Destination:            SPI_Master_Inst/r_SPI_Clk_Edges_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.998ns  (logic 1.092ns (21.843%)  route 3.906ns (78.157%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  i_TX_DV (IN)
                         net (fo=0)                   0.000     0.000    i_TX_DV
    U16                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  i_TX_DV_IBUF_inst/O
                         net (fo=22, routed)          3.906     4.874    SPI_Master_Inst/i_TX_DV_IBUF
    SLICE_X2Y42          LUT6 (Prop_lut6_I0_O)        0.124     4.998 r  SPI_Master_Inst/r_SPI_Clk_Edges[4]_i_2/O
                         net (fo=1, routed)           0.000     4.998    SPI_Master_Inst/p_0_in__0[4]
    SLICE_X2Y42          FDCE                                         r  SPI_Master_Inst/r_SPI_Clk_Edges_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.696    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.787 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.518     4.306    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X2Y42          FDCE                                         r  SPI_Master_Inst/r_SPI_Clk_Edges_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_SPI_MISO
                            (input port)
  Destination:            SPI_Master_Inst/o_RX_Byte_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.194ns (33.242%)  route 0.390ns (66.758%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  i_SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    i_SPI_MISO
    V17                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  i_SPI_MISO_IBUF_inst/O
                         net (fo=8, routed)           0.390     0.584    SPI_Master_Inst/D[0]
    SLICE_X1Y19          FDCE                                         r  SPI_Master_Inst/o_RX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.856     1.953    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  SPI_Master_Inst/o_RX_Byte_reg[0]/C

Slack:                    inf
  Source:                 i_TX_DV
                            (input port)
  Destination:            SPI_Master_Inst/r_TX_Byte_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.663ns  (logic 0.196ns (29.639%)  route 0.466ns (70.360%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  i_TX_DV (IN)
                         net (fo=0)                   0.000     0.000    i_TX_DV
    U16                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  i_TX_DV_IBUF_inst/O
                         net (fo=22, routed)          0.466     0.663    SPI_Master_Inst/i_TX_DV_IBUF
    SLICE_X0Y17          FDCE                                         r  SPI_Master_Inst/r_TX_Byte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.858     1.955    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  SPI_Master_Inst/r_TX_Byte_reg[7]/C

Slack:                    inf
  Source:                 i_SPI_MISO
                            (input port)
  Destination:            SPI_Master_Inst/o_RX_Byte_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.194ns (29.082%)  route 0.474ns (70.918%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  i_SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    i_SPI_MISO
    V17                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  i_SPI_MISO_IBUF_inst/O
                         net (fo=8, routed)           0.474     0.668    SPI_Master_Inst/D[0]
    SLICE_X1Y20          FDCE                                         r  SPI_Master_Inst/o_RX_Byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.855     1.952    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X1Y20          FDCE                                         r  SPI_Master_Inst/o_RX_Byte_reg[5]/C

Slack:                    inf
  Source:                 i_SPI_MISO
                            (input port)
  Destination:            SPI_Master_Inst/o_RX_Byte_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.194ns (28.829%)  route 0.480ns (71.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  i_SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    i_SPI_MISO
    V17                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  i_SPI_MISO_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.674    SPI_Master_Inst/D[0]
    SLICE_X0Y20          FDCE                                         r  SPI_Master_Inst/o_RX_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.855     1.952    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  SPI_Master_Inst/o_RX_Byte_reg[3]/C

Slack:                    inf
  Source:                 i_TX_Byte[7]
                            (input port)
  Destination:            SPI_Master_Inst/r_TX_Byte_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.207ns (28.723%)  route 0.513ns (71.277%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  i_TX_Byte[7] (IN)
                         net (fo=0)                   0.000     0.000    i_TX_Byte[7]
    V11                  IBUF (Prop_ibuf_I_O)         0.207     0.207 r  i_TX_Byte_IBUF[7]_inst/O
                         net (fo=1, routed)           0.513     0.719    SPI_Master_Inst/r_TX_Byte_reg[7]_0[7]
    SLICE_X0Y17          FDCE                                         r  SPI_Master_Inst/r_TX_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.858     1.955    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  SPI_Master_Inst/r_TX_Byte_reg[7]/C

Slack:                    inf
  Source:                 i_TX_Byte[5]
                            (input port)
  Destination:            SPI_Master_Inst/r_TX_Byte_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.193ns (26.795%)  route 0.528ns (73.205%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  i_TX_Byte[5] (IN)
                         net (fo=0)                   0.000     0.000    i_TX_Byte[5]
    V14                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  i_TX_Byte_IBUF[5]_inst/O
                         net (fo=1, routed)           0.528     0.721    SPI_Master_Inst/r_TX_Byte_reg[7]_0[5]
    SLICE_X0Y19          FDCE                                         r  SPI_Master_Inst/r_TX_Byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.856     1.953    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  SPI_Master_Inst/r_TX_Byte_reg[5]/C

Slack:                    inf
  Source:                 i_SPI_MISO
                            (input port)
  Destination:            SPI_Master_Inst/o_RX_Byte_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.194ns (26.720%)  route 0.533ns (73.280%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  i_SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    i_SPI_MISO
    V17                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  i_SPI_MISO_IBUF_inst/O
                         net (fo=8, routed)           0.533     0.727    SPI_Master_Inst/D[0]
    SLICE_X1Y22          FDCE                                         r  SPI_Master_Inst/o_RX_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.853     1.950    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X1Y22          FDCE                                         r  SPI_Master_Inst/o_RX_Byte_reg[7]/C

Slack:                    inf
  Source:                 i_TX_Byte[3]
                            (input port)
  Destination:            SPI_Master_Inst/r_TX_Byte_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.194ns (26.450%)  route 0.538ns (73.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  i_TX_Byte[3] (IN)
                         net (fo=0)                   0.000     0.000    i_TX_Byte[3]
    U13                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  i_TX_Byte_IBUF[3]_inst/O
                         net (fo=1, routed)           0.538     0.732    SPI_Master_Inst/r_TX_Byte_reg[7]_0[3]
    SLICE_X0Y19          FDCE                                         r  SPI_Master_Inst/r_TX_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.856     1.953    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  SPI_Master_Inst/r_TX_Byte_reg[3]/C

Slack:                    inf
  Source:                 i_TX_Byte[4]
                            (input port)
  Destination:            SPI_Master_Inst/r_TX_Byte_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.195ns (26.394%)  route 0.543ns (73.606%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  i_TX_Byte[4] (IN)
                         net (fo=0)                   0.000     0.000    i_TX_Byte[4]
    T13                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  i_TX_Byte_IBUF[4]_inst/O
                         net (fo=1, routed)           0.543     0.738    SPI_Master_Inst/r_TX_Byte_reg[7]_0[4]
    SLICE_X0Y19          FDCE                                         r  SPI_Master_Inst/r_TX_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.856     1.953    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  SPI_Master_Inst/r_TX_Byte_reg[4]/C

Slack:                    inf
  Source:                 i_TX_Byte[6]
                            (input port)
  Destination:            SPI_Master_Inst/r_TX_Byte_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.748ns  (logic 0.194ns (25.914%)  route 0.554ns (74.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  i_TX_Byte[6] (IN)
                         net (fo=0)                   0.000     0.000    i_TX_Byte[6]
    U14                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  i_TX_Byte_IBUF[6]_inst/O
                         net (fo=1, routed)           0.554     0.748    SPI_Master_Inst/r_TX_Byte_reg[7]_0[6]
    SLICE_X0Y19          FDCE                                         r  SPI_Master_Inst/r_TX_Byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.856     1.953    SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  SPI_Master_Inst/r_TX_Byte_reg[6]/C





