<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4630" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4630{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4630{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4630{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4630{left:69px;bottom:903px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t5_4630{left:604px;bottom:910px;}
#t6_4630{left:619px;bottom:903px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t7_4630{left:69px;bottom:886px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t8_4630{left:189px;bottom:979px;letter-spacing:-0.13px;}
#t9_4630{left:525px;bottom:979px;letter-spacing:-0.11px;}
#ta_4630{left:525px;bottom:962px;letter-spacing:-0.11px;}
#tb_4630{left:115px;bottom:852px;letter-spacing:0.12px;word-spacing:0.02px;}
#tc_4630{left:201px;bottom:852px;letter-spacing:0.13px;word-spacing:-0.03px;}
#td_4630{left:301px;bottom:834px;letter-spacing:0.13px;word-spacing:0.02px;}
#te_4630{left:100px;bottom:811px;letter-spacing:-0.12px;}
#tf_4630{left:101px;bottom:794px;letter-spacing:-0.14px;}
#tg_4630{left:225px;bottom:794px;letter-spacing:-0.12px;word-spacing:0.03px;}
#th_4630{left:456px;bottom:794px;letter-spacing:-0.14px;}
#ti_4630{left:640px;bottom:794px;letter-spacing:-0.12px;word-spacing:0.05px;}
#tj_4630{left:87px;bottom:770px;letter-spacing:-0.18px;}
#tk_4630{left:143px;bottom:770px;letter-spacing:-0.14px;}
#tl_4630{left:81px;bottom:745px;letter-spacing:-0.14px;}
#tm_4630{left:142px;bottom:745px;letter-spacing:-0.18px;}
#tn_4630{left:189px;bottom:745px;letter-spacing:-0.15px;}
#to_4630{left:527px;bottom:745px;letter-spacing:-0.11px;}
#tp_4630{left:189px;bottom:721px;}
#tq_4630{left:434px;bottom:721px;letter-spacing:-0.16px;}
#tr_4630{left:527px;bottom:721px;letter-spacing:-0.12px;}
#ts_4630{left:527px;bottom:700px;letter-spacing:-0.11px;}
#tt_4630{left:527px;bottom:683px;letter-spacing:-0.1px;}
#tu_4630{left:527px;bottom:666px;letter-spacing:-0.13px;}
#tv_4630{left:189px;bottom:642px;}
#tw_4630{left:527px;bottom:642px;letter-spacing:-0.14px;}
#tx_4630{left:189px;bottom:617px;}
#ty_4630{left:434px;bottom:617px;letter-spacing:-0.13px;}
#tz_4630{left:527px;bottom:617px;letter-spacing:-0.12px;}
#t10_4630{left:527px;bottom:596px;letter-spacing:-0.11px;}
#t11_4630{left:527px;bottom:579px;letter-spacing:-0.11px;}
#t12_4630{left:189px;bottom:554px;letter-spacing:-0.14px;}
#t13_4630{left:527px;bottom:554px;letter-spacing:-0.14px;}
#t14_4630{left:80px;bottom:530px;letter-spacing:-0.15px;}
#t15_4630{left:142px;bottom:530px;letter-spacing:-0.18px;}
#t16_4630{left:189px;bottom:530px;letter-spacing:-0.15px;}
#t17_4630{left:434px;bottom:530px;letter-spacing:-0.13px;}
#t18_4630{left:527px;bottom:530px;letter-spacing:-0.12px;}
#t19_4630{left:189px;bottom:506px;letter-spacing:-0.1px;}
#t1a_4630{left:434px;bottom:506px;letter-spacing:-0.14px;}
#t1b_4630{left:527px;bottom:506px;letter-spacing:-0.12px;}
#t1c_4630{left:527px;bottom:484px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1d_4630{left:189px;bottom:460px;letter-spacing:-0.14px;}
#t1e_4630{left:434px;bottom:460px;letter-spacing:-0.14px;}
#t1f_4630{left:527px;bottom:460px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1g_4630{left:527px;bottom:438px;letter-spacing:-0.11px;}
#t1h_4630{left:189px;bottom:414px;letter-spacing:-0.13px;}
#t1i_4630{left:434px;bottom:414px;letter-spacing:-0.14px;}
#t1j_4630{left:527px;bottom:414px;letter-spacing:-0.12px;}
#t1k_4630{left:527px;bottom:393px;letter-spacing:-0.11px;}
#t1l_4630{left:189px;bottom:368px;letter-spacing:-0.13px;}
#t1m_4630{left:434px;bottom:368px;letter-spacing:-0.14px;}
#t1n_4630{left:527px;bottom:368px;letter-spacing:-0.12px;}
#t1o_4630{left:527px;bottom:347px;letter-spacing:-0.11px;}
#t1p_4630{left:189px;bottom:322px;letter-spacing:-0.13px;}
#t1q_4630{left:434px;bottom:322px;letter-spacing:-0.14px;}
#t1r_4630{left:527px;bottom:322px;letter-spacing:-0.12px;}
#t1s_4630{left:527px;bottom:301px;letter-spacing:-0.11px;}
#t1t_4630{left:189px;bottom:276px;letter-spacing:-0.13px;}
#t1u_4630{left:434px;bottom:276px;letter-spacing:-0.14px;}
#t1v_4630{left:527px;bottom:276px;letter-spacing:-0.12px;}
#t1w_4630{left:527px;bottom:255px;letter-spacing:-0.11px;}
#t1x_4630{left:189px;bottom:231px;letter-spacing:-0.13px;}
#t1y_4630{left:434px;bottom:231px;letter-spacing:-0.14px;}
#t1z_4630{left:527px;bottom:231px;letter-spacing:-0.12px;}
#t20_4630{left:527px;bottom:209px;letter-spacing:-0.11px;}
#t21_4630{left:189px;bottom:185px;letter-spacing:-0.13px;}
#t22_4630{left:434px;bottom:185px;letter-spacing:-0.14px;}
#t23_4630{left:527px;bottom:185px;letter-spacing:-0.12px;}
#t24_4630{left:527px;bottom:163px;letter-spacing:-0.11px;}
#t25_4630{left:81px;bottom:139px;letter-spacing:-0.17px;}
#t26_4630{left:138px;bottom:139px;letter-spacing:-0.17px;}
#t27_4630{left:188px;bottom:139px;letter-spacing:-0.15px;}
#t28_4630{left:434px;bottom:139px;letter-spacing:-0.14px;}
#t29_4630{left:527px;bottom:139px;letter-spacing:-0.11px;}
#t2a_4630{left:527px;bottom:118px;letter-spacing:-0.11px;}
#t2b_4630{left:80px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.02px;}
#t2c_4630{left:157px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2d_4630{left:303px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2e_4630{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t2f_4630{left:101px;bottom:1028px;letter-spacing:-0.14px;}
#t2g_4630{left:224px;bottom:1028px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2h_4630{left:454px;bottom:1028px;letter-spacing:-0.14px;}
#t2i_4630{left:640px;bottom:1028px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2j_4630{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t2k_4630{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_4630{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4630{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4630{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4630{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_4630{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_4630{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4630{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4630" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4630Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4630" style="-webkit-user-select: none;"><object width="935" height="1210" data="4630/4630.svg" type="image/svg+xml" id="pdf4630" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4630" class="t s1_4630">2-108 </span><span id="t2_4630" class="t s1_4630">Vol. 4 </span>
<span id="t3_4630" class="t s2_4630">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4630" class="t s3_4630">Table 2-10 lists model-specific registers (MSRs) that are specific to Intel Atom </span>
<span id="t5_4630" class="t s4_4630">® </span>
<span id="t6_4630" class="t s3_4630">processor C2000 Series (CPUID </span>
<span id="t7_4630" class="t s3_4630">Signature DisplayFamily_DisplayModel value of 06_4DH). </span>
<span id="t8_4630" class="t s5_4630">63:0 </span><span id="t9_4630" class="t s5_4630">Time that this module is in module-specific C6 states </span>
<span id="ta_4630" class="t s5_4630">since last reset. Counts at 1 Mhz frequency. </span>
<span id="tb_4630" class="t s6_4630">Table 2-10. </span><span id="tc_4630" class="t s6_4630">Specific MSRs Supported by Intel Atom® Processor C2000 Series with a CPUID Signature </span>
<span id="td_4630" class="t s6_4630">DisplayFamily_DisplayModel Value of 06_4DH </span>
<span id="te_4630" class="t s7_4630">Register </span>
<span id="tf_4630" class="t s7_4630">Address </span><span id="tg_4630" class="t s7_4630">Register Name / Bit Fields </span><span id="th_4630" class="t s7_4630">Scope </span><span id="ti_4630" class="t s7_4630">Bit Description </span>
<span id="tj_4630" class="t s7_4630">Hex </span><span id="tk_4630" class="t s7_4630">Dec </span>
<span id="tl_4630" class="t s5_4630">1A4H </span><span id="tm_4630" class="t s5_4630">420 </span><span id="tn_4630" class="t s5_4630">MSR_MISC_FEATURE_CONTROL </span><span id="to_4630" class="t s5_4630">Miscellaneous Feature Control (R/W) </span>
<span id="tp_4630" class="t s5_4630">0 </span><span id="tq_4630" class="t s5_4630">Core </span><span id="tr_4630" class="t s5_4630">L2 Hardware Prefetcher Disable (R/W) </span>
<span id="ts_4630" class="t s5_4630">If 1, disables the L2 hardware prefetcher, which </span>
<span id="tt_4630" class="t s5_4630">fetches additional lines of code or data into the L2 </span>
<span id="tu_4630" class="t s5_4630">cache. </span>
<span id="tv_4630" class="t s5_4630">1 </span><span id="tw_4630" class="t s5_4630">Reserved </span>
<span id="tx_4630" class="t s5_4630">2 </span><span id="ty_4630" class="t s5_4630">Core </span><span id="tz_4630" class="t s5_4630">DCU Hardware Prefetcher Disable (R/W) </span>
<span id="t10_4630" class="t s5_4630">If 1, disables the L1 data cache prefetcher, which </span>
<span id="t11_4630" class="t s5_4630">fetches the next cache line into L1 data cache. </span>
<span id="t12_4630" class="t s5_4630">63:3 </span><span id="t13_4630" class="t s5_4630">Reserved </span>
<span id="t14_4630" class="t s5_4630">1ADH </span><span id="t15_4630" class="t s5_4630">429 </span><span id="t16_4630" class="t s5_4630">MSR_TURBO_RATIO_LIMIT </span><span id="t17_4630" class="t s5_4630">Package </span><span id="t18_4630" class="t s5_4630">Maximum Ratio Limit of Turbo Mode (R/W) </span>
<span id="t19_4630" class="t s5_4630">7:0 </span><span id="t1a_4630" class="t s5_4630">Package </span><span id="t1b_4630" class="t s5_4630">Maximum Ratio Limit for 1C </span>
<span id="t1c_4630" class="t s5_4630">Maximum turbo ratio limit of 1 core active. </span>
<span id="t1d_4630" class="t s5_4630">15:8 </span><span id="t1e_4630" class="t s5_4630">Package </span><span id="t1f_4630" class="t s5_4630">Maximum Ratio Limit for 2C </span>
<span id="t1g_4630" class="t s5_4630">Maximum turbo ratio limit of 2 core active. </span>
<span id="t1h_4630" class="t s5_4630">23:16 </span><span id="t1i_4630" class="t s5_4630">Package </span><span id="t1j_4630" class="t s5_4630">Maximum Ratio Limit for 3C </span>
<span id="t1k_4630" class="t s5_4630">Maximum turbo ratio limit of 3 core active. </span>
<span id="t1l_4630" class="t s5_4630">31:24 </span><span id="t1m_4630" class="t s5_4630">Package </span><span id="t1n_4630" class="t s5_4630">Maximum Ratio Limit for 4C </span>
<span id="t1o_4630" class="t s5_4630">Maximum turbo ratio limit of 4 core active. </span>
<span id="t1p_4630" class="t s5_4630">39:32 </span><span id="t1q_4630" class="t s5_4630">Package </span><span id="t1r_4630" class="t s5_4630">Maximum Ratio Limit for 5C </span>
<span id="t1s_4630" class="t s5_4630">Maximum turbo ratio limit of 5 core active. </span>
<span id="t1t_4630" class="t s5_4630">47:40 </span><span id="t1u_4630" class="t s5_4630">Package </span><span id="t1v_4630" class="t s5_4630">Maximum Ratio Limit for 6C </span>
<span id="t1w_4630" class="t s5_4630">Maximum turbo ratio limit of 6 core active. </span>
<span id="t1x_4630" class="t s5_4630">55:48 </span><span id="t1y_4630" class="t s5_4630">Package </span><span id="t1z_4630" class="t s5_4630">Maximum Ratio Limit for 7C </span>
<span id="t20_4630" class="t s5_4630">Maximum turbo ratio limit of 7 core active. </span>
<span id="t21_4630" class="t s5_4630">63:56 </span><span id="t22_4630" class="t s5_4630">Package </span><span id="t23_4630" class="t s5_4630">Maximum Ratio Limit for 8C </span>
<span id="t24_4630" class="t s5_4630">Maximum turbo ratio limit of 8 core active. </span>
<span id="t25_4630" class="t s5_4630">606H </span><span id="t26_4630" class="t s5_4630">1542 </span><span id="t27_4630" class="t s5_4630">MSR_RAPL_POWER_UNIT </span><span id="t28_4630" class="t s5_4630">Package </span><span id="t29_4630" class="t s5_4630">Unit Multipliers used in RAPL Interfaces (R/O) </span>
<span id="t2a_4630" class="t s5_4630">See Section 15.10.1, “RAPL Interfaces.” </span>
<span id="t2b_4630" class="t s6_4630">Table 2-9. </span><span id="t2c_4630" class="t s6_4630">Specific MSRs Supported by the Intel Atom® Processor E3000 Series (Contd.)with a CPUID Signature </span>
<span id="t2d_4630" class="t s6_4630">DisplayFamily_DisplayModel Value of 06_37H </span>
<span id="t2e_4630" class="t s7_4630">Register </span>
<span id="t2f_4630" class="t s7_4630">Address </span><span id="t2g_4630" class="t s7_4630">Register Name / Bit Fields </span><span id="t2h_4630" class="t s7_4630">Scope </span><span id="t2i_4630" class="t s7_4630">Bit Description </span>
<span id="t2j_4630" class="t s7_4630">Hex </span><span id="t2k_4630" class="t s7_4630">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
