{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3",
                        "clk_input_freq_hz": "83333332"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "Block_Diagram_UART_i/ila_0",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "A6EEF0F477865B9F96F9A3859683065E",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "Block_Diagram_UART_i/DDR3_OK",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 1,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "Block_Diagram_UART_i/mig_7series_0_ui_clk_sync_rst",
                                        "isBus": false,
                                        "parentNetId": 1
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "Block_Diagram_UART_i/CLK_LOCKED",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 3,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "Block_Diagram_UART_i/rst_clk_wiz_1_100M_mb_reset",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 4,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "Block_Diagram_UART_i/util_vector_logic_1_Res",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    }
                ],
                "parent_nets": [
                    {
                        "id": 1,
                        "name": "Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0",
                        "state_reg": [
                            {
                                "name": "Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/FSM_sequential_init_state_r_reg[1]_rep",
                                "states": [
                                    {
                                        "name": "INIT_WRLVL_LOAD_MR_WAIT",
                                        "val": "0000000"
                                    },
                                    {
                                        "name": "INIT_WAIT_DLLK_ZQINIT",
                                        "val": "0000010"
                                    },
                                    {
                                        "name": "INIT_WRLVL_LOAD_MR",
                                        "val": "0000101"
                                    },
                                    {
                                        "name": "INIT_REFRESH_RNK2_WAIT",
                                        "val": "0000111"
                                    },
                                    {
                                        "name": "INIT_ZQCL",
                                        "val": "0000110"
                                    },
                                    {
                                        "name": "INIT_OCLKDELAY_READ_WAIT",
                                        "val": "0001001"
                                    },
                                    {
                                        "name": "INIT_MPR_DISABLE",
                                        "val": "0010000"
                                    },
                                    {
                                        "name": "INIT_RDLVL_COMPLEX_PI_WAIT",
                                        "val": "0010010"
                                    },
                                    {
                                        "name": "INIT_OCLKDELAY_READ",
                                        "val": "0001111"
                                    },
                                    {
                                        "name": "INIT_WRCAL_ACT",
                                        "val": "0001101"
                                    },
                                    {
                                        "name": "INIT_OCAL_CENTER_ACT_WAIT",
                                        "val": "0010100"
                                    },
                                    {
                                        "name": "INIT_DDR2_MULTI_RANK_WAIT",
                                        "val": "0011001"
                                    },
                                    {
                                        "name": "INIT_MPR_DISABLE_PREWAIT",
                                        "val": "0010110"
                                    },
                                    {
                                        "name": "INIT_MPR_RDEN",
                                        "val": "0010111"
                                    },
                                    {
                                        "name": "INIT_OCLKDELAY_WRITE_WAIT",
                                        "val": "0010101"
                                    },
                                    {
                                        "name": "INIT_PI_PHASELOCK_READS",
                                        "val": "0011011"
                                    },
                                    {
                                        "name": "INIT_DDR2_MULTI_RANK",
                                        "val": "0011111"
                                    },
                                    {
                                        "name": "INIT_MPR_READ",
                                        "val": "0011110"
                                    },
                                    {
                                        "name": "INIT_OCAL_CENTER_WRITE_WAIT",
                                        "val": "0001100"
                                    },
                                    {
                                        "name": "INIT_MPR_WAIT",
                                        "val": "0011000"
                                    },
                                    {
                                        "name": "INIT_REG_WRITE_WAIT",
                                        "val": "0100010"
                                    },
                                    {
                                        "name": "INIT_OCAL_CENTER_WRITE",
                                        "val": "0011101"
                                    },
                                    {
                                        "name": "INIT_WRCAL_MULT_READS",
                                        "val": "0100000"
                                    },
                                    {
                                        "name": "INIT_WRCAL_READ_WAIT",
                                        "val": "0100001"
                                    },
                                    {
                                        "name": "INIT_LOAD_MR_WAIT",
                                        "val": "0100111"
                                    },
                                    {
                                        "name": "INIT_LOAD_MR",
                                        "val": "0000011"
                                    },
                                    {
                                        "name": "INIT_OCAL_CENTER_ACT",
                                        "val": "0101000"
                                    },
                                    {
                                        "name": "INIT_OCAL_COMPLEX_RESUME_WAIT",
                                        "val": "0101001"
                                    },
                                    {
                                        "name": "INIT_WAIT_CKE_EXIT",
                                        "val": "0101011"
                                    },
                                    {
                                        "name": "INIT_IDLE",
                                        "val": "0101100"
                                    },
                                    {
                                        "name": "INIT_OCAL_COMPLEX_WRITE_WAIT",
                                        "val": "0101101"
                                    },
                                    {
                                        "name": "INIT_OCAL_COMPLEX_ACT_WAIT",
                                        "val": "0011100"
                                    },
                                    {
                                        "name": "INIT_REG_WRITE",
                                        "val": "0100011"
                                    },
                                    {
                                        "name": "INIT_REFRESH_WAIT",
                                        "val": "0110000"
                                    },
                                    {
                                        "name": "INIT_DDR2_PRECHARGE",
                                        "val": "0011010"
                                    },
                                    {
                                        "name": "INIT_WRCAL_READ",
                                        "val": "0100100"
                                    },
                                    {
                                        "name": "INIT_DONE",
                                        "val": "0110011"
                                    },
                                    {
                                        "name": "INIT_WRCAL_WRITE_READ",
                                        "val": "0110100"
                                    },
                                    {
                                        "name": "INIT_REFRESH",
                                        "val": "0110001"
                                    },
                                    {
                                        "name": "INIT_PRECHARGE_WAIT",
                                        "val": "0110101"
                                    },
                                    {
                                        "name": "INIT_DDR2_PRECHARGE_WAIT",
                                        "val": "0101111"
                                    },
                                    {
                                        "name": "INIT_WRCAL_WRITE",
                                        "val": "0100101"
                                    },
                                    {
                                        "name": "INIT_RDLVL_STG1_WRITE_READ",
                                        "val": "0110110"
                                    },
                                    {
                                        "name": "INIT_WRCAL_ACT_WAIT",
                                        "val": "0001110"
                                    },
                                    {
                                        "name": "INIT_RDLVL_STG1_WRITE",
                                        "val": "0101010"
                                    },
                                    {
                                        "name": "INIT_PRECHARGE",
                                        "val": "0001000"
                                    },
                                    {
                                        "name": "INIT_RDLVL_ACT_WAIT",
                                        "val": "0111000"
                                    },
                                    {
                                        "name": "INIT_OCAL_COMPLEX_ACT",
                                        "val": "0111010"
                                    },
                                    {
                                        "name": "INIT_RDLVL_ACT",
                                        "val": "0000100"
                                    },
                                    {
                                        "name": "INIT_RDLVL_COMPLEX_ACT_WAIT",
                                        "val": "0010011"
                                    },
                                    {
                                        "name": "INIT_RDLVL_COMPLEX_PRECHARGE_PREWAIT",
                                        "val": "0101110"
                                    },
                                    {
                                        "name": "INIT_RDLVL_COMPLEX_ACT",
                                        "val": "0111101"
                                    },
                                    {
                                        "name": "INIT_RDLVL_COMPLEX_READ_WAIT",
                                        "val": "0111110"
                                    },
                                    {
                                        "name": "INIT_RDLVL_COMPLEX_READ",
                                        "val": "0111011"
                                    },
                                    {
                                        "name": "INIT_RDLVL_COMPLEX_PRECHARGE_WAIT",
                                        "val": "0111111"
                                    },
                                    {
                                        "name": "INIT_OCLKDELAY_WRITE",
                                        "val": "0001010"
                                    },
                                    {
                                        "name": "INIT_OCLKDELAY_ACT_WAIT",
                                        "val": "1000000"
                                    },
                                    {
                                        "name": "INIT_RDLVL_COMPLEX_PRECHARGE",
                                        "val": "0111100"
                                    },
                                    {
                                        "name": "INIT_PRECHARGE_PREWAIT",
                                        "val": "0001011"
                                    },
                                    {
                                        "name": "INIT_RDLVL_STG2_READ_WAIT",
                                        "val": "0100110"
                                    },
                                    {
                                        "name": "INIT_OCLKDELAY_ACT",
                                        "val": "1000001"
                                    },
                                    {
                                        "name": "INIT_MPR_DISABLE_WAIT",
                                        "val": "0010001"
                                    },
                                    {
                                        "name": "INIT_SKIP_CALIB_WAIT",
                                        "val": "1000010"
                                    },
                                    {
                                        "name": "INIT_WRLVL_LOAD_MR2_WAIT",
                                        "val": "1000011"
                                    },
                                    {
                                        "name": "INIT_RDLVL_STG2_READ",
                                        "val": "0111001"
                                    },
                                    {
                                        "name": "INIT_WRLVL_WAIT",
                                        "val": "1000100"
                                    },
                                    {
                                        "name": "INIT_WRLVL_LOAD_MR2",
                                        "val": "0000001"
                                    },
                                    {
                                        "name": "INIT_RDLVL_STG1_READ",
                                        "val": "0110111"
                                    },
                                    {
                                        "name": "INIT_WRLVL_START",
                                        "val": "0110010"
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}