<stg><name>convolution_layer1_Pipeline_row_loop_col_loop56</name>


<trans_list>

<trans id="741" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %c = alloca i32 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %r = alloca i32 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten101 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten101"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %conv1_biases_1_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_biases_1_load_6

]]></Node>
<StgValue><ssdm name="conv1_biases_1_load_6_read"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %conv1_weights_1_0_load_174_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weights_1_0_load_174

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_174_read"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %conv1_weights_1_0_load_173_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weights_1_0_load_173

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_173_read"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %conv1_weights_1_0_load_172_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weights_1_0_load_172

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_172_read"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %conv1_weights_1_0_load_171_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weights_1_0_load_171

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_171_read"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %conv1_weights_1_0_load_170_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weights_1_0_load_170

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_170_read"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %conv1_weights_1_0_load_169_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weights_1_0_load_169

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_169_read"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %conv1_weights_1_0_load_168_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weights_1_0_load_168

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_168_read"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %conv1_weights_1_0_load_167_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weights_1_0_load_167

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_167_read"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %conv1_weights_1_0_load_166_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weights_1_0_load_166

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_166_read"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %conv1_weights_1_0_load_165_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weights_1_0_load_165

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_165_read"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %conv1_weights_1_0_load_164_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weights_1_0_load_164

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_164_read"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %conv1_weights_1_0_load_163_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weights_1_0_load_163

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_163_read"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %conv1_weights_1_0_load_162_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weights_1_0_load_162

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_162_read"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %conv1_weights_1_0_load_161_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weights_1_0_load_161

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_161_read"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %conv1_weights_1_0_load_160_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weights_1_0_load_160

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_160_read"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %conv1_weights_1_0_load_159_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weights_1_0_load_159

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_159_read"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %conv1_weights_1_0_load_158_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weights_1_0_load_158

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_158_read"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:21 %conv1_weights_1_0_load_157_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weights_1_0_load_157

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_157_read"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:22 %conv1_weights_1_0_load_156_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weights_1_0_load_156

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_156_read"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:23 %conv1_weights_1_0_load_155_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weights_1_0_load_155

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_155_read"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:24 %conv1_weights_1_0_load_154_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weights_1_0_load_154

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_154_read"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:25 %conv1_weights_1_0_load_153_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weights_1_0_load_153

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_153_read"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:26 %conv1_weights_1_0_load_152_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weights_1_0_load_152

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_152_read"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:27 %conv1_weights_1_0_load_151_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weights_1_0_load_151

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_151_read"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:28 %conv1_weights_1_0_load_150_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_weights_1_0_load_150

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_150_read"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:29 %add_ln15_4_cast_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %add_ln15_4_cast

]]></Node>
<StgValue><ssdm name="add_ln15_4_cast_read"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="14" op_0_bw="5">
<![CDATA[
newFuncRoot:30 %add_ln15_4_cast_cast = zext i5 %add_ln15_4_cast_read

]]></Node>
<StgValue><ssdm name="add_ln15_4_cast_cast"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_r, void @empty_22, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 2, i32 2, i32 16, i32 16, void @empty_26, void @empty_26, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %features, void @empty_22, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 2, i32 2, i32 16, i32 16, void @empty_26, void @empty_26, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:33 %store_ln0 = store i10 0, i10 %indvar_flatten101

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:34 %store_ln0 = store i5 0, i5 %r

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:35 %store_ln0 = store i5 0, i5 %c

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:36 %br_ln0 = br void %for.inc.6.4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc.6.4:0 %indvar_flatten101_load = load i10 %indvar_flatten101

]]></Node>
<StgValue><ssdm name="indvar_flatten101_load"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.6.4:1 %icmp_ln17 = icmp_eq  i10 %indvar_flatten101_load, i10 784

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.6.4:2 %add_ln17 = add i10 %indvar_flatten101_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.6.4:3 %br_ln17 = br i1 %icmp_ln17, void %for.inc44.6, void %for.inc47.6.exitStub

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc44.6:0 %c_load = load i5 %c

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc44.6:1 %r_load = load i5 %r

]]></Node>
<StgValue><ssdm name="r_load"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc44.6:4 %icmp_ln19 = icmp_eq  i5 %c_load, i5 28

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc44.6:5 %select_ln17 = select i1 %icmp_ln19, i5 0, i5 %c_load

]]></Node>
<StgValue><ssdm name="select_ln17"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc44.6:6 %indvars_iv_next4723217 = add i5 %r_load, i5 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next4723217"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc44.6:7 %select_ln17_16 = select i1 %icmp_ln19, i5 %indvars_iv_next4723217, i5 %r_load

]]></Node>
<StgValue><ssdm name="select_ln17_16"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc44.6:14 %indvars_iv_next472_mid1 = add i5 %r_load, i5 2

]]></Node>
<StgValue><ssdm name="indvars_iv_next472_mid1"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc44.6:15 %select_ln17_17 = select i1 %icmp_ln19, i5 %indvars_iv_next472_mid1, i5 %indvars_iv_next4723217

]]></Node>
<StgValue><ssdm name="select_ln17_17"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc44.6:16 %select_ln17_18 = select i1 %icmp_ln19, i5 3, i5 2

]]></Node>
<StgValue><ssdm name="select_ln17_18"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc44.6:17 %add_ln17_10 = add i5 %r_load, i5 %select_ln17_18

]]></Node>
<StgValue><ssdm name="add_ln17_10"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc44.6:23 %tmp_1145 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln17_16, i5 %select_ln17

]]></Node>
<StgValue><ssdm name="tmp_1145"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.6:24 %zext_ln25_76 = zext i10 %tmp_1145

]]></Node>
<StgValue><ssdm name="zext_ln25_76"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.6:25 %image_addr = getelementptr i32 %image_r, i64 0, i64 %zext_ln25_76

]]></Node>
<StgValue><ssdm name="image_addr"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc44.6:26 %tmp_1146 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln17_17, i5 %select_ln17

]]></Node>
<StgValue><ssdm name="tmp_1146"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.6:27 %zext_ln25_77 = zext i10 %tmp_1146

]]></Node>
<StgValue><ssdm name="zext_ln25_77"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.6:28 %image_addr_2571 = getelementptr i32 %image_r, i64 0, i64 %zext_ln25_77

]]></Node>
<StgValue><ssdm name="image_addr_2571"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc44.6:29 %tmp_1147 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln17_10, i5 %select_ln17

]]></Node>
<StgValue><ssdm name="tmp_1147"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.6:30 %zext_ln25_78 = zext i10 %tmp_1147

]]></Node>
<StgValue><ssdm name="zext_ln25_78"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.6:31 %image_addr_2572 = getelementptr i32 %image_r, i64 0, i64 %zext_ln25_78

]]></Node>
<StgValue><ssdm name="image_addr_2572"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:48 %image_load = load i10 %image_addr

]]></Node>
<StgValue><ssdm name="image_load"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc44.6:51 %add_ln25 = add i5 %select_ln17, i5 1

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc44.6:52 %tmp_1150 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln17_16, i5 %add_ln25

]]></Node>
<StgValue><ssdm name="tmp_1150"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.6:53 %zext_ln25_81 = zext i10 %tmp_1150

]]></Node>
<StgValue><ssdm name="zext_ln25_81"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.6:54 %image_addr_2575 = getelementptr i32 %image_r, i64 0, i64 %zext_ln25_81

]]></Node>
<StgValue><ssdm name="image_addr_2575"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc44.6:55 %tmp_1151 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln17_17, i5 %add_ln25

]]></Node>
<StgValue><ssdm name="tmp_1151"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.6:56 %zext_ln25_82 = zext i10 %tmp_1151

]]></Node>
<StgValue><ssdm name="zext_ln25_82"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.6:57 %image_addr_2576 = getelementptr i32 %image_r, i64 0, i64 %zext_ln25_82

]]></Node>
<StgValue><ssdm name="image_addr_2576"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc44.6:58 %tmp_1152 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln17_10, i5 %add_ln25

]]></Node>
<StgValue><ssdm name="tmp_1152"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.6:59 %zext_ln25_83 = zext i10 %tmp_1152

]]></Node>
<StgValue><ssdm name="zext_ln25_83"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.6:60 %image_addr_2577 = getelementptr i32 %image_r, i64 0, i64 %zext_ln25_83

]]></Node>
<StgValue><ssdm name="image_addr_2577"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:67 %image_load_2571 = load i10 %image_addr_2575

]]></Node>
<StgValue><ssdm name="image_load_2571"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc44.6:70 %add_ln25_10 = add i5 %select_ln17, i5 2

]]></Node>
<StgValue><ssdm name="add_ln25_10"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc44.6:71 %tmp_1155 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln17_16, i5 %add_ln25_10

]]></Node>
<StgValue><ssdm name="tmp_1155"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.6:72 %zext_ln25_86 = zext i10 %tmp_1155

]]></Node>
<StgValue><ssdm name="zext_ln25_86"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.6:73 %image_addr_2580 = getelementptr i32 %image_r, i64 0, i64 %zext_ln25_86

]]></Node>
<StgValue><ssdm name="image_addr_2580"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc44.6:74 %tmp_1156 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln17_17, i5 %add_ln25_10

]]></Node>
<StgValue><ssdm name="tmp_1156"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.6:75 %zext_ln25_87 = zext i10 %tmp_1156

]]></Node>
<StgValue><ssdm name="zext_ln25_87"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.6:76 %image_addr_2581 = getelementptr i32 %image_r, i64 0, i64 %zext_ln25_87

]]></Node>
<StgValue><ssdm name="image_addr_2581"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc44.6:77 %tmp_1157 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln17_10, i5 %add_ln25_10

]]></Node>
<StgValue><ssdm name="tmp_1157"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.6:78 %zext_ln25_88 = zext i10 %tmp_1157

]]></Node>
<StgValue><ssdm name="zext_ln25_88"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.6:79 %image_addr_2582 = getelementptr i32 %image_r, i64 0, i64 %zext_ln25_88

]]></Node>
<StgValue><ssdm name="image_addr_2582"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:86 %image_load_2572 = load i10 %image_addr_2580

]]></Node>
<StgValue><ssdm name="image_load_2572"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc44.6:89 %add_ln25_11 = add i5 %select_ln17, i5 3

]]></Node>
<StgValue><ssdm name="add_ln25_11"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc44.6:90 %tmp_1160 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln17_16, i5 %add_ln25_11

]]></Node>
<StgValue><ssdm name="tmp_1160"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.6:91 %zext_ln25_91 = zext i10 %tmp_1160

]]></Node>
<StgValue><ssdm name="zext_ln25_91"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.6:92 %image_addr_2585 = getelementptr i32 %image_r, i64 0, i64 %zext_ln25_91

]]></Node>
<StgValue><ssdm name="image_addr_2585"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc44.6:93 %tmp_1161 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln17_17, i5 %add_ln25_11

]]></Node>
<StgValue><ssdm name="tmp_1161"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.6:94 %zext_ln25_92 = zext i10 %tmp_1161

]]></Node>
<StgValue><ssdm name="zext_ln25_92"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.6:95 %image_addr_2586 = getelementptr i32 %image_r, i64 0, i64 %zext_ln25_92

]]></Node>
<StgValue><ssdm name="image_addr_2586"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:105 %image_load_2573 = load i10 %image_addr_2585

]]></Node>
<StgValue><ssdm name="image_load_2573"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc44.6:108 %add_ln25_12 = add i5 %select_ln17, i5 4

]]></Node>
<StgValue><ssdm name="add_ln25_12"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc44.6:109 %tmp_1165 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln17_16, i5 %add_ln25_12

]]></Node>
<StgValue><ssdm name="tmp_1165"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.6:110 %zext_ln25_96 = zext i10 %tmp_1165

]]></Node>
<StgValue><ssdm name="zext_ln25_96"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.6:111 %image_addr_2590 = getelementptr i32 %image_r, i64 0, i64 %zext_ln25_96

]]></Node>
<StgValue><ssdm name="image_addr_2590"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc44.6:112 %tmp_1166 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln17_17, i5 %add_ln25_12

]]></Node>
<StgValue><ssdm name="tmp_1166"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.6:113 %zext_ln25_97 = zext i10 %tmp_1166

]]></Node>
<StgValue><ssdm name="zext_ln25_97"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.6:114 %image_addr_2591 = getelementptr i32 %image_r, i64 0, i64 %zext_ln25_97

]]></Node>
<StgValue><ssdm name="image_addr_2591"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:124 %image_load_2574 = load i10 %image_addr_2590

]]></Node>
<StgValue><ssdm name="image_load_2574"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:127 %image_load_2575 = load i10 %image_addr_2571

]]></Node>
<StgValue><ssdm name="image_load_2575"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:130 %image_load_2576 = load i10 %image_addr_2576

]]></Node>
<StgValue><ssdm name="image_load_2576"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:133 %image_load_2577 = load i10 %image_addr_2581

]]></Node>
<StgValue><ssdm name="image_load_2577"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:136 %image_load_2578 = load i10 %image_addr_2586

]]></Node>
<StgValue><ssdm name="image_load_2578"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:139 %image_load_2579 = load i10 %image_addr_2591

]]></Node>
<StgValue><ssdm name="image_load_2579"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:142 %image_load_2580 = load i10 %image_addr_2572

]]></Node>
<StgValue><ssdm name="image_load_2580"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:145 %image_load_2581 = load i10 %image_addr_2577

]]></Node>
<StgValue><ssdm name="image_load_2581"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:148 %image_load_2582 = load i10 %image_addr_2582

]]></Node>
<StgValue><ssdm name="image_load_2582"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44.6:198 %store_ln19 = store i10 %add_ln17, i10 %indvar_flatten101

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44.6:199 %store_ln19 = store i5 %select_ln17_16, i5 %r

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44.6:200 %store_ln19 = store i5 %add_ln25, i5 %c

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="225" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc44.6:18 %select_ln17_19 = select i1 %icmp_ln19, i5 4, i5 3

]]></Node>
<StgValue><ssdm name="select_ln17_19"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc44.6:19 %add_ln17_11 = add i5 %r_load, i5 %select_ln17_19

]]></Node>
<StgValue><ssdm name="add_ln17_11"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc44.6:20 %select_ln17_20 = select i1 %icmp_ln19, i5 5, i5 4

]]></Node>
<StgValue><ssdm name="select_ln17_20"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc44.6:21 %add_ln17_12 = add i5 %r_load, i5 %select_ln17_20

]]></Node>
<StgValue><ssdm name="add_ln17_12"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc44.6:32 %tmp_1148 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln17_11, i5 %select_ln17

]]></Node>
<StgValue><ssdm name="tmp_1148"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.6:33 %zext_ln25_79 = zext i10 %tmp_1148

]]></Node>
<StgValue><ssdm name="zext_ln25_79"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.6:34 %image_addr_2573 = getelementptr i32 %image_r, i64 0, i64 %zext_ln25_79

]]></Node>
<StgValue><ssdm name="image_addr_2573"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc44.6:35 %tmp_1149 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln17_12, i5 %select_ln17

]]></Node>
<StgValue><ssdm name="tmp_1149"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.6:36 %zext_ln25_80 = zext i10 %tmp_1149

]]></Node>
<StgValue><ssdm name="zext_ln25_80"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.6:37 %image_addr_2574 = getelementptr i32 %image_r, i64 0, i64 %zext_ln25_80

]]></Node>
<StgValue><ssdm name="image_addr_2574"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:48 %image_load = load i10 %image_addr

]]></Node>
<StgValue><ssdm name="image_load"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc44.6:61 %tmp_1153 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln17_11, i5 %add_ln25

]]></Node>
<StgValue><ssdm name="tmp_1153"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.6:62 %zext_ln25_84 = zext i10 %tmp_1153

]]></Node>
<StgValue><ssdm name="zext_ln25_84"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.6:63 %image_addr_2578 = getelementptr i32 %image_r, i64 0, i64 %zext_ln25_84

]]></Node>
<StgValue><ssdm name="image_addr_2578"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc44.6:64 %tmp_1154 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln17_12, i5 %add_ln25

]]></Node>
<StgValue><ssdm name="tmp_1154"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.6:65 %zext_ln25_85 = zext i10 %tmp_1154

]]></Node>
<StgValue><ssdm name="zext_ln25_85"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.6:66 %image_addr_2579 = getelementptr i32 %image_r, i64 0, i64 %zext_ln25_85

]]></Node>
<StgValue><ssdm name="image_addr_2579"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:67 %image_load_2571 = load i10 %image_addr_2575

]]></Node>
<StgValue><ssdm name="image_load_2571"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc44.6:80 %tmp_1158 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln17_11, i5 %add_ln25_10

]]></Node>
<StgValue><ssdm name="tmp_1158"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.6:81 %zext_ln25_89 = zext i10 %tmp_1158

]]></Node>
<StgValue><ssdm name="zext_ln25_89"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.6:82 %image_addr_2583 = getelementptr i32 %image_r, i64 0, i64 %zext_ln25_89

]]></Node>
<StgValue><ssdm name="image_addr_2583"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc44.6:83 %tmp_1159 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln17_12, i5 %add_ln25_10

]]></Node>
<StgValue><ssdm name="tmp_1159"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.6:84 %zext_ln25_90 = zext i10 %tmp_1159

]]></Node>
<StgValue><ssdm name="zext_ln25_90"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.6:85 %image_addr_2584 = getelementptr i32 %image_r, i64 0, i64 %zext_ln25_90

]]></Node>
<StgValue><ssdm name="image_addr_2584"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:86 %image_load_2572 = load i10 %image_addr_2580

]]></Node>
<StgValue><ssdm name="image_load_2572"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc44.6:96 %tmp_1162 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln17_10, i5 %add_ln25_11

]]></Node>
<StgValue><ssdm name="tmp_1162"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.6:97 %zext_ln25_93 = zext i10 %tmp_1162

]]></Node>
<StgValue><ssdm name="zext_ln25_93"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.6:98 %image_addr_2587 = getelementptr i32 %image_r, i64 0, i64 %zext_ln25_93

]]></Node>
<StgValue><ssdm name="image_addr_2587"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc44.6:99 %tmp_1163 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln17_11, i5 %add_ln25_11

]]></Node>
<StgValue><ssdm name="tmp_1163"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.6:100 %zext_ln25_94 = zext i10 %tmp_1163

]]></Node>
<StgValue><ssdm name="zext_ln25_94"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.6:101 %image_addr_2588 = getelementptr i32 %image_r, i64 0, i64 %zext_ln25_94

]]></Node>
<StgValue><ssdm name="image_addr_2588"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc44.6:102 %tmp_1164 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln17_12, i5 %add_ln25_11

]]></Node>
<StgValue><ssdm name="tmp_1164"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.6:103 %zext_ln25_95 = zext i10 %tmp_1164

]]></Node>
<StgValue><ssdm name="zext_ln25_95"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.6:104 %image_addr_2589 = getelementptr i32 %image_r, i64 0, i64 %zext_ln25_95

]]></Node>
<StgValue><ssdm name="image_addr_2589"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:105 %image_load_2573 = load i10 %image_addr_2585

]]></Node>
<StgValue><ssdm name="image_load_2573"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc44.6:115 %tmp_1167 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln17_10, i5 %add_ln25_12

]]></Node>
<StgValue><ssdm name="tmp_1167"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.6:116 %zext_ln25_98 = zext i10 %tmp_1167

]]></Node>
<StgValue><ssdm name="zext_ln25_98"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.6:117 %image_addr_2592 = getelementptr i32 %image_r, i64 0, i64 %zext_ln25_98

]]></Node>
<StgValue><ssdm name="image_addr_2592"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc44.6:118 %tmp_1168 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln17_11, i5 %add_ln25_12

]]></Node>
<StgValue><ssdm name="tmp_1168"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.6:119 %zext_ln25_99 = zext i10 %tmp_1168

]]></Node>
<StgValue><ssdm name="zext_ln25_99"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.6:120 %image_addr_2593 = getelementptr i32 %image_r, i64 0, i64 %zext_ln25_99

]]></Node>
<StgValue><ssdm name="image_addr_2593"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc44.6:121 %tmp_1169 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln17_12, i5 %add_ln25_12

]]></Node>
<StgValue><ssdm name="tmp_1169"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.6:122 %zext_ln25_100 = zext i10 %tmp_1169

]]></Node>
<StgValue><ssdm name="zext_ln25_100"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.6:123 %image_addr_2594 = getelementptr i32 %image_r, i64 0, i64 %zext_ln25_100

]]></Node>
<StgValue><ssdm name="image_addr_2594"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:124 %image_load_2574 = load i10 %image_addr_2590

]]></Node>
<StgValue><ssdm name="image_load_2574"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:127 %image_load_2575 = load i10 %image_addr_2571

]]></Node>
<StgValue><ssdm name="image_load_2575"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:130 %image_load_2576 = load i10 %image_addr_2576

]]></Node>
<StgValue><ssdm name="image_load_2576"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:133 %image_load_2577 = load i10 %image_addr_2581

]]></Node>
<StgValue><ssdm name="image_load_2577"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:136 %image_load_2578 = load i10 %image_addr_2586

]]></Node>
<StgValue><ssdm name="image_load_2578"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:139 %image_load_2579 = load i10 %image_addr_2591

]]></Node>
<StgValue><ssdm name="image_load_2579"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:142 %image_load_2580 = load i10 %image_addr_2572

]]></Node>
<StgValue><ssdm name="image_load_2580"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:145 %image_load_2581 = load i10 %image_addr_2577

]]></Node>
<StgValue><ssdm name="image_load_2581"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:148 %image_load_2582 = load i10 %image_addr_2582

]]></Node>
<StgValue><ssdm name="image_load_2582"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:151 %image_load_2583 = load i10 %image_addr_2587

]]></Node>
<StgValue><ssdm name="image_load_2583"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:154 %image_load_2584 = load i10 %image_addr_2592

]]></Node>
<StgValue><ssdm name="image_load_2584"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:157 %image_load_2585 = load i10 %image_addr_2573

]]></Node>
<StgValue><ssdm name="image_load_2585"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:160 %image_load_2586 = load i10 %image_addr_2578

]]></Node>
<StgValue><ssdm name="image_load_2586"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:163 %image_load_2587 = load i10 %image_addr_2583

]]></Node>
<StgValue><ssdm name="image_load_2587"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:166 %image_load_2588 = load i10 %image_addr_2588

]]></Node>
<StgValue><ssdm name="image_load_2588"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:169 %image_load_2589 = load i10 %image_addr_2593

]]></Node>
<StgValue><ssdm name="image_load_2589"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:172 %image_load_2590 = load i10 %image_addr_2574

]]></Node>
<StgValue><ssdm name="image_load_2590"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:175 %image_load_2591 = load i10 %image_addr_2579

]]></Node>
<StgValue><ssdm name="image_load_2591"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:178 %image_load_2592 = load i10 %image_addr_2584

]]></Node>
<StgValue><ssdm name="image_load_2592"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:181 %image_load_2593 = load i10 %image_addr_2589

]]></Node>
<StgValue><ssdm name="image_load_2593"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:184 %image_load_2594 = load i10 %image_addr_2594

]]></Node>
<StgValue><ssdm name="image_load_2594"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="290" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:49 %mul_6 = fmul i32 %conv1_weights_1_0_load_150_read, i32 %image_load

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:68 %mul_6_s = fmul i32 %conv1_weights_1_0_load_151_read, i32 %image_load_2571

]]></Node>
<StgValue><ssdm name="mul_6_s"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:87 %mul_6_27 = fmul i32 %conv1_weights_1_0_load_152_read, i32 %image_load_2572

]]></Node>
<StgValue><ssdm name="mul_6_27"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:106 %mul_6_28 = fmul i32 %conv1_weights_1_0_load_153_read, i32 %image_load_2573

]]></Node>
<StgValue><ssdm name="mul_6_28"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:125 %mul_6_29 = fmul i32 %conv1_weights_1_0_load_154_read, i32 %image_load_2574

]]></Node>
<StgValue><ssdm name="mul_6_29"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:128 %mul_6_1 = fmul i32 %conv1_weights_1_0_load_155_read, i32 %image_load_2575

]]></Node>
<StgValue><ssdm name="mul_6_1"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:131 %mul_6_1_1 = fmul i32 %conv1_weights_1_0_load_156_read, i32 %image_load_2576

]]></Node>
<StgValue><ssdm name="mul_6_1_1"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:134 %mul_6_1_2 = fmul i32 %conv1_weights_1_0_load_157_read, i32 %image_load_2577

]]></Node>
<StgValue><ssdm name="mul_6_1_2"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:137 %mul_6_1_3 = fmul i32 %conv1_weights_1_0_load_158_read, i32 %image_load_2578

]]></Node>
<StgValue><ssdm name="mul_6_1_3"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:140 %mul_6_1_4 = fmul i32 %conv1_weights_1_0_load_159_read, i32 %image_load_2579

]]></Node>
<StgValue><ssdm name="mul_6_1_4"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:143 %mul_6_2 = fmul i32 %conv1_weights_1_0_load_160_read, i32 %image_load_2580

]]></Node>
<StgValue><ssdm name="mul_6_2"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:146 %mul_6_2_1 = fmul i32 %conv1_weights_1_0_load_161_read, i32 %image_load_2581

]]></Node>
<StgValue><ssdm name="mul_6_2_1"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:149 %mul_6_2_2 = fmul i32 %conv1_weights_1_0_load_162_read, i32 %image_load_2582

]]></Node>
<StgValue><ssdm name="mul_6_2_2"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:151 %image_load_2583 = load i10 %image_addr_2587

]]></Node>
<StgValue><ssdm name="image_load_2583"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:154 %image_load_2584 = load i10 %image_addr_2592

]]></Node>
<StgValue><ssdm name="image_load_2584"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:157 %image_load_2585 = load i10 %image_addr_2573

]]></Node>
<StgValue><ssdm name="image_load_2585"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:160 %image_load_2586 = load i10 %image_addr_2578

]]></Node>
<StgValue><ssdm name="image_load_2586"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:163 %image_load_2587 = load i10 %image_addr_2583

]]></Node>
<StgValue><ssdm name="image_load_2587"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:166 %image_load_2588 = load i10 %image_addr_2588

]]></Node>
<StgValue><ssdm name="image_load_2588"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:169 %image_load_2589 = load i10 %image_addr_2593

]]></Node>
<StgValue><ssdm name="image_load_2589"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:172 %image_load_2590 = load i10 %image_addr_2574

]]></Node>
<StgValue><ssdm name="image_load_2590"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:175 %image_load_2591 = load i10 %image_addr_2579

]]></Node>
<StgValue><ssdm name="image_load_2591"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:178 %image_load_2592 = load i10 %image_addr_2584

]]></Node>
<StgValue><ssdm name="image_load_2592"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:181 %image_load_2593 = load i10 %image_addr_2589

]]></Node>
<StgValue><ssdm name="image_load_2593"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.6:184 %image_load_2594 = load i10 %image_addr_2594

]]></Node>
<StgValue><ssdm name="image_load_2594"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="315" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:49 %mul_6 = fmul i32 %conv1_weights_1_0_load_150_read, i32 %image_load

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:68 %mul_6_s = fmul i32 %conv1_weights_1_0_load_151_read, i32 %image_load_2571

]]></Node>
<StgValue><ssdm name="mul_6_s"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:87 %mul_6_27 = fmul i32 %conv1_weights_1_0_load_152_read, i32 %image_load_2572

]]></Node>
<StgValue><ssdm name="mul_6_27"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:106 %mul_6_28 = fmul i32 %conv1_weights_1_0_load_153_read, i32 %image_load_2573

]]></Node>
<StgValue><ssdm name="mul_6_28"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:125 %mul_6_29 = fmul i32 %conv1_weights_1_0_load_154_read, i32 %image_load_2574

]]></Node>
<StgValue><ssdm name="mul_6_29"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:128 %mul_6_1 = fmul i32 %conv1_weights_1_0_load_155_read, i32 %image_load_2575

]]></Node>
<StgValue><ssdm name="mul_6_1"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:131 %mul_6_1_1 = fmul i32 %conv1_weights_1_0_load_156_read, i32 %image_load_2576

]]></Node>
<StgValue><ssdm name="mul_6_1_1"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:134 %mul_6_1_2 = fmul i32 %conv1_weights_1_0_load_157_read, i32 %image_load_2577

]]></Node>
<StgValue><ssdm name="mul_6_1_2"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:137 %mul_6_1_3 = fmul i32 %conv1_weights_1_0_load_158_read, i32 %image_load_2578

]]></Node>
<StgValue><ssdm name="mul_6_1_3"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:140 %mul_6_1_4 = fmul i32 %conv1_weights_1_0_load_159_read, i32 %image_load_2579

]]></Node>
<StgValue><ssdm name="mul_6_1_4"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:143 %mul_6_2 = fmul i32 %conv1_weights_1_0_load_160_read, i32 %image_load_2580

]]></Node>
<StgValue><ssdm name="mul_6_2"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:146 %mul_6_2_1 = fmul i32 %conv1_weights_1_0_load_161_read, i32 %image_load_2581

]]></Node>
<StgValue><ssdm name="mul_6_2_1"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:149 %mul_6_2_2 = fmul i32 %conv1_weights_1_0_load_162_read, i32 %image_load_2582

]]></Node>
<StgValue><ssdm name="mul_6_2_2"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:152 %mul_6_2_3 = fmul i32 %conv1_weights_1_0_load_163_read, i32 %image_load_2583

]]></Node>
<StgValue><ssdm name="mul_6_2_3"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:155 %mul_6_2_4 = fmul i32 %conv1_weights_1_0_load_164_read, i32 %image_load_2584

]]></Node>
<StgValue><ssdm name="mul_6_2_4"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:158 %mul_6_3 = fmul i32 %conv1_weights_1_0_load_165_read, i32 %image_load_2585

]]></Node>
<StgValue><ssdm name="mul_6_3"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:161 %mul_6_3_1 = fmul i32 %conv1_weights_1_0_load_166_read, i32 %image_load_2586

]]></Node>
<StgValue><ssdm name="mul_6_3_1"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:164 %mul_6_3_2 = fmul i32 %conv1_weights_1_0_load_167_read, i32 %image_load_2587

]]></Node>
<StgValue><ssdm name="mul_6_3_2"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:167 %mul_6_3_3 = fmul i32 %conv1_weights_1_0_load_168_read, i32 %image_load_2588

]]></Node>
<StgValue><ssdm name="mul_6_3_3"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:170 %mul_6_3_4 = fmul i32 %conv1_weights_1_0_load_169_read, i32 %image_load_2589

]]></Node>
<StgValue><ssdm name="mul_6_3_4"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:173 %mul_6_4 = fmul i32 %conv1_weights_1_0_load_170_read, i32 %image_load_2590

]]></Node>
<StgValue><ssdm name="mul_6_4"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:176 %mul_6_4_1 = fmul i32 %conv1_weights_1_0_load_171_read, i32 %image_load_2591

]]></Node>
<StgValue><ssdm name="mul_6_4_1"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:179 %mul_6_4_2 = fmul i32 %conv1_weights_1_0_load_172_read, i32 %image_load_2592

]]></Node>
<StgValue><ssdm name="mul_6_4_2"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:182 %mul_6_4_3 = fmul i32 %conv1_weights_1_0_load_173_read, i32 %image_load_2593

]]></Node>
<StgValue><ssdm name="mul_6_4_3"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:185 %mul_6_4_4 = fmul i32 %conv1_weights_1_0_load_174_read, i32 %image_load_2594

]]></Node>
<StgValue><ssdm name="mul_6_4_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="340" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:49 %mul_6 = fmul i32 %conv1_weights_1_0_load_150_read, i32 %image_load

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:68 %mul_6_s = fmul i32 %conv1_weights_1_0_load_151_read, i32 %image_load_2571

]]></Node>
<StgValue><ssdm name="mul_6_s"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:87 %mul_6_27 = fmul i32 %conv1_weights_1_0_load_152_read, i32 %image_load_2572

]]></Node>
<StgValue><ssdm name="mul_6_27"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:106 %mul_6_28 = fmul i32 %conv1_weights_1_0_load_153_read, i32 %image_load_2573

]]></Node>
<StgValue><ssdm name="mul_6_28"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:125 %mul_6_29 = fmul i32 %conv1_weights_1_0_load_154_read, i32 %image_load_2574

]]></Node>
<StgValue><ssdm name="mul_6_29"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:128 %mul_6_1 = fmul i32 %conv1_weights_1_0_load_155_read, i32 %image_load_2575

]]></Node>
<StgValue><ssdm name="mul_6_1"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:131 %mul_6_1_1 = fmul i32 %conv1_weights_1_0_load_156_read, i32 %image_load_2576

]]></Node>
<StgValue><ssdm name="mul_6_1_1"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:134 %mul_6_1_2 = fmul i32 %conv1_weights_1_0_load_157_read, i32 %image_load_2577

]]></Node>
<StgValue><ssdm name="mul_6_1_2"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:137 %mul_6_1_3 = fmul i32 %conv1_weights_1_0_load_158_read, i32 %image_load_2578

]]></Node>
<StgValue><ssdm name="mul_6_1_3"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:140 %mul_6_1_4 = fmul i32 %conv1_weights_1_0_load_159_read, i32 %image_load_2579

]]></Node>
<StgValue><ssdm name="mul_6_1_4"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:143 %mul_6_2 = fmul i32 %conv1_weights_1_0_load_160_read, i32 %image_load_2580

]]></Node>
<StgValue><ssdm name="mul_6_2"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:146 %mul_6_2_1 = fmul i32 %conv1_weights_1_0_load_161_read, i32 %image_load_2581

]]></Node>
<StgValue><ssdm name="mul_6_2_1"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:149 %mul_6_2_2 = fmul i32 %conv1_weights_1_0_load_162_read, i32 %image_load_2582

]]></Node>
<StgValue><ssdm name="mul_6_2_2"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:152 %mul_6_2_3 = fmul i32 %conv1_weights_1_0_load_163_read, i32 %image_load_2583

]]></Node>
<StgValue><ssdm name="mul_6_2_3"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:155 %mul_6_2_4 = fmul i32 %conv1_weights_1_0_load_164_read, i32 %image_load_2584

]]></Node>
<StgValue><ssdm name="mul_6_2_4"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:158 %mul_6_3 = fmul i32 %conv1_weights_1_0_load_165_read, i32 %image_load_2585

]]></Node>
<StgValue><ssdm name="mul_6_3"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:161 %mul_6_3_1 = fmul i32 %conv1_weights_1_0_load_166_read, i32 %image_load_2586

]]></Node>
<StgValue><ssdm name="mul_6_3_1"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:164 %mul_6_3_2 = fmul i32 %conv1_weights_1_0_load_167_read, i32 %image_load_2587

]]></Node>
<StgValue><ssdm name="mul_6_3_2"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:167 %mul_6_3_3 = fmul i32 %conv1_weights_1_0_load_168_read, i32 %image_load_2588

]]></Node>
<StgValue><ssdm name="mul_6_3_3"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:170 %mul_6_3_4 = fmul i32 %conv1_weights_1_0_load_169_read, i32 %image_load_2589

]]></Node>
<StgValue><ssdm name="mul_6_3_4"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:173 %mul_6_4 = fmul i32 %conv1_weights_1_0_load_170_read, i32 %image_load_2590

]]></Node>
<StgValue><ssdm name="mul_6_4"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:176 %mul_6_4_1 = fmul i32 %conv1_weights_1_0_load_171_read, i32 %image_load_2591

]]></Node>
<StgValue><ssdm name="mul_6_4_1"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:179 %mul_6_4_2 = fmul i32 %conv1_weights_1_0_load_172_read, i32 %image_load_2592

]]></Node>
<StgValue><ssdm name="mul_6_4_2"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:182 %mul_6_4_3 = fmul i32 %conv1_weights_1_0_load_173_read, i32 %image_load_2593

]]></Node>
<StgValue><ssdm name="mul_6_4_3"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:185 %mul_6_4_4 = fmul i32 %conv1_weights_1_0_load_174_read, i32 %image_load_2594

]]></Node>
<StgValue><ssdm name="mul_6_4_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="365" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:50 %dot_prod = fadd i32 %mul_6, i32 0

]]></Node>
<StgValue><ssdm name="dot_prod"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:152 %mul_6_2_3 = fmul i32 %conv1_weights_1_0_load_163_read, i32 %image_load_2583

]]></Node>
<StgValue><ssdm name="mul_6_2_3"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:155 %mul_6_2_4 = fmul i32 %conv1_weights_1_0_load_164_read, i32 %image_load_2584

]]></Node>
<StgValue><ssdm name="mul_6_2_4"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:158 %mul_6_3 = fmul i32 %conv1_weights_1_0_load_165_read, i32 %image_load_2585

]]></Node>
<StgValue><ssdm name="mul_6_3"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:161 %mul_6_3_1 = fmul i32 %conv1_weights_1_0_load_166_read, i32 %image_load_2586

]]></Node>
<StgValue><ssdm name="mul_6_3_1"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:164 %mul_6_3_2 = fmul i32 %conv1_weights_1_0_load_167_read, i32 %image_load_2587

]]></Node>
<StgValue><ssdm name="mul_6_3_2"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:167 %mul_6_3_3 = fmul i32 %conv1_weights_1_0_load_168_read, i32 %image_load_2588

]]></Node>
<StgValue><ssdm name="mul_6_3_3"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:170 %mul_6_3_4 = fmul i32 %conv1_weights_1_0_load_169_read, i32 %image_load_2589

]]></Node>
<StgValue><ssdm name="mul_6_3_4"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:173 %mul_6_4 = fmul i32 %conv1_weights_1_0_load_170_read, i32 %image_load_2590

]]></Node>
<StgValue><ssdm name="mul_6_4"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:176 %mul_6_4_1 = fmul i32 %conv1_weights_1_0_load_171_read, i32 %image_load_2591

]]></Node>
<StgValue><ssdm name="mul_6_4_1"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:179 %mul_6_4_2 = fmul i32 %conv1_weights_1_0_load_172_read, i32 %image_load_2592

]]></Node>
<StgValue><ssdm name="mul_6_4_2"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:182 %mul_6_4_3 = fmul i32 %conv1_weights_1_0_load_173_read, i32 %image_load_2593

]]></Node>
<StgValue><ssdm name="mul_6_4_3"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:185 %mul_6_4_4 = fmul i32 %conv1_weights_1_0_load_174_read, i32 %image_load_2594

]]></Node>
<StgValue><ssdm name="mul_6_4_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="378" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:50 %dot_prod = fadd i32 %mul_6, i32 0

]]></Node>
<StgValue><ssdm name="dot_prod"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="379" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:50 %dot_prod = fadd i32 %mul_6, i32 0

]]></Node>
<StgValue><ssdm name="dot_prod"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="380" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:50 %dot_prod = fadd i32 %mul_6, i32 0

]]></Node>
<StgValue><ssdm name="dot_prod"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="381" st_id="10" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:69 %dot_prod_73 = fadd i32 %dot_prod, i32 %mul_6_s

]]></Node>
<StgValue><ssdm name="dot_prod_73"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="382" st_id="11" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:69 %dot_prod_73 = fadd i32 %dot_prod, i32 %mul_6_s

]]></Node>
<StgValue><ssdm name="dot_prod_73"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="383" st_id="12" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:69 %dot_prod_73 = fadd i32 %dot_prod, i32 %mul_6_s

]]></Node>
<StgValue><ssdm name="dot_prod_73"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="384" st_id="13" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:69 %dot_prod_73 = fadd i32 %dot_prod, i32 %mul_6_s

]]></Node>
<StgValue><ssdm name="dot_prod_73"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="385" st_id="14" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:88 %dot_prod_74 = fadd i32 %dot_prod_73, i32 %mul_6_27

]]></Node>
<StgValue><ssdm name="dot_prod_74"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="386" st_id="15" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:88 %dot_prod_74 = fadd i32 %dot_prod_73, i32 %mul_6_27

]]></Node>
<StgValue><ssdm name="dot_prod_74"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="387" st_id="16" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:88 %dot_prod_74 = fadd i32 %dot_prod_73, i32 %mul_6_27

]]></Node>
<StgValue><ssdm name="dot_prod_74"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="388" st_id="17" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:88 %dot_prod_74 = fadd i32 %dot_prod_73, i32 %mul_6_27

]]></Node>
<StgValue><ssdm name="dot_prod_74"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="389" st_id="18" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:107 %dot_prod_75 = fadd i32 %dot_prod_74, i32 %mul_6_28

]]></Node>
<StgValue><ssdm name="dot_prod_75"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="390" st_id="19" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:107 %dot_prod_75 = fadd i32 %dot_prod_74, i32 %mul_6_28

]]></Node>
<StgValue><ssdm name="dot_prod_75"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="391" st_id="20" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:107 %dot_prod_75 = fadd i32 %dot_prod_74, i32 %mul_6_28

]]></Node>
<StgValue><ssdm name="dot_prod_75"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="392" st_id="21" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:107 %dot_prod_75 = fadd i32 %dot_prod_74, i32 %mul_6_28

]]></Node>
<StgValue><ssdm name="dot_prod_75"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="393" st_id="22" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:126 %dot_prod_76 = fadd i32 %dot_prod_75, i32 %mul_6_29

]]></Node>
<StgValue><ssdm name="dot_prod_76"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="394" st_id="23" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:126 %dot_prod_76 = fadd i32 %dot_prod_75, i32 %mul_6_29

]]></Node>
<StgValue><ssdm name="dot_prod_76"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="395" st_id="24" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:126 %dot_prod_76 = fadd i32 %dot_prod_75, i32 %mul_6_29

]]></Node>
<StgValue><ssdm name="dot_prod_76"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="396" st_id="25" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:126 %dot_prod_76 = fadd i32 %dot_prod_75, i32 %mul_6_29

]]></Node>
<StgValue><ssdm name="dot_prod_76"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="397" st_id="26" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:129 %dot_prod_77 = fadd i32 %dot_prod_76, i32 %mul_6_1

]]></Node>
<StgValue><ssdm name="dot_prod_77"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="398" st_id="27" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:129 %dot_prod_77 = fadd i32 %dot_prod_76, i32 %mul_6_1

]]></Node>
<StgValue><ssdm name="dot_prod_77"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="399" st_id="28" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:129 %dot_prod_77 = fadd i32 %dot_prod_76, i32 %mul_6_1

]]></Node>
<StgValue><ssdm name="dot_prod_77"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="400" st_id="29" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:129 %dot_prod_77 = fadd i32 %dot_prod_76, i32 %mul_6_1

]]></Node>
<StgValue><ssdm name="dot_prod_77"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="401" st_id="30" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:132 %dot_prod_78 = fadd i32 %dot_prod_77, i32 %mul_6_1_1

]]></Node>
<StgValue><ssdm name="dot_prod_78"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="402" st_id="31" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:132 %dot_prod_78 = fadd i32 %dot_prod_77, i32 %mul_6_1_1

]]></Node>
<StgValue><ssdm name="dot_prod_78"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="403" st_id="32" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:132 %dot_prod_78 = fadd i32 %dot_prod_77, i32 %mul_6_1_1

]]></Node>
<StgValue><ssdm name="dot_prod_78"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="404" st_id="33" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:132 %dot_prod_78 = fadd i32 %dot_prod_77, i32 %mul_6_1_1

]]></Node>
<StgValue><ssdm name="dot_prod_78"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="405" st_id="34" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:135 %dot_prod_79 = fadd i32 %dot_prod_78, i32 %mul_6_1_2

]]></Node>
<StgValue><ssdm name="dot_prod_79"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="406" st_id="35" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:135 %dot_prod_79 = fadd i32 %dot_prod_78, i32 %mul_6_1_2

]]></Node>
<StgValue><ssdm name="dot_prod_79"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="407" st_id="36" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:135 %dot_prod_79 = fadd i32 %dot_prod_78, i32 %mul_6_1_2

]]></Node>
<StgValue><ssdm name="dot_prod_79"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="408" st_id="37" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:135 %dot_prod_79 = fadd i32 %dot_prod_78, i32 %mul_6_1_2

]]></Node>
<StgValue><ssdm name="dot_prod_79"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="409" st_id="38" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:138 %dot_prod_80 = fadd i32 %dot_prod_79, i32 %mul_6_1_3

]]></Node>
<StgValue><ssdm name="dot_prod_80"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="410" st_id="39" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:138 %dot_prod_80 = fadd i32 %dot_prod_79, i32 %mul_6_1_3

]]></Node>
<StgValue><ssdm name="dot_prod_80"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="411" st_id="40" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:138 %dot_prod_80 = fadd i32 %dot_prod_79, i32 %mul_6_1_3

]]></Node>
<StgValue><ssdm name="dot_prod_80"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="412" st_id="41" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:138 %dot_prod_80 = fadd i32 %dot_prod_79, i32 %mul_6_1_3

]]></Node>
<StgValue><ssdm name="dot_prod_80"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="413" st_id="42" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:141 %dot_prod_81 = fadd i32 %dot_prod_80, i32 %mul_6_1_4

]]></Node>
<StgValue><ssdm name="dot_prod_81"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="414" st_id="43" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:141 %dot_prod_81 = fadd i32 %dot_prod_80, i32 %mul_6_1_4

]]></Node>
<StgValue><ssdm name="dot_prod_81"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="415" st_id="44" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:141 %dot_prod_81 = fadd i32 %dot_prod_80, i32 %mul_6_1_4

]]></Node>
<StgValue><ssdm name="dot_prod_81"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="416" st_id="45" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:141 %dot_prod_81 = fadd i32 %dot_prod_80, i32 %mul_6_1_4

]]></Node>
<StgValue><ssdm name="dot_prod_81"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="417" st_id="46" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:144 %dot_prod_82 = fadd i32 %dot_prod_81, i32 %mul_6_2

]]></Node>
<StgValue><ssdm name="dot_prod_82"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="418" st_id="47" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:144 %dot_prod_82 = fadd i32 %dot_prod_81, i32 %mul_6_2

]]></Node>
<StgValue><ssdm name="dot_prod_82"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="419" st_id="48" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:144 %dot_prod_82 = fadd i32 %dot_prod_81, i32 %mul_6_2

]]></Node>
<StgValue><ssdm name="dot_prod_82"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="420" st_id="49" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:144 %dot_prod_82 = fadd i32 %dot_prod_81, i32 %mul_6_2

]]></Node>
<StgValue><ssdm name="dot_prod_82"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="421" st_id="50" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:147 %dot_prod_83 = fadd i32 %dot_prod_82, i32 %mul_6_2_1

]]></Node>
<StgValue><ssdm name="dot_prod_83"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="422" st_id="51" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:147 %dot_prod_83 = fadd i32 %dot_prod_82, i32 %mul_6_2_1

]]></Node>
<StgValue><ssdm name="dot_prod_83"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="423" st_id="52" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:147 %dot_prod_83 = fadd i32 %dot_prod_82, i32 %mul_6_2_1

]]></Node>
<StgValue><ssdm name="dot_prod_83"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="424" st_id="53" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:147 %dot_prod_83 = fadd i32 %dot_prod_82, i32 %mul_6_2_1

]]></Node>
<StgValue><ssdm name="dot_prod_83"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="425" st_id="54" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:150 %dot_prod_84 = fadd i32 %dot_prod_83, i32 %mul_6_2_2

]]></Node>
<StgValue><ssdm name="dot_prod_84"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="426" st_id="55" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:150 %dot_prod_84 = fadd i32 %dot_prod_83, i32 %mul_6_2_2

]]></Node>
<StgValue><ssdm name="dot_prod_84"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="427" st_id="56" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:150 %dot_prod_84 = fadd i32 %dot_prod_83, i32 %mul_6_2_2

]]></Node>
<StgValue><ssdm name="dot_prod_84"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="428" st_id="57" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:150 %dot_prod_84 = fadd i32 %dot_prod_83, i32 %mul_6_2_2

]]></Node>
<StgValue><ssdm name="dot_prod_84"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">
</state>

<state id="59" st_id="60">

<operation id="429" st_id="59" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:153 %dot_prod_85 = fadd i32 %dot_prod_84, i32 %mul_6_2_3

]]></Node>
<StgValue><ssdm name="dot_prod_85"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="430" st_id="60" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:153 %dot_prod_85 = fadd i32 %dot_prod_84, i32 %mul_6_2_3

]]></Node>
<StgValue><ssdm name="dot_prod_85"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="431" st_id="61" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:153 %dot_prod_85 = fadd i32 %dot_prod_84, i32 %mul_6_2_3

]]></Node>
<StgValue><ssdm name="dot_prod_85"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="432" st_id="62" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:153 %dot_prod_85 = fadd i32 %dot_prod_84, i32 %mul_6_2_3

]]></Node>
<StgValue><ssdm name="dot_prod_85"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="433" st_id="63" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:156 %dot_prod_86 = fadd i32 %dot_prod_85, i32 %mul_6_2_4

]]></Node>
<StgValue><ssdm name="dot_prod_86"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="434" st_id="64" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:156 %dot_prod_86 = fadd i32 %dot_prod_85, i32 %mul_6_2_4

]]></Node>
<StgValue><ssdm name="dot_prod_86"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="435" st_id="65" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:156 %dot_prod_86 = fadd i32 %dot_prod_85, i32 %mul_6_2_4

]]></Node>
<StgValue><ssdm name="dot_prod_86"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="436" st_id="66" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:156 %dot_prod_86 = fadd i32 %dot_prod_85, i32 %mul_6_2_4

]]></Node>
<StgValue><ssdm name="dot_prod_86"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="437" st_id="67" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:159 %dot_prod_87 = fadd i32 %dot_prod_86, i32 %mul_6_3

]]></Node>
<StgValue><ssdm name="dot_prod_87"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="438" st_id="68" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:159 %dot_prod_87 = fadd i32 %dot_prod_86, i32 %mul_6_3

]]></Node>
<StgValue><ssdm name="dot_prod_87"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="439" st_id="69" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:159 %dot_prod_87 = fadd i32 %dot_prod_86, i32 %mul_6_3

]]></Node>
<StgValue><ssdm name="dot_prod_87"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="440" st_id="70" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:159 %dot_prod_87 = fadd i32 %dot_prod_86, i32 %mul_6_3

]]></Node>
<StgValue><ssdm name="dot_prod_87"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="441" st_id="71" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:162 %dot_prod_88 = fadd i32 %dot_prod_87, i32 %mul_6_3_1

]]></Node>
<StgValue><ssdm name="dot_prod_88"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="442" st_id="72" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:162 %dot_prod_88 = fadd i32 %dot_prod_87, i32 %mul_6_3_1

]]></Node>
<StgValue><ssdm name="dot_prod_88"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="443" st_id="73" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:162 %dot_prod_88 = fadd i32 %dot_prod_87, i32 %mul_6_3_1

]]></Node>
<StgValue><ssdm name="dot_prod_88"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="444" st_id="74" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:162 %dot_prod_88 = fadd i32 %dot_prod_87, i32 %mul_6_3_1

]]></Node>
<StgValue><ssdm name="dot_prod_88"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="445" st_id="75" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:165 %dot_prod_89 = fadd i32 %dot_prod_88, i32 %mul_6_3_2

]]></Node>
<StgValue><ssdm name="dot_prod_89"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="446" st_id="76" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:165 %dot_prod_89 = fadd i32 %dot_prod_88, i32 %mul_6_3_2

]]></Node>
<StgValue><ssdm name="dot_prod_89"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="447" st_id="77" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:165 %dot_prod_89 = fadd i32 %dot_prod_88, i32 %mul_6_3_2

]]></Node>
<StgValue><ssdm name="dot_prod_89"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="448" st_id="78" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:165 %dot_prod_89 = fadd i32 %dot_prod_88, i32 %mul_6_3_2

]]></Node>
<StgValue><ssdm name="dot_prod_89"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="449" st_id="79" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:168 %dot_prod_90 = fadd i32 %dot_prod_89, i32 %mul_6_3_3

]]></Node>
<StgValue><ssdm name="dot_prod_90"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="450" st_id="80" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:168 %dot_prod_90 = fadd i32 %dot_prod_89, i32 %mul_6_3_3

]]></Node>
<StgValue><ssdm name="dot_prod_90"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="451" st_id="81" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:168 %dot_prod_90 = fadd i32 %dot_prod_89, i32 %mul_6_3_3

]]></Node>
<StgValue><ssdm name="dot_prod_90"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="452" st_id="82" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:168 %dot_prod_90 = fadd i32 %dot_prod_89, i32 %mul_6_3_3

]]></Node>
<StgValue><ssdm name="dot_prod_90"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="453" st_id="83" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:171 %dot_prod_91 = fadd i32 %dot_prod_90, i32 %mul_6_3_4

]]></Node>
<StgValue><ssdm name="dot_prod_91"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="454" st_id="84" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:171 %dot_prod_91 = fadd i32 %dot_prod_90, i32 %mul_6_3_4

]]></Node>
<StgValue><ssdm name="dot_prod_91"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="455" st_id="85" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:171 %dot_prod_91 = fadd i32 %dot_prod_90, i32 %mul_6_3_4

]]></Node>
<StgValue><ssdm name="dot_prod_91"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="456" st_id="86" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:171 %dot_prod_91 = fadd i32 %dot_prod_90, i32 %mul_6_3_4

]]></Node>
<StgValue><ssdm name="dot_prod_91"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="457" st_id="87" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:174 %dot_prod_92 = fadd i32 %dot_prod_91, i32 %mul_6_4

]]></Node>
<StgValue><ssdm name="dot_prod_92"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="458" st_id="88" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:174 %dot_prod_92 = fadd i32 %dot_prod_91, i32 %mul_6_4

]]></Node>
<StgValue><ssdm name="dot_prod_92"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="459" st_id="89" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:174 %dot_prod_92 = fadd i32 %dot_prod_91, i32 %mul_6_4

]]></Node>
<StgValue><ssdm name="dot_prod_92"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="460" st_id="90" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:174 %dot_prod_92 = fadd i32 %dot_prod_91, i32 %mul_6_4

]]></Node>
<StgValue><ssdm name="dot_prod_92"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="461" st_id="91" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:177 %dot_prod_93 = fadd i32 %dot_prod_92, i32 %mul_6_4_1

]]></Node>
<StgValue><ssdm name="dot_prod_93"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="462" st_id="92" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:177 %dot_prod_93 = fadd i32 %dot_prod_92, i32 %mul_6_4_1

]]></Node>
<StgValue><ssdm name="dot_prod_93"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="463" st_id="93" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:177 %dot_prod_93 = fadd i32 %dot_prod_92, i32 %mul_6_4_1

]]></Node>
<StgValue><ssdm name="dot_prod_93"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="464" st_id="94" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:177 %dot_prod_93 = fadd i32 %dot_prod_92, i32 %mul_6_4_1

]]></Node>
<StgValue><ssdm name="dot_prod_93"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="465" st_id="95" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:180 %dot_prod_94 = fadd i32 %dot_prod_93, i32 %mul_6_4_2

]]></Node>
<StgValue><ssdm name="dot_prod_94"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="466" st_id="96" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:180 %dot_prod_94 = fadd i32 %dot_prod_93, i32 %mul_6_4_2

]]></Node>
<StgValue><ssdm name="dot_prod_94"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="467" st_id="97" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:180 %dot_prod_94 = fadd i32 %dot_prod_93, i32 %mul_6_4_2

]]></Node>
<StgValue><ssdm name="dot_prod_94"/></StgValue>
</operation>
</state>

<state id="98" st_id="99">

<operation id="468" st_id="98" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:180 %dot_prod_94 = fadd i32 %dot_prod_93, i32 %mul_6_4_2

]]></Node>
<StgValue><ssdm name="dot_prod_94"/></StgValue>
</operation>
</state>

<state id="99" st_id="100">

<operation id="469" st_id="99" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:183 %dot_prod_95 = fadd i32 %dot_prod_94, i32 %mul_6_4_3

]]></Node>
<StgValue><ssdm name="dot_prod_95"/></StgValue>
</operation>
</state>

<state id="100" st_id="101">

<operation id="470" st_id="100" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:183 %dot_prod_95 = fadd i32 %dot_prod_94, i32 %mul_6_4_3

]]></Node>
<StgValue><ssdm name="dot_prod_95"/></StgValue>
</operation>
</state>

<state id="101" st_id="102">

<operation id="471" st_id="101" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:183 %dot_prod_95 = fadd i32 %dot_prod_94, i32 %mul_6_4_3

]]></Node>
<StgValue><ssdm name="dot_prod_95"/></StgValue>
</operation>
</state>

<state id="102" st_id="103">

<operation id="472" st_id="102" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:183 %dot_prod_95 = fadd i32 %dot_prod_94, i32 %mul_6_4_3

]]></Node>
<StgValue><ssdm name="dot_prod_95"/></StgValue>
</operation>
</state>

<state id="103" st_id="104">

<operation id="473" st_id="103" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:186 %dot_prod_96 = fadd i32 %dot_prod_95, i32 %mul_6_4_4

]]></Node>
<StgValue><ssdm name="dot_prod_96"/></StgValue>
</operation>
</state>

<state id="104" st_id="105">

<operation id="474" st_id="104" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:186 %dot_prod_96 = fadd i32 %dot_prod_95, i32 %mul_6_4_4

]]></Node>
<StgValue><ssdm name="dot_prod_96"/></StgValue>
</operation>
</state>

<state id="105" st_id="106">

<operation id="475" st_id="105" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:186 %dot_prod_96 = fadd i32 %dot_prod_95, i32 %mul_6_4_4

]]></Node>
<StgValue><ssdm name="dot_prod_96"/></StgValue>
</operation>
</state>

<state id="106" st_id="107">

<operation id="476" st_id="106" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:186 %dot_prod_96 = fadd i32 %dot_prod_95, i32 %mul_6_4_4

]]></Node>
<StgValue><ssdm name="dot_prod_96"/></StgValue>
</operation>
</state>

<state id="107" st_id="108">

<operation id="477" st_id="107" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:187 %x_assign_5 = fadd i32 %dot_prod_96, i32 %conv1_biases_1_load_6_read

]]></Node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>
</state>

<state id="108" st_id="109">

<operation id="478" st_id="108" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:187 %x_assign_5 = fadd i32 %dot_prod_96, i32 %conv1_biases_1_load_6_read

]]></Node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>
</state>

<state id="109" st_id="110">

<operation id="479" st_id="109" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:187 %x_assign_5 = fadd i32 %dot_prod_96, i32 %conv1_biases_1_load_6_read

]]></Node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>
</state>

<state id="110" st_id="111">

<operation id="480" st_id="110" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:187 %x_assign_5 = fadd i32 %dot_prod_96, i32 %conv1_biases_1_load_6_read

]]></Node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>

<operation id="512" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0">
<![CDATA[
for.inc47.6.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="111" st_id="112">

<operation id="481" st_id="111" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:194 %tmp_1171 = fcmp_ogt  i32 %x_assign_5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1171"/></StgValue>
</operation>
</state>

<state id="112" st_id="113">

<operation id="482" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc44.6:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @row_loop_col_loop_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="483" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc44.6:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="484" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc44.6:8 %tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln17_16, i5 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="485" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="10">
<![CDATA[
for.inc44.6:9 %zext_ln31 = zext i10 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="486" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc44.6:10 %tmp_1144 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln17_16, i2 0

]]></Node>
<StgValue><ssdm name="tmp_1144"/></StgValue>
</operation>

<operation id="487" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="7">
<![CDATA[
for.inc44.6:11 %zext_ln31_7 = zext i7 %tmp_1144

]]></Node>
<StgValue><ssdm name="zext_ln31_7"/></StgValue>
</operation>

<operation id="488" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.6:12 %sub_ln31 = sub i11 %zext_ln31, i11 %zext_ln31_7

]]></Node>
<StgValue><ssdm name="sub_ln31"/></StgValue>
</operation>

<operation id="489" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="11">
<![CDATA[
for.inc44.6:13 %sub_ln31_6_cast = sext i11 %sub_ln31

]]></Node>
<StgValue><ssdm name="sub_ln31_6_cast"/></StgValue>
</operation>

<operation id="490" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="5">
<![CDATA[
for.inc44.6:22 %zext_ln25 = zext i5 %select_ln17

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="491" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc44.6:38 %add_ln31 = add i12 %sub_ln31_6_cast, i12 %zext_ln25

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="492" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="12">
<![CDATA[
for.inc44.6:39 %trunc_ln31 = trunc i12 %add_ln31

]]></Node>
<StgValue><ssdm name="trunc_ln31"/></StgValue>
</operation>

<operation id="493" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
for.inc44.6:40 %p_shl24 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln31, i4 0

]]></Node>
<StgValue><ssdm name="p_shl24"/></StgValue>
</operation>

<operation id="494" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
for.inc44.6:41 %p_shl25 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %add_ln31, i2 0

]]></Node>
<StgValue><ssdm name="p_shl25"/></StgValue>
</operation>

<operation id="495" st_id="112" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc44.6:42 %add_ln31_7 = add i14 %p_shl24, i14 %p_shl25

]]></Node>
<StgValue><ssdm name="add_ln31_7"/></StgValue>
</operation>

<operation id="496" st_id="112" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc44.6:43 %add_ln31_8 = add i14 %add_ln31_7, i14 %add_ln15_4_cast_cast

]]></Node>
<StgValue><ssdm name="add_ln31_8"/></StgValue>
</operation>

<operation id="497" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="14">
<![CDATA[
for.inc44.6:44 %zext_ln31_8 = zext i14 %add_ln31_8

]]></Node>
<StgValue><ssdm name="zext_ln31_8"/></StgValue>
</operation>

<operation id="498" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.6:45 %features_addr = getelementptr i32 %features, i64 0, i64 %zext_ln31_8

]]></Node>
<StgValue><ssdm name="features_addr"/></StgValue>
</operation>

<operation id="499" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc44.6:46 %specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_26

]]></Node>
<StgValue><ssdm name="specpipeline_ln21"/></StgValue>
</operation>

<operation id="500" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc44.6:47 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="501" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.6:188 %bitcast_ln6 = bitcast i32 %x_assign_5

]]></Node>
<StgValue><ssdm name="bitcast_ln6"/></StgValue>
</operation>

<operation id="502" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc44.6:189 %tmp_1170 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln6, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_1170"/></StgValue>
</operation>

<operation id="503" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="23" op_0_bw="32">
<![CDATA[
for.inc44.6:190 %trunc_ln6 = trunc i32 %bitcast_ln6

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="504" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44.6:191 %icmp_ln6 = icmp_ne  i8 %tmp_1170, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln6"/></StgValue>
</operation>

<operation id="505" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc44.6:192 %icmp_ln6_10 = icmp_eq  i23 %trunc_ln6, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln6_10"/></StgValue>
</operation>

<operation id="506" st_id="112" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc44.6:193 %or_ln6 = or i1 %icmp_ln6_10, i1 %icmp_ln6

]]></Node>
<StgValue><ssdm name="or_ln6"/></StgValue>
</operation>

<operation id="507" st_id="112" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.6:194 %tmp_1171 = fcmp_ogt  i32 %x_assign_5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1171"/></StgValue>
</operation>

<operation id="508" st_id="112" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc44.6:195 %and_ln6 = and i1 %or_ln6, i1 %tmp_1171

]]></Node>
<StgValue><ssdm name="and_ln6"/></StgValue>
</operation>

<operation id="509" st_id="112" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc44.6:196 %select_ln6 = select i1 %and_ln6, i32 %x_assign_5, i32 0

]]></Node>
<StgValue><ssdm name="select_ln6"/></StgValue>
</operation>

<operation id="510" st_id="112" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
for.inc44.6:197 %store_ln31 = store i32 %select_ln6, i14 %features_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="511" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
for.inc44.6:201 %br_ln19 = br void %for.inc.6.4

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
