Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Wed Nov  4 01:33:11 2020
| Host         : DESKTOP-UKCSK2N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Module_timing_summary_routed.rpt -pb Top_Module_timing_summary_routed.pb -rpx Top_Module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: Met_Clock/Metronome_Clock_Divider/CLK_Slow_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: Metronome_Display/Pixel_CLK/CLK_Slow_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Metronome_Display/VGA_Display/Display_Timing/Draw_Image_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 69 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.085        0.000                      0                   34        0.171        0.000                      0                   34        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.085        0.000                      0                   34        0.171        0.000                      0                   34        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 Met_Clock/Metronome_Clock_Divider/Counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Met_Clock/Metronome_Clock_Divider/Counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 2.457ns (50.026%)  route 2.454ns (49.974%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.624     5.145    Met_Clock/Metronome_Clock_Divider/CLK_IBUF_BUFG
    SLICE_X7Y31          FDCE                                         r  Met_Clock/Metronome_Clock_Divider/Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDCE (Prop_fdce_C_Q)         0.419     5.564 r  Met_Clock/Metronome_Clock_Divider/Counter_reg[1]/Q
                         net (fo=3, routed)           1.225     6.790    Met_Clock/Metronome_Clock_Divider/Counter_reg_n_0_[1]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.621 r  Met_Clock/Metronome_Clock_Divider/Counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.621    Met_Clock/Metronome_Clock_Divider/Counter0_carry_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.735 r  Met_Clock/Metronome_Clock_Divider/Counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.735    Met_Clock/Metronome_Clock_Divider/Counter0_carry__0_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.849 r  Met_Clock/Metronome_Clock_Divider/Counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.849    Met_Clock/Metronome_Clock_Divider/Counter0_carry__1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.963 r  Met_Clock/Metronome_Clock_Divider/Counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.963    Met_Clock/Metronome_Clock_Divider/Counter0_carry__2_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.077 r  Met_Clock/Metronome_Clock_Divider/Counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.077    Met_Clock/Metronome_Clock_Divider/Counter0_carry__3_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.191 r  Met_Clock/Metronome_Clock_Divider/Counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.191    Met_Clock/Metronome_Clock_Divider/Counter0_carry__4_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.525 r  Met_Clock/Metronome_Clock_Divider/Counter0_carry__5/O[1]
                         net (fo=1, routed)           1.229     9.754    Met_Clock/Metronome_Clock_Divider/Counter0_carry__5_n_6
    SLICE_X7Y31          LUT2 (Prop_lut2_I0_O)        0.303    10.057 r  Met_Clock/Metronome_Clock_Divider/Counter[26]_i_1/O
                         net (fo=1, routed)           0.000    10.057    Met_Clock/Metronome_Clock_Divider/p_0_in[26]
    SLICE_X7Y31          FDCE                                         r  Met_Clock/Metronome_Clock_Divider/Counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.507    14.848    Met_Clock/Metronome_Clock_Divider/CLK_IBUF_BUFG
    SLICE_X7Y31          FDCE                                         r  Met_Clock/Metronome_Clock_Divider/Counter_reg[26]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X7Y31          FDCE (Setup_fdce_C_D)        0.032    15.142    Met_Clock/Metronome_Clock_Divider/Counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -10.057    
  -------------------------------------------------------------------
                         slack                                  5.085    

Slack (MET) :             5.199ns  (required time - arrival time)
  Source:                 Met_Clock/Metronome_Clock_Divider/Counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Met_Clock/Metronome_Clock_Divider/Counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 1.660ns (34.526%)  route 3.148ns (65.474%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.557     5.078    Met_Clock/Metronome_Clock_Divider/CLK_IBUF_BUFG
    SLICE_X12Y30         FDCE                                         r  Met_Clock/Metronome_Clock_Divider/Counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  Met_Clock/Metronome_Clock_Divider/Counter_reg[8]/Q
                         net (fo=4, routed)           1.362     6.918    Met_Clock/Metronome_Clock_Divider/Counter_reg_n_0_[8]
    SLICE_X4Y30          LUT4 (Prop_lut4_I0_O)        0.298     7.216 r  Met_Clock/Metronome_Clock_Divider/Counter1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.216    Met_Clock/Metronome_Clock_Divider/Counter1_carry__0_i_8_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.748 r  Met_Clock/Metronome_Clock_Divider/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.748    Met_Clock/Metronome_Clock_Divider/Counter1_carry__0_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.862 r  Met_Clock/Metronome_Clock_Divider/Counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.862    Met_Clock/Metronome_Clock_Divider/Counter1_carry__1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.976 f  Met_Clock/Metronome_Clock_Divider/Counter1_carry__2/CO[3]
                         net (fo=28, routed)          1.786     9.762    Met_Clock/Metronome_Clock_Divider/Counter1_carry__2_n_0
    SLICE_X10Y29         LUT2 (Prop_lut2_I1_O)        0.124     9.886 r  Met_Clock/Metronome_Clock_Divider/Counter[23]_i_1/O
                         net (fo=1, routed)           0.000     9.886    Met_Clock/Metronome_Clock_Divider/p_0_in[23]
    SLICE_X10Y29         FDCE                                         r  Met_Clock/Metronome_Clock_Divider/Counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.440    14.781    Met_Clock/Metronome_Clock_Divider/CLK_IBUF_BUFG
    SLICE_X10Y29         FDCE                                         r  Met_Clock/Metronome_Clock_Divider/Counter_reg[23]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X10Y29         FDCE (Setup_fdce_C_D)        0.079    15.085    Met_Clock/Metronome_Clock_Divider/Counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -9.886    
  -------------------------------------------------------------------
                         slack                                  5.199    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 Met_Clock/Metronome_Clock_Divider/Counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Met_Clock/Metronome_Clock_Divider/Counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.840ns  (logic 1.692ns (34.959%)  route 3.148ns (65.041%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.557     5.078    Met_Clock/Metronome_Clock_Divider/CLK_IBUF_BUFG
    SLICE_X12Y30         FDCE                                         r  Met_Clock/Metronome_Clock_Divider/Counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  Met_Clock/Metronome_Clock_Divider/Counter_reg[8]/Q
                         net (fo=4, routed)           1.362     6.918    Met_Clock/Metronome_Clock_Divider/Counter_reg_n_0_[8]
    SLICE_X4Y30          LUT4 (Prop_lut4_I0_O)        0.298     7.216 r  Met_Clock/Metronome_Clock_Divider/Counter1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.216    Met_Clock/Metronome_Clock_Divider/Counter1_carry__0_i_8_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.748 r  Met_Clock/Metronome_Clock_Divider/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.748    Met_Clock/Metronome_Clock_Divider/Counter1_carry__0_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.862 r  Met_Clock/Metronome_Clock_Divider/Counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.862    Met_Clock/Metronome_Clock_Divider/Counter1_carry__1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.976 f  Met_Clock/Metronome_Clock_Divider/Counter1_carry__2/CO[3]
                         net (fo=28, routed)          1.786     9.762    Met_Clock/Metronome_Clock_Divider/Counter1_carry__2_n_0
    SLICE_X10Y29         LUT2 (Prop_lut2_I1_O)        0.156     9.918 r  Met_Clock/Metronome_Clock_Divider/Counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.918    Met_Clock/Metronome_Clock_Divider/p_0_in[6]
    SLICE_X10Y29         FDCE                                         r  Met_Clock/Metronome_Clock_Divider/Counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.440    14.781    Met_Clock/Metronome_Clock_Divider/CLK_IBUF_BUFG
    SLICE_X10Y29         FDCE                                         r  Met_Clock/Metronome_Clock_Divider/Counter_reg[6]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X10Y29         FDCE (Setup_fdce_C_D)        0.118    15.124    Met_Clock/Metronome_Clock_Divider/Counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 Met_Clock/Metronome_Clock_Divider/Counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Met_Clock/Metronome_Clock_Divider/Counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.789ns  (logic 1.660ns (34.663%)  route 3.129ns (65.337%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.557     5.078    Met_Clock/Metronome_Clock_Divider/CLK_IBUF_BUFG
    SLICE_X12Y30         FDCE                                         r  Met_Clock/Metronome_Clock_Divider/Counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  Met_Clock/Metronome_Clock_Divider/Counter_reg[8]/Q
                         net (fo=4, routed)           1.362     6.918    Met_Clock/Metronome_Clock_Divider/Counter_reg_n_0_[8]
    SLICE_X4Y30          LUT4 (Prop_lut4_I0_O)        0.298     7.216 r  Met_Clock/Metronome_Clock_Divider/Counter1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.216    Met_Clock/Metronome_Clock_Divider/Counter1_carry__0_i_8_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.748 r  Met_Clock/Metronome_Clock_Divider/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.748    Met_Clock/Metronome_Clock_Divider/Counter1_carry__0_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.862 r  Met_Clock/Metronome_Clock_Divider/Counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.862    Met_Clock/Metronome_Clock_Divider/Counter1_carry__1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.976 f  Met_Clock/Metronome_Clock_Divider/Counter1_carry__2/CO[3]
                         net (fo=28, routed)          1.767     9.743    Met_Clock/Metronome_Clock_Divider/Counter1_carry__2_n_0
    SLICE_X10Y29         LUT2 (Prop_lut2_I1_O)        0.124     9.867 r  Met_Clock/Metronome_Clock_Divider/Counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.867    Met_Clock/Metronome_Clock_Divider/p_0_in[22]
    SLICE_X10Y29         FDCE                                         r  Met_Clock/Metronome_Clock_Divider/Counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.440    14.781    Met_Clock/Metronome_Clock_Divider/CLK_IBUF_BUFG
    SLICE_X10Y29         FDCE                                         r  Met_Clock/Metronome_Clock_Divider/Counter_reg[22]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X10Y29         FDCE (Setup_fdce_C_D)        0.079    15.085    Met_Clock/Metronome_Clock_Divider/Counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 Met_Clock/Metronome_Clock_Divider/Counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Met_Clock/Metronome_Clock_Divider/Counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 1.689ns (35.056%)  route 3.129ns (64.944%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.557     5.078    Met_Clock/Metronome_Clock_Divider/CLK_IBUF_BUFG
    SLICE_X12Y30         FDCE                                         r  Met_Clock/Metronome_Clock_Divider/Counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  Met_Clock/Metronome_Clock_Divider/Counter_reg[8]/Q
                         net (fo=4, routed)           1.362     6.918    Met_Clock/Metronome_Clock_Divider/Counter_reg_n_0_[8]
    SLICE_X4Y30          LUT4 (Prop_lut4_I0_O)        0.298     7.216 r  Met_Clock/Metronome_Clock_Divider/Counter1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.216    Met_Clock/Metronome_Clock_Divider/Counter1_carry__0_i_8_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.748 r  Met_Clock/Metronome_Clock_Divider/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.748    Met_Clock/Metronome_Clock_Divider/Counter1_carry__0_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.862 r  Met_Clock/Metronome_Clock_Divider/Counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.862    Met_Clock/Metronome_Clock_Divider/Counter1_carry__1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.976 f  Met_Clock/Metronome_Clock_Divider/Counter1_carry__2/CO[3]
                         net (fo=28, routed)          1.767     9.743    Met_Clock/Metronome_Clock_Divider/Counter1_carry__2_n_0
    SLICE_X10Y29         LUT2 (Prop_lut2_I1_O)        0.153     9.896 r  Met_Clock/Metronome_Clock_Divider/Counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.896    Met_Clock/Metronome_Clock_Divider/p_0_in[2]
    SLICE_X10Y29         FDCE                                         r  Met_Clock/Metronome_Clock_Divider/Counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.440    14.781    Met_Clock/Metronome_Clock_Divider/CLK_IBUF_BUFG
    SLICE_X10Y29         FDCE                                         r  Met_Clock/Metronome_Clock_Divider/Counter_reg[2]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X10Y29         FDCE (Setup_fdce_C_D)        0.118    15.124    Met_Clock/Metronome_Clock_Divider/Counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                  5.228    

Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 Met_Clock/Metronome_Clock_Divider/Counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Met_Clock/Metronome_Clock_Divider/Counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 2.227ns (48.028%)  route 2.410ns (51.972%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.624     5.145    Met_Clock/Metronome_Clock_Divider/CLK_IBUF_BUFG
    SLICE_X7Y31          FDCE                                         r  Met_Clock/Metronome_Clock_Divider/Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDCE (Prop_fdce_C_Q)         0.419     5.564 r  Met_Clock/Metronome_Clock_Divider/Counter_reg[1]/Q
                         net (fo=3, routed)           1.225     6.790    Met_Clock/Metronome_Clock_Divider/Counter_reg_n_0_[1]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.621 r  Met_Clock/Metronome_Clock_Divider/Counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.621    Met_Clock/Metronome_Clock_Divider/Counter0_carry_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.735 r  Met_Clock/Metronome_Clock_Divider/Counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.735    Met_Clock/Metronome_Clock_Divider/Counter0_carry__0_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.849 r  Met_Clock/Metronome_Clock_Divider/Counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.849    Met_Clock/Metronome_Clock_Divider/Counter0_carry__1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.963 r  Met_Clock/Metronome_Clock_Divider/Counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.963    Met_Clock/Metronome_Clock_Divider/Counter0_carry__2_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.077 r  Met_Clock/Metronome_Clock_Divider/Counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.077    Met_Clock/Metronome_Clock_Divider/Counter0_carry__3_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.299 r  Met_Clock/Metronome_Clock_Divider/Counter0_carry__4/O[0]
                         net (fo=1, routed)           1.184     9.483    Met_Clock/Metronome_Clock_Divider/Counter0_carry__4_n_7
    SLICE_X7Y31          LUT2 (Prop_lut2_I0_O)        0.299     9.782 r  Met_Clock/Metronome_Clock_Divider/Counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.782    Met_Clock/Metronome_Clock_Divider/p_0_in[21]
    SLICE_X7Y31          FDCE                                         r  Met_Clock/Metronome_Clock_Divider/Counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.507    14.848    Met_Clock/Metronome_Clock_Divider/CLK_IBUF_BUFG
    SLICE_X7Y31          FDCE                                         r  Met_Clock/Metronome_Clock_Divider/Counter_reg[21]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X7Y31          FDCE (Setup_fdce_C_D)        0.031    15.141    Met_Clock/Metronome_Clock_Divider/Counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                  5.359    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 Met_Clock/Metronome_Clock_Divider/Counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Met_Clock/Metronome_Clock_Divider/Counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.640ns  (logic 1.660ns (35.776%)  route 2.980ns (64.224%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.557     5.078    Met_Clock/Metronome_Clock_Divider/CLK_IBUF_BUFG
    SLICE_X12Y30         FDCE                                         r  Met_Clock/Metronome_Clock_Divider/Counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  Met_Clock/Metronome_Clock_Divider/Counter_reg[8]/Q
                         net (fo=4, routed)           1.362     6.918    Met_Clock/Metronome_Clock_Divider/Counter_reg_n_0_[8]
    SLICE_X4Y30          LUT4 (Prop_lut4_I0_O)        0.298     7.216 r  Met_Clock/Metronome_Clock_Divider/Counter1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.216    Met_Clock/Metronome_Clock_Divider/Counter1_carry__0_i_8_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.748 r  Met_Clock/Metronome_Clock_Divider/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.748    Met_Clock/Metronome_Clock_Divider/Counter1_carry__0_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.862 r  Met_Clock/Metronome_Clock_Divider/Counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.862    Met_Clock/Metronome_Clock_Divider/Counter1_carry__1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.976 f  Met_Clock/Metronome_Clock_Divider/Counter1_carry__2/CO[3]
                         net (fo=28, routed)          1.618     9.594    Met_Clock/Metronome_Clock_Divider/Counter1_carry__2_n_0
    SLICE_X10Y29         LUT2 (Prop_lut2_I1_O)        0.124     9.718 r  Met_Clock/Metronome_Clock_Divider/Counter[12]_i_1/O
                         net (fo=1, routed)           0.000     9.718    Met_Clock/Metronome_Clock_Divider/p_0_in[12]
    SLICE_X10Y29         FDCE                                         r  Met_Clock/Metronome_Clock_Divider/Counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.440    14.781    Met_Clock/Metronome_Clock_Divider/CLK_IBUF_BUFG
    SLICE_X10Y29         FDCE                                         r  Met_Clock/Metronome_Clock_Divider/Counter_reg[12]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X10Y29         FDCE (Setup_fdce_C_D)        0.077    15.083    Met_Clock/Metronome_Clock_Divider/Counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                          -9.718    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 Met_Clock/Metronome_Clock_Divider/Counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Met_Clock/Metronome_Clock_Divider/Counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 1.660ns (35.791%)  route 2.978ns (64.209%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.557     5.078    Met_Clock/Metronome_Clock_Divider/CLK_IBUF_BUFG
    SLICE_X12Y30         FDCE                                         r  Met_Clock/Metronome_Clock_Divider/Counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  Met_Clock/Metronome_Clock_Divider/Counter_reg[8]/Q
                         net (fo=4, routed)           1.362     6.918    Met_Clock/Metronome_Clock_Divider/Counter_reg_n_0_[8]
    SLICE_X4Y30          LUT4 (Prop_lut4_I0_O)        0.298     7.216 r  Met_Clock/Metronome_Clock_Divider/Counter1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.216    Met_Clock/Metronome_Clock_Divider/Counter1_carry__0_i_8_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.748 r  Met_Clock/Metronome_Clock_Divider/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.748    Met_Clock/Metronome_Clock_Divider/Counter1_carry__0_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.862 r  Met_Clock/Metronome_Clock_Divider/Counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.862    Met_Clock/Metronome_Clock_Divider/Counter1_carry__1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.976 f  Met_Clock/Metronome_Clock_Divider/Counter1_carry__2/CO[3]
                         net (fo=28, routed)          1.616     9.592    Met_Clock/Metronome_Clock_Divider/Counter1_carry__2_n_0
    SLICE_X10Y29         LUT2 (Prop_lut2_I1_O)        0.124     9.716 r  Met_Clock/Metronome_Clock_Divider/Counter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.716    Met_Clock/Metronome_Clock_Divider/p_0_in[20]
    SLICE_X10Y29         FDCE                                         r  Met_Clock/Metronome_Clock_Divider/Counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.440    14.781    Met_Clock/Metronome_Clock_Divider/CLK_IBUF_BUFG
    SLICE_X10Y29         FDCE                                         r  Met_Clock/Metronome_Clock_Divider/Counter_reg[20]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X10Y29         FDCE (Setup_fdce_C_D)        0.081    15.087    Met_Clock/Metronome_Clock_Divider/Counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 Met_Clock/Metronome_Clock_Divider/Counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Met_Clock/Metronome_Clock_Divider/Counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 1.684ns (36.106%)  route 2.980ns (63.894%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.557     5.078    Met_Clock/Metronome_Clock_Divider/CLK_IBUF_BUFG
    SLICE_X12Y30         FDCE                                         r  Met_Clock/Metronome_Clock_Divider/Counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  Met_Clock/Metronome_Clock_Divider/Counter_reg[8]/Q
                         net (fo=4, routed)           1.362     6.918    Met_Clock/Metronome_Clock_Divider/Counter_reg_n_0_[8]
    SLICE_X4Y30          LUT4 (Prop_lut4_I0_O)        0.298     7.216 r  Met_Clock/Metronome_Clock_Divider/Counter1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.216    Met_Clock/Metronome_Clock_Divider/Counter1_carry__0_i_8_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.748 r  Met_Clock/Metronome_Clock_Divider/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.748    Met_Clock/Metronome_Clock_Divider/Counter1_carry__0_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.862 r  Met_Clock/Metronome_Clock_Divider/Counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.862    Met_Clock/Metronome_Clock_Divider/Counter1_carry__1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.976 f  Met_Clock/Metronome_Clock_Divider/Counter1_carry__2/CO[3]
                         net (fo=28, routed)          1.618     9.594    Met_Clock/Metronome_Clock_Divider/Counter1_carry__2_n_0
    SLICE_X10Y29         LUT2 (Prop_lut2_I1_O)        0.148     9.742 r  Met_Clock/Metronome_Clock_Divider/Counter[16]_i_1/O
                         net (fo=1, routed)           0.000     9.742    Met_Clock/Metronome_Clock_Divider/p_0_in[16]
    SLICE_X10Y29         FDCE                                         r  Met_Clock/Metronome_Clock_Divider/Counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.440    14.781    Met_Clock/Metronome_Clock_Divider/CLK_IBUF_BUFG
    SLICE_X10Y29         FDCE                                         r  Met_Clock/Metronome_Clock_Divider/Counter_reg[16]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X10Y29         FDCE (Setup_fdce_C_D)        0.118    15.124    Met_Clock/Metronome_Clock_Divider/Counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 Met_Clock/Metronome_Clock_Divider/Counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Met_Clock/Metronome_Clock_Divider/Counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 1.686ns (36.149%)  route 2.978ns (63.851%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.557     5.078    Met_Clock/Metronome_Clock_Divider/CLK_IBUF_BUFG
    SLICE_X12Y30         FDCE                                         r  Met_Clock/Metronome_Clock_Divider/Counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  Met_Clock/Metronome_Clock_Divider/Counter_reg[8]/Q
                         net (fo=4, routed)           1.362     6.918    Met_Clock/Metronome_Clock_Divider/Counter_reg_n_0_[8]
    SLICE_X4Y30          LUT4 (Prop_lut4_I0_O)        0.298     7.216 r  Met_Clock/Metronome_Clock_Divider/Counter1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.216    Met_Clock/Metronome_Clock_Divider/Counter1_carry__0_i_8_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.748 r  Met_Clock/Metronome_Clock_Divider/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.748    Met_Clock/Metronome_Clock_Divider/Counter1_carry__0_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.862 r  Met_Clock/Metronome_Clock_Divider/Counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.862    Met_Clock/Metronome_Clock_Divider/Counter1_carry__1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.976 f  Met_Clock/Metronome_Clock_Divider/Counter1_carry__2/CO[3]
                         net (fo=28, routed)          1.616     9.592    Met_Clock/Metronome_Clock_Divider/Counter1_carry__2_n_0
    SLICE_X10Y29         LUT2 (Prop_lut2_I1_O)        0.150     9.742 r  Met_Clock/Metronome_Clock_Divider/Counter[9]_i_1/O
                         net (fo=1, routed)           0.000     9.742    Met_Clock/Metronome_Clock_Divider/p_0_in[9]
    SLICE_X10Y29         FDCE                                         r  Met_Clock/Metronome_Clock_Divider/Counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.440    14.781    Met_Clock/Metronome_Clock_Divider/CLK_IBUF_BUFG
    SLICE_X10Y29         FDCE                                         r  Met_Clock/Metronome_Clock_Divider/Counter_reg[9]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X10Y29         FDCE (Setup_fdce_C_D)        0.118    15.124    Met_Clock/Metronome_Clock_Divider/Counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                  5.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Metronome_Display/Pixel_CLK/Counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Metronome_Display/Pixel_CLK/CLK_Slow_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.585     1.468    Metronome_Display/Pixel_CLK/CLK_IBUF_BUFG
    SLICE_X2Y22          FDCE                                         r  Metronome_Display/Pixel_CLK/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.164     1.632 r  Metronome_Display/Pixel_CLK/Counter_reg[0]/Q
                         net (fo=2, routed)           0.067     1.699    Metronome_Display/Pixel_CLK/Counter_reg_n_0_[0]
    SLICE_X2Y22          FDPE                                         r  Metronome_Display/Pixel_CLK/CLK_Slow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.853     1.980    Metronome_Display/Pixel_CLK/CLK_IBUF_BUFG
    SLICE_X2Y22          FDPE                                         r  Metronome_Display/Pixel_CLK/CLK_Slow_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X2Y22          FDPE (Hold_fdpe_C_D)         0.060     1.528    Metronome_Display/Pixel_CLK/CLK_Slow_reg
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 Met_Clock/Metronome_Clock_Divider/CLK_Slow_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Met_Clock/Beat_Out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.229ns (63.692%)  route 0.131ns (36.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.472    Met_Clock/Metronome_Clock_Divider/CLK_IBUF_BUFG
    SLICE_X1Y32          FDPE                                         r  Met_Clock/Metronome_Clock_Divider/CLK_Slow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDPE (Prop_fdpe_C_Q)         0.128     1.600 r  Met_Clock/Metronome_Clock_Divider/CLK_Slow_reg/Q
                         net (fo=7, routed)           0.131     1.731    Met_Clock/CLK_Slow
    SLICE_X1Y32          LUT3 (Prop_lut3_I1_O)        0.101     1.832 r  Met_Clock/Beat_Out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.832    Met_Clock/Beat_Out[2]_i_1_n_0
    SLICE_X1Y32          FDCE                                         r  Met_Clock/Beat_Out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.858     1.985    Met_Clock/CLK_IBUF_BUFG
    SLICE_X1Y32          FDCE                                         r  Met_Clock/Beat_Out_reg[2]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y32          FDCE (Hold_fdce_C_D)         0.107     1.579    Met_Clock/Beat_Out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Metronome_Display/Pixel_CLK/Counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Metronome_Display/Pixel_CLK/Counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.585     1.468    Metronome_Display/Pixel_CLK/CLK_IBUF_BUFG
    SLICE_X2Y22          FDCE                                         r  Metronome_Display/Pixel_CLK/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.164     1.632 f  Metronome_Display/Pixel_CLK/Counter_reg[0]/Q
                         net (fo=2, routed)           0.174     1.806    Metronome_Display/Pixel_CLK/Counter_reg_n_0_[0]
    SLICE_X2Y22          LUT1 (Prop_lut1_I0_O)        0.045     1.851 r  Metronome_Display/Pixel_CLK/Counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.851    Metronome_Display/Pixel_CLK/Counter[0]_i_1_n_0
    SLICE_X2Y22          FDCE                                         r  Metronome_Display/Pixel_CLK/Counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.853     1.980    Metronome_Display/Pixel_CLK/CLK_IBUF_BUFG
    SLICE_X2Y22          FDCE                                         r  Metronome_Display/Pixel_CLK/Counter_reg[0]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X2Y22          FDCE (Hold_fdce_C_D)         0.120     1.588    Metronome_Display/Pixel_CLK/Counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Met_Clock/Metronome_Clock_Divider/CLK_Slow_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Met_Clock/Beat_Out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.226ns (63.387%)  route 0.131ns (36.613%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.472    Met_Clock/Metronome_Clock_Divider/CLK_IBUF_BUFG
    SLICE_X1Y32          FDPE                                         r  Met_Clock/Metronome_Clock_Divider/CLK_Slow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDPE (Prop_fdpe_C_Q)         0.128     1.600 r  Met_Clock/Metronome_Clock_Divider/CLK_Slow_reg/Q
                         net (fo=7, routed)           0.131     1.731    Met_Clock/CLK_Slow
    SLICE_X1Y32          LUT3 (Prop_lut3_I2_O)        0.098     1.829 r  Met_Clock/Beat_Out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.829    Met_Clock/Beat_Out[1]_i_1_n_0
    SLICE_X1Y32          FDCE                                         r  Met_Clock/Beat_Out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.858     1.985    Met_Clock/CLK_IBUF_BUFG
    SLICE_X1Y32          FDCE                                         r  Met_Clock/Beat_Out_reg[1]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y32          FDCE (Hold_fdce_C_D)         0.091     1.563    Met_Clock/Beat_Out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Met_Clock/Metronome_Clock_Divider/CLK_Slow_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Met_Clock/Beat_Out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.226ns (63.210%)  route 0.132ns (36.790%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.472    Met_Clock/Metronome_Clock_Divider/CLK_IBUF_BUFG
    SLICE_X1Y32          FDPE                                         r  Met_Clock/Metronome_Clock_Divider/CLK_Slow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDPE (Prop_fdpe_C_Q)         0.128     1.600 r  Met_Clock/Metronome_Clock_Divider/CLK_Slow_reg/Q
                         net (fo=7, routed)           0.132     1.732    Met_Clock/CLK_Slow
    SLICE_X1Y32          LUT3 (Prop_lut3_I0_O)        0.098     1.830 r  Met_Clock/Beat_Out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.830    Met_Clock/Beat_Out[0]_i_1_n_0
    SLICE_X1Y32          FDCE                                         r  Met_Clock/Beat_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.858     1.985    Met_Clock/CLK_IBUF_BUFG
    SLICE_X1Y32          FDCE                                         r  Met_Clock/Beat_Out_reg[0]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y32          FDCE (Hold_fdce_C_D)         0.092     1.564    Met_Clock/Beat_Out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 Met_Clock/Metronome_Clock_Divider/CLK_Slow_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Met_Clock/Metronome_Clock_Divider/CLK_Slow_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.232ns (55.826%)  route 0.184ns (44.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.472    Met_Clock/Metronome_Clock_Divider/CLK_IBUF_BUFG
    SLICE_X1Y32          FDPE                                         r  Met_Clock/Metronome_Clock_Divider/CLK_Slow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDPE (Prop_fdpe_C_Q)         0.128     1.600 r  Met_Clock/Metronome_Clock_Divider/CLK_Slow_reg/Q
                         net (fo=7, routed)           0.184     1.784    Met_Clock/Metronome_Clock_Divider/CLK_Slow
    SLICE_X1Y32          LUT3 (Prop_lut3_I2_O)        0.104     1.888 r  Met_Clock/Metronome_Clock_Divider/CLK_Slow_i_1/O
                         net (fo=1, routed)           0.000     1.888    Met_Clock/Metronome_Clock_Divider/CLK_Slow_i_1_n_0
    SLICE_X1Y32          FDPE                                         r  Met_Clock/Metronome_Clock_Divider/CLK_Slow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.858     1.985    Met_Clock/Metronome_Clock_Divider/CLK_IBUF_BUFG
    SLICE_X1Y32          FDPE                                         r  Met_Clock/Metronome_Clock_Divider/CLK_Slow_reg/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y32          FDPE (Hold_fdpe_C_D)         0.107     1.579    Met_Clock/Metronome_Clock_Divider/CLK_Slow_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 Met_Clock/Metronome_Clock_Divider/CLK_Slow_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Met_Clock/Beat_Out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.226ns (55.179%)  route 0.184ns (44.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.472    Met_Clock/Metronome_Clock_Divider/CLK_IBUF_BUFG
    SLICE_X1Y32          FDPE                                         r  Met_Clock/Metronome_Clock_Divider/CLK_Slow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDPE (Prop_fdpe_C_Q)         0.128     1.600 r  Met_Clock/Metronome_Clock_Divider/CLK_Slow_reg/Q
                         net (fo=7, routed)           0.184     1.784    Met_Clock/Metronome_Clock_Divider/CLK_Slow
    SLICE_X1Y32          LUT3 (Prop_lut3_I2_O)        0.098     1.882 r  Met_Clock/Metronome_Clock_Divider/Beat_Out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.882    Met_Clock/Metronome_Clock_Divider_n_37
    SLICE_X1Y32          FDCE                                         r  Met_Clock/Beat_Out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.858     1.985    Met_Clock/CLK_IBUF_BUFG
    SLICE_X1Y32          FDCE                                         r  Met_Clock/Beat_Out_reg[3]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y32          FDCE (Hold_fdce_C_D)         0.092     1.564    Met_Clock/Beat_Out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 Met_Clock/Metronome_Clock_Divider/Counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Met_Clock/Metronome_Clock_Divider/Counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.386ns (54.611%)  route 0.321ns (45.389%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.442    Met_Clock/Metronome_Clock_Divider/CLK_IBUF_BUFG
    SLICE_X12Y31         FDCE                                         r  Met_Clock/Metronome_Clock_Divider/Counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  Met_Clock/Metronome_Clock_Divider/Counter_reg[13]/Q
                         net (fo=4, routed)           0.185     1.791    Met_Clock/Metronome_Clock_Divider/Counter_reg_n_0_[13]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.906 r  Met_Clock/Metronome_Clock_Divider/Counter0_carry__2/O[0]
                         net (fo=1, routed)           0.136     2.042    Met_Clock/Metronome_Clock_Divider/Counter0_carry__2_n_7
    SLICE_X12Y31         LUT2 (Prop_lut2_I0_O)        0.107     2.149 r  Met_Clock/Metronome_Clock_Divider/Counter[13]_i_1/O
                         net (fo=1, routed)           0.000     2.149    Met_Clock/Metronome_Clock_Divider/p_0_in[13]
    SLICE_X12Y31         FDCE                                         r  Met_Clock/Metronome_Clock_Divider/Counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.827     1.954    Met_Clock/Metronome_Clock_Divider/CLK_IBUF_BUFG
    SLICE_X12Y31         FDCE                                         r  Met_Clock/Metronome_Clock_Divider/Counter_reg[13]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X12Y31         FDCE (Hold_fdce_C_D)         0.120     1.562    Met_Clock/Metronome_Clock_Divider/Counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 Met_Clock/Metronome_Clock_Divider/Counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Met_Clock/Metronome_Clock_Divider/Counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.417ns (55.058%)  route 0.340ns (44.942%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.557     1.440    Met_Clock/Metronome_Clock_Divider/CLK_IBUF_BUFG
    SLICE_X10Y29         FDCE                                         r  Met_Clock/Metronome_Clock_Divider/Counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.148     1.588 r  Met_Clock/Metronome_Clock_Divider/Counter_reg[6]/Q
                         net (fo=4, routed)           0.200     1.788    Met_Clock/Metronome_Clock_Divider/Counter_reg_n_0_[6]
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.163     1.951 r  Met_Clock/Metronome_Clock_Divider/Counter0_carry__0/O[1]
                         net (fo=1, routed)           0.141     2.092    Met_Clock/Metronome_Clock_Divider/Counter0_carry__0_n_6
    SLICE_X10Y29         LUT2 (Prop_lut2_I0_O)        0.106     2.198 r  Met_Clock/Metronome_Clock_Divider/Counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.198    Met_Clock/Metronome_Clock_Divider/p_0_in[6]
    SLICE_X10Y29         FDCE                                         r  Met_Clock/Metronome_Clock_Divider/Counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.825     1.952    Met_Clock/Metronome_Clock_Divider/CLK_IBUF_BUFG
    SLICE_X10Y29         FDCE                                         r  Met_Clock/Metronome_Clock_Divider/Counter_reg[6]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X10Y29         FDCE (Hold_fdce_C_D)         0.131     1.571    Met_Clock/Metronome_Clock_Divider/Counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 Met_Clock/Metronome_Clock_Divider/Counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Met_Clock/Metronome_Clock_Divider/Counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.420ns (51.965%)  route 0.388ns (48.035%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.557     1.440    Met_Clock/Metronome_Clock_Divider/CLK_IBUF_BUFG
    SLICE_X10Y29         FDCE                                         r  Met_Clock/Metronome_Clock_Divider/Counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.148     1.588 r  Met_Clock/Metronome_Clock_Divider/Counter_reg[16]/Q
                         net (fo=4, routed)           0.184     1.773    Met_Clock/Metronome_Clock_Divider/Counter_reg_n_0_[16]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.161     1.934 r  Met_Clock/Metronome_Clock_Divider/Counter0_carry__2/O[3]
                         net (fo=1, routed)           0.204     2.137    Met_Clock/Metronome_Clock_Divider/Counter0_carry__2_n_4
    SLICE_X10Y29         LUT2 (Prop_lut2_I0_O)        0.111     2.248 r  Met_Clock/Metronome_Clock_Divider/Counter[16]_i_1/O
                         net (fo=1, routed)           0.000     2.248    Met_Clock/Metronome_Clock_Divider/p_0_in[16]
    SLICE_X10Y29         FDCE                                         r  Met_Clock/Metronome_Clock_Divider/Counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.825     1.952    Met_Clock/Metronome_Clock_Divider/CLK_IBUF_BUFG
    SLICE_X10Y29         FDCE                                         r  Met_Clock/Metronome_Clock_Divider/Counter_reg[16]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X10Y29         FDCE (Hold_fdce_C_D)         0.131     1.571    Met_Clock/Metronome_Clock_Divider/Counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.677    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y32    Met_Clock/Beat_Out_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y33   Met_Clock/Metronome_Clock_Divider/Counter_reg[25]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y31    Met_Clock/Metronome_Clock_Divider/Counter_reg[26]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y29   Met_Clock/Metronome_Clock_Divider/Counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y31    Met_Clock/Metronome_Clock_Divider/Counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y33   Met_Clock/Metronome_Clock_Divider/Counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y31    Met_Clock/Metronome_Clock_Divider/Counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y29   Met_Clock/Metronome_Clock_Divider/Counter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y31    Met_Clock/Metronome_Clock_Divider/Counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y31    Met_Clock/Metronome_Clock_Divider/Counter_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y31    Met_Clock/Metronome_Clock_Divider/Counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y31    Met_Clock/Metronome_Clock_Divider/Counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y31    Met_Clock/Metronome_Clock_Divider/Counter_reg[7]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    Metronome_Display/Pixel_CLK/CLK_Slow_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    Metronome_Display/Pixel_CLK/Counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y31    Met_Clock/Metronome_Clock_Divider/Counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y31    Met_Clock/Metronome_Clock_Divider/Counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y31    Met_Clock/Metronome_Clock_Divider/Counter_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y31    Met_Clock/Metronome_Clock_Divider/Counter_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32    Met_Clock/Beat_Out_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y33   Met_Clock/Metronome_Clock_Divider/Counter_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y29   Met_Clock/Metronome_Clock_Divider/Counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y33   Met_Clock/Metronome_Clock_Divider/Counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y29   Met_Clock/Metronome_Clock_Divider/Counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y30   Met_Clock/Metronome_Clock_Divider/Counter_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y29   Met_Clock/Metronome_Clock_Divider/Counter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32    Met_Clock/Beat_Out_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32    Met_Clock/Beat_Out_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32    Met_Clock/Beat_Out_reg[3]/C



