$date
	Mon Sep 11 19:34:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module fadderstrtb $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module DUT $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 ! sum $end
$var wire 1 & s1 $end
$var wire 1 ' c2 $end
$var wire 1 ( c1 $end
$scope module g1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ( c $end
$var wire 1 & s $end
$upscope $end
$scope module g2 $end
$var wire 1 & a $end
$var wire 1 % b $end
$var wire 1 ' c $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1!
1&
1#
#7
1"
0&
1(
1%
1$
#12
0!
1'
1"
1&
0(
0#
#14
0"
0'
0&
0%
0$
#19
1!
1&
1#
#21
1"
0&
1(
1%
1$
#26
0!
1'
1"
1&
0(
0#
#28
0"
0'
0&
0%
0$
#33
1!
1&
1#
#35
1"
0&
1(
1%
1$
#40
0!
1'
1"
1&
0(
0#
#42
0"
0'
0&
0%
0$
#47
1!
1&
1#
#49
1"
0&
1(
1%
1$
#54
0!
1'
1"
1&
0(
0#
#56
0"
0'
0&
0%
0$
#61
1!
1&
1#
#63
1"
0&
1(
1%
1$
#68
0!
1'
1"
1&
0(
0#
#70
0"
0'
0&
0%
0$
#75
1!
1&
1#
#77
1"
0&
1(
1%
1$
#82
0!
1'
1"
1&
0(
0#
#84
0"
0'
0&
0%
0$
#89
1!
1&
1#
#91
1"
0&
1(
1%
1$
#96
0!
1'
1"
1&
0(
0#
#98
0"
0'
0&
0%
0$
#100
