

================================================================
== Synthesis Summary Report of 'top_kernel'
================================================================
+ General Information: 
    * Date:           Tue Feb 17 02:21:41 2026
    * Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
    * Project:        project_1
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu3eg-sbva484-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+-----------+--------+-----------+-----------+-----+
    |                      Modules                      | Issue|      |       Latency       | Iteration|         |  Trip |          |           |        |           |           |     |
    |                      & Loops                      | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|   BRAM    |   DSP  |     FF    |    LUT    | URAM|
    +---------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+-----------+--------+-----------+-----------+-----+
    |+ top_kernel                                       |     -|  0.80|  4063389|  4.063e+07|         -|  4063390|      -|        no|  178 (41%)|  6 (1%)|  624 (~0%)|  1699 (2%)|    -|
    | + top_kernel_Pipeline_load_in_VITIS_LOOP_88_1     |     -|  3.55|    65538|  6.554e+05|         -|    65537|      -|    rewind|          -|       -|   55 (~0%)|  193 (~0%)|    -|
    |  o load_in_VITIS_LOOP_88_1                        |     -|  7.30|    65536|  6.554e+05|         2|        1|  65536|       yes|          -|       -|          -|          -|    -|
    | + top_kernel_Pipeline_store_out_VITIS_LOOP_163_3  |     -|  3.55|    65538|  6.554e+05|         -|    65537|      -|    rewind|          -|       -|   55 (~0%)|  193 (~0%)|    -|
    |  o store_out_VITIS_LOOP_163_3                     |     -|  7.30|    65536|  6.554e+05|         2|        1|  65536|       yes|          -|       -|          -|          -|    -|
    | o time_loop                                       |     -|  7.30|  3932310|  3.932e+07|    131077|        -|     30|        no|          -|       -|          -|          -|    -|
    |  + top_kernel_Pipeline_row_loop_col_loop          |     -|  0.80|   131075|  1.311e+06|         -|   131074|      -|    rewind|   90 (20%)|  6 (1%)|  500 (~0%)|  1163 (1%)|    -|
    |   o row_loop_col_loop                             |    II|  7.30|   131073|  1.311e+06|         4|        2|  65536|       yes|          -|       -|          -|          -|    -|
    +---------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+-----------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------+-----------+----------+
| Port           | Direction | Bitwidth |
+----------------+-----------+----------+
| A_in_address0  | out       | 16       |
| A_in_q0        | in        | 24       |
| A_out_address0 | out       | 16       |
| A_out_d0       | out       | 24       |
+----------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------------+
| Argument | Direction | Datatype                                   |
+----------+-----------+--------------------------------------------+
| A_in     | in        | ap_fixed<24, 8, AP_RND, AP_SAT, 0> const * |
| A_out    | out       | ap_fixed<24, 8, AP_RND, AP_SAT, 0>*        |
+----------+-----------+--------------------------------------------+

* SW-to-HW Mapping
+----------+----------------+---------+----------+
| Argument | HW Interface   | HW Type | HW Usage |
+----------+----------------+---------+----------+
| A_in     | A_in_address0  | port    | offset   |
| A_in     | A_in_ce0       | port    |          |
| A_in     | A_in_q0        | port    |          |
| A_out    | A_out_address0 | port    | offset   |
| A_out    | A_out_ce0      | port    |          |
| A_out    | A_out_we0      | port    |          |
| A_out    | A_out_d0       | port    |          |
+----------+----------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------------------+-----+--------+----------------+--------+----------+---------+
| Name                                              | DSP | Pragma | Variable       | Op     | Impl     | Latency |
+---------------------------------------------------+-----+--------+----------------+--------+----------+---------+
| + top_kernel                                      | 6   |        |                |        |          |         |
|   icmp_ln95_fu_83_p2                              |     |        | icmp_ln95      | seteq  | auto     | 0       |
|   t_2_fu_89_p2                                    |     |        | t_2            | add    | fabric   | 0       |
|  + top_kernel_Pipeline_load_in_VITIS_LOOP_88_1    | 0   |        |                |        |          |         |
|    icmp_ln87_fu_101_p2                            |     |        | icmp_ln87      | seteq  | auto     | 0       |
|    add_ln87_1_fu_107_p2                           |     |        | add_ln87_1     | add    | fabric   | 0       |
|    add_ln87_fu_119_p2                             |     |        | add_ln87       | add    | fabric   | 0       |
|    icmp_ln88_fu_125_p2                            |     |        | icmp_ln88      | seteq  | auto     | 0       |
|    select_ln87_fu_131_p3                          |     |        | select_ln87    | select | auto_sel | 0       |
|    select_ln87_1_fu_139_p3                        |     |        | select_ln87_1  | select | auto_sel | 0       |
|    add_ln90_fu_163_p2                             |     |        | add_ln90       | add    | fabric   | 0       |
|    add_ln88_fu_174_p2                             |     |        | add_ln88       | add    | fabric   | 0       |
|  + top_kernel_Pipeline_row_loop_col_loop          | 6   |        |                |        |          |         |
|    icmp_ln110_fu_275_p2                           |     |        | icmp_ln110     | seteq  | auto     | 0       |
|    add_ln110_1_fu_281_p2                          |     |        | add_ln110_1    | add    | fabric   | 0       |
|    add_ln110_fu_293_p2                            |     |        | add_ln110      | add    | fabric   | 0       |
|    icmp_ln111_fu_299_p2                           |     |        | icmp_ln111     | seteq  | auto     | 0       |
|    select_ln110_fu_305_p3                         |     |        | select_ln110   | select | auto_sel | 0       |
|    select_ln110_1_fu_313_p3                       |     |        | select_ln110_1 | select | auto_sel | 0       |
|    icmp_fu_343_p2                                 |     |        | icmp           | setne  | auto     | 0       |
|    empty_12_fu_349_p2                             |     |        | empty_12       | add    | fabric   | 0       |
|    add_ln155_fu_373_p2                            |     |        | add_ln155      | add    | fabric   | 0       |
|    empty_13_fu_501_p3                             |     |        | empty_13       | select | auto_sel | 0       |
|    icmp_ln133_fu_395_p2                           |     |        | icmp_ln133     | setne  | auto     | 0       |
|    and_ln133_fu_401_p2                            |     |        | and_ln133      | and    | auto     | 0       |
|    add_ln135_fu_407_p2                            |     |        | add_ln135      | add    | fabric   | 0       |
|    add_ln148_fu_417_p2                            |     |        | add_ln148      | add    | fabric   | 0       |
|    add_ln137_1_fu_431_p2                          |     |        | add_ln137_1    | add    | fabric   | 0       |
|    add_ln137_fu_527_p2                            |     |        | add_ln137      | add    | fabric   | 0       |
|    sum_axis_fu_557_p2                             |     |        | sum_axis       | add    | fabric   | 0       |
|    add_ln140_1_fu_575_p2                          |     |        | add_ln140_1    | add    | fabric   | 0       |
|    add_ln140_fu_585_p2                            |     |        | add_ln140      | add    | fabric   | 0       |
|    sum_diag_fu_615_p2                             |     |        | sum_diag       | add    | fabric   | 0       |
|    mul_39s_26ns_65_1_1_U4                         | 3   |        | mul_ln145      | mul    | auto     | 0       |
|    mul_39s_24ns_63_1_1_U3                         | 3   |        | mul_ln145_1    | mul    | auto     | 0       |
|    out_1_fu_725_p2                                |     |        | out_1          | add    | fabric   | 0       |
|    xor_ln145_fu_743_p2                            |     |        | xor_ln145      | xor    | auto     | 0       |
|    and_ln145_fu_749_p2                            |     |        | and_ln145      | and    | auto     | 0       |
|    xor_ln145_1_fu_754_p2                          |     |        | xor_ln145_1    | xor    | auto     | 0       |
|    or_ln145_2_fu_759_p2                           |     |        | or_ln145_2     | or     | auto     | 0       |
|    xor_ln145_2_fu_765_p2                          |     |        | xor_ln145_2    | xor    | auto     | 0       |
|    xor_ln145_4_fu_770_p2                          |     |        | xor_ln145_4    | xor    | auto     | 0       |
|    xor_ln145_3_fu_775_p2                          |     |        | xor_ln145_3    | xor    | auto     | 0       |
|    or_ln145_fu_781_p2                             |     |        | or_ln145       | or     | auto     | 0       |
|    and_ln145_1_fu_787_p2                          |     |        | and_ln145_1    | and    | auto     | 0       |
|    and_ln145_2_fu_793_p2                          |     |        | and_ln145_2    | and    | auto     | 0       |
|    or_ln145_3_fu_799_p2                           |     |        | or_ln145_3     | or     | auto     | 0       |
|    xor_ln145_5_fu_805_p2                          |     |        | xor_ln145_5    | xor    | auto     | 0       |
|    and_ln145_3_fu_811_p2                          |     |        | and_ln145_3    | and    | auto     | 0       |
|    select_ln145_fu_816_p3                         |     |        | select_ln145   | select | auto_sel | 0       |
|    or_ln145_1_fu_824_p2                           |     |        | or_ln145_1     | or     | auto     | 0       |
|    out_2_fu_830_p3                                |     |        | out_2          | select | auto_sel | 0       |
|    add_ln147_fu_876_p2                            |     |        | add_ln147      | add    | fabric   | 0       |
|    xor_ln147_fu_890_p2                            |     |        | xor_ln147      | xor    | auto     | 0       |
|    and_ln147_fu_896_p2                            |     |        | and_ln147      | and    | auto     | 0       |
|    xor_ln147_1_fu_902_p2                          |     |        | xor_ln147_1    | xor    | auto     | 0       |
|    icmp_ln147_fu_932_p2                           |     |        | icmp_ln147     | seteq  | auto     | 0       |
|    icmp_ln147_1_fu_938_p2                         |     |        | icmp_ln147_1   | seteq  | auto     | 0       |
|    icmp_ln147_2_fu_944_p2                         |     |        | icmp_ln147_2   | seteq  | auto     | 0       |
|    select_ln147_fu_950_p3                         |     |        | select_ln147   | select | auto_sel | 0       |
|    xor_ln147_2_fu_958_p2                          |     |        | xor_ln147_2    | xor    | auto     | 0       |
|    and_ln147_1_fu_964_p2                          |     |        | and_ln147_1    | and    | auto     | 0       |
|    select_ln147_1_fu_970_p3                       |     |        | select_ln147_1 | select | auto_sel | 0       |
|    and_ln147_2_fu_978_p2                          |     |        | and_ln147_2    | and    | auto     | 0       |
|    xor_ln147_3_fu_984_p2                          |     |        | xor_ln147_3    | xor    | auto     | 0       |
|    or_ln147_fu_990_p2                             |     |        | or_ln147       | or     | auto     | 0       |
|    and_ln147_3_fu_996_p2                          |     |        | and_ln147_3    | and    | auto     | 0       |
|    and_ln147_4_fu_1002_p2                         |     |        | and_ln147_4    | and    | auto     | 0       |
|    or_ln147_2_fu_1008_p2                          |     |        | or_ln147_2     | or     | auto     | 0       |
|    xor_ln147_4_fu_1014_p2                         |     |        | xor_ln147_4    | xor    | auto     | 0       |
|    and_ln147_5_fu_1020_p2                         |     |        | and_ln147_5    | and    | auto     | 0       |
|    select_ln147_2_fu_1026_p3                      |     |        | select_ln147_2 | select | auto_sel | 0       |
|    or_ln147_1_fu_1034_p2                          |     |        | or_ln147_1     | or     | auto     | 0       |
|    select_ln147_3_fu_1040_p3                      |     |        | select_ln147_3 | select | auto_sel | 0       |
|    icmp_ln75_fu_437_p2                            |     |        | icmp_ln75      | seteq  | auto     | 0       |
|    icmp_ln75_1_fu_443_p2                          |     |        | icmp_ln75_1    | seteq  | auto     | 0       |
|    or_ln75_fu_449_p2                              |     |        | or_ln75        | or     | auto     | 0       |
|    icmp_ln75_2_fu_459_p2                          |     |        | icmp_ln75_2    | seteq  | auto     | 0       |
|    icmp_ln75_3_fu_465_p2                          |     |        | icmp_ln75_3    | seteq  | auto     | 0       |
|    or_ln75_1_fu_471_p2                            |     |        | or_ln75_1      | or     | auto     | 0       |
|    add_ln111_fu_477_p2                            |     |        | add_ln111      | add    | fabric   | 0       |
|  + top_kernel_Pipeline_store_out_VITIS_LOOP_163_3 | 0   |        |                |        |          |         |
|    icmp_ln162_fu_101_p2                           |     |        | icmp_ln162     | seteq  | auto     | 0       |
|    add_ln162_1_fu_107_p2                          |     |        | add_ln162_1    | add    | fabric   | 0       |
|    add_ln162_fu_119_p2                            |     |        | add_ln162      | add    | fabric   | 0       |
|    icmp_ln163_fu_125_p2                           |     |        | icmp_ln163     | seteq  | auto     | 0       |
|    select_ln162_fu_131_p3                         |     |        | select_ln162   | select | auto_sel | 0       |
|    select_ln162_1_fu_139_p3                       |     |        | select_ln162_1 | select | auto_sel | 0       |
|    add_ln165_fu_163_p2                            |     |        | add_ln165      | add    | fabric   | 0       |
|    add_ln163_fu_174_p2                            |     |        | add_ln163      | add    | fabric   | 0       |
+---------------------------------------------------+-----+--------+----------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
+------------------------------------------+--------------+------+------+------+--------+------------+------+---------+------------------+
| Name                                     | Usage        | Type | BRAM | URAM | Pragma | Variable   | Impl | Latency | Bitwidth, Depth, |
|                                          |              |      |      |      |        |            |      |         | Banks            |
+------------------------------------------+--------------+------+------+------+--------+------------+------+---------+------------------+
| + top_kernel                             |              |      | 178  | 0    |        |            |      |         |                  |
|   mem_A_U                                | ram_t2p      |      | 88   |      |        | mem_A      | auto | 1       | 24, 65536, 1     |
|  + top_kernel_Pipeline_row_loop_col_loop |              |      | 90   | 0    |        |            |      |         |                  |
|    line_buf_1_U                          | ram_1p array |      | 1    |      |        | line_buf_1 | auto | 1       | 24, 256, 1       |
|    line_buf_U                            | ram_1p array |      | 1    |      |        | line_buf   | auto | 1       | 24, 256, 1       |
|    mem_B_U                               | ram_t2p      |      | 88   |      |        | mem_B      | auto | 1       | 24, 65536, 1     |
+------------------------------------------+--------------+------+------+------+--------+------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Inferred Pragmas
+--------------+---------+---------------------------------------------------------+------------------------+
| Type         | Options | Location                                                | Inferred From          |
+--------------+---------+---------------------------------------------------------+------------------------+
| LOOP_FLATTEN | 0       | loop time_loop (top.cpp:95:16) in top_kernel top.cpp:95 | performance top.cpp:95 |
+--------------+---------+---------------------------------------------------------+------------------------+

* Valid Pragma Syntax
+-----------------+----------------------------------+-------------------------------------+
| Type            | Options                          | Location                            |
+-----------------+----------------------------------+-------------------------------------+
| PIPELINE        | ii=1                             | top.cpp:89 in top_kernel            |
| ARRAY_PARTITION | variable=line_buf complete dim=1 | top.cpp:102 in top_kernel, line_buf |
| ARRAY_PARTITION | variable=win complete dim=0      | top.cpp:106 in top_kernel, win      |
| PIPELINE        | ii=1                             | top.cpp:112 in top_kernel           |
| PIPELINE        | ii=1                             | top.cpp:164 in top_kernel           |
+-----------------+----------------------------------+-------------------------------------+


