{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.752382",
   "Default View_TopLeft":"1922,1058",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port ddr -pg 1 -lvl 11 -x 4490 -y 1890 -defaultsOSRD
preplace port fixed_io -pg 1 -lvl 11 -x 4490 -y 1910 -defaultsOSRD
preplace port iic_main -pg 1 -lvl 11 -x 4490 -y 2690 -defaultsOSRD
preplace port port-id_spi0_clk_i -pg 1 -lvl 0 -x 0 -y 2870 -defaultsOSRD
preplace port port-id_spi0_clk_o -pg 1 -lvl 11 -x 4490 -y 1970 -defaultsOSRD
preplace port port-id_spi0_sdo_i -pg 1 -lvl 0 -x 0 -y 2850 -defaultsOSRD
preplace port port-id_spi0_sdo_o -pg 1 -lvl 11 -x 4490 -y 2010 -defaultsOSRD
preplace port port-id_spi0_sdi_i -pg 1 -lvl 0 -x 0 -y 2830 -defaultsOSRD
preplace port port-id_spi0_csn_i -pg 1 -lvl 0 -x 0 -y 2910 -defaultsOSRD
preplace port port-id_spi0_csn_0_o -pg 1 -lvl 11 -x 4490 -y 2070 -defaultsOSRD
preplace port port-id_spi0_csn_1_o -pg 1 -lvl 11 -x 4490 -y 2090 -defaultsOSRD
preplace port port-id_spi0_csn_2_o -pg 1 -lvl 11 -x 4490 -y 2110 -defaultsOSRD
preplace port port-id_spi1_csn_0_o -pg 1 -lvl 11 -x 4490 -y 2270 -defaultsOSRD
preplace port port-id_spi1_csn_1_o -pg 1 -lvl 11 -x 4490 -y 2290 -defaultsOSRD
preplace port port-id_spi1_csn_2_o -pg 1 -lvl 11 -x 4490 -y 2310 -defaultsOSRD
preplace port port-id_spi1_csn_i -pg 1 -lvl 0 -x 0 -y 2790 -defaultsOSRD
preplace port port-id_spi1_sdi_i -pg 1 -lvl 0 -x 0 -y 2810 -defaultsOSRD
preplace port port-id_spi1_sdo_o -pg 1 -lvl 11 -x 4490 -y 2210 -defaultsOSRD
preplace port port-id_spi1_sdo_i -pg 1 -lvl 0 -x 0 -y 2890 -defaultsOSRD
preplace port port-id_spi1_clk_i -pg 1 -lvl 0 -x 0 -y 2770 -defaultsOSRD
preplace port port-id_spi1_clk_o -pg 1 -lvl 11 -x 4490 -y 2170 -defaultsOSRD
preplace port port-id_tx_clk_out_p -pg 1 -lvl 11 -x 4490 -y 1020 -defaultsOSRD
preplace port port-id_tx_clk_out_n -pg 1 -lvl 11 -x 4490 -y 1040 -defaultsOSRD
preplace port port-id_tx_frame_out_p -pg 1 -lvl 11 -x 4490 -y 1060 -defaultsOSRD
preplace port port-id_tx_frame_out_n -pg 1 -lvl 11 -x 4490 -y 1080 -defaultsOSRD
preplace port port-id_enable -pg 1 -lvl 11 -x 4490 -y 620 -defaultsOSRD
preplace port port-id_txnrx -pg 1 -lvl 11 -x 4490 -y 1140 -defaultsOSRD
preplace port port-id_spdif -pg 1 -lvl 11 -x 4490 -y 3000 -defaultsOSRD
preplace port port-id_tdd_sync_i -pg 1 -lvl 0 -x 0 -y 2940 -defaultsOSRD
preplace port port-id_tdd_sync_o -pg 1 -lvl 11 -x 4490 -y 2820 -defaultsOSRD
preplace port port-id_rx_clk_in_p -pg 1 -lvl 0 -x 0 -y 1080 -defaultsOSRD
preplace port port-id_rx_clk_in_n -pg 1 -lvl 0 -x 0 -y 1100 -defaultsOSRD
preplace port port-id_rx_frame_in_p -pg 1 -lvl 0 -x 0 -y 1120 -defaultsOSRD
preplace port port-id_rx_frame_in_n -pg 1 -lvl 0 -x 0 -y 1140 -defaultsOSRD
preplace port port-id_up_enable -pg 1 -lvl 0 -x 0 -y 1360 -defaultsOSRD
preplace port port-id_up_txnrx -pg 1 -lvl 0 -x 0 -y 1380 -defaultsOSRD
preplace port port-id_tdd_sync_t -pg 1 -lvl 11 -x 4490 -y 2330 -defaultsOSRD
preplace port port-id_sys_clk_n -pg 1 -lvl 0 -x 0 -y 510 -defaultsOSRD
preplace port port-id_sys_clk_p -pg 1 -lvl 0 -x 0 -y 530 -defaultsOSRD
preplace portBus gpio_i -pg 1 -lvl 0 -x 0 -y 2750 -defaultsOSRD
preplace portBus gpio_o -pg 1 -lvl 11 -x 4490 -y 1850 -defaultsOSRD
preplace portBus gpio_t -pg 1 -lvl 11 -x 4490 -y 1870 -defaultsOSRD
preplace portBus tx_data_out_p -pg 1 -lvl 11 -x 4490 -y 1100 -defaultsOSRD
preplace portBus tx_data_out_n -pg 1 -lvl 11 -x 4490 -y 1120 -defaultsOSRD
preplace portBus rx_data_in_p -pg 1 -lvl 0 -x 0 -y 1160 -defaultsOSRD
preplace portBus rx_data_in_n -pg 1 -lvl 0 -x 0 -y 1180 -defaultsOSRD
preplace inst sys_ps7 -pg 1 -lvl 9 -x 3700 -y 2170 -defaultsOSRD
preplace inst axi_ad9361 -pg 1 -lvl 7 -x 2640 -y 1300 -defaultsOSRD
preplace inst axi_cpu_interconnect -pg 1 -lvl 6 -x 2100 -y 2530 -defaultsOSRD
preplace inst util_ad9361_divclk_reset -pg 1 -lvl 4 -x 1010 -y 1260 -defaultsOSRD
preplace inst axi_iic_main -pg 1 -lvl 9 -x 3700 -y 2710 -defaultsOSRD
preplace inst sys_rstgem -pg 1 -lvl 3 -x 650 -y 2200 -defaultsOSRD
preplace inst util_ad9361_divclk -pg 1 -lvl 3 -x 650 -y 680 -defaultsOSRD
preplace inst sys_concat_intc -pg 1 -lvl 8 -x 3250 -y 830 -defaultsOSRD
preplace inst GND_1 -pg 1 -lvl 7 -x 2640 -y 810 -defaultsOSRD
preplace inst sys_200m_rstgen -pg 1 -lvl 10 -x 4280 -y 2510 -defaultsOSRD
preplace inst util_ad9361_tdd_sync -pg 1 -lvl 10 -x 4280 -y 2910 -defaultsOSRD
preplace inst axi_sysid_0 -pg 1 -lvl 7 -x 2640 -y 2480 -defaultsOSRD
preplace inst rom_sys_0 -pg 1 -lvl 6 -x 2100 -y 2200 -defaultsOSRD
preplace inst util_ad9361_dac_upack -pg 1 -lvl 8 -x 3250 -y 1830 -defaultsOSRD
preplace inst util_ad9361_divclk_sel_concat -pg 1 -lvl 1 -x 120 -y 680 -defaultsOSRD
preplace inst util_ad9361_divclk_sel -pg 1 -lvl 2 -x 350 -y 680 -defaultsOSRD
preplace inst axi_ad9361_adc_dma -pg 1 -lvl 7 -x 2640 -y 2050 -defaultsOSRD
preplace inst axi_ad9361_dac_dma -pg 1 -lvl 7 -x 2640 -y 2260 -defaultsOSRD
preplace inst axi_spdif_tx_core -pg 1 -lvl 8 -x 3250 -y 2460 -defaultsOSRD
preplace inst util_ad9361_adc_fifo -pg 1 -lvl 5 -x 1500 -y 280 -defaultsOSRD
preplace inst util_ad9361_adc_pack -pg 1 -lvl 6 -x 2100 -y 180 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 2 -x 350 -y 510 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 9 -x 3700 -y 510 -defaultsOSRD
preplace inst axi_ad9361_dac_fifo -pg 1 -lvl 6 -x 2100 -y 1480 -defaultsOSRD
preplace inst ila_2 -pg 1 -lvl 7 -x 2640 -y 470 -defaultsOSRD
preplace inst adc_fifo_ila -pg 1 -lvl 6 -x 2100 -y 450 -defaultsOSRD
preplace inst dac_ila_fifo -pg 1 -lvl 8 -x 3250 -y 490 -defaultsOSRD
preplace inst axi_hp2_interconnect -pg 1 -lvl 8 -x 3250 -y 2140 -defaultsOSRD
preplace inst axi_hp1_interconnect -pg 1 -lvl 8 -x 3250 -y 2280 -defaultsOSRD
preplace netloc GND_1_dout 1 7 1 3050 680n
preplace netloc Net 1 3 5 830 620 1200 540 1750 1940 2450 1820 3010J
preplace netloc SPI0_MISO_I_0_1 1 0 10 NJ 2830 NJ 2830 NJ 2830 NJ 2830 NJ 2830 NJ 2830 NJ 2830 NJ 2830 NJ 2830 4040
preplace netloc SPI0_MOSI_I_0_1 1 0 10 NJ 2850 NJ 2850 NJ 2850 NJ 2850 NJ 2850 NJ 2850 NJ 2850 NJ 2850 NJ 2850 4050
preplace netloc SPI0_SCLK_I_0_1 1 0 10 NJ 2870 NJ 2870 NJ 2870 NJ 2870 NJ 2870 NJ 2870 2280J 2860 NJ 2860 NJ 2860 4070
preplace netloc SPI0_SS_I_0_1 1 0 10 NJ 2910 NJ 2910 NJ 2910 NJ 2910 NJ 2910 NJ 2910 2440J 2880 NJ 2880 NJ 2880 4060
preplace netloc SPI1_MISO_I_0_1 1 0 10 NJ 2810 NJ 2810 NJ 2810 NJ 2810 NJ 2810 NJ 2810 NJ 2810 NJ 2810 3390J 2820 3990
preplace netloc SPI1_MOSI_I_0_1 1 0 10 NJ 2890 NJ 2890 NJ 2890 NJ 2890 NJ 2890 NJ 2890 2370J 2870 NJ 2870 NJ 2870 4030
preplace netloc adc_fifo_ila_rd_data_0 1 6 1 N 450
preplace netloc adc_fifo_ila_rd_data_1 1 6 1 N 470
preplace netloc adc_fifo_ila_rd_data_2 1 6 1 N 490
preplace netloc adc_fifo_ila_rd_data_3 1 6 1 N 510
preplace netloc axi_ad9361_0_adc_data_i0 1 4 4 1330 500 1650 650 NJ 650 2830
preplace netloc axi_ad9361_0_adc_data_i1 1 4 4 1350 520 1670 670 NJ 670 2860
preplace netloc axi_ad9361_0_adc_data_q0 1 4 4 1310 570 1810 660 NJ 660 2840
preplace netloc axi_ad9361_0_adc_data_q1 1 4 4 1340 580 1680 680 NJ 680 2910
preplace netloc axi_ad9361_0_adc_enable_i0 1 4 4 1240 600 NJ 600 2260J 590 2870
preplace netloc axi_ad9361_0_adc_enable_i1 1 4 4 1300 590 NJ 590 2250J 600 2930
preplace netloc axi_ad9361_0_adc_enable_q0 1 4 4 1250 630 NJ 630 NJ 630 2850
preplace netloc axi_ad9361_0_adc_enable_q1 1 4 4 1320 610 NJ 610 NJ 610 2940
preplace netloc axi_ad9361_0_adc_r1_mode 1 0 8 20 600 NJ 600 NJ 600 NJ 600 1190J 650 1640J 700 2250J 740 2900
preplace netloc axi_ad9361_0_adc_valid_i0 1 4 4 1230 1190 1770J 1170 2290J 870 2810
preplace netloc axi_ad9361_0_adc_valid_i1 1 4 4 1260 1200 1790J 1180 2320J 880 2820
preplace netloc axi_ad9361_0_adc_valid_q0 1 4 4 1270 620 NJ 620 NJ 620 2880
preplace netloc axi_ad9361_0_adc_valid_q1 1 4 4 1290 640 NJ 640 NJ 640 2920
preplace netloc axi_ad9361_0_dac_enable_i0 1 5 3 1950 1220 2350J 1730 2880
preplace netloc axi_ad9361_0_dac_enable_i1 1 5 3 1920 1770 NJ 1770 2840
preplace netloc axi_ad9361_0_dac_enable_q0 1 5 3 1900 1750 NJ 1750 2860
preplace netloc axi_ad9361_0_dac_enable_q1 1 5 3 1940 1790 NJ 1790 2820
preplace netloc axi_ad9361_0_dac_r1_mode 1 0 8 20 750 NJ 750 NJ 750 NJ 750 NJ 750 NJ 750 NJ 750 2890
preplace netloc axi_ad9361_0_dac_valid_i0 1 5 3 1890 1740 NJ 1740 2870
preplace netloc axi_ad9361_0_dac_valid_i1 1 5 3 1930 1780 NJ 1780 2830
preplace netloc axi_ad9361_0_dac_valid_q0 1 5 3 1910 1760 NJ 1760 2850
preplace netloc axi_ad9361_0_dac_valid_q1 1 5 3 1950 1800 NJ 1800 2810
preplace netloc axi_ad9361_0_enable 1 7 4 3010J 620 NJ 620 NJ 620 NJ
preplace netloc axi_ad9361_0_l_clk 1 2 6 480 610 NJ 610 1180 550 1780 1190 2390 1720 2970
preplace netloc axi_ad9361_0_rst 1 4 4 1280 560 1800 690 NJ 690 2980
preplace netloc axi_ad9361_0_tdd_sync_cntr 1 7 4 NJ 1120 NJ 1120 4100 2330 NJ
preplace netloc axi_ad9361_0_tx_clk_out_n 1 7 4 3100J 1060 NJ 1060 NJ 1060 4460J
preplace netloc axi_ad9361_0_tx_clk_out_p 1 7 4 2950J 1050 NJ 1050 NJ 1050 4450J
preplace netloc axi_ad9361_0_tx_data_out_n 1 7 4 3020J 1100 NJ 1100 NJ 1100 4460J
preplace netloc axi_ad9361_0_tx_data_out_p 1 7 4 3040J 1090 NJ 1090 NJ 1090 4470J
preplace netloc axi_ad9361_0_tx_frame_out_n 1 7 4 3070J 1080 NJ 1080 NJ 1080 NJ
preplace netloc axi_ad9361_0_tx_frame_out_p 1 7 4 3090J 1070 NJ 1070 NJ 1070 4470J
preplace netloc axi_ad9361_0_txnrx 1 7 4 3000J 1110 NJ 1110 NJ 1110 4450J
preplace netloc axi_ad9361_adc_dma_irq 1 7 1 3030 940n
preplace netloc axi_ad9361_dac_dma_irq 1 7 1 3050 920n
preplace netloc axi_iic_0_iic2intc_irpt 1 7 3 3110 1040 NJ 1040 4020
preplace netloc axi_spdif_tx_0_spdif_tx_o 1 8 3 3430J 3000 NJ 3000 NJ
preplace netloc axi_sysid_0_rom_addr 1 5 3 1950 2270 2340J 2370 2810
preplace netloc clk_in1_n_0_1 1 0 2 NJ 510 NJ
preplace netloc clk_in1_p_0_1 1 0 2 NJ 530 NJ
preplace netloc clk_wiz_1_clk_out1 1 2 7 NJ 510 NJ 510 NJ 510 1680 20 2450 370 3010 360 3390J
preplace netloc gpio_i_1 1 0 10 NJ 2750 NJ 2750 NJ 2750 NJ 2750 NJ 2750 NJ 2750 NJ 2750 NJ 2750 3450J 2790 4010
preplace netloc microblaze_0_Clk 1 2 8 480 2100 NJ 2100 NJ 2100 1800 2280 2440 2380 3090 2580 3450 2630 4090
preplace netloc rx_clk_in_n_0_1 1 0 7 NJ 1100 NJ 1100 NJ 1100 NJ 1100 NJ 1100 NJ 1100 2470J
preplace netloc rx_clk_in_p_0_1 1 0 7 NJ 1080 NJ 1080 NJ 1080 NJ 1080 NJ 1080 NJ 1080 2470J
preplace netloc rx_data_in_n_0_1 1 0 7 NJ 1180 NJ 1180 NJ 1180 840J 1160 NJ 1160 NJ 1160 2420J
preplace netloc rx_data_in_p_0_1 1 0 7 NJ 1160 NJ 1160 NJ 1160 820J 1150 NJ 1150 NJ 1150 2430J
preplace netloc rx_frame_in_n_0_1 1 0 7 NJ 1140 NJ 1140 NJ 1140 NJ 1140 NJ 1140 NJ 1140 2440J
preplace netloc rx_frame_in_p_0_1 1 0 7 NJ 1120 NJ 1120 NJ 1120 NJ 1120 NJ 1120 NJ 1120 2440J
preplace netloc spi1_clk_i_1 1 0 10 NJ 2770 NJ 2770 NJ 2770 NJ 2770 NJ 2770 NJ 2770 NJ 2770 NJ 2770 3440J 2800 4000
preplace netloc spi1_csn_i 1 0 10 NJ 2790 NJ 2790 NJ 2790 NJ 2790 NJ 2790 NJ 2790 NJ 2790 NJ 2790 3400J 2810 3980
preplace netloc sync_in_0_1 1 0 10 NJ 2940 NJ 2940 NJ 2940 NJ 2940 NJ 2940 NJ 2940 NJ 2940 NJ 2940 NJ 2940 NJ
preplace netloc sys_ps7_FCLK_CLK1 1 6 4 2470 2620 NJ 2620 NJ 2620 4080
preplace netloc sys_ps7_FCLK_RESET0_N 1 2 8 480 2300 NJ 2300 NJ 2300 NJ 2300 2290J 2600 NJ 2600 NJ 2600 3950
preplace netloc sys_ps7_FCLK_RESET1_N 1 9 1 N 2490
preplace netloc sys_ps7_GPIO_O 1 9 2 NJ 1850 NJ
preplace netloc sys_ps7_GPIO_T 1 9 2 NJ 1870 NJ
preplace netloc sys_ps7_SPI0_MOSI_O 1 9 2 NJ 2010 NJ
preplace netloc sys_ps7_SPI0_SCLK_O 1 9 2 NJ 1970 NJ
preplace netloc sys_ps7_SPI0_SS1_O 1 9 2 NJ 2090 NJ
preplace netloc sys_ps7_SPI0_SS2_O 1 9 2 NJ 2110 NJ
preplace netloc sys_ps7_SPI0_SS_O 1 9 2 NJ 2070 NJ
preplace netloc sys_ps7_SPI1_MOSI_O 1 9 2 NJ 2210 NJ
preplace netloc sys_ps7_SPI1_SCLK_O 1 9 2 NJ 2170 NJ
preplace netloc sys_ps7_SPI1_SS1_O 1 9 2 NJ 2290 NJ
preplace netloc sys_ps7_SPI1_SS2_O 1 9 2 NJ 2310 NJ
preplace netloc sys_ps7_SPI1_SS_O 1 9 2 NJ 2270 NJ
preplace netloc sys_rstgem_interconnect_aresetn 1 3 1 830 1240n
preplace netloc sys_rstgem_peripheral_aresetn 1 3 7 NJ 2240 NJ 2240 1650 2290 2430 2590 3100 2700 3410 2900 NJ
preplace netloc sysid_rom_0_rom_data 1 6 1 2320 2200n
preplace netloc up_enable_0_1 1 0 7 NJ 1360 NJ 1360 NJ 1360 NJ 1360 NJ 1360 1810J 1200 2400J
preplace netloc up_txnrx_0_1 1 0 7 NJ 1380 NJ 1380 NJ 1380 NJ 1380 NJ 1380 1820J 1210 2380J
preplace netloc util_a9361_tdd_sync_sync_out 1 6 5 2460 2890 NJ 2890 NJ 2890 4110J 2820 4460
preplace netloc util_ad9361_adc_fifo_din_ovf 1 5 2 1690J 580 2450
preplace netloc util_ad9361_adc_fifo_dout_valid_0 1 5 1 N 200
preplace netloc util_ad9361_adc_pack_fifo_wr_overflow 1 4 3 1360 530 1660J 10 2250
preplace netloc util_ad9361_dac_fifo_din_enable_0 1 6 2 2340 1840 3060J
preplace netloc util_ad9361_dac_fifo_din_enable_1 1 6 2 2320 1850 3110J
preplace netloc util_ad9361_dac_fifo_din_enable_2 1 6 2 2290 1860 NJ
preplace netloc util_ad9361_dac_fifo_din_enable_3 1 6 2 2270 1870 2970J
preplace netloc util_ad9361_dac_fifo_din_valid_0 1 6 2 2300 1880 2910J
preplace netloc util_ad9361_dac_fifo_dout_data_0 1 6 2 2260 700 2950J
preplace netloc util_ad9361_dac_fifo_dout_data_1 1 6 2 2280 710 2960J
preplace netloc util_ad9361_dac_fifo_dout_data_2 1 6 2 2310 720 2990J
preplace netloc util_ad9361_dac_fifo_dout_data_3 1 6 2 2330 730 3000J
preplace netloc util_ad9361_dac_fifo_dout_unf 1 6 1 2370 1410n
preplace netloc util_ad9361_divclk_peripheral_aresetn 1 4 2 1210 1180 1640
preplace netloc util_ad9361_divclk_peripheral_reset 1 4 4 1220J 1170 1760 1830 NJ 1830 3040J
preplace netloc util_ad9361_divclk_sel_concat_dout 1 1 1 NJ 680
preplace netloc util_da9361_dac_upack_fifo_rd_data_0 1 5 4 1870 1810 NJ 1810 2990J 1700 3400
preplace netloc util_da9361_dac_upack_fifo_rd_data_1 1 5 4 1840 1910 NJ 1910 2830J 1980 3420
preplace netloc util_da9361_dac_upack_fifo_rd_data_2 1 5 4 1850 1920 NJ 1920 2820J 1990 3410
preplace netloc util_da9361_dac_upack_fifo_rd_data_3 1 5 4 1860 1930 NJ 1930 2810J 2000 3400
preplace netloc util_da9361_dac_upack_fifo_rd_underflow 1 5 4 1880 1890 NJ 1890 2870J 1960 3390
preplace netloc util_da9361_dac_upack_fifo_rd_valid 1 5 4 1830 1900 NJ 1900 2850J 1970 3430
preplace netloc util_reduced_logic_0_Res 1 2 1 480 680n
preplace netloc util_wfifo_0_dout_data_0 1 5 1 N 220
preplace netloc util_wfifo_0_dout_data_1 1 5 1 1710 240n
preplace netloc util_wfifo_0_dout_data_2 1 5 1 1730 260n
preplace netloc util_wfifo_0_dout_data_3 1 5 1 1740 280n
preplace netloc util_wfifo_0_dout_enable_0 1 5 1 1640 120n
preplace netloc util_wfifo_0_dout_enable_1 1 5 1 1650 140n
preplace netloc util_wfifo_0_dout_enable_2 1 5 1 1700 160n
preplace netloc util_wfifo_0_dout_enable_3 1 5 1 1720 180n
preplace netloc wr_rd_0_rd_data_0 1 8 1 N 490
preplace netloc wr_rd_0_rd_data_1 1 8 1 N 510
preplace netloc wr_rd_0_rd_data_2 1 8 1 N 530
preplace netloc wr_rd_0_rd_data_3 1 8 1 N 550
preplace netloc xlconcat_0_dout 1 8 1 3440 830n
preplace netloc S00_AXI_1 1 5 5 1950 2310 2270J 2610 NJ 2610 NJ 2610 3970
preplace netloc axi_ad9361_adc_dma_m_dest_axi 1 7 1 2830 2040n
preplace netloc axi_ad9361_dac_dma_m_axis 1 7 1 3070 1760n
preplace netloc axi_ad9361_dac_dma_m_src_axi 1 7 1 3080 2120n
preplace netloc axi_hp1_interconnect_M00_AXI 1 8 1 3420 2130n
preplace netloc axi_hp2_interconnect_M00_AXI 1 8 1 3430 2140n
preplace netloc axi_iic_0_IIC 1 9 2 NJ 2690 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 6 1 2360 1070n
preplace netloc axi_interconnect_0_M01_AXI 1 6 1 2260 1990n
preplace netloc axi_interconnect_0_M02_AXI 1 6 1 2400 2210n
preplace netloc axi_interconnect_0_M03_AXI 1 6 3 2250 2690 NJ 2690 NJ
preplace netloc axi_interconnect_0_M04_AXI 1 6 1 2420 2440n
preplace netloc axi_interconnect_0_M05_AXI 1 6 2 N 2580 2950J
preplace netloc axi_spdif_tx_0_dma_req 1 8 1 3400 2110n
preplace netloc sys_ps7_DDR 1 9 2 NJ 1890 NJ
preplace netloc sys_ps7_DMA0_ACK 1 7 3 3110 2590 NJ 2590 3960
preplace netloc sys_ps7_FIXED_IO 1 9 2 NJ 1910 NJ
preplace netloc util_cpack2_0_packed_fifo_wr 1 6 1 2410 170n
levelinfo -pg 1 0 120 350 650 1010 1500 2100 2640 3250 3700 4280 4490
pagesize -pg 1 -db -bbox -sgen -160 0 4660 3020
"
}
{
   "da_axi4_cnt":"7",
   "da_board_cnt":"1",
   "da_mb_cnt":"2"
}
