

================================================================
== Vivado HLS Report for 'calculateLayer4'
================================================================
* Date:           Sat Jan  1 19:10:55 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hlsed_neurons
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.514|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1562201|  1569601|  1562201|  1569601|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+-----+-----+-----+-----+---------+
        |                                  |                       |  Latency  |  Interval | Pipeline|
        |             Instance             |         Module        | min | max | min | max |   Type  |
        +----------------------------------+-----------------------+-----+-----+-----+-----+---------+
        |grp_generic_tanh_double_s_fu_208  |generic_tanh_double_s  |    1|   75|    1|   75|   none  |
        +----------------------------------+-----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |                     |      Latency      |   Iteration   |  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |- Loop 1             |  1562200|  1569600| 15622 ~ 15696 |          -|          -|   100|    no    |
        | + Loop 1.1          |    15600|    15600|            312|          -|          -|    50|    no    |
        |  ++ Loop 1.1.1      |      310|      310|             62|          -|          -|     5|    no    |
        |   +++ Loop 1.1.1.1  |       60|       60|             12|          -|          -|     5|    no    |
        +---------------------+---------+---------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    237|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       15|     34|    8639|  11092|    -|
|Memory           |      128|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    287|    -|
|Register         |        -|      -|     484|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      143|     34|    9123|  11616|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       51|     15|       8|     21|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+---------------------------------------+---------+-------+------+-------+-----+
    |                  Instance                 |                 Module                | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +-------------------------------------------+---------------------------------------+---------+-------+------+-------+-----+
    |grp_generic_tanh_double_s_fu_208           |generic_tanh_double_s                  |       15|     19|  7971|  10323|    0|
    |nerons_dmul_64ns_64ns_64_6_max_dsp_1_U38   |nerons_dmul_64ns_64ns_64_6_max_dsp_1   |        0|     11|   317|    578|    0|
    |nerons_dptohp_64ns_16_2_1_U42              |nerons_dptohp_64ns_16_2_1              |        0|      0|    96|     30|    0|
    |nerons_hadd_16ns_16ns_16_5_full_dsp_1_U39  |nerons_hadd_16ns_16ns_16_5_full_dsp_1  |        0|      2|   109|    116|    0|
    |nerons_hmul_16ns_16ns_16_4_max_dsp_1_U40   |nerons_hmul_16ns_16ns_16_4_max_dsp_1   |        0|      2|    91|     36|    0|
    |nerons_hptodp_16ns_64_2_1_U41              |nerons_hptodp_16ns_64_2_1              |        0|      0|    55|      9|    0|
    +-------------------------------------------+---------------------------------------+---------+-------+------+-------+-----+
    |Total                                      |                                       |       15|     34|  8639|  11092|    0|
    +-------------------------------------------+---------------------------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------------+------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |        Memory        |               Module               | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +----------------------+------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Layer3_Weights_CPU_U  |calculateLayer4_Layer3_Weights_CPU  |      128|  0|   0|    0|  125100|   16|     1|      2001600|
    +----------------------+------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total                 |                                    |      128|  0|   0|    0|  125100|   16|     1|      2001600|
    +----------------------+------------------------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln42_fu_247_p2    |     +    |      0|  0|  24|          17|          11|
    |add_ln44_fu_270_p2    |     +    |      0|  0|  13|          11|           5|
    |add_ln47_1_fu_292_p2  |     +    |      0|  0|  24|          17|          17|
    |add_ln47_3_fu_357_p2  |     +    |      0|  0|  24|          17|          17|
    |add_ln47_4_fu_348_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln47_5_fu_371_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln47_6_fu_362_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln47_fu_322_p2    |     +    |      0|  0|  15|           5|           5|
    |i_fu_259_p2           |     +    |      0|  0|  15|           7|           1|
    |j_fu_282_p2           |     +    |      0|  0|  15|           6|           1|
    |k_fu_308_p2           |     +    |      0|  0|  12|           3|           1|
    |m_fu_338_p2           |     +    |      0|  0|  12|           3|           1|
    |icmp_ln42_fu_253_p2   |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln44_fu_276_p2   |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln45_fu_302_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln46_fu_332_p2   |   icmp   |      0|  0|   9|           3|           3|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 237|         126|          97|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |Layer3_Weights_CPU_address0  |   15|          3|   17|         51|
    |ap_NS_fsm                    |  161|         36|    1|         36|
    |grp_fu_219_p0                |   15|          3|   64|        192|
    |grp_fu_219_p1                |   15|          3|   64|        192|
    |i_0_reg_105                  |    9|          2|    7|         14|
    |j_0_reg_139                  |    9|          2|    6|         12|
    |k_0_reg_174                  |    9|          2|    3|          6|
    |m_0_reg_197                  |    9|          2|    3|          6|
    |phi_mul1_reg_117             |    9|          2|   17|         34|
    |phi_mul_reg_150              |    9|          2|   11|         22|
    |somme_0_reg_129              |    9|          2|   16|         32|
    |somme_1_reg_162              |    9|          2|   16|         32|
    |somme_2_reg_185              |    9|          2|   16|         32|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  287|         63|  241|        661|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |Layer3_Neurons_CPU_l_reg_478                   |  16|   0|   16|          0|
    |Layer3_Weights_CPU_l_reg_473                   |  16|   0|   16|          0|
    |add_ln42_reg_390                               |  17|   0|   17|          0|
    |add_ln44_reg_413                               |  11|   0|   11|          0|
    |add_ln47_1_reg_426                             |  17|   0|   17|          0|
    |add_ln47_3_reg_453                             |  17|   0|   17|          0|
    |add_ln47_5_reg_458                             |  11|   0|   11|          0|
    |add_ln47_reg_439                               |   5|   0|    5|          0|
    |ap_CS_fsm                                      |  35|   0|   35|          0|
    |grp_generic_tanh_double_s_fu_208_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_105                                    |   7|   0|    7|          0|
    |i_reg_398                                      |   7|   0|    7|          0|
    |j_0_reg_139                                    |   6|   0|    6|          0|
    |j_reg_421                                      |   6|   0|    6|          0|
    |k_0_reg_174                                    |   3|   0|    3|          0|
    |k_reg_434                                      |   3|   0|    3|          0|
    |m_0_reg_197                                    |   3|   0|    3|          0|
    |m_reg_448                                      |   3|   0|    3|          0|
    |phi_mul1_reg_117                               |  17|   0|   17|          0|
    |phi_mul_reg_150                                |  11|   0|   11|          0|
    |reg_241                                        |  64|   0|   64|          0|
    |somme_0_reg_129                                |  16|   0|   16|          0|
    |somme_1_reg_162                                |  16|   0|   16|          0|
    |somme_2_reg_185                                |  16|   0|   16|          0|
    |tmp_6_reg_503                                  |  16|   0|   16|          0|
    |tmp_7_reg_483                                  |  16|   0|   16|          0|
    |tmp_i_reg_498                                  |  64|   0|   64|          0|
    |tmp_reg_493                                    |  64|   0|   64|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 484|   0|  484|          0|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |   calculateLayer4  | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |   calculateLayer4  | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |   calculateLayer4  | return value |
|ap_done                      | out |    1| ap_ctrl_hs |   calculateLayer4  | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |   calculateLayer4  | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |   calculateLayer4  | return value |
|Layer3_Neurons_CPU_address0  | out |   11|  ap_memory | Layer3_Neurons_CPU |     array    |
|Layer3_Neurons_CPU_ce0       | out |    1|  ap_memory | Layer3_Neurons_CPU |     array    |
|Layer3_Neurons_CPU_q0        |  in |   16|  ap_memory | Layer3_Neurons_CPU |     array    |
|Layer4_Neurons_CPU_address0  | out |    7|  ap_memory | Layer4_Neurons_CPU |     array    |
|Layer4_Neurons_CPU_ce0       | out |    1|  ap_memory | Layer4_Neurons_CPU |     array    |
|Layer4_Neurons_CPU_we0       | out |    1|  ap_memory | Layer4_Neurons_CPU |     array    |
|Layer4_Neurons_CPU_d0        | out |   16|  ap_memory | Layer4_Neurons_CPU |     array    |
+-----------------------------+-----+-----+------------+--------------------+--------------+

