graft uart16550_axi/verilog/
global-exclude *.py[cod]
