# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../display_subsystem_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../display_subsystem_test.srcs/sources_1/bd/design_1/ipshared/c923" --include "../../../../display_subsystem_test.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_lmb_bram_1/sim/design_1_lmb_bram_1.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1_clk_wiz.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w8_d2_A.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvi.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_ap_uint_10_s.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_int_s.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_unsigned_short_s.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvi_U0.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_start_for_tpgForeground_U0.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgForeground.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternBox.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerBoa.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u350.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y352.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerBoa_tpgCheckerBoardArray.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternColorBars.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHair.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHair_whiYuv_2.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHatch.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPBlackWhi.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorRam.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarArray.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_s.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_u.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_v.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_u.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_y.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternHorizontal.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternMask.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidBlack.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidBlue.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidBlue_bluYuv.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidGreen.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidGreen_grnYuv.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidRed.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidRed_redYuv.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidWhite.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanColo.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanColo_tpgTartanBarArray.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTemporalRa.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternVerticalHo.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternVerticalRa.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternZonePlate.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternZonePlate_tpgSinTableArray.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPRBS.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_CTRL_s_axi.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_6ns_8ns_16ns_17_1_1.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_6s_8ns_16ns_16_1_1.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_7s_8ns_16s_16_1_1.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_8ns_8ns_14ns_15_1_1.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_8s_8ns_16s_16_1_1.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_9ns_8ns_15ns_16_1_1.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16ns_16_1_1.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16s_16_1_1.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mul_mul_9ns_20s_28_1_1.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mul_mul_17s_16ns_32_1_1.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/sim/design_1_v_tpg_0_0.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/sim/design_1_v_axi4s_vid_out_0_0.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_xlslice_0_2/sim/design_1_xlslice_0_2.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../display_subsystem_test.ip_user_files/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" \
"../../../../display_subsystem_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
