

================================================================
== Vivado HLS Report for 'pop_stream_4_5_5_s'
================================================================
* Date:           Thu Sep 25 07:44:18 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        HCD_ENSTA_Test
* Solution:       sol_nothing
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns |   0 ns   |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     18|    -|
|Register         |        -|      -|       9|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       9|     20|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |INPUT_STREAM_TDATA_blk_n  |   9|          2|    1|          2|
    |ap_return                 |   9|          2|    8|         16|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  18|          4|    9|         18|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_return_preg  |  8|   0|    8|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  9|   0|    9|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+--------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | pop_stream<4, 5, 5> | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | pop_stream<4, 5, 5> | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | pop_stream<4, 5, 5> | return value |
|ap_done                   | out |    1| ap_ctrl_hs | pop_stream<4, 5, 5> | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | pop_stream<4, 5, 5> | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | pop_stream<4, 5, 5> | return value |
|ap_return                 | out |    8| ap_ctrl_hs | pop_stream<4, 5, 5> | return value |
|INPUT_STREAM_TDATA_blk_n  | out |    1| ap_ctrl_hs | pop_stream<4, 5, 5> | return value |
|INPUT_STREAM_TDATA        |  in |   32|    axis    |       e_data_V      |    pointer   |
|INPUT_STREAM_TVALID       |  in |    1|    axis    |       e_data_V      |    pointer   |
|INPUT_STREAM_TREADY       | out |    1|    axis    |       e_data_V      |    pointer   |
+--------------------------+-----+-----+------------+---------------------+--------------+

