// Seed: 911564473
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output supply1 id_2;
  inout wire id_1;
  wire id_10;
  if (!1) begin : LABEL_0
    wire id_11;
  end
  wire id_12;
  assign id_2 = -1;
  parameter id_13 = 1;
endmodule
macromodule module_1 (
    id_1
);
  inout logic [7:0] id_1;
  assign id_1[1] = id_1;
  union packed {
    logic id_2;
    logic id_3;
    logic id_4;
    logic id_5;
  } [-1 'b0 : -1] id_6;
  ;
  parameter id_7 = 1;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_3,
      id_6,
      id_4,
      id_2,
      id_2,
      id_3
  );
  wire id_8;
  logic [1 : -1] id_9;
  wire [1 'b0 : -1] id_10;
endmodule
