{"Minsoo Rhu": [1, ["Priority-based cache allocation in throughput processors", ["Dong Li", "Minsoo Rhu", "Daniel R. Johnson", "Mike OConnor", "Mattan Erez", "Doug Burger", "Donald S. Fussell", "Stephen W. Redder"], "https://doi.org/10.1109/HPCA.2015.7056024", "hpca", 2015]], "Jungrae Kim": [0.9997474253177643, ["Bamboo ECC: Strong, safe, and flexible codes for reliable computer memory", ["Jungrae Kim", "Michael B. Sullivan", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2015.7056025", "hpca", 2015]], "Jung Ho Ahn": [0.9047393798828125, ["NDA: Near-DRAM acceleration architecture leveraging commodity DRAM devices and standard memory modules", ["Amin Farmahini Farahani", "Jung Ho Ahn", "Katherine Morrow", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2015.7056040", "hpca", 2015], ["Alloy: Parallel-serial memory channel architecture for single-chip heterogeneous processor systems", ["Hao Wang", "Chang-Jae Park", "Gyungsu Byun", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2015.7056041", "hpca", 2015], ["CiDRA: A cache-inspired DRAM resilience architecture", ["Young Hoon Son", "Sukhan Lee", "Seongil O", "Sanghyuk Kwon", "Nam Sung Kim", "Jung Ho Ahn"], "https://doi.org/10.1109/HPCA.2015.7056058", "hpca", 2015]], "Nam Sung Kim": [0.9872660338878632, ["NDA: Near-DRAM acceleration architecture leveraging commodity DRAM devices and standard memory modules", ["Amin Farmahini Farahani", "Jung Ho Ahn", "Katherine Morrow", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2015.7056040", "hpca", 2015], ["Alloy: Parallel-serial memory channel architecture for single-chip heterogeneous processor systems", ["Hao Wang", "Chang-Jae Park", "Gyungsu Byun", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2015.7056041", "hpca", 2015], ["iPatch: Intelligent fault patching to improve energy efficiency", ["David J. Palframan", "Nam Sung Kim", "Mikko H. Lipasti"], "https://doi.org/10.1109/HPCA.2015.7056052", "hpca", 2015], ["CiDRA: A cache-inspired DRAM resilience architecture", ["Young Hoon Son", "Sukhan Lee", "Seongil O", "Sanghyuk Kwon", "Nam Sung Kim", "Jung Ho Ahn"], "https://doi.org/10.1109/HPCA.2015.7056058", "hpca", 2015]], "Chang-Jae Park": [0.7664846926927567, ["Alloy: Parallel-serial memory channel architecture for single-chip heterogeneous processor systems", ["Hao Wang", "Chang-Jae Park", "Gyungsu Byun", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2015.7056041", "hpca", 2015]], "Gyungsu Byun": [0.9992431253194809, ["Alloy: Parallel-serial memory channel architecture for single-chip heterogeneous processor systems", ["Hao Wang", "Chang-Jae Park", "Gyungsu Byun", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2015.7056041", "hpca", 2015]], "Jongmin Won": [0.9209865927696228, ["Overcoming far-end congestion in large-scale networks", ["Jongmin Won", "Gwangsun Kim", "John Kim", "Ted Jiang", "Mike Parker", "Steve Scott"], "https://doi.org/10.1109/HPCA.2015.7056051", "hpca", 2015]], "Gwangsun Kim": [0.9631670117378235, ["Overcoming far-end congestion in large-scale networks", ["Jongmin Won", "Gwangsun Kim", "John Kim", "Ted Jiang", "Mike Parker", "Steve Scott"], "https://doi.org/10.1109/HPCA.2015.7056051", "hpca", 2015]], "John Kim": [1, ["Overcoming far-end congestion in large-scale networks", ["Jongmin Won", "Gwangsun Kim", "John Kim", "Ted Jiang", "Mike Parker", "Steve Scott"], "https://doi.org/10.1109/HPCA.2015.7056051", "hpca", 2015]], "Dong-Wan Kim": [0.9057770371437073, ["Balancing reliability, cost, and performance tradeoffs with FreeFault", ["Dong-Wan Kim", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2015.7056053", "hpca", 2015]], "Soyeon Park": [0.9867839068174362, ["FTXen: Making hypervisor resilient to hardware faults on relaxed cores", ["Xinxin Jin", "Soyeon Park", "Tianwei Sheng", "Rishan Chen", "Zhiyong Shan", "Yuanyuan Zhou"], "https://doi.org/10.1109/HPCA.2015.7056054", "hpca", 2015]], "Donghyuk Lee": [0.9880757480859756, ["Adaptive-latency DRAM: Optimizing DRAM timing for the common-case", ["Donghyuk Lee", "Yoongu Kim", "Gennady Pekhimenko", "Samira Manabi Khan", "Vivek Seshadri", "Kevin Kai-Wei Chang", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2015.7056057", "hpca", 2015]], "Yoongu Kim": [0.9984750747680664, ["Adaptive-latency DRAM: Optimizing DRAM timing for the common-case", ["Donghyuk Lee", "Yoongu Kim", "Gennady Pekhimenko", "Samira Manabi Khan", "Vivek Seshadri", "Kevin Kai-Wei Chang", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2015.7056057", "hpca", 2015]], "Young Hoon Son": [0.9983035922050476, ["CiDRA: A cache-inspired DRAM resilience architecture", ["Young Hoon Son", "Sukhan Lee", "Seongil O", "Sanghyuk Kwon", "Nam Sung Kim", "Jung Ho Ahn"], "https://doi.org/10.1109/HPCA.2015.7056058", "hpca", 2015]], "Sukhan Lee": [0.89878349006176, ["CiDRA: A cache-inspired DRAM resilience architecture", ["Young Hoon Son", "Sukhan Lee", "Seongil O", "Sanghyuk Kwon", "Nam Sung Kim", "Jung Ho Ahn"], "https://doi.org/10.1109/HPCA.2015.7056058", "hpca", 2015]], "Sanghyuk Kwon": [0.9860439747571945, ["CiDRA: A cache-inspired DRAM resilience architecture", ["Young Hoon Son", "Sukhan Lee", "Seongil O", "Sanghyuk Kwon", "Nam Sung Kim", "Jung Ho Ahn"], "https://doi.org/10.1109/HPCA.2015.7056058", "hpca", 2015]]}