#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Mar 29 11:31:55 2022
# Process ID: 25452
# Current directory: /home/student
# Command line: vivado
# Log file: /home/student/vivado.log
# Journal file: /home/student/vivado.jou
#-----------------------------------------------------------
start_gui
create_project ALU /home/student/ALU -part xc7z020clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
file mkdir /home/student/ALU/ALU.srcs/sources_1/new
close [ open /home/student/ALU/ALU.srcs/sources_1/new/ALU.v w ]
add_files /home/student/ALU/ALU.srcs/sources_1/new/ALU.v
update_compile_order -fileset sources_1
close [ open /home/student/ALU/ALU.srcs/sources_1/new/MUX4.v w ]
add_files /home/student/ALU/ALU.srcs/sources_1/new/MUX4.v
update_compile_order -fileset sources_1
set_property top MUX4 [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: MUX4
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 7538.715 ; gain = 0.000 ; free physical = 10223 ; free virtual = 15255
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MUX4' [/home/student/ALU/ALU.srcs/sources_1/new/MUX4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX4' (1#1) [/home/student/ALU/ALU.srcs/sources_1/new/MUX4.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7603.375 ; gain = 64.660 ; free physical = 10260 ; free virtual = 15292
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7606.344 ; gain = 67.629 ; free physical = 10255 ; free virtual = 15287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7606.344 ; gain = 67.629 ; free physical = 10255 ; free virtual = 15287
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7606.344 ; gain = 0.000 ; free physical = 10248 ; free virtual = 15281
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7662.172 ; gain = 0.000 ; free physical = 10173 ; free virtual = 15205
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 7759.613 ; gain = 220.898 ; free physical = 10073 ; free virtual = 15112
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 7759.613 ; gain = 220.980 ; free physical = 10073 ; free virtual = 15112
close_design
close [ open /home/student/ALU/ALU.srcs/sources_1/new/DEMUX.v w ]
add_files /home/student/ALU/ALU.srcs/sources_1/new/DEMUX.v
update_compile_order -fileset sources_1
set_property top ALU [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: ALU
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 7879.410 ; gain = 0.000 ; free physical = 10091 ; free virtual = 15143
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/student/ALU/ALU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX4' [/home/student/ALU/ALU.srcs/sources_1/new/MUX4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX4' (1#1) [/home/student/ALU/ALU.srcs/sources_1/new/MUX4.v:23]
INFO: [Synth 8-6157] synthesizing module 'DEMUX' [/home/student/ALU/ALU.srcs/sources_1/new/DEMUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DEMUX' (2#1) [/home/student/ALU/ALU.srcs/sources_1/new/DEMUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (3#1) [/home/student/ALU/ALU.srcs/sources_1/new/ALU.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7879.410 ; gain = 0.000 ; free physical = 10132 ; free virtual = 15184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7879.410 ; gain = 0.000 ; free physical = 10132 ; free virtual = 15183
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7879.410 ; gain = 0.000 ; free physical = 10132 ; free virtual = 15183
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 7879.410 ; gain = 0.000 ; free physical = 10126 ; free virtual = 15178
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7963.234 ; gain = 0.000 ; free physical = 10066 ; free virtual = 15118
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 7998.934 ; gain = 119.523 ; free physical = 10043 ; free virtual = 15091
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 7998.934 ; gain = 119.523 ; free physical = 10043 ; free virtual = 15091
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8023.316 ; gain = 24.383 ; free physical = 9997 ; free virtual = 15036
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/student/ALU/ALU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX4' [/home/student/ALU/ALU.srcs/sources_1/new/MUX4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX4' (1#1) [/home/student/ALU/ALU.srcs/sources_1/new/MUX4.v:23]
INFO: [Synth 8-6157] synthesizing module 'DEMUX' [/home/student/ALU/ALU.srcs/sources_1/new/DEMUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DEMUX' (2#1) [/home/student/ALU/ALU.srcs/sources_1/new/DEMUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (3#1) [/home/student/ALU/ALU.srcs/sources_1/new/ALU.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 8054.316 ; gain = 55.383 ; free physical = 10045 ; free virtual = 15084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 8069.160 ; gain = 70.227 ; free physical = 10048 ; free virtual = 15087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 8069.160 ; gain = 70.227 ; free physical = 10048 ; free virtual = 15087
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8074.164 ; gain = 0.000 ; free physical = 10116 ; free virtual = 15162
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 8098.176 ; gain = 99.242 ; free physical = 10034 ; free virtual = 15081
file mkdir /home/student/ALU/ALU.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/student/ALU/ALU.srcs/sim_1/new/TB.v w ]
add_files -fileset sim_1 /home/student/ALU/ALU.srcs/sim_1/new/TB.v
update_compile_order -fileset sim_1
set_property top TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/student/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/student/ALU/ALU.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/ALU/ALU.srcs/sources_1/new/DEMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/ALU/ALU.srcs/sources_1/new/MUX4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/ALU/ALU.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/ALU/ALU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/student/ALU/ALU.sim/sim_1/behav/xsim'
xelab -wto 16ed0822294b4972a3e9965d4f2c5b23 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 16ed0822294b4972a3e9965d4f2c5b23 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'in3' [/home/student/ALU/ALU.srcs/sources_1/new/ALU.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'in2' [/home/student/ALU/ALU.srcs/sources_1/new/ALU.v:81]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX4
Compiling module xil_defaultlib.DEMUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/student/ALU/ALU.sim/sim_1/behav/xsim/xsim.dir/TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 29 12:38:13 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/student/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_behav -key {Behavioral:sim_1:Functional:TB} -tclbatch {TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8218.008 ; gain = 90.812 ; free physical = 9927 ; free virtual = 14978
close_sim
INFO: [Simtcl 6-16] Simulation closed
archive_project /home/student/Desktop/ALU.xpr.zip -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-25452-HP-ProOne-600-G1-AiO' for archiving project
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/student/ALU/ALU.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
