// Seed: 2690132351
module module_0 (
    input  tri1 id_0,
    input  wor  id_1,
    input  tri  id_2,
    output wand id_3
);
  assign id_3 = id_1;
  assign id_3.id_1 = 1;
  id_5(
      1
  );
  assign id_3 = 1'h0;
  wire id_6;
endmodule
module module_1 (
    input wor id_0,
    output logic id_1,
    output wor id_2,
    input supply1 id_3,
    output wire id_4,
    input tri1 id_5,
    input logic id_6,
    input uwire id_7,
    input supply1 id_8,
    input tri0 id_9,
    output wor id_10,
    input tri id_11,
    input supply1 id_12
);
  uwire id_14;
  assign id_14 = 1'b0;
  reg id_15, id_16;
  always id_1 <= 1;
  always if (id_3) id_16 <= id_6;
  module_0(
      id_9, id_5, id_0, id_10
  );
endmodule
