# Compile of ALU.vhd was successful.
# Compile of ALU_tb.vhd was successful.
# Compile of Memory.vhd failed with 18 errors.
# Compile of RAM.vhd was successful.
# Compile of Reg.vhd was successful.
# 5 compiles, 1 failed with 18 errors.
# Compile of ALU.vhd was successful.
# Compile of ALU_tb.vhd was successful.
# Compile of Memory.vhd failed with 21 errors.
# Compile of RAM.vhd was successful.
# Compile of Reg.vhd was successful.
# 5 compiles, 1 failed with 21 errors.
# Compile of ALU.vhd was successful.
# Compile of ALU_tb.vhd was successful.
# Compile of Memory.vhd failed with 18 errors.
# Compile of RAM.vhd was successful.
# Compile of Reg.vhd was successful.
# 5 compiles, 1 failed with 18 errors.
# Compile of ALU.vhd was successful.
# Compile of ALU_tb.vhd was successful.
# Compile of Memory.vhd failed with 1 errors.
# Compile of RAM.vhd was successful.
# Compile of Reg.vhd was successful.
# 5 compiles, 1 failed with 1 error.
# Compile of ALU.vhd was successful.
# Compile of ALU_tb.vhd was successful.
# Compile of Memory.vhd failed with 18 errors.
# Compile of RAM.vhd was successful.
# Compile of Reg.vhd was successful.
# 5 compiles, 1 failed with 18 errors.
# Compile of ALU.vhd was successful.
# Compile of ALU_tb.vhd was successful.
# Compile of Memory.vhd failed with 15 errors.
# Compile of RAM.vhd was successful.
# Compile of Reg.vhd was successful.
# 5 compiles, 1 failed with 15 errors.
# Compile of ALU.vhd was successful.
# Compile of ALU_tb.vhd was successful.
# Compile of Memory.vhd failed with 18 errors.
# Compile of RAM.vhd was successful.
# Compile of Reg.vhd was successful.
# 5 compiles, 1 failed with 18 errors.
# Compile of ALU.vhd was successful.
# Compile of ALU_tb.vhd was successful.
# Compile of Memory.vhd failed with 18 errors.
# Compile of RAM.vhd was successful.
# Compile of Reg.vhd was successful.
# 5 compiles, 1 failed with 18 errors.
# Compile of ALU.vhd was successful.
# Compile of ALU_tb.vhd was successful.
# Compile of Memory.vhd failed with 16 errors.
# Compile of RAM.vhd was successful.
# Compile of Reg.vhd was successful.
# 5 compiles, 1 failed with 16 errors.
# Compile of ALU.vhd was successful.
# Compile of ALU_tb.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of Reg.vhd was successful.
# 5 compiles, 0 failed with no errors.
# Compile of ALU.vhd was successful.
# Compile of ALU_tb.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of Reg.vhd was successful.
# 5 compiles, 0 failed with no errors.
# Compile of ALU.vhd was successful.
# Compile of ALU_tb.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of Reg.vhd was successful.
# 5 compiles, 0 failed with no errors.
# Compile of ALU.vhd was successful.
# Compile of ALU_tb.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of Reg.vhd was successful.
# 5 compiles, 0 failed with no errors.
# Compile of ALU.vhd was successful.
# Compile of ALU_tb.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of Reg.vhd was successful.
# Compile of Memory_tb.vhd was successful.
# 6 compiles, 0 failed with no errors.
# Compile of ALU.vhd was successful.
# Compile of ALU_tb.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of Reg.vhd was successful.
# Compile of Memory_tb.vhd was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.memory_tb
# vsim -gui work.memory_tb 
# Start time: 00:09:48 on Dec 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.memory_tb(test)
# Loading work.memory(bhv)
# Loading altera_mf.altera_mf_components
# Loading work.ram(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.reg(bhv)
add wave -position end  sim:/memory_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jditz  Hostname: DESKTOP-4B18S38  ProcessID: 24236
#           Attempting to use alternate WLF file "./wlftmdr4r9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmdr4r9
add wave -position end  sim:/memory_tb/baddr
add wave -position end  sim:/memory_tb/data_in
add wave -position end  sim:/memory_tb/mem_read
add wave -position end  sim:/memory_tb/mem_write
add wave -position end  sim:/memory_tb/data_out
add wave -position end  sim:/memory_tb/inport0_in
add wave -position end  sim:/memory_tb/inport0_en
add wave -position end  sim:/memory_tb/inport1_in
add wave -position end  sim:/memory_tb/inport1_en
add wave -position end  sim:/memory_tb/outport
add wave -position end  sim:/memory_tb/clk_period
run
add wave -position 7  sim:/memory_tb/DUT/ram_write
add wave -position 8  sim:/memory_tb/DUT/output_write
add wave -position 5  sim:/memory_tb/DUT/ram_out_temp
add wave -position 6  sim:/memory_tb/DUT/inport0_temp
add wave -position 7  sim:/memory_tb/DUT/inport1_temp
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# Compile of ALU.vhd was successful.
# Compile of ALU_tb.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of Reg.vhd was successful.
# Compile of Memory_tb.vhd was successful.
# 6 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.memory_tb(test)
# Loading work.memory(bhv)
# Loading work.ram(syn)
# Loading work.reg(bhv)
run
# Compile of ALU.vhd was successful.
# Compile of ALU_tb.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of Reg.vhd was successful.
# Compile of Memory_tb.vhd was successful.
# 6 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.memory_tb(test)
# Loading work.memory(bhv)
# Loading work.ram(syn)
# Loading work.reg(bhv)
run
quit -sim
# End time: 01:18:03 on Dec 04,2024, Elapsed time: 1:08:15
# Errors: 0, Warnings: 1
# Compile of ALU.vhd was successful.
# Compile of ALU_tb.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of Reg.vhd was successful.
# Compile of Memory_tb.vhd was successful.
# Compile of Datapath.vhd failed with 20 errors.
# 7 compiles, 1 failed with 20 errors.
# Compile of ALU.vhd was successful.
# Compile of ALU_tb.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of Reg.vhd was successful.
# Compile of Memory_tb.vhd was successful.
# Compile of Datapath.vhd was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.memory_tb
# vsim -gui work.memory_tb 
# Start time: 01:32:20 on Dec 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.memory_tb(test)
# Loading work.memory(bhv)
# Loading altera_mf.altera_mf_components
# Loading work.ram(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.reg(bhv)
add wave -position end  sim:/memory_tb/clk
add wave -position end  sim:/memory_tb/baddr
add wave -position end  sim:/memory_tb/data_in
add wave -position end  sim:/memory_tb/mem_read
add wave -position end  sim:/memory_tb/mem_write
add wave -position end  sim:/memory_tb/data_out
add wave -position end  sim:/memory_tb/inport0_in
add wave -position end  sim:/memory_tb/inport0_en
add wave -position end  sim:/memory_tb/inport1_in
add wave -position end  sim:/memory_tb/inport1_en
add wave -position end  sim:/memory_tb/outport
add wave -position end  sim:/memory_tb/clk_period
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jditz  Hostname: DESKTOP-4B18S38  ProcessID: 24236
#           Attempting to use alternate WLF file "./wlftjyrnfg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjyrnfg
run
# End time: 01:45:20 on Dec 04,2024, Elapsed time: 0:13:00
# Errors: 0, Warnings: 6
