Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May 20 20:50:07 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Watch_control_sets_placed.rpt
| Design       : Top_Watch
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |             153 |           52 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              49 |           19 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+------------------------------------------------------------+-----------------------------------+------------------+----------------+--------------+
|         Clock Signal        |                        Enable Signal                       |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+------------------------------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG              | U_DEBOUNCE_R/c_state_reg[1]                                | rst_IBUF                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |                                                            |                                   |                2 |              2 |         1.00 |
|  U_FND/U_Clk_div/CLK        |                                                            | rst_IBUF                          |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG              | U_WATCH/U_WATCH_DP/U_MSEC/d_btn_d_reg_2[0]                 | rst_IBUF                          |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG              | U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[2]_2[0] | U_STOP_WATCH/U_StopWatch_cu/AR[0] |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG              | U_WATCH/U_WATCH_DP/U_MSEC/E[0]                             | rst_IBUF                          |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG              | U_WATCH/U_WATCH_DP/U_MSEC/d_btn_d_reg_1[0]                 | rst_IBUF                          |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG              | U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[2]_1[0] | U_STOP_WATCH/U_StopWatch_cu/AR[0] |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG              | U_STOP_WATCH/U_StopWatch_cu/FSM_onehot_c_state_reg[2]_0[0] | U_STOP_WATCH/U_StopWatch_cu/AR[0] |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG              | U_STOP_WATCH/U_StopWatch_cu/E[0]                           | U_STOP_WATCH/U_StopWatch_cu/AR[0] |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG              | U_WATCH/U_WATCH_DP/U_MSEC/count_reg[6]_i_1__0_n_0          | rst_IBUF                          |                4 |              7 |         1.75 |
|  U_DEBOUNCE_D/r_clk_reg_n_0 |                                                            | rst_IBUF                          |                3 |              8 |         2.67 |
|  U_DEBOUNCE_L/r_clk_reg_n_0 |                                                            | rst_IBUF                          |                3 |              8 |         2.67 |
|  U_DEBOUNCE_R/r_clk_reg_n_0 |                                                            | rst_IBUF                          |                1 |              8 |         8.00 |
|  U_DEBOUNCE_U/r_clk_reg_n_0 |                                                            | rst_IBUF                          |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG              |                                                            | U_STOP_WATCH/U_StopWatch_cu/AR[0] |                7 |             24 |         3.43 |
|  clk_IBUF_BUFG              |                                                            | rst_IBUF                          |               33 |             94 |         2.85 |
+-----------------------------+------------------------------------------------------------+-----------------------------------+------------------+----------------+--------------+


