\hypertarget{group__CMSIS__CoreDebug}{}\section{Core Debug Registers (Core\+Debug)}
\label{group__CMSIS__CoreDebug}\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}


Type definitions for the Core Debug Registers.  


\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structCoreDebug__Type}{Core\+Debug\+\_\+\+Type}}
\begin{DoxyCompactList}\small\item\em Structure type to access the Core Debug Register (Core\+Debug). \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_gac91280edd0ce932665cf75a23d11d842}{Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+D\+B\+G\+K\+E\+Y\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_ga1ce997cee15edaafe4aed77751816ffc}{Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+D\+B\+G\+K\+E\+Y\+\_\+\+Msk}}~(0x\+F\+F\+F\+F\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+D\+B\+G\+K\+E\+Y\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_ga6f934c5427ea057394268e541fa97753}{Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+S\+\_\+\+R\+E\+S\+E\+T\+\_\+\+S\+T\+\_\+\+Pos}}~25U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_gac474394bcceb31a8e09566c90b3f8922}{Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+S\+\_\+\+R\+E\+S\+E\+T\+\_\+\+S\+T\+\_\+\+Msk}}~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+S\+\_\+\+R\+E\+S\+E\+T\+\_\+\+S\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_ga2328118f8b3574c871a53605eb17e730}{Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+S\+\_\+\+R\+E\+T\+I\+R\+E\+\_\+\+S\+T\+\_\+\+Pos}}~24U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_ga89dceb5325f6bcb36a0473d65fbfcfa6}{Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+S\+\_\+\+R\+E\+T\+I\+R\+E\+\_\+\+S\+T\+\_\+\+Msk}}~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+S\+\_\+\+R\+E\+T\+I\+R\+E\+\_\+\+S\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_ga2900dd56a988a4ed27ad664d5642807e}{Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+S\+\_\+\+L\+O\+C\+K\+U\+P\+\_\+\+Pos}}~19U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_ga7b67e4506d7f464ef5dafd6219739756}{Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+S\+\_\+\+L\+O\+C\+K\+U\+P\+\_\+\+Msk}}~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+S\+\_\+\+L\+O\+C\+K\+U\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_ga349ccea33accc705595624c2d334fbcb}{Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+S\+\_\+\+S\+L\+E\+E\+P\+\_\+\+Pos}}~18U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_ga98d51538e645c2c1a422279cd85a0a25}{Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+S\+\_\+\+S\+L\+E\+E\+P\+\_\+\+Msk}}~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+S\+\_\+\+S\+L\+E\+E\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_ga760a9a0d7f39951dc3f07d01f1f64772}{Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+S\+\_\+\+H\+A\+L\+T\+\_\+\+Pos}}~17U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_ga9f881ade3151a73bc5b02b73fe6473ca}{Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+S\+\_\+\+H\+A\+L\+T\+\_\+\+Msk}}~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+S\+\_\+\+H\+A\+L\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_ga20a71871ca8768019c51168c70c3f41d}{Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+S\+\_\+\+R\+E\+G\+R\+D\+Y\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_gac4cd6f3178de48f473d8903e8c847c07}{Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+S\+\_\+\+R\+E\+G\+R\+D\+Y\+\_\+\+Msk}}~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+S\+\_\+\+R\+E\+G\+R\+D\+Y\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_ga85747214e2656df6b05ec72e4d22bd6d}{Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+C\+\_\+\+S\+N\+A\+P\+S\+T\+A\+L\+L\+\_\+\+Pos}}~5U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_ga53aa99b2e39a67622f3b9973e079c2b4}{Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+C\+\_\+\+S\+N\+A\+P\+S\+T\+A\+L\+L\+\_\+\+Msk}}~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+C\+\_\+\+S\+N\+A\+P\+S\+T\+A\+L\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_ga0d2907400eb948a4ea3886ca083ec8e3}{Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+C\+\_\+\+M\+A\+S\+K\+I\+N\+T\+S\+\_\+\+Pos}}~3U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_ga77fe1ef3c4a729c1c82fb62a94a51c31}{Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+C\+\_\+\+M\+A\+S\+K\+I\+N\+T\+S\+\_\+\+Msk}}~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+C\+\_\+\+M\+A\+S\+K\+I\+N\+T\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_gae1fc39e80de54c0339cbb1b298a9f0f9}{Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+C\+\_\+\+S\+T\+E\+P\+\_\+\+Pos}}~2U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_gae6bda72fbd32cc5734ff3542170dc00d}{Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+C\+\_\+\+S\+T\+E\+P\+\_\+\+Msk}}~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+C\+\_\+\+S\+T\+E\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_gaddf1d43f8857e4efc3dc4e6b15509692}{Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+C\+\_\+\+H\+A\+L\+T\+\_\+\+Pos}}~1U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}{Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+C\+\_\+\+H\+A\+L\+T\+\_\+\+Msk}}~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+C\+\_\+\+H\+A\+L\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_gab557abb5b172b74d2cf44efb9d824e4e}{Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+C\+\_\+\+D\+E\+B\+U\+G\+E\+N\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_gab815c741a4fc2a61988cd2fb7594210b}{Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+C\+\_\+\+D\+E\+B\+U\+G\+E\+N\+\_\+\+Msk}}~(1\+U\+L /$\ast$$<$$<$ Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+C\+\_\+\+D\+E\+B\+U\+G\+E\+N\+\_\+\+Pos$\ast$/)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_ga51e75942fc0614bc9bb2c0e96fcdda9a}{Core\+Debug\+\_\+\+D\+C\+R\+S\+R\+\_\+\+R\+E\+G\+Wn\+R\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_ga1eef4992d8f84bc6c0dffed1c87f90a5}{Core\+Debug\+\_\+\+D\+C\+R\+S\+R\+\_\+\+R\+E\+G\+Wn\+R\+\_\+\+Msk}}~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+C\+R\+S\+R\+\_\+\+R\+E\+G\+Wn\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_ga52182c8a9f63a52470244c0bc2064f7b}{Core\+Debug\+\_\+\+D\+C\+R\+S\+R\+\_\+\+R\+E\+G\+S\+E\+L\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_ga17cafbd72b55030219ce5609baa7c01d}{Core\+Debug\+\_\+\+D\+C\+R\+S\+R\+\_\+\+R\+E\+G\+S\+E\+L\+\_\+\+Msk}}~(0x1\+F\+U\+L /$\ast$$<$$<$ Core\+Debug\+\_\+\+D\+C\+R\+S\+R\+\_\+\+R\+E\+G\+S\+E\+L\+\_\+\+Pos$\ast$/)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_ga6ff2102b98f86540224819a1b767ba39}{Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+T\+R\+C\+E\+N\+A\+\_\+\+Pos}}~24U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_ga5e99652c1df93b441257389f49407834}{Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+T\+R\+C\+E\+N\+A\+\_\+\+Msk}}~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+T\+R\+C\+E\+N\+A\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_ga341020a3b7450416d72544eaf8e57a64}{Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+M\+O\+N\+\_\+\+R\+E\+Q\+\_\+\+Pos}}~19U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_gae6384cbe8045051186d13ef9cdeace95}{Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+M\+O\+N\+\_\+\+R\+E\+Q\+\_\+\+Msk}}~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+M\+O\+N\+\_\+\+R\+E\+Q\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_ga9ae10710684e14a1a534e785ef390e1b}{Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+M\+O\+N\+\_\+\+S\+T\+E\+P\+\_\+\+Pos}}~18U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_ga2ded814556de96fc369de7ae9a7ceb98}{Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+M\+O\+N\+\_\+\+S\+T\+E\+P\+\_\+\+Msk}}~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+M\+O\+N\+\_\+\+S\+T\+E\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_ga1e2f706a59e0d8131279af1c7e152f8d}{Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+M\+O\+N\+\_\+\+P\+E\+N\+D\+\_\+\+Pos}}~17U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_ga68ec55930269fab78e733dcfa32392f8}{Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+M\+O\+N\+\_\+\+P\+E\+N\+D\+\_\+\+Msk}}~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+M\+O\+N\+\_\+\+P\+E\+N\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_ga802829678f6871863ae9ecf60a10425c}{Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+M\+O\+N\+\_\+\+E\+N\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_gac2b46b9b65bf8d23027f255fc9641977}{Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+M\+O\+N\+\_\+\+E\+N\+\_\+\+Msk}}~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+M\+O\+N\+\_\+\+E\+N\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_gaed9f42053031a9a30cd8054623304c0a}{Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+H\+A\+R\+D\+E\+R\+R\+\_\+\+Pos}}~10U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_ga803fc98c5bb85f10f0347b23794847d1}{Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+H\+A\+R\+D\+E\+R\+R\+\_\+\+Msk}}~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+H\+A\+R\+D\+E\+R\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_ga22079a6e436f23b90308be97e19cf07e}{Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+I\+N\+T\+E\+R\+R\+\_\+\+Pos}}~9U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_gad6815d8e3df302d2f0ff2c2c734ed29a}{Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+I\+N\+T\+E\+R\+R\+\_\+\+Msk}}~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+I\+N\+T\+E\+R\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_gab8e3d8f0f9590a51bbf10f6da3ad6933}{Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+B\+U\+S\+E\+R\+R\+\_\+\+Pos}}~8U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_ga9d29546aefe3ca8662a7fe48dd4a5b2b}{Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+B\+U\+S\+E\+R\+R\+\_\+\+Msk}}~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+B\+U\+S\+E\+R\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}{Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+S\+T\+A\+T\+E\+R\+R\+\_\+\+Pos}}~7U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_gaa38b947d77672c48bba1280c0a642e19}{Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+S\+T\+A\+T\+E\+R\+R\+\_\+\+Msk}}~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+S\+T\+A\+T\+E\+R\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_ga10fc7c53bca904c128bc8e1a03072d50}{Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+C\+H\+K\+E\+R\+R\+\_\+\+Pos}}~6U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_ga2f98b461d19746ab2febfddebb73da6f}{Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+C\+H\+K\+E\+R\+R\+\_\+\+Msk}}~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+C\+H\+K\+E\+R\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_gac9d13eb2add61f610d5ced1f7ad2adf8}{Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+N\+O\+C\+P\+E\+R\+R\+\_\+\+Pos}}~5U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_ga03ee58b1b02fdbf21612809034562f1c}{Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+N\+O\+C\+P\+E\+R\+R\+\_\+\+Msk}}~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+N\+O\+C\+P\+E\+R\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_ga444454f7c7748e76cd76c3809c887c41}{Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+M\+M\+E\+R\+R\+\_\+\+Pos}}~4U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_gad420a9b60620584faaca6289e83d3a87}{Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+M\+M\+E\+R\+R\+\_\+\+Msk}}~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+M\+M\+E\+R\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_ga9fcf09666f7063a7303117aa32a85d5a}{Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+C\+O\+R\+E\+R\+E\+S\+E\+T\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group__CMSIS__CoreDebug_ga906476e53c1e1487c30f3a1181df9e30}{Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+C\+O\+R\+E\+R\+E\+S\+E\+T\+\_\+\+Msk}}~(1\+U\+L /$\ast$$<$$<$ Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+C\+O\+R\+E\+R\+E\+S\+E\+T\+\_\+\+Pos$\ast$/)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Type definitions for the Core Debug Registers. 



\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__CMSIS__CoreDebug_ga17cafbd72b55030219ce5609baa7c01d}\label{group__CMSIS__CoreDebug_ga17cafbd72b55030219ce5609baa7c01d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}}
\index{CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGSEL\_Msk}{CoreDebug\_DCRSR\_REGSEL\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+C\+R\+S\+R\+\_\+\+R\+E\+G\+S\+E\+L\+\_\+\+Msk~(0x1\+F\+U\+L /$\ast$$<$$<$ Core\+Debug\+\_\+\+D\+C\+R\+S\+R\+\_\+\+R\+E\+G\+S\+E\+L\+\_\+\+Pos$\ast$/)}

Core\+Debug D\+C\+R\+SR\+: R\+E\+G\+S\+EL Mask \mbox{\Hypertarget{group__CMSIS__CoreDebug_ga52182c8a9f63a52470244c0bc2064f7b}\label{group__CMSIS__CoreDebug_ga52182c8a9f63a52470244c0bc2064f7b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}}
\index{CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGSEL\_Pos}{CoreDebug\_DCRSR\_REGSEL\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+C\+R\+S\+R\+\_\+\+R\+E\+G\+S\+E\+L\+\_\+\+Pos~0U}

Core\+Debug D\+C\+R\+SR\+: R\+E\+G\+S\+EL Position \mbox{\Hypertarget{group__CMSIS__CoreDebug_ga1eef4992d8f84bc6c0dffed1c87f90a5}\label{group__CMSIS__CoreDebug_ga1eef4992d8f84bc6c0dffed1c87f90a5}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}}
\index{CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGWnR\_Msk}{CoreDebug\_DCRSR\_REGWnR\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+C\+R\+S\+R\+\_\+\+R\+E\+G\+Wn\+R\+\_\+\+Msk~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+C\+R\+S\+R\+\_\+\+R\+E\+G\+Wn\+R\+\_\+\+Pos)}

Core\+Debug D\+C\+R\+SR\+: R\+E\+G\+WnR Mask \mbox{\Hypertarget{group__CMSIS__CoreDebug_ga51e75942fc0614bc9bb2c0e96fcdda9a}\label{group__CMSIS__CoreDebug_ga51e75942fc0614bc9bb2c0e96fcdda9a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}}
\index{CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGWnR\_Pos}{CoreDebug\_DCRSR\_REGWnR\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+C\+R\+S\+R\+\_\+\+R\+E\+G\+Wn\+R\+\_\+\+Pos~16U}

Core\+Debug D\+C\+R\+SR\+: R\+E\+G\+WnR Position \mbox{\Hypertarget{group__CMSIS__CoreDebug_gac2b46b9b65bf8d23027f255fc9641977}\label{group__CMSIS__CoreDebug_gac2b46b9b65bf8d23027f255fc9641977}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_EN\_Msk@{CoreDebug\_DEMCR\_MON\_EN\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_EN\_Msk@{CoreDebug\_DEMCR\_MON\_EN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_EN\_Msk}{CoreDebug\_DEMCR\_MON\_EN\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+M\+O\+N\+\_\+\+E\+N\+\_\+\+Msk~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+M\+O\+N\+\_\+\+E\+N\+\_\+\+Pos)}

Core\+Debug D\+E\+M\+CR\+: M\+O\+N\+\_\+\+EN Mask \mbox{\Hypertarget{group__CMSIS__CoreDebug_ga802829678f6871863ae9ecf60a10425c}\label{group__CMSIS__CoreDebug_ga802829678f6871863ae9ecf60a10425c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_EN\_Pos@{CoreDebug\_DEMCR\_MON\_EN\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_EN\_Pos@{CoreDebug\_DEMCR\_MON\_EN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_EN\_Pos}{CoreDebug\_DEMCR\_MON\_EN\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+M\+O\+N\+\_\+\+E\+N\+\_\+\+Pos~16U}

Core\+Debug D\+E\+M\+CR\+: M\+O\+N\+\_\+\+EN Position \mbox{\Hypertarget{group__CMSIS__CoreDebug_ga68ec55930269fab78e733dcfa32392f8}\label{group__CMSIS__CoreDebug_ga68ec55930269fab78e733dcfa32392f8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_PEND\_Msk@{CoreDebug\_DEMCR\_MON\_PEND\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_PEND\_Msk@{CoreDebug\_DEMCR\_MON\_PEND\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_PEND\_Msk}{CoreDebug\_DEMCR\_MON\_PEND\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+M\+O\+N\+\_\+\+P\+E\+N\+D\+\_\+\+Msk~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+M\+O\+N\+\_\+\+P\+E\+N\+D\+\_\+\+Pos)}

Core\+Debug D\+E\+M\+CR\+: M\+O\+N\+\_\+\+P\+E\+ND Mask \mbox{\Hypertarget{group__CMSIS__CoreDebug_ga1e2f706a59e0d8131279af1c7e152f8d}\label{group__CMSIS__CoreDebug_ga1e2f706a59e0d8131279af1c7e152f8d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_PEND\_Pos@{CoreDebug\_DEMCR\_MON\_PEND\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_PEND\_Pos@{CoreDebug\_DEMCR\_MON\_PEND\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_PEND\_Pos}{CoreDebug\_DEMCR\_MON\_PEND\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+M\+O\+N\+\_\+\+P\+E\+N\+D\+\_\+\+Pos~17U}

Core\+Debug D\+E\+M\+CR\+: M\+O\+N\+\_\+\+P\+E\+ND Position \mbox{\Hypertarget{group__CMSIS__CoreDebug_gae6384cbe8045051186d13ef9cdeace95}\label{group__CMSIS__CoreDebug_gae6384cbe8045051186d13ef9cdeace95}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_REQ\_Msk@{CoreDebug\_DEMCR\_MON\_REQ\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_REQ\_Msk@{CoreDebug\_DEMCR\_MON\_REQ\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_REQ\_Msk}{CoreDebug\_DEMCR\_MON\_REQ\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+M\+O\+N\+\_\+\+R\+E\+Q\+\_\+\+Msk~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+M\+O\+N\+\_\+\+R\+E\+Q\+\_\+\+Pos)}

Core\+Debug D\+E\+M\+CR\+: M\+O\+N\+\_\+\+R\+EQ Mask \mbox{\Hypertarget{group__CMSIS__CoreDebug_ga341020a3b7450416d72544eaf8e57a64}\label{group__CMSIS__CoreDebug_ga341020a3b7450416d72544eaf8e57a64}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_REQ\_Pos@{CoreDebug\_DEMCR\_MON\_REQ\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_REQ\_Pos@{CoreDebug\_DEMCR\_MON\_REQ\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_REQ\_Pos}{CoreDebug\_DEMCR\_MON\_REQ\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+M\+O\+N\+\_\+\+R\+E\+Q\+\_\+\+Pos~19U}

Core\+Debug D\+E\+M\+CR\+: M\+O\+N\+\_\+\+R\+EQ Position \mbox{\Hypertarget{group__CMSIS__CoreDebug_ga2ded814556de96fc369de7ae9a7ceb98}\label{group__CMSIS__CoreDebug_ga2ded814556de96fc369de7ae9a7ceb98}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_STEP\_Msk@{CoreDebug\_DEMCR\_MON\_STEP\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_STEP\_Msk@{CoreDebug\_DEMCR\_MON\_STEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_STEP\_Msk}{CoreDebug\_DEMCR\_MON\_STEP\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+M\+O\+N\+\_\+\+S\+T\+E\+P\+\_\+\+Msk~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+M\+O\+N\+\_\+\+S\+T\+E\+P\+\_\+\+Pos)}

Core\+Debug D\+E\+M\+CR\+: M\+O\+N\+\_\+\+S\+T\+EP Mask \mbox{\Hypertarget{group__CMSIS__CoreDebug_ga9ae10710684e14a1a534e785ef390e1b}\label{group__CMSIS__CoreDebug_ga9ae10710684e14a1a534e785ef390e1b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_STEP\_Pos@{CoreDebug\_DEMCR\_MON\_STEP\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_STEP\_Pos@{CoreDebug\_DEMCR\_MON\_STEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_STEP\_Pos}{CoreDebug\_DEMCR\_MON\_STEP\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+M\+O\+N\+\_\+\+S\+T\+E\+P\+\_\+\+Pos~18U}

Core\+Debug D\+E\+M\+CR\+: M\+O\+N\+\_\+\+S\+T\+EP Position \mbox{\Hypertarget{group__CMSIS__CoreDebug_ga5e99652c1df93b441257389f49407834}\label{group__CMSIS__CoreDebug_ga5e99652c1df93b441257389f49407834}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_TRCENA\_Msk@{CoreDebug\_DEMCR\_TRCENA\_Msk}}
\index{CoreDebug\_DEMCR\_TRCENA\_Msk@{CoreDebug\_DEMCR\_TRCENA\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DEMCR\_TRCENA\_Msk}{CoreDebug\_DEMCR\_TRCENA\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+T\+R\+C\+E\+N\+A\+\_\+\+Msk~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+T\+R\+C\+E\+N\+A\+\_\+\+Pos)}

Core\+Debug D\+E\+M\+CR\+: T\+R\+C\+E\+NA Mask \mbox{\Hypertarget{group__CMSIS__CoreDebug_ga6ff2102b98f86540224819a1b767ba39}\label{group__CMSIS__CoreDebug_ga6ff2102b98f86540224819a1b767ba39}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_TRCENA\_Pos@{CoreDebug\_DEMCR\_TRCENA\_Pos}}
\index{CoreDebug\_DEMCR\_TRCENA\_Pos@{CoreDebug\_DEMCR\_TRCENA\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DEMCR\_TRCENA\_Pos}{CoreDebug\_DEMCR\_TRCENA\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+T\+R\+C\+E\+N\+A\+\_\+\+Pos~24U}

Core\+Debug D\+E\+M\+CR\+: T\+R\+C\+E\+NA Position \mbox{\Hypertarget{group__CMSIS__CoreDebug_ga9d29546aefe3ca8662a7fe48dd4a5b2b}\label{group__CMSIS__CoreDebug_ga9d29546aefe3ca8662a7fe48dd4a5b2b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_BUSERR\_Msk@{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk@{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+B\+U\+S\+E\+R\+R\+\_\+\+Msk~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+B\+U\+S\+E\+R\+R\+\_\+\+Pos)}

Core\+Debug D\+E\+M\+CR\+: V\+C\+\_\+\+B\+U\+S\+E\+RR Mask \mbox{\Hypertarget{group__CMSIS__CoreDebug_gab8e3d8f0f9590a51bbf10f6da3ad6933}\label{group__CMSIS__CoreDebug_gab8e3d8f0f9590a51bbf10f6da3ad6933}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_BUSERR\_Pos@{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos@{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+B\+U\+S\+E\+R\+R\+\_\+\+Pos~8U}

Core\+Debug D\+E\+M\+CR\+: V\+C\+\_\+\+B\+U\+S\+E\+RR Position \mbox{\Hypertarget{group__CMSIS__CoreDebug_ga2f98b461d19746ab2febfddebb73da6f}\label{group__CMSIS__CoreDebug_ga2f98b461d19746ab2febfddebb73da6f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CHKERR\_Msk@{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk@{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+C\+H\+K\+E\+R\+R\+\_\+\+Msk~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+C\+H\+K\+E\+R\+R\+\_\+\+Pos)}

Core\+Debug D\+E\+M\+CR\+: V\+C\+\_\+\+C\+H\+K\+E\+RR Mask \mbox{\Hypertarget{group__CMSIS__CoreDebug_ga10fc7c53bca904c128bc8e1a03072d50}\label{group__CMSIS__CoreDebug_ga10fc7c53bca904c128bc8e1a03072d50}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CHKERR\_Pos@{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos@{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+C\+H\+K\+E\+R\+R\+\_\+\+Pos~6U}

Core\+Debug D\+E\+M\+CR\+: V\+C\+\_\+\+C\+H\+K\+E\+RR Position \mbox{\Hypertarget{group__CMSIS__CoreDebug_ga906476e53c1e1487c30f3a1181df9e30}\label{group__CMSIS__CoreDebug_ga906476e53c1e1487c30f3a1181df9e30}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+C\+O\+R\+E\+R\+E\+S\+E\+T\+\_\+\+Msk~(1\+U\+L /$\ast$$<$$<$ Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+C\+O\+R\+E\+R\+E\+S\+E\+T\+\_\+\+Pos$\ast$/)}

Core\+Debug D\+E\+M\+CR\+: V\+C\+\_\+\+C\+O\+R\+E\+R\+E\+S\+ET Mask \mbox{\Hypertarget{group__CMSIS__CoreDebug_ga9fcf09666f7063a7303117aa32a85d5a}\label{group__CMSIS__CoreDebug_ga9fcf09666f7063a7303117aa32a85d5a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+C\+O\+R\+E\+R\+E\+S\+E\+T\+\_\+\+Pos~0U}

Core\+Debug D\+E\+M\+CR\+: V\+C\+\_\+\+C\+O\+R\+E\+R\+E\+S\+ET Position \mbox{\Hypertarget{group__CMSIS__CoreDebug_ga803fc98c5bb85f10f0347b23794847d1}\label{group__CMSIS__CoreDebug_ga803fc98c5bb85f10f0347b23794847d1}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+H\+A\+R\+D\+E\+R\+R\+\_\+\+Msk~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+H\+A\+R\+D\+E\+R\+R\+\_\+\+Pos)}

Core\+Debug D\+E\+M\+CR\+: V\+C\+\_\+\+H\+A\+R\+D\+E\+RR Mask \mbox{\Hypertarget{group__CMSIS__CoreDebug_gaed9f42053031a9a30cd8054623304c0a}\label{group__CMSIS__CoreDebug_gaed9f42053031a9a30cd8054623304c0a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+H\+A\+R\+D\+E\+R\+R\+\_\+\+Pos~10U}

Core\+Debug D\+E\+M\+CR\+: V\+C\+\_\+\+H\+A\+R\+D\+E\+RR Position \mbox{\Hypertarget{group__CMSIS__CoreDebug_gad6815d8e3df302d2f0ff2c2c734ed29a}\label{group__CMSIS__CoreDebug_gad6815d8e3df302d2f0ff2c2c734ed29a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_INTERR\_Msk@{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_INTERR\_Msk@{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+I\+N\+T\+E\+R\+R\+\_\+\+Msk~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+I\+N\+T\+E\+R\+R\+\_\+\+Pos)}

Core\+Debug D\+E\+M\+CR\+: V\+C\+\_\+\+I\+N\+T\+E\+RR Mask \mbox{\Hypertarget{group__CMSIS__CoreDebug_ga22079a6e436f23b90308be97e19cf07e}\label{group__CMSIS__CoreDebug_ga22079a6e436f23b90308be97e19cf07e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_INTERR\_Pos@{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_INTERR\_Pos@{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+I\+N\+T\+E\+R\+R\+\_\+\+Pos~9U}

Core\+Debug D\+E\+M\+CR\+: V\+C\+\_\+\+I\+N\+T\+E\+RR Position \mbox{\Hypertarget{group__CMSIS__CoreDebug_gad420a9b60620584faaca6289e83d3a87}\label{group__CMSIS__CoreDebug_gad420a9b60620584faaca6289e83d3a87}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_MMERR\_Msk@{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_MMERR\_Msk@{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+M\+M\+E\+R\+R\+\_\+\+Msk~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+M\+M\+E\+R\+R\+\_\+\+Pos)}

Core\+Debug D\+E\+M\+CR\+: V\+C\+\_\+\+M\+M\+E\+RR Mask \mbox{\Hypertarget{group__CMSIS__CoreDebug_ga444454f7c7748e76cd76c3809c887c41}\label{group__CMSIS__CoreDebug_ga444454f7c7748e76cd76c3809c887c41}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_MMERR\_Pos@{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_MMERR\_Pos@{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+M\+M\+E\+R\+R\+\_\+\+Pos~4U}

Core\+Debug D\+E\+M\+CR\+: V\+C\+\_\+\+M\+M\+E\+RR Position \mbox{\Hypertarget{group__CMSIS__CoreDebug_ga03ee58b1b02fdbf21612809034562f1c}\label{group__CMSIS__CoreDebug_ga03ee58b1b02fdbf21612809034562f1c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+N\+O\+C\+P\+E\+R\+R\+\_\+\+Msk~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+N\+O\+C\+P\+E\+R\+R\+\_\+\+Pos)}

Core\+Debug D\+E\+M\+CR\+: V\+C\+\_\+\+N\+O\+C\+P\+E\+RR Mask \mbox{\Hypertarget{group__CMSIS__CoreDebug_gac9d13eb2add61f610d5ced1f7ad2adf8}\label{group__CMSIS__CoreDebug_gac9d13eb2add61f610d5ced1f7ad2adf8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+N\+O\+C\+P\+E\+R\+R\+\_\+\+Pos~5U}

Core\+Debug D\+E\+M\+CR\+: V\+C\+\_\+\+N\+O\+C\+P\+E\+RR Position \mbox{\Hypertarget{group__CMSIS__CoreDebug_gaa38b947d77672c48bba1280c0a642e19}\label{group__CMSIS__CoreDebug_gaa38b947d77672c48bba1280c0a642e19}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_STATERR\_Msk@{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_STATERR\_Msk@{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+S\+T\+A\+T\+E\+R\+R\+\_\+\+Msk~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+S\+T\+A\+T\+E\+R\+R\+\_\+\+Pos)}

Core\+Debug D\+E\+M\+CR\+: V\+C\+\_\+\+S\+T\+A\+T\+E\+RR Mask \mbox{\Hypertarget{group__CMSIS__CoreDebug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}\label{group__CMSIS__CoreDebug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_STATERR\_Pos@{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_STATERR\_Pos@{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+E\+M\+C\+R\+\_\+\+V\+C\+\_\+\+S\+T\+A\+T\+E\+R\+R\+\_\+\+Pos~7U}

Core\+Debug D\+E\+M\+CR\+: V\+C\+\_\+\+S\+T\+A\+T\+E\+RR Position \mbox{\Hypertarget{group__CMSIS__CoreDebug_gab815c741a4fc2a61988cd2fb7594210b}\label{group__CMSIS__CoreDebug_gab815c741a4fc2a61988cd2fb7594210b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+C\+\_\+\+D\+E\+B\+U\+G\+E\+N\+\_\+\+Msk~(1\+U\+L /$\ast$$<$$<$ Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+C\+\_\+\+D\+E\+B\+U\+G\+E\+N\+\_\+\+Pos$\ast$/)}

Core\+Debug D\+H\+C\+SR\+: C\+\_\+\+D\+E\+B\+U\+G\+EN Mask \mbox{\Hypertarget{group__CMSIS__CoreDebug_gab557abb5b172b74d2cf44efb9d824e4e}\label{group__CMSIS__CoreDebug_gab557abb5b172b74d2cf44efb9d824e4e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+C\+\_\+\+D\+E\+B\+U\+G\+E\+N\+\_\+\+Pos~0U}

Core\+Debug D\+H\+C\+SR\+: C\+\_\+\+D\+E\+B\+U\+G\+EN Position \mbox{\Hypertarget{group__CMSIS__CoreDebug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}\label{group__CMSIS__CoreDebug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_HALT\_Msk}{CoreDebug\_DHCSR\_C\_HALT\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+C\+\_\+\+H\+A\+L\+T\+\_\+\+Msk~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+C\+\_\+\+H\+A\+L\+T\+\_\+\+Pos)}

Core\+Debug D\+H\+C\+SR\+: C\+\_\+\+H\+A\+LT Mask \mbox{\Hypertarget{group__CMSIS__CoreDebug_gaddf1d43f8857e4efc3dc4e6b15509692}\label{group__CMSIS__CoreDebug_gaddf1d43f8857e4efc3dc4e6b15509692}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_HALT\_Pos}{CoreDebug\_DHCSR\_C\_HALT\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+C\+\_\+\+H\+A\+L\+T\+\_\+\+Pos~1U}

Core\+Debug D\+H\+C\+SR\+: C\+\_\+\+H\+A\+LT Position \mbox{\Hypertarget{group__CMSIS__CoreDebug_ga77fe1ef3c4a729c1c82fb62a94a51c31}\label{group__CMSIS__CoreDebug_ga77fe1ef3c4a729c1c82fb62a94a51c31}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+C\+\_\+\+M\+A\+S\+K\+I\+N\+T\+S\+\_\+\+Msk~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+C\+\_\+\+M\+A\+S\+K\+I\+N\+T\+S\+\_\+\+Pos)}

Core\+Debug D\+H\+C\+SR\+: C\+\_\+\+M\+A\+S\+K\+I\+N\+TS Mask \mbox{\Hypertarget{group__CMSIS__CoreDebug_ga0d2907400eb948a4ea3886ca083ec8e3}\label{group__CMSIS__CoreDebug_ga0d2907400eb948a4ea3886ca083ec8e3}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+C\+\_\+\+M\+A\+S\+K\+I\+N\+T\+S\+\_\+\+Pos~3U}

Core\+Debug D\+H\+C\+SR\+: C\+\_\+\+M\+A\+S\+K\+I\+N\+TS Position \mbox{\Hypertarget{group__CMSIS__CoreDebug_ga53aa99b2e39a67622f3b9973e079c2b4}\label{group__CMSIS__CoreDebug_ga53aa99b2e39a67622f3b9973e079c2b4}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}}
\index{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+C\+\_\+\+S\+N\+A\+P\+S\+T\+A\+L\+L\+\_\+\+Msk~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+C\+\_\+\+S\+N\+A\+P\+S\+T\+A\+L\+L\+\_\+\+Pos)}

Core\+Debug D\+H\+C\+SR\+: C\+\_\+\+S\+N\+A\+P\+S\+T\+A\+LL Mask \mbox{\Hypertarget{group__CMSIS__CoreDebug_ga85747214e2656df6b05ec72e4d22bd6d}\label{group__CMSIS__CoreDebug_ga85747214e2656df6b05ec72e4d22bd6d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}}
\index{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+C\+\_\+\+S\+N\+A\+P\+S\+T\+A\+L\+L\+\_\+\+Pos~5U}

Core\+Debug D\+H\+C\+SR\+: C\+\_\+\+S\+N\+A\+P\+S\+T\+A\+LL Position \mbox{\Hypertarget{group__CMSIS__CoreDebug_gae6bda72fbd32cc5734ff3542170dc00d}\label{group__CMSIS__CoreDebug_gae6bda72fbd32cc5734ff3542170dc00d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_STEP\_Msk}{CoreDebug\_DHCSR\_C\_STEP\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+C\+\_\+\+S\+T\+E\+P\+\_\+\+Msk~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+C\+\_\+\+S\+T\+E\+P\+\_\+\+Pos)}

Core\+Debug D\+H\+C\+SR\+: C\+\_\+\+S\+T\+EP Mask \mbox{\Hypertarget{group__CMSIS__CoreDebug_gae1fc39e80de54c0339cbb1b298a9f0f9}\label{group__CMSIS__CoreDebug_gae1fc39e80de54c0339cbb1b298a9f0f9}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_STEP\_Pos}{CoreDebug\_DHCSR\_C\_STEP\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+C\+\_\+\+S\+T\+E\+P\+\_\+\+Pos~2U}

Core\+Debug D\+H\+C\+SR\+: C\+\_\+\+S\+T\+EP Position \mbox{\Hypertarget{group__CMSIS__CoreDebug_ga1ce997cee15edaafe4aed77751816ffc}\label{group__CMSIS__CoreDebug_ga1ce997cee15edaafe4aed77751816ffc}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DHCSR\_DBGKEY\_Msk}{CoreDebug\_DHCSR\_DBGKEY\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+D\+B\+G\+K\+E\+Y\+\_\+\+Msk~(0x\+F\+F\+F\+F\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+D\+B\+G\+K\+E\+Y\+\_\+\+Pos)}

Core\+Debug D\+H\+C\+SR\+: D\+B\+G\+K\+EY Mask \mbox{\Hypertarget{group__CMSIS__CoreDebug_gac91280edd0ce932665cf75a23d11d842}\label{group__CMSIS__CoreDebug_gac91280edd0ce932665cf75a23d11d842}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DHCSR\_DBGKEY\_Pos}{CoreDebug\_DHCSR\_DBGKEY\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+D\+B\+G\+K\+E\+Y\+\_\+\+Pos~16U}

Core\+Debug D\+H\+C\+SR\+: D\+B\+G\+K\+EY Position \mbox{\Hypertarget{group__CMSIS__CoreDebug_ga9f881ade3151a73bc5b02b73fe6473ca}\label{group__CMSIS__CoreDebug_ga9f881ade3151a73bc5b02b73fe6473ca}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_HALT\_Msk}{CoreDebug\_DHCSR\_S\_HALT\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+S\+\_\+\+H\+A\+L\+T\+\_\+\+Msk~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+S\+\_\+\+H\+A\+L\+T\+\_\+\+Pos)}

Core\+Debug D\+H\+C\+SR\+: S\+\_\+\+H\+A\+LT Mask \mbox{\Hypertarget{group__CMSIS__CoreDebug_ga760a9a0d7f39951dc3f07d01f1f64772}\label{group__CMSIS__CoreDebug_ga760a9a0d7f39951dc3f07d01f1f64772}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_HALT\_Pos}{CoreDebug\_DHCSR\_S\_HALT\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+S\+\_\+\+H\+A\+L\+T\+\_\+\+Pos~17U}

Core\+Debug D\+H\+C\+SR\+: S\+\_\+\+H\+A\+LT Position \mbox{\Hypertarget{group__CMSIS__CoreDebug_ga7b67e4506d7f464ef5dafd6219739756}\label{group__CMSIS__CoreDebug_ga7b67e4506d7f464ef5dafd6219739756}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+S\+\_\+\+L\+O\+C\+K\+U\+P\+\_\+\+Msk~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+S\+\_\+\+L\+O\+C\+K\+U\+P\+\_\+\+Pos)}

Core\+Debug D\+H\+C\+SR\+: S\+\_\+\+L\+O\+C\+K\+UP Mask \mbox{\Hypertarget{group__CMSIS__CoreDebug_ga2900dd56a988a4ed27ad664d5642807e}\label{group__CMSIS__CoreDebug_ga2900dd56a988a4ed27ad664d5642807e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+S\+\_\+\+L\+O\+C\+K\+U\+P\+\_\+\+Pos~19U}

Core\+Debug D\+H\+C\+SR\+: S\+\_\+\+L\+O\+C\+K\+UP Position \mbox{\Hypertarget{group__CMSIS__CoreDebug_gac4cd6f3178de48f473d8903e8c847c07}\label{group__CMSIS__CoreDebug_gac4cd6f3178de48f473d8903e8c847c07}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+S\+\_\+\+R\+E\+G\+R\+D\+Y\+\_\+\+Msk~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+S\+\_\+\+R\+E\+G\+R\+D\+Y\+\_\+\+Pos)}

Core\+Debug D\+H\+C\+SR\+: S\+\_\+\+R\+E\+G\+R\+DY Mask \mbox{\Hypertarget{group__CMSIS__CoreDebug_ga20a71871ca8768019c51168c70c3f41d}\label{group__CMSIS__CoreDebug_ga20a71871ca8768019c51168c70c3f41d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+S\+\_\+\+R\+E\+G\+R\+D\+Y\+\_\+\+Pos~16U}

Core\+Debug D\+H\+C\+SR\+: S\+\_\+\+R\+E\+G\+R\+DY Position \mbox{\Hypertarget{group__CMSIS__CoreDebug_gac474394bcceb31a8e09566c90b3f8922}\label{group__CMSIS__CoreDebug_gac474394bcceb31a8e09566c90b3f8922}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+S\+\_\+\+R\+E\+S\+E\+T\+\_\+\+S\+T\+\_\+\+Msk~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+S\+\_\+\+R\+E\+S\+E\+T\+\_\+\+S\+T\+\_\+\+Pos)}

Core\+Debug D\+H\+C\+SR\+: S\+\_\+\+R\+E\+S\+E\+T\+\_\+\+ST Mask \mbox{\Hypertarget{group__CMSIS__CoreDebug_ga6f934c5427ea057394268e541fa97753}\label{group__CMSIS__CoreDebug_ga6f934c5427ea057394268e541fa97753}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+S\+\_\+\+R\+E\+S\+E\+T\+\_\+\+S\+T\+\_\+\+Pos~25U}

Core\+Debug D\+H\+C\+SR\+: S\+\_\+\+R\+E\+S\+E\+T\+\_\+\+ST Position \mbox{\Hypertarget{group__CMSIS__CoreDebug_ga89dceb5325f6bcb36a0473d65fbfcfa6}\label{group__CMSIS__CoreDebug_ga89dceb5325f6bcb36a0473d65fbfcfa6}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+S\+\_\+\+R\+E\+T\+I\+R\+E\+\_\+\+S\+T\+\_\+\+Msk~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+S\+\_\+\+R\+E\+T\+I\+R\+E\+\_\+\+S\+T\+\_\+\+Pos)}

Core\+Debug D\+H\+C\+SR\+: S\+\_\+\+R\+E\+T\+I\+R\+E\+\_\+\+ST Mask \mbox{\Hypertarget{group__CMSIS__CoreDebug_ga2328118f8b3574c871a53605eb17e730}\label{group__CMSIS__CoreDebug_ga2328118f8b3574c871a53605eb17e730}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+S\+\_\+\+R\+E\+T\+I\+R\+E\+\_\+\+S\+T\+\_\+\+Pos~24U}

Core\+Debug D\+H\+C\+SR\+: S\+\_\+\+R\+E\+T\+I\+R\+E\+\_\+\+ST Position \mbox{\Hypertarget{group__CMSIS__CoreDebug_ga98d51538e645c2c1a422279cd85a0a25}\label{group__CMSIS__CoreDebug_ga98d51538e645c2c1a422279cd85a0a25}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+S\+\_\+\+S\+L\+E\+E\+P\+\_\+\+Msk~(1\+U\+L $<$$<$ Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+S\+\_\+\+S\+L\+E\+E\+P\+\_\+\+Pos)}

Core\+Debug D\+H\+C\+SR\+: S\+\_\+\+S\+L\+E\+EP Mask \mbox{\Hypertarget{group__CMSIS__CoreDebug_ga349ccea33accc705595624c2d334fbcb}\label{group__CMSIS__CoreDebug_ga349ccea33accc705595624c2d334fbcb}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\subsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+D\+H\+C\+S\+R\+\_\+\+S\+\_\+\+S\+L\+E\+E\+P\+\_\+\+Pos~18U}

Core\+Debug D\+H\+C\+SR\+: S\+\_\+\+S\+L\+E\+EP Position 