Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 8bb216abcbb04efaa0364bc1f5ec090b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot binary_to_bcd_behav xil_defaultlib.binary_to_bcd -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture logic of entity xil_defaultlib.binary_to_bcd_digit [binary_to_bcd_digit_default]
Compiling architecture logic of entity xil_defaultlib.binary_to_bcd
Built simulation snapshot binary_to_bcd_behav
