#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Feb 18 04:14:30 2025
# Process ID         : 57962
# Current directory  : /home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.runs/MotorFatigue_PYNQZ2_unpack_blk_to_stream_0_0_synth_1
# Command line       : vivado -log MotorFatigue_PYNQZ2_unpack_blk_to_stream_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MotorFatigue_PYNQZ2_unpack_blk_to_stream_0_0.tcl
# Log file           : /home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.runs/MotorFatigue_PYNQZ2_unpack_blk_to_stream_0_0_synth_1/MotorFatigue_PYNQZ2_unpack_blk_to_stream_0_0.vds
# Journal file       : /home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.runs/MotorFatigue_PYNQZ2_unpack_blk_to_stream_0_0_synth_1/vivado.jou
# Running On         : archlinux
# Platform           : Arch
# Operating System   : Arch Linux
# Processor Detail   : AMD Ryzen 5 5600U with Radeon Graphics
# CPU Frequency      : 2769.857 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16073 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20368 MB
# Available Virtual  : 5544 MB
#-----------------------------------------------------------
source MotorFatigue_PYNQZ2_unpack_blk_to_stream_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/admin/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MotorFatigue_PYNQZ2_unpack_blk_to_stream_0_0
Command: synth_design -top MotorFatigue_PYNQZ2_unpack_blk_to_stream_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 58102
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1880.309 ; gain = 418.828 ; free physical = 325 ; free virtual = 3425
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MotorFatigue_PYNQZ2_unpack_blk_to_stream_0_0' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ip/MotorFatigue_PYNQZ2_unpack_blk_to_stream_0_0/synth/MotorFatigue_PYNQZ2_unpack_blk_to_stream_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'unpack_blk_to_stream' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/6edc/hdl/verilog/unpack_blk_to_stream.v:9]
INFO: [Synth 8-6157] synthesizing module 'unpack_blk_to_stream_unpack_blk_to_stream_Pipeline_VITIS_LOOP_53_2' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/6edc/hdl/verilog/unpack_blk_to_stream_unpack_blk_to_stream_Pipeline_VITIS_LOOP_53_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'unpack_blk_to_stream_sparsemux_7_2_32_1_1' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/6edc/hdl/verilog/unpack_blk_to_stream_sparsemux_7_2_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'unpack_blk_to_stream_sparsemux_7_2_32_1_1' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/6edc/hdl/verilog/unpack_blk_to_stream_sparsemux_7_2_32_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'unpack_blk_to_stream_flow_control_loop_pipe_sequential_init' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/6edc/hdl/verilog/unpack_blk_to_stream_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'unpack_blk_to_stream_flow_control_loop_pipe_sequential_init' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/6edc/hdl/verilog/unpack_blk_to_stream_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'unpack_blk_to_stream_unpack_blk_to_stream_Pipeline_VITIS_LOOP_53_2' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/6edc/hdl/verilog/unpack_blk_to_stream_unpack_blk_to_stream_Pipeline_VITIS_LOOP_53_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'unpack_blk_to_stream_CTRL_s_axi' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/6edc/hdl/verilog/unpack_blk_to_stream_CTRL_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/6edc/hdl/verilog/unpack_blk_to_stream_CTRL_s_axi.v:204]
INFO: [Synth 8-6155] done synthesizing module 'unpack_blk_to_stream_CTRL_s_axi' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/6edc/hdl/verilog/unpack_blk_to_stream_CTRL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'unpack_blk_to_stream_mul_32s_34ns_65_2_1' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/6edc/hdl/verilog/unpack_blk_to_stream_mul_32s_34ns_65_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'unpack_blk_to_stream_mul_32s_34ns_65_2_1' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/6edc/hdl/verilog/unpack_blk_to_stream_mul_32s_34ns_65_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'unpack_blk_to_stream_srem_32ns_3ns_3_36_seq_1' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/6edc/hdl/verilog/unpack_blk_to_stream_srem_32ns_3ns_3_36_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'unpack_blk_to_stream_srem_32ns_3ns_3_36_seq_1_divseq' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/6edc/hdl/verilog/unpack_blk_to_stream_srem_32ns_3ns_3_36_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'unpack_blk_to_stream_srem_32ns_3ns_3_36_seq_1_divseq' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/6edc/hdl/verilog/unpack_blk_to_stream_srem_32ns_3ns_3_36_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'unpack_blk_to_stream_srem_32ns_3ns_3_36_seq_1' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/6edc/hdl/verilog/unpack_blk_to_stream_srem_32ns_3ns_3_36_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'unpack_blk_to_stream_regslice_both' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/6edc/hdl/verilog/unpack_blk_to_stream_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'unpack_blk_to_stream_regslice_both' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/6edc/hdl/verilog/unpack_blk_to_stream_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'unpack_blk_to_stream_regslice_both__parameterized0' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/6edc/hdl/verilog/unpack_blk_to_stream_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'unpack_blk_to_stream_regslice_both__parameterized0' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/6edc/hdl/verilog/unpack_blk_to_stream_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'unpack_blk_to_stream_regslice_both__parameterized1' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/6edc/hdl/verilog/unpack_blk_to_stream_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'unpack_blk_to_stream_regslice_both__parameterized1' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/6edc/hdl/verilog/unpack_blk_to_stream_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'unpack_blk_to_stream_regslice_both__parameterized2' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/6edc/hdl/verilog/unpack_blk_to_stream_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'unpack_blk_to_stream_regslice_both__parameterized2' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/6edc/hdl/verilog/unpack_blk_to_stream_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'unpack_blk_to_stream' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/6edc/hdl/verilog/unpack_blk_to_stream.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MotorFatigue_PYNQZ2_unpack_blk_to_stream_0_0' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ip/MotorFatigue_PYNQZ2_unpack_blk_to_stream_0_0/synth/MotorFatigue_PYNQZ2_unpack_blk_to_stream_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/6edc/hdl/verilog/unpack_blk_to_stream_CTRL_s_axi.v:265]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/6edc/hdl/verilog/unpack_blk_to_stream_srem_32ns_3ns_3_36_seq_1.v:162]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port reset in module unpack_blk_to_stream_mul_32s_34ns_65_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[1] in module unpack_blk_to_stream_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module unpack_blk_to_stream_CTRL_s_axi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1962.277 ; gain = 500.797 ; free physical = 195 ; free virtual = 3287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1980.090 ; gain = 518.609 ; free physical = 173 ; free virtual = 3266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1980.090 ; gain = 518.609 ; free physical = 175 ; free virtual = 3268
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1980.090 ; gain = 0.000 ; free physical = 161 ; free virtual = 3255
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ip/MotorFatigue_PYNQZ2_unpack_blk_to_stream_0_0/constraints/unpack_blk_to_stream_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ip/MotorFatigue_PYNQZ2_unpack_blk_to_stream_0_0/constraints/unpack_blk_to_stream_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.runs/MotorFatigue_PYNQZ2_unpack_blk_to_stream_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.runs/MotorFatigue_PYNQZ2_unpack_blk_to_stream_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2127.840 ; gain = 0.000 ; free physical = 184 ; free virtual = 3052
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2127.840 ; gain = 0.000 ; free physical = 175 ; free virtual = 3046
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2127.840 ; gain = 666.359 ; free physical = 152 ; free virtual = 2787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2135.844 ; gain = 674.363 ; free physical = 152 ; free virtual = 2787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.runs/MotorFatigue_PYNQZ2_unpack_blk_to_stream_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2135.844 ; gain = 674.363 ; free physical = 151 ; free virtual = 2786
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'unpack_blk_to_stream_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'unpack_blk_to_stream_CTRL_s_axi'
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '32' to '31' bits. [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/6edc/hdl/verilog/unpack_blk_to_stream_srem_32ns_3ns_3_36_seq_1.v:44]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'unpack_blk_to_stream_regslice_both'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'unpack_blk_to_stream_regslice_both__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'unpack_blk_to_stream_regslice_both__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'unpack_blk_to_stream_regslice_both__parameterized2'
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln44_reg_346_reg' and it is trimmed from '65' to '64' bits. [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/6edc/hdl/verilog/unpack_blk_to_stream.v:484]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'unpack_blk_to_stream_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'unpack_blk_to_stream_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'unpack_blk_to_stream_regslice_both'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'unpack_blk_to_stream_regslice_both__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'unpack_blk_to_stream_regslice_both__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'unpack_blk_to_stream_regslice_both__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2135.844 ; gain = 674.363 ; free physical = 1412 ; free virtual = 3964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 2     
	   2 Input   31 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               96 Bit    Registers := 2     
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 12    
	               31 Bit    Registers := 3     
	               30 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 29    
+---Multipliers : 
	              32x35  Multipliers := 1     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 2     
	   2 Input   39 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 6     
	   2 Input   31 Bit        Muxes := 2     
	   2 Input   30 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 9     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 51    
	   4 Input    2 Bit        Muxes := 20    
	   2 Input    1 Bit        Muxes := 27    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_34ns_65_2_1_U13/buff0_reg' and it is trimmed from '65' to '64' bits. [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/6edc/hdl/verilog/unpack_blk_to_stream_mul_32s_34ns_65_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'srem_32ns_3ns_3_36_seq_1_U14/unpack_blk_to_stream_srem_32ns_3ns_3_36_seq_1_divseq_u/sign0_reg' and it is trimmed from '2' to '1' bits. [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/6edc/hdl/verilog/unpack_blk_to_stream_srem_32ns_3ns_3_36_seq_1.v:45]
DSP Report: Generating DSP mul_32s_34ns_65_2_1_U13/tmp_product, operation Mode is: (A:0x15556)*B2.
DSP Report: register add_ln44_reg_330_reg is absorbed into DSP mul_32s_34ns_65_2_1_U13/tmp_product.
DSP Report: operator mul_32s_34ns_65_2_1_U13/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U13/tmp_product.
DSP Report: operator mul_32s_34ns_65_2_1_U13/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U13/tmp_product.
DSP Report: Generating DSP mul_32s_34ns_65_2_1_U13/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register add_ln44_reg_330_reg is absorbed into DSP mul_32s_34ns_65_2_1_U13/buff0_reg.
DSP Report: register mul_32s_34ns_65_2_1_U13/buff0_reg is absorbed into DSP mul_32s_34ns_65_2_1_U13/buff0_reg.
DSP Report: operator mul_32s_34ns_65_2_1_U13/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U13/buff0_reg.
DSP Report: operator mul_32s_34ns_65_2_1_U13/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U13/buff0_reg.
DSP Report: Generating DSP mul_32s_34ns_65_2_1_U13/tmp_product, operation Mode is: A2*(B:0x15556).
DSP Report: register mul_32s_34ns_65_2_1_U13/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U13/tmp_product.
DSP Report: operator mul_32s_34ns_65_2_1_U13/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U13/tmp_product.
DSP Report: operator mul_32s_34ns_65_2_1_U13/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U13/tmp_product.
DSP Report: Generating DSP mul_32s_34ns_65_2_1_U13/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_34ns_65_2_1_U13/buff0_reg is absorbed into DSP mul_32s_34ns_65_2_1_U13/buff0_reg.
DSP Report: register mul_32s_34ns_65_2_1_U13/buff0_reg is absorbed into DSP mul_32s_34ns_65_2_1_U13/buff0_reg.
DSP Report: operator mul_32s_34ns_65_2_1_U13/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U13/buff0_reg.
DSP Report: operator mul_32s_34ns_65_2_1_U13/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U13/buff0_reg.
WARNING: [Synth 8-7129] Port s_axi_CTRL_AWADDR[1] in module unpack_blk_to_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_AWADDR[0] in module unpack_blk_to_stream is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[47]) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[46]) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[45]) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[44]) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[43]) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[42]) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[41]) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[40]) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[39]) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[38]) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[37]) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[36]) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[35]) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[34]) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[33]) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[32]) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[31]) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[30]) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[29]) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[28]) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[27]) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[26]) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[25]) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[24]) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[23]) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[22]) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[21]) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[20]) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[19]) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[18]) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[17]) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[47]__0) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[46]__0) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[45]__0) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[44]__0) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[43]__0) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[42]__0) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[41]__0) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[40]__0) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[39]__0) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[38]__0) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[37]__0) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[36]__0) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[35]__0) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[34]__0) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[33]__0) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[32]__0) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[31]__0) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[30]__0) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[29]__0) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[28]__0) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[27]__0) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[26]__0) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[25]__0) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[24]__0) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[23]__0) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[22]__0) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[21]__0) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[20]__0) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[19]__0) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[18]__0) is unused and will be removed from module unpack_blk_to_stream.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U13/buff0_reg[17]__0) is unused and will be removed from module unpack_blk_to_stream.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2135.844 ; gain = 674.363 ; free physical = 1300 ; free virtual = 3959
---------------------------------------------------------------------------------
 Sort Area is  mul_32s_34ns_65_2_1_U13/tmp_product_0 : 0 0 : 1614 4236 : Used 1 time 0
 Sort Area is  mul_32s_34ns_65_2_1_U13/tmp_product_0 : 0 1 : 2622 4236 : Used 1 time 0
 Sort Area is  mul_32s_34ns_65_2_1_U13/tmp_product_3 : 0 0 : 1460 3561 : Used 1 time 0
 Sort Area is  mul_32s_34ns_65_2_1_U13/tmp_product_3 : 0 1 : 2101 3561 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|unpack_blk_to_stream | (A:0x15556)*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|unpack_blk_to_stream | (PCIN>>17)+A*B2 | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|unpack_blk_to_stream | A2*(B:0x15556)  | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|unpack_blk_to_stream | (PCIN>>17)+A2*B | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+---------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2207.844 ; gain = 746.363 ; free physical = 2139 ; free virtual = 4838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2210.844 ; gain = 749.363 ; free physical = 2124 ; free virtual = 4823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2239.891 ; gain = 778.410 ; free physical = 2036 ; free virtual = 4735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2390.703 ; gain = 929.223 ; free physical = 2703 ; free virtual = 5580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2390.703 ; gain = 929.223 ; free physical = 2699 ; free virtual = 5575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2390.703 ; gain = 929.223 ; free physical = 2698 ; free virtual = 5574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2390.703 ; gain = 929.223 ; free physical = 2698 ; free virtual = 5574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2390.703 ; gain = 929.223 ; free physical = 2696 ; free virtual = 5572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2390.703 ; gain = 929.223 ; free physical = 2696 ; free virtual = 5572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|unpack_blk_to_stream | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|unpack_blk_to_stream | (PCIN>>17+A*B')' | 16     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|unpack_blk_to_stream | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|unpack_blk_to_stream | (PCIN>>17+A*B)'  | 0      | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+---------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    84|
|2     |DSP48E1 |     4|
|6     |LUT1    |   130|
|7     |LUT2    |    92|
|8     |LUT3    |   194|
|9     |LUT4    |   248|
|10    |LUT5    |   107|
|11    |LUT6    |    44|
|12    |FDRE    |   951|
|13    |FDSE    |     8|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2390.703 ; gain = 929.223 ; free physical = 2696 ; free virtual = 5573
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 71 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2390.703 ; gain = 781.473 ; free physical = 2696 ; free virtual = 5573
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2390.711 ; gain = 929.223 ; free physical = 2696 ; free virtual = 5573
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2390.711 ; gain = 0.000 ; free physical = 2844 ; free virtual = 5724
INFO: [Netlist 29-17] Analyzing 88 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2446.730 ; gain = 0.000 ; free physical = 4040 ; free virtual = 6943
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 6db0e512
INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 76 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:43 . Memory (MB): peak = 2446.730 ; gain = 1078.754 ; free physical = 4041 ; free virtual = 6944
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1406.512; main = 1406.512; forked = 187.963
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3045.520; main = 2446.734; forked = 909.672
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2470.742 ; gain = 0.000 ; free physical = 4041 ; free virtual = 6944
INFO: [Common 17-1381] The checkpoint '/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.runs/MotorFatigue_PYNQZ2_unpack_blk_to_stream_0_0_synth_1/MotorFatigue_PYNQZ2_unpack_blk_to_stream_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP MotorFatigue_PYNQZ2_unpack_blk_to_stream_0_0, cache-ID = f04be603d1f8b31a
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2470.742 ; gain = 0.000 ; free physical = 4019 ; free virtual = 6929
INFO: [Common 17-1381] The checkpoint '/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.runs/MotorFatigue_PYNQZ2_unpack_blk_to_stream_0_0_synth_1/MotorFatigue_PYNQZ2_unpack_blk_to_stream_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file MotorFatigue_PYNQZ2_unpack_blk_to_stream_0_0_utilization_synth.rpt -pb MotorFatigue_PYNQZ2_unpack_blk_to_stream_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 18 04:15:20 2025...
