$date
	Sun Mar  1 01:48:17 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$scope module stim1 $end
$var wire 1 ! clk $end
$upscope $end
$upscope $end
$scope module tb $end
$var wire 1 " tb_mismatch $end
$upscope $end
$scope module tb $end
$var wire 1 # c $end
$upscope $end
$scope module tb $end
$var wire 1 $ d $end
$upscope $end
$scope module tb $end
$var wire 4 % mux_in_ref [3:0] $end
$upscope $end
$scope module tb $end
$var wire 4 & mux_in_dut [3:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b100 %
0$
0#
1"
0!
$end
#5
1!
#10
0!
#15
1!
#20
0!
#25
b1 %
b1010 &
1$
1!
#30
0!
#35
0"
b101 %
1#
b101 &
0$
1!
#40
0!
#45
1"
b1001 %
b1111 &
1$
1!
#50
0!
#55
b100 %
0#
b0 &
0$
1!
#60
b1 %
b1010 &
1$
0!
#65
1!
#70
b1001 %
b1111 &
1#
0!
#75
b1 %
b1010 &
0#
1!
#80
0!
#85
1!
#90
0"
b101 %
1#
b101 &
0$
0!
#95
1"
b1 %
0#
b1010 &
1$
1!
#100
0!
#105
0"
b101 %
1#
b101 &
0$
1!
#110
1"
b1 %
0#
b1010 &
1$
0!
#115
1!
#120
b100 %
b0 &
0$
0!
#125
b1 %
b1010 &
1$
1!
#130
0"
b101 %
1#
b101 &
0$
0!
#135
1"
b1 %
0#
b1010 &
1$
1!
#140
0"
b101 %
1#
b101 &
0$
0!
#145
1"
b1 %
0#
b1010 &
1$
1!
#150
b1001 %
b1111 &
1#
0!
#155
0"
b101 %
b101 &
0$
1!
#160
1"
b1001 %
b1111 &
1$
0!
#165
0"
b101 %
b101 &
0$
1!
#170
0!
#175
1"
b100 %
b0 &
0#
1!
#180
b1 %
b1010 &
1$
0!
#185
b100 %
b0 &
0$
1!
#190
b1 %
b1010 &
1$
0!
#195
1!
#200
0!
#205
b1001 %
b1111 &
1#
1!
#210
0"
b101 %
b101 &
0$
0!
#215
1"
b100 %
b0 &
0#
1!
#220
0!
#225
0"
b101 %
b101 &
1#
1!
#230
1"
b1 %
0#
b1010 &
1$
0!
#235
0"
b101 %
1#
b101 &
0$
1!
#240
1"
b1001 %
b1111 &
1$
0!
#245
b1 %
b1010 &
0#
1!
#250
b1001 %
b1111 &
1#
0!
#255
1!
#260
b1 %
b1010 &
0#
0!
#265
0"
b101 %
1#
b101 &
0$
1!
#270
0!
#275
1"
b1 %
0#
b1010 &
1$
1!
#280
b1001 %
b1111 &
1#
0!
#285
1!
#290
0"
b101 %
b101 &
0$
0!
#295
1!
#300
1"
b100 %
b0 &
0#
0!
