Analysis & Synthesis report for ov5640_sdram_vga
Mon Dec 13 18:25:04 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_intf:u_intf|state_c
 11. State Machine - |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|state_c
 12. State Machine - |ov5640_sdram_vga|ov5640_config:u_cfg|i2c_interface:u_i2c_interface|state_c
 13. State Machine - |ov5640_sdram_vga|ov5640_config:u_cfg|i2c_config:u_i2c_cfg|state_c
 14. Registers Protected by Synthesis
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component
 21. Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated
 22. Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|a_graycounter_qv6:rdptr_g1p
 23. Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|a_graycounter_mdc:wrptr_g1p
 24. Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|altsyncram_j1b1:fifo_ram
 25. Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|dffpipe_re9:rs_brp
 26. Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|dffpipe_re9:rs_bwp
 27. Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_bpl:rs_dgwp
 28. Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13
 29. Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_cpl:ws_dgrp
 30. Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16
 31. Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component
 32. Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated
 33. Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|a_graycounter_qv6:rdptr_g1p
 34. Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|a_graycounter_mdc:wrptr_g1p
 35. Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|altsyncram_j1b1:fifo_ram
 36. Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_dpl:rs_dgwp
 37. Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe5
 38. Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|dffpipe_re9:ws_brp
 39. Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|dffpipe_re9:ws_bwp
 40. Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_epl:ws_dgrp
 41. Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe8
 42. Source assignments for adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_m7a1:auto_generated|a_dpfifo_tda1:dpfifo|altsyncram_d0i1:FIFOram
 43. Parameter Settings for User Entity Instance: pll0:u_pll0|pll0_0002:pll0_inst|altera_pll:altera_pll_i
 44. Parameter Settings for User Entity Instance: pll1:u_pll1|pll1_0002:pll1_inst|altera_pll:altera_pll_i
 45. Parameter Settings for User Entity Instance: ov5640_config:u_cfg|i2c_config:u_i2c_cfg
 46. Parameter Settings for User Entity Instance: sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component
 47. Parameter Settings for User Entity Instance: sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component
 48. Parameter Settings for User Entity Instance: adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst|scfifo:scfifo_component
 49. dcfifo Parameter Settings by Entity Instance
 50. scfifo Parameter Settings by Entity Instance
 51. Port Connectivity Checks: "adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst"
 52. Port Connectivity Checks: "ov5640_config:u_cfg|i2c_interface:u_i2c_interface"
 53. Port Connectivity Checks: "ov5640_config:u_cfg|i2c_config:u_i2c_cfg"
 54. Port Connectivity Checks: "pll1:u_pll1"
 55. Port Connectivity Checks: "pll0:u_pll0"
 56. Post-Synthesis Netlist Statistics for Top Partition
 57. Elapsed Time Per Partition
 58. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Dec 13 18:25:04 2021           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; ov5640_sdram_vga                                ;
; Top-level Entity Name           ; ov5640_sdram_vga                                ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 623                                             ;
; Total pins                      ; 86                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 127,216                                         ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 2                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; ov5640_sdram_vga   ; ov5640_sdram_vga   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                              ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                          ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+
; ../rtl/vga/adv7123_driver.v      ; yes             ; User Verilog HDL File        ; E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/vga/adv7123_driver.v      ;         ;
; ../ip/vga_fifo/vga_fifo.v        ; yes             ; User Wizard-Generated File   ; E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/vga_fifo/vga_fifo.v        ;         ;
; ../ip/wrfifo/wrfifo.v            ; yes             ; User Wizard-Generated File   ; E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/wrfifo/wrfifo.v            ;         ;
; ../ip/rdfifo/rdfifo.v            ; yes             ; User Wizard-Generated File   ; E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/rdfifo/rdfifo.v            ;         ;
; db/iobuf.v                       ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/iobuf.v                ;         ;
; ../rtl/sdram/sdram_intf.v        ; yes             ; User Verilog HDL File        ; E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_intf.v        ;         ;
; ../rtl/sdram/sdram_ctrl.v        ; yes             ; User Verilog HDL File        ; E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_ctrl.v        ;         ;
; ../rtl/sdram/sdram_controler.v   ; yes             ; User Verilog HDL File        ; E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_controler.v   ;         ;
; ../rtl/ov5640/ov5640_config.v    ; yes             ; User Verilog HDL File        ; E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/ov5640_config.v    ;         ;
; ../rtl/ov5640/i2c_interface.v    ; yes             ; User Verilog HDL File        ; E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_interface.v    ;         ;
; ../rtl/ov5640/i2c_config.v       ; yes             ; User Verilog HDL File        ; E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_config.v       ;         ;
; ../rtl/param.v                   ; yes             ; User Verilog HDL File        ; E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/param.v                   ;         ;
; ../rtl/ov5640_sdram_vga.v        ; yes             ; User Verilog HDL File        ; E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v        ;         ;
; ../rtl/capture.v                 ; yes             ; User Verilog HDL File        ; E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/capture.v                 ;         ;
; ../ip/pll0/pll0.v                ; yes             ; User Wizard-Generated File   ; E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll0/pll0.v                ; pll0    ;
; ../ip/pll0/pll0/pll0_0002.v      ; yes             ; User Verilog HDL File        ; E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll0/pll0/pll0_0002.v      ; pll0    ;
; ../ip/pll1/pll1.v                ; yes             ; User Wizard-Generated File   ; E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll1/pll1.v                ; pll1    ;
; ../ip/pll1/pll1/pll1_0002.v      ; yes             ; User Verilog HDL File        ; E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll1/pll1/pll1_0002.v      ; pll1    ;
; altera_pll.v                     ; yes             ; Megafunction                 ; e:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v        ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; e:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf          ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.inc     ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; e:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc        ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; e:/intelfpga/18.1/quartus/libraries/megafunctions/a_graycounter.inc   ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; e:/intelfpga/18.1/quartus/libraries/megafunctions/a_fefifo.inc        ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; e:/intelfpga/18.1/quartus/libraries/megafunctions/a_gray2bin.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; e:/intelfpga/18.1/quartus/libraries/megafunctions/dffpipe.inc         ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; e:/intelfpga/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.inc     ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; e:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc      ;         ;
; db/dcfifo_n8r1.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dcfifo_n8r1.tdf        ;         ;
; db/a_gray2bin_rab.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/a_gray2bin_rab.tdf     ;         ;
; db/a_graycounter_qv6.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/a_graycounter_qv6.tdf  ;         ;
; db/a_graycounter_mdc.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/a_graycounter_mdc.tdf  ;         ;
; db/altsyncram_j1b1.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/altsyncram_j1b1.tdf    ;         ;
; db/dffpipe_re9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dffpipe_re9.tdf        ;         ;
; db/alt_synch_pipe_bpl.tdf        ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/alt_synch_pipe_bpl.tdf ;         ;
; db/dffpipe_se9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dffpipe_se9.tdf        ;         ;
; db/alt_synch_pipe_cpl.tdf        ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/alt_synch_pipe_cpl.tdf ;         ;
; db/dffpipe_te9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dffpipe_te9.tdf        ;         ;
; db/cmpr_c06.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/cmpr_c06.tdf           ;         ;
; db/dcfifo_a9r1.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dcfifo_a9r1.tdf        ;         ;
; db/alt_synch_pipe_dpl.tdf        ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/alt_synch_pipe_dpl.tdf ;         ;
; db/dffpipe_ue9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dffpipe_ue9.tdf        ;         ;
; db/alt_synch_pipe_epl.tdf        ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/alt_synch_pipe_epl.tdf ;         ;
; db/dffpipe_ve9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dffpipe_ve9.tdf        ;         ;
; scfifo.tdf                       ; yes             ; Megafunction                 ; e:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf          ;         ;
; a_regfifo.inc                    ; yes             ; Megafunction                 ; e:/intelfpga/18.1/quartus/libraries/megafunctions/a_regfifo.inc       ;         ;
; a_dpfifo.inc                     ; yes             ; Megafunction                 ; e:/intelfpga/18.1/quartus/libraries/megafunctions/a_dpfifo.inc        ;         ;
; a_i2fifo.inc                     ; yes             ; Megafunction                 ; e:/intelfpga/18.1/quartus/libraries/megafunctions/a_i2fifo.inc        ;         ;
; a_fffifo.inc                     ; yes             ; Megafunction                 ; e:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.inc        ;         ;
; a_f2fifo.inc                     ; yes             ; Megafunction                 ; e:/intelfpga/18.1/quartus/libraries/megafunctions/a_f2fifo.inc        ;         ;
; db/scfifo_m7a1.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/scfifo_m7a1.tdf        ;         ;
; db/a_dpfifo_tda1.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/a_dpfifo_tda1.tdf      ;         ;
; db/altsyncram_d0i1.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/altsyncram_d0i1.tdf    ;         ;
; db/cmpr_3l8.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/cmpr_3l8.tdf           ;         ;
; db/cntr_ggb.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/cntr_ggb.tdf           ;         ;
; db/cntr_tg7.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/cntr_tg7.tdf           ;         ;
; db/cntr_hgb.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/cntr_hgb.tdf           ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 752         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 1138        ;
;     -- 7 input functions                    ; 7           ;
;     -- 6 input functions                    ; 317         ;
;     -- 5 input functions                    ; 229         ;
;     -- 4 input functions                    ; 193         ;
;     -- <=3 input functions                  ; 392         ;
;                                             ;             ;
; Dedicated logic registers                   ; 623         ;
;                                             ;             ;
; I/O pins                                    ; 86          ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 127216      ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Total PLLs                                  ; 4           ;
;     -- PLLs                                 ; 4           ;
;                                             ;             ;
; Maximum fan-out node                        ; rst_n~input ;
; Maximum fan-out                             ; 612         ;
; Total fan-out                               ; 8359        ;
; Average fan-out                             ; 4.18        ;
+---------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                        ; Entity Name        ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |ov5640_sdram_vga                                       ; 1138 (1)            ; 623 (0)                   ; 127216            ; 0          ; 86   ; 0            ; |ov5640_sdram_vga                                                                                                                                                                          ; ov5640_sdram_vga   ; work         ;
;    |adv7123_driver:u_vga_intf|                          ; 83 (56)             ; 47 (26)                   ; 240               ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|adv7123_driver:u_vga_intf                                                                                                                                                ; adv7123_driver     ; work         ;
;       |vga_fifo:vga_fifo_inst|                          ; 27 (0)              ; 21 (0)                    ; 240               ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst                                                                                                                         ; vga_fifo           ; work         ;
;          |scfifo:scfifo_component|                      ; 27 (0)              ; 21 (0)                    ; 240               ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst|scfifo:scfifo_component                                                                                                 ; scfifo             ; work         ;
;             |scfifo_m7a1:auto_generated|                ; 27 (0)              ; 21 (0)                    ; 240               ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_m7a1:auto_generated                                                                      ; scfifo_m7a1        ; work         ;
;                |a_dpfifo_tda1:dpfifo|                   ; 27 (16)             ; 21 (10)                   ; 240               ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_m7a1:auto_generated|a_dpfifo_tda1:dpfifo                                                 ; a_dpfifo_tda1      ; work         ;
;                   |altsyncram_d0i1:FIFOram|             ; 0 (0)               ; 0 (0)                     ; 240               ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_m7a1:auto_generated|a_dpfifo_tda1:dpfifo|altsyncram_d0i1:FIFOram                         ; altsyncram_d0i1    ; work         ;
;                   |cntr_ggb:rd_ptr_msb|                 ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_m7a1:auto_generated|a_dpfifo_tda1:dpfifo|cntr_ggb:rd_ptr_msb                             ; cntr_ggb           ; work         ;
;                   |cntr_hgb:wr_ptr|                     ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_m7a1:auto_generated|a_dpfifo_tda1:dpfifo|cntr_hgb:wr_ptr                                 ; cntr_hgb           ; work         ;
;                   |cntr_tg7:usedw_counter|              ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_m7a1:auto_generated|a_dpfifo_tda1:dpfifo|cntr_tg7:usedw_counter                          ; cntr_tg7           ; work         ;
;    |capture:u_capture|                                  ; 36 (36)             ; 53 (53)                   ; 0                 ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|capture:u_capture                                                                                                                                                        ; capture            ; work         ;
;    |iobuf:u_iobuf|                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|iobuf:u_iobuf                                                                                                                                                            ; iobuf              ; work         ;
;       |iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|iobuf:u_iobuf|iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component                                                                                                            ; iobuf_iobuf_in_d8i ; work         ;
;    |ov5640_config:u_cfg|                                ; 663 (0)             ; 70 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|ov5640_config:u_cfg                                                                                                                                                      ; ov5640_config      ; work         ;
;       |i2c_config:u_i2c_cfg|                            ; 615 (615)           ; 47 (47)                   ; 0                 ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|ov5640_config:u_cfg|i2c_config:u_i2c_cfg                                                                                                                                 ; i2c_config         ; work         ;
;       |i2c_interface:u_i2c_interface|                   ; 48 (48)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|ov5640_config:u_cfg|i2c_interface:u_i2c_interface                                                                                                                        ; i2c_interface      ; work         ;
;    |pll0:u_pll0|                                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|pll0:u_pll0                                                                                                                                                              ; pll0               ; pll0         ;
;       |pll0_0002:pll0_inst|                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|pll0:u_pll0|pll0_0002:pll0_inst                                                                                                                                          ; pll0_0002          ; pll0         ;
;          |altera_pll:altera_pll_i|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|pll0:u_pll0|pll0_0002:pll0_inst|altera_pll:altera_pll_i                                                                                                                  ; altera_pll         ; work         ;
;    |pll1:u_pll1|                                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|pll1:u_pll1                                                                                                                                                              ; pll1               ; pll1         ;
;       |pll1_0002:pll1_inst|                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|pll1:u_pll1|pll1_0002:pll1_inst                                                                                                                                          ; pll1_0002          ; pll1         ;
;          |altera_pll:altera_pll_i|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|pll1:u_pll1|pll1_0002:pll1_inst|altera_pll:altera_pll_i                                                                                                                  ; altera_pll         ; work         ;
;    |sdram_controler:u_sdram_ctrl|                       ; 355 (0)             ; 453 (0)                   ; 126976            ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl                                                                                                                                             ; sdram_controler    ; work         ;
;       |sdram_ctrl:u_rw_ctrl|                            ; 245 (56)            ; 374 (76)                  ; 126976            ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl                                                                                                                        ; sdram_ctrl         ; work         ;
;          |rdfifo:rdfifo_inst|                           ; 93 (0)              ; 149 (0)                   ; 61440             ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst                                                                                                     ; rdfifo             ; work         ;
;             |dcfifo:dcfifo_component|                   ; 93 (0)              ; 149 (0)                   ; 61440             ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;                |dcfifo_a9r1:auto_generated|             ; 93 (17)             ; 149 (39)                  ; 61440             ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated                                                  ; dcfifo_a9r1        ; work         ;
;                   |a_gray2bin_rab:wrptr_g_gray2bin|     ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|a_gray2bin_rab:wrptr_g_gray2bin                  ; a_gray2bin_rab     ; work         ;
;                   |a_gray2bin_rab:ws_dgrp_gray2bin|     ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|a_gray2bin_rab:ws_dgrp_gray2bin                  ; a_gray2bin_rab     ; work         ;
;                   |a_graycounter_mdc:wrptr_g1p|         ; 20 (20)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|a_graycounter_mdc:wrptr_g1p                      ; a_graycounter_mdc  ; work         ;
;                   |a_graycounter_qv6:rdptr_g1p|         ; 21 (21)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|a_graycounter_qv6:rdptr_g1p                      ; a_graycounter_qv6  ; work         ;
;                   |alt_synch_pipe_dpl:rs_dgwp|          ; 0 (0)               ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_dpl:rs_dgwp                       ; alt_synch_pipe_dpl ; work         ;
;                      |dffpipe_ue9:dffpipe5|             ; 0 (0)               ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe5  ; dffpipe_ue9        ; work         ;
;                   |alt_synch_pipe_epl:ws_dgrp|          ; 0 (0)               ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_epl:ws_dgrp                       ; alt_synch_pipe_epl ; work         ;
;                      |dffpipe_ve9:dffpipe8|             ; 0 (0)               ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe8  ; dffpipe_ve9        ; work         ;
;                   |altsyncram_j1b1:fifo_ram|            ; 0 (0)               ; 0 (0)                     ; 61440             ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|altsyncram_j1b1:fifo_ram                         ; altsyncram_j1b1    ; work         ;
;                   |cmpr_c06:rdempty_eq_comp|            ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|cmpr_c06:rdempty_eq_comp                         ; cmpr_c06           ; work         ;
;                   |cmpr_c06:wrfull_eq_comp|             ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|cmpr_c06:wrfull_eq_comp                          ; cmpr_c06           ; work         ;
;                   |dffpipe_re9:ws_brp|                  ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|dffpipe_re9:ws_brp                               ; dffpipe_re9        ; work         ;
;                   |dffpipe_re9:ws_bwp|                  ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|dffpipe_re9:ws_bwp                               ; dffpipe_re9        ; work         ;
;          |wrfifo:wrfifo_inst|                           ; 96 (0)              ; 149 (0)                   ; 65536             ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst                                                                                                     ; wrfifo             ; work         ;
;             |dcfifo:dcfifo_component|                   ; 96 (0)              ; 149 (0)                   ; 65536             ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;                |dcfifo_n8r1:auto_generated|             ; 96 (20)             ; 149 (39)                  ; 65536             ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated                                                  ; dcfifo_n8r1        ; work         ;
;                   |a_gray2bin_rab:rdptr_g_gray2bin|     ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|a_gray2bin_rab:rdptr_g_gray2bin                  ; a_gray2bin_rab     ; work         ;
;                   |a_gray2bin_rab:rs_dgwp_gray2bin|     ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|a_gray2bin_rab:rs_dgwp_gray2bin                  ; a_gray2bin_rab     ; work         ;
;                   |a_graycounter_mdc:wrptr_g1p|         ; 20 (20)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|a_graycounter_mdc:wrptr_g1p                      ; a_graycounter_mdc  ; work         ;
;                   |a_graycounter_qv6:rdptr_g1p|         ; 21 (21)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|a_graycounter_qv6:rdptr_g1p                      ; a_graycounter_qv6  ; work         ;
;                   |alt_synch_pipe_bpl:rs_dgwp|          ; 0 (0)               ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_bpl:rs_dgwp                       ; alt_synch_pipe_bpl ; work         ;
;                      |dffpipe_se9:dffpipe13|            ; 0 (0)               ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13 ; dffpipe_se9        ; work         ;
;                   |alt_synch_pipe_cpl:ws_dgrp|          ; 0 (0)               ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_cpl:ws_dgrp                       ; alt_synch_pipe_cpl ; work         ;
;                      |dffpipe_te9:dffpipe16|            ; 0 (0)               ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16 ; dffpipe_te9        ; work         ;
;                   |altsyncram_j1b1:fifo_ram|            ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|altsyncram_j1b1:fifo_ram                         ; altsyncram_j1b1    ; work         ;
;                   |cmpr_c06:rdempty_eq_comp|            ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|cmpr_c06:rdempty_eq_comp                         ; cmpr_c06           ; work         ;
;                   |cmpr_c06:wrfull_eq_comp|             ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|cmpr_c06:wrfull_eq_comp                          ; cmpr_c06           ; work         ;
;                   |dffpipe_re9:rs_brp|                  ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|dffpipe_re9:rs_brp                               ; dffpipe_re9        ; work         ;
;                   |dffpipe_re9:rs_bwp|                  ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|dffpipe_re9:rs_bwp                               ; dffpipe_re9        ; work         ;
;       |sdram_intf:u_intf|                               ; 110 (110)           ; 79 (79)                   ; 0                 ; 0          ; 0    ; 0            ; |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_intf:u_intf                                                                                                                           ; sdram_intf         ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_m7a1:auto_generated|a_dpfifo_tda1:dpfifo|altsyncram_d0i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256   ; None ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|altsyncram_j1b1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; None ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|altsyncram_j1b1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------+---------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                        ; IP Include File           ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------+---------------------------+
; Altera ; ALTIOBUF     ; 18.1    ; N/A          ; N/A          ; |ov5640_sdram_vga|iobuf:u_iobuf                                                        ; ../ip/iobuf/iobuf.v       ;
; Altera ; altera_pll   ; 18.1    ; N/A          ; N/A          ; |ov5640_sdram_vga|pll0:u_pll0                                                          ; ../ip/pll0/pll0.v         ;
; Altera ; altera_pll   ; 18.1    ; N/A          ; N/A          ; |ov5640_sdram_vga|pll1:u_pll1                                                          ; ../ip/pll1/pll1.v         ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst ; ../ip/rdfifo/rdfifo.v     ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst ; ../ip/wrfifo/wrfifo.v     ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |ov5640_sdram_vga|adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst                     ; ../ip/vga_fifo/vga_fifo.v ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------+---------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_intf:u_intf|state_c                                               ;
+---------------+--------------+---------------+--------------+--------------+-------------+--------------+---------------+--------------+
; Name          ; state_c.READ ; state_c.WRITE ; state_c.ACTI ; state_c.IDLE ; state_c.MRS ; state_c.AREF ; state_c.PRECH ; state_c.WAIT ;
+---------------+--------------+---------------+--------------+--------------+-------------+--------------+---------------+--------------+
; state_c.WAIT  ; 0            ; 0             ; 0            ; 0            ; 0           ; 0            ; 0             ; 0            ;
; state_c.PRECH ; 0            ; 0             ; 0            ; 0            ; 0           ; 0            ; 1             ; 1            ;
; state_c.AREF  ; 0            ; 0             ; 0            ; 0            ; 0           ; 1            ; 0             ; 1            ;
; state_c.MRS   ; 0            ; 0             ; 0            ; 0            ; 1           ; 0            ; 0             ; 1            ;
; state_c.IDLE  ; 0            ; 0             ; 0            ; 1            ; 0           ; 0            ; 0             ; 1            ;
; state_c.ACTI  ; 0            ; 0             ; 1            ; 0            ; 0           ; 0            ; 0             ; 1            ;
; state_c.WRITE ; 0            ; 1             ; 0            ; 0            ; 0           ; 0            ; 0             ; 1            ;
; state_c.READ  ; 1            ; 0             ; 0            ; 0            ; 0           ; 0            ; 0             ; 1            ;
+---------------+--------------+---------------+--------------+--------------+-------------+--------------+---------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|state_c ;
+-----------------+--------------+-----------------+-----------------+------------------------+
; Name            ; state_c.DONE ; state_c.BURST_R ; state_c.BURST_W ; state_c.IDLE           ;
+-----------------+--------------+-----------------+-----------------+------------------------+
; state_c.IDLE    ; 0            ; 0               ; 0               ; 0                      ;
; state_c.BURST_W ; 0            ; 0               ; 1               ; 1                      ;
; state_c.BURST_R ; 0            ; 1               ; 0               ; 1                      ;
; state_c.DONE    ; 1            ; 0               ; 0               ; 1                      ;
+-----------------+--------------+-----------------+-----------------+------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov5640_sdram_vga|ov5640_config:u_cfg|i2c_interface:u_i2c_interface|state_c                              ;
+---------------+--------------+--------------+--------------+--------------+---------------+---------------+--------------+
; Name          ; state_c.STOP ; state_c.SACK ; state_c.READ ; state_c.RACK ; state_c.WRITE ; state_c.START ; state_c.IDLE ;
+---------------+--------------+--------------+--------------+--------------+---------------+---------------+--------------+
; state_c.IDLE  ; 0            ; 0            ; 0            ; 0            ; 0             ; 0             ; 0            ;
; state_c.START ; 0            ; 0            ; 0            ; 0            ; 0             ; 1             ; 1            ;
; state_c.WRITE ; 0            ; 0            ; 0            ; 0            ; 1             ; 0             ; 1            ;
; state_c.RACK  ; 0            ; 0            ; 0            ; 1            ; 0             ; 0             ; 1            ;
; state_c.READ  ; 0            ; 0            ; 1            ; 0            ; 0             ; 0             ; 1            ;
; state_c.SACK  ; 0            ; 1            ; 0            ; 0            ; 0             ; 0             ; 1            ;
; state_c.STOP  ; 1            ; 0            ; 0            ; 0            ; 0             ; 0             ; 1            ;
+---------------+--------------+--------------+--------------+--------------+---------------+---------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov5640_sdram_vga|ov5640_config:u_cfg|i2c_config:u_i2c_cfg|state_c                                       ;
+---------------+--------------+---------------+--------------+---------------+--------------+--------------+--------------+
; Name          ; state_c.DONE ; state_c.RDONE ; state_c.RREQ ; state_c.WDONE ; state_c.WREQ ; state_c.IDLE ; state_c.WAIT ;
+---------------+--------------+---------------+--------------+---------------+--------------+--------------+--------------+
; state_c.WAIT  ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0            ;
; state_c.IDLE  ; 0            ; 0             ; 0            ; 0             ; 0            ; 1            ; 1            ;
; state_c.WREQ  ; 0            ; 0             ; 0            ; 0             ; 1            ; 0            ; 1            ;
; state_c.WDONE ; 0            ; 0             ; 0            ; 1             ; 0            ; 0            ; 1            ;
; state_c.RREQ  ; 0            ; 0             ; 1            ; 0             ; 0            ; 0            ; 1            ;
; state_c.RDONE ; 0            ; 1             ; 0            ; 0             ; 0            ; 0            ; 1            ;
; state_c.DONE  ; 1            ; 0             ; 0            ; 0             ; 0            ; 0            ; 1            ;
+---------------+--------------+---------------+--------------+---------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                        ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[12]   ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[10]   ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[11]   ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[8]    ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[9]    ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[6]    ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[7]    ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[4]    ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[5]    ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[2]    ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[3]    ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[0]    ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[1]    ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[12]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[10]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[11]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[8]   ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[9]   ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6]   ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7]   ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4]   ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5]   ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2]   ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3]   ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[0]   ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[1]   ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[12] ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[10] ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[11] ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[9]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[12] ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[10] ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[11] ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[12]   ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[10]   ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[11]   ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[8]    ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[9]    ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[6]    ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[7]    ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[4]    ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[5]    ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[2]    ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[3]    ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[0]    ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[1]    ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[12]   ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[10]   ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[11]   ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]    ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]    ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]    ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]    ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]    ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]    ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]    ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]    ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]    ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]    ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[12] ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[10] ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[11] ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[9]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[12] ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[10] ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[11] ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 104                                                                                                                                           ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+
; Register name                                                                                                                                          ; Reason for Removal                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|tx_data[5]                                                                                           ; Lost fanout                                                              ;
; sdram_controler:u_sdram_ctrl|sdram_intf:u_intf|rd_din[5]                                                                                               ; Lost fanout                                                              ;
; sdram_controler:u_sdram_ctrl|sdram_intf:u_intf|command[3]                                                                                              ; Stuck at GND due to stuck port data_in                                   ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[12] ; Lost fanout                                                              ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|dffpipe_re9:ws_brp|dffe12a[12] ; Lost fanout                                                              ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[12] ; Lost fanout                                                              ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|dffpipe_re9:rs_brp|dffe12a[12] ; Lost fanout                                                              ;
; sdram_controler:u_sdram_ctrl|sdram_intf:u_intf|dq_mask[0]                                                                                              ; Merged with sdram_controler:u_sdram_ctrl|sdram_intf:u_intf|dq_mask[1]    ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|addr[0..8]                                                                                           ; Merged with sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|addr[9]    ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wr_bank[0]                                                                                           ; Merged with sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wr_bank[1] ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rd_bank[0]                                                                                           ; Merged with sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rd_bank[1] ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|addr[23]                                                                                             ; Merged with sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|addr[24]   ;
; sdram_controler:u_sdram_ctrl|sdram_intf:u_intf|bank[0]                                                                                                 ; Merged with sdram_controler:u_sdram_ctrl|sdram_intf:u_intf|bank[1]       ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|addr[9]                                                                                              ; Stuck at GND due to stuck port data_in                                   ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rd_bank[1]                                                                                           ; Merged with sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wr_bank[1] ;
; Total Number of Removed Registers = 23                                                                                                                 ;                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                  ;
+--------------------------------------------------------------+--------------------+----------------------------------------------------------+
; Register name                                                ; Reason for Removal ; Registers Removed due to This Register                   ;
+--------------------------------------------------------------+--------------------+----------------------------------------------------------+
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|tx_data[5] ; Lost Fanouts       ; sdram_controler:u_sdram_ctrl|sdram_intf:u_intf|rd_din[5] ;
+--------------------------------------------------------------+--------------------+----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 623   ;
; Number of registers using Synchronous Clear  ; 137   ;
; Number of registers using Synchronous Load   ; 14    ;
; Number of registers using Asynchronous Clear ; 623   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 243   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                              ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ov5640_config:u_cfg|i2c_interface:u_i2c_interface|i2c_scl                                                                                                      ; 2       ;
; sdram_controler:u_sdram_ctrl|sdram_intf:u_intf|init_flag                                                                                                       ; 25      ;
; ov5640_config:u_cfg|i2c_interface:u_i2c_interface|i2c_sda_out                                                                                                  ; 3       ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a0 ; 9       ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a0 ; 9       ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a0 ; 8       ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|a_graycounter_qv6:rdptr_g1p|parity6    ; 6       ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a0 ; 9       ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|a_graycounter_qv6:rdptr_g1p|parity6    ; 6       ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|a_graycounter_mdc:wrptr_g1p|parity9    ; 6       ;
; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|a_graycounter_mdc:wrptr_g1p|parity9    ; 6       ;
; Total number of inverted registers = 11                                                                                                                        ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ov5640_sdram_vga|ov5640_config:u_cfg|i2c_config:u_i2c_cfg|trans_cmd[3]      ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|addr[18] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_intf:u_intf|addr[2]     ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_intf:u_intf|addr[7]     ;
; 15:1               ; 7 bits    ; 70 LEs        ; 42 LEs               ; 28 LEs                 ; Yes        ; |ov5640_sdram_vga|ov5640_config:u_cfg|i2c_config:u_i2c_cfg|trans_dout[2]     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                      ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                       ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                       ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                       ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                 ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|a_graycounter_qv6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|a_graycounter_mdc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|altsyncram_j1b1:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|dffpipe_re9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|dffpipe_re9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_bpl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_cpl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                      ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                       ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                       ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                       ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                 ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|a_graycounter_qv6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|a_graycounter_mdc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|altsyncram_j1b1:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_dpl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe5 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|dffpipe_re9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|dffpipe_re9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_epl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe8 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_m7a1:auto_generated|a_dpfifo_tda1:dpfifo|altsyncram_d0i1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll0:u_pll0|pll0_0002:pll0_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------+
; Parameter Name                       ; Value                  ; Type                                 ;
+--------------------------------------+------------------------+--------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                               ;
; fractional_vco_multiplier            ; false                  ; String                               ;
; pll_type                             ; General                ; String                               ;
; pll_subtype                          ; General                ; String                               ;
; number_of_clocks                     ; 2                      ; Signed Integer                       ;
; operation_mode                       ; direct                 ; String                               ;
; deserialization_factor               ; 4                      ; Signed Integer                       ;
; data_rate                            ; 0                      ; Signed Integer                       ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                       ;
; output_clock_frequency0              ; 24.000000 MHz          ; String                               ;
; phase_shift0                         ; 0 ps                   ; String                               ;
; duty_cycle0                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency1              ; 74.285714 MHz          ; String                               ;
; phase_shift1                         ; 0 ps                   ; String                               ;
; duty_cycle1                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency2              ; 0 MHz                  ; String                               ;
; phase_shift2                         ; 0 ps                   ; String                               ;
; duty_cycle2                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency3              ; 0 MHz                  ; String                               ;
; phase_shift3                         ; 0 ps                   ; String                               ;
; duty_cycle3                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency4              ; 0 MHz                  ; String                               ;
; phase_shift4                         ; 0 ps                   ; String                               ;
; duty_cycle4                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency5              ; 0 MHz                  ; String                               ;
; phase_shift5                         ; 0 ps                   ; String                               ;
; duty_cycle5                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency6              ; 0 MHz                  ; String                               ;
; phase_shift6                         ; 0 ps                   ; String                               ;
; duty_cycle6                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency7              ; 0 MHz                  ; String                               ;
; phase_shift7                         ; 0 ps                   ; String                               ;
; duty_cycle7                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency8              ; 0 MHz                  ; String                               ;
; phase_shift8                         ; 0 ps                   ; String                               ;
; duty_cycle8                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency9              ; 0 MHz                  ; String                               ;
; phase_shift9                         ; 0 ps                   ; String                               ;
; duty_cycle9                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency10             ; 0 MHz                  ; String                               ;
; phase_shift10                        ; 0 ps                   ; String                               ;
; duty_cycle10                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency11             ; 0 MHz                  ; String                               ;
; phase_shift11                        ; 0 ps                   ; String                               ;
; duty_cycle11                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency12             ; 0 MHz                  ; String                               ;
; phase_shift12                        ; 0 ps                   ; String                               ;
; duty_cycle12                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency13             ; 0 MHz                  ; String                               ;
; phase_shift13                        ; 0 ps                   ; String                               ;
; duty_cycle13                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency14             ; 0 MHz                  ; String                               ;
; phase_shift14                        ; 0 ps                   ; String                               ;
; duty_cycle14                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency15             ; 0 MHz                  ; String                               ;
; phase_shift15                        ; 0 ps                   ; String                               ;
; duty_cycle15                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency16             ; 0 MHz                  ; String                               ;
; phase_shift16                        ; 0 ps                   ; String                               ;
; duty_cycle16                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency17             ; 0 MHz                  ; String                               ;
; phase_shift17                        ; 0 ps                   ; String                               ;
; duty_cycle17                         ; 50                     ; Signed Integer                       ;
; clock_name_0                         ;                        ; String                               ;
; clock_name_1                         ;                        ; String                               ;
; clock_name_2                         ;                        ; String                               ;
; clock_name_3                         ;                        ; String                               ;
; clock_name_4                         ;                        ; String                               ;
; clock_name_5                         ;                        ; String                               ;
; clock_name_6                         ;                        ; String                               ;
; clock_name_7                         ;                        ; String                               ;
; clock_name_8                         ;                        ; String                               ;
; clock_name_global_0                  ; false                  ; String                               ;
; clock_name_global_1                  ; false                  ; String                               ;
; clock_name_global_2                  ; false                  ; String                               ;
; clock_name_global_3                  ; false                  ; String                               ;
; clock_name_global_4                  ; false                  ; String                               ;
; clock_name_global_5                  ; false                  ; String                               ;
; clock_name_global_6                  ; false                  ; String                               ;
; clock_name_global_7                  ; false                  ; String                               ;
; clock_name_global_8                  ; false                  ; String                               ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                       ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                       ;
; m_cnt_bypass_en                      ; false                  ; String                               ;
; m_cnt_odd_div_duty_en                ; false                  ; String                               ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                       ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                       ;
; n_cnt_bypass_en                      ; false                  ; String                               ;
; n_cnt_odd_div_duty_en                ; false                  ; String                               ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en0                     ; false                  ; String                               ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                               ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en1                     ; false                  ; String                               ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                               ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en2                     ; false                  ; String                               ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                               ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en3                     ; false                  ; String                               ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                               ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en4                     ; false                  ; String                               ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                               ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en5                     ; false                  ; String                               ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                               ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en6                     ; false                  ; String                               ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                               ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en7                     ; false                  ; String                               ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                               ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en8                     ; false                  ; String                               ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                               ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en9                     ; false                  ; String                               ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                               ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en10                    ; false                  ; String                               ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                               ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en11                    ; false                  ; String                               ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                               ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en12                    ; false                  ; String                               ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                               ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en13                    ; false                  ; String                               ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                               ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en14                    ; false                  ; String                               ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                               ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en15                    ; false                  ; String                               ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                               ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en16                    ; false                  ; String                               ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                               ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en17                    ; false                  ; String                               ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                               ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                       ;
; pll_vco_div                          ; 1                      ; Signed Integer                       ;
; pll_slf_rst                          ; false                  ; String                               ;
; pll_bw_sel                           ; low                    ; String                               ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                               ;
; pll_cp_current                       ; 0                      ; Signed Integer                       ;
; pll_bwctrl                           ; 0                      ; Signed Integer                       ;
; pll_fractional_division              ; 1                      ; Signed Integer                       ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                       ;
; pll_dsm_out_sel                      ; 1st_order              ; String                               ;
; mimic_fbclk_type                     ; gclk                   ; String                               ;
; pll_fbclk_mux_1                      ; glb                    ; String                               ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                               ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                               ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                       ;
; refclk1_frequency                    ; 0 MHz                  ; String                               ;
; pll_clkin_0_src                      ; clk_0                  ; String                               ;
; pll_clkin_1_src                      ; clk_0                  ; String                               ;
; pll_clk_loss_sw_en                   ; false                  ; String                               ;
; pll_auto_clk_sw_en                   ; false                  ; String                               ;
; pll_manu_clk_sw_en                   ; false                  ; String                               ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                       ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                               ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                               ;
+--------------------------------------+------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll1:u_pll1|pll1_0002:pll1_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------+
; Parameter Name                       ; Value                  ; Type                                 ;
+--------------------------------------+------------------------+--------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                               ;
; fractional_vco_multiplier            ; false                  ; String                               ;
; pll_type                             ; General                ; String                               ;
; pll_subtype                          ; General                ; String                               ;
; number_of_clocks                     ; 2                      ; Signed Integer                       ;
; operation_mode                       ; direct                 ; String                               ;
; deserialization_factor               ; 4                      ; Signed Integer                       ;
; data_rate                            ; 0                      ; Signed Integer                       ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                       ;
; output_clock_frequency0              ; 150.000000 MHz         ; String                               ;
; phase_shift0                         ; 0 ps                   ; String                               ;
; duty_cycle0                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency1              ; 150.000000 MHz         ; String                               ;
; phase_shift1                         ; 2222 ps                ; String                               ;
; duty_cycle1                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency2              ; 0 MHz                  ; String                               ;
; phase_shift2                         ; 0 ps                   ; String                               ;
; duty_cycle2                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency3              ; 0 MHz                  ; String                               ;
; phase_shift3                         ; 0 ps                   ; String                               ;
; duty_cycle3                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency4              ; 0 MHz                  ; String                               ;
; phase_shift4                         ; 0 ps                   ; String                               ;
; duty_cycle4                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency5              ; 0 MHz                  ; String                               ;
; phase_shift5                         ; 0 ps                   ; String                               ;
; duty_cycle5                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency6              ; 0 MHz                  ; String                               ;
; phase_shift6                         ; 0 ps                   ; String                               ;
; duty_cycle6                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency7              ; 0 MHz                  ; String                               ;
; phase_shift7                         ; 0 ps                   ; String                               ;
; duty_cycle7                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency8              ; 0 MHz                  ; String                               ;
; phase_shift8                         ; 0 ps                   ; String                               ;
; duty_cycle8                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency9              ; 0 MHz                  ; String                               ;
; phase_shift9                         ; 0 ps                   ; String                               ;
; duty_cycle9                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency10             ; 0 MHz                  ; String                               ;
; phase_shift10                        ; 0 ps                   ; String                               ;
; duty_cycle10                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency11             ; 0 MHz                  ; String                               ;
; phase_shift11                        ; 0 ps                   ; String                               ;
; duty_cycle11                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency12             ; 0 MHz                  ; String                               ;
; phase_shift12                        ; 0 ps                   ; String                               ;
; duty_cycle12                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency13             ; 0 MHz                  ; String                               ;
; phase_shift13                        ; 0 ps                   ; String                               ;
; duty_cycle13                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency14             ; 0 MHz                  ; String                               ;
; phase_shift14                        ; 0 ps                   ; String                               ;
; duty_cycle14                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency15             ; 0 MHz                  ; String                               ;
; phase_shift15                        ; 0 ps                   ; String                               ;
; duty_cycle15                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency16             ; 0 MHz                  ; String                               ;
; phase_shift16                        ; 0 ps                   ; String                               ;
; duty_cycle16                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency17             ; 0 MHz                  ; String                               ;
; phase_shift17                        ; 0 ps                   ; String                               ;
; duty_cycle17                         ; 50                     ; Signed Integer                       ;
; clock_name_0                         ;                        ; String                               ;
; clock_name_1                         ;                        ; String                               ;
; clock_name_2                         ;                        ; String                               ;
; clock_name_3                         ;                        ; String                               ;
; clock_name_4                         ;                        ; String                               ;
; clock_name_5                         ;                        ; String                               ;
; clock_name_6                         ;                        ; String                               ;
; clock_name_7                         ;                        ; String                               ;
; clock_name_8                         ;                        ; String                               ;
; clock_name_global_0                  ; false                  ; String                               ;
; clock_name_global_1                  ; false                  ; String                               ;
; clock_name_global_2                  ; false                  ; String                               ;
; clock_name_global_3                  ; false                  ; String                               ;
; clock_name_global_4                  ; false                  ; String                               ;
; clock_name_global_5                  ; false                  ; String                               ;
; clock_name_global_6                  ; false                  ; String                               ;
; clock_name_global_7                  ; false                  ; String                               ;
; clock_name_global_8                  ; false                  ; String                               ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                       ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                       ;
; m_cnt_bypass_en                      ; false                  ; String                               ;
; m_cnt_odd_div_duty_en                ; false                  ; String                               ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                       ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                       ;
; n_cnt_bypass_en                      ; false                  ; String                               ;
; n_cnt_odd_div_duty_en                ; false                  ; String                               ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en0                     ; false                  ; String                               ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                               ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en1                     ; false                  ; String                               ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                               ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en2                     ; false                  ; String                               ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                               ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en3                     ; false                  ; String                               ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                               ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en4                     ; false                  ; String                               ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                               ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en5                     ; false                  ; String                               ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                               ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en6                     ; false                  ; String                               ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                               ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en7                     ; false                  ; String                               ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                               ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en8                     ; false                  ; String                               ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                               ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en9                     ; false                  ; String                               ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                               ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en10                    ; false                  ; String                               ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                               ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en11                    ; false                  ; String                               ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                               ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en12                    ; false                  ; String                               ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                               ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en13                    ; false                  ; String                               ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                               ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en14                    ; false                  ; String                               ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                               ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en15                    ; false                  ; String                               ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                               ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en16                    ; false                  ; String                               ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                               ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en17                    ; false                  ; String                               ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                               ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                       ;
; pll_vco_div                          ; 1                      ; Signed Integer                       ;
; pll_slf_rst                          ; false                  ; String                               ;
; pll_bw_sel                           ; low                    ; String                               ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                               ;
; pll_cp_current                       ; 0                      ; Signed Integer                       ;
; pll_bwctrl                           ; 0                      ; Signed Integer                       ;
; pll_fractional_division              ; 1                      ; Signed Integer                       ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                       ;
; pll_dsm_out_sel                      ; 1st_order              ; String                               ;
; mimic_fbclk_type                     ; gclk                   ; String                               ;
; pll_fbclk_mux_1                      ; glb                    ; String                               ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                               ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                               ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                       ;
; refclk1_frequency                    ; 0 MHz                  ; String                               ;
; pll_clkin_0_src                      ; clk_0                  ; String                               ;
; pll_clkin_1_src                      ; clk_0                  ; String                               ;
; pll_clk_loss_sw_en                   ; false                  ; String                               ;
; pll_auto_clk_sw_en                   ; false                  ; String                               ;
; pll_manu_clk_sw_en                   ; false                  ; String                               ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                       ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                               ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                               ;
+--------------------------------------+------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ov5640_config:u_cfg|i2c_config:u_i2c_cfg ;
+----------------+---------+------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                       ;
+----------------+---------+------------------------------------------------------------+
; WAIT_TIME      ; 1000000 ; Signed Integer                                             ;
+----------------+---------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                              ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                    ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                                    ;
; LPM_NUMWORDS            ; 4096        ; Signed Integer                                                                                    ;
; LPM_WIDTHU              ; 12          ; Signed Integer                                                                                    ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                           ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                           ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                           ;
; USE_EAB                 ; ON          ; Untyped                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                           ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                           ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                           ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                           ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                    ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                    ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                           ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                           ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                           ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                           ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                           ;
; CBXI_PARAMETER          ; dcfifo_n8r1 ; Untyped                                                                                           ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                              ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                    ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                                    ;
; LPM_NUMWORDS            ; 4096        ; Signed Integer                                                                                    ;
; LPM_WIDTHU              ; 12          ; Signed Integer                                                                                    ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                           ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                           ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                           ;
; USE_EAB                 ; ON          ; Untyped                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                           ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                           ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                           ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                           ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                    ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                    ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                           ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                           ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                           ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                           ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                           ;
; CBXI_PARAMETER          ; dcfifo_a9r1 ; Untyped                                                                                           ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                ;
; lpm_width               ; 16          ; Signed Integer                                                                ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                                                                ;
; LPM_WIDTHU              ; 4           ; Signed Integer                                                                ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                       ;
; CBXI_PARAMETER          ; scfifo_m7a1 ; Untyped                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                              ;
+----------------------------+----------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                        ;
+----------------------------+----------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                            ;
; Entity Instance            ; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                   ;
;     -- LPM_WIDTH           ; 16                                                                                           ;
;     -- LPM_NUMWORDS        ; 4096                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                           ;
;     -- USE_EAB             ; ON                                                                                           ;
; Entity Instance            ; sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                   ;
;     -- LPM_WIDTH           ; 16                                                                                           ;
;     -- LPM_NUMWORDS        ; 4096                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                           ;
;     -- USE_EAB             ; ON                                                                                           ;
+----------------------------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                          ;
+----------------------------+--------------------------------------------------------------------------+
; Name                       ; Value                                                                    ;
+----------------------------+--------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                        ;
; Entity Instance            ; adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                             ;
;     -- lpm_width           ; 16                                                                       ;
;     -- LPM_NUMWORDS        ; 16                                                                       ;
;     -- LPM_SHOWAHEAD       ; ON                                                                       ;
;     -- USE_EAB             ; ON                                                                       ;
+----------------------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst"                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ov5640_config:u_cfg|i2c_interface:u_i2c_interface"                                                               ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rd_dout      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; rd_dout_vld  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; i2c_wr_faile ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ov5640_config:u_cfg|i2c_config:u_i2c_cfg"                                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; wr_faile ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll1:u_pll1"                                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll0:u_pll0"                                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 623                         ;
;     CLR               ; 367                         ;
;     CLR SCLR          ; 13                          ;
;     ENA CLR           ; 105                         ;
;     ENA CLR SCLR      ; 124                         ;
;     ENA CLR SLD       ; 14                          ;
; arriav_io_ibuf        ; 1                           ;
; arriav_io_obuf        ; 17                          ;
; arriav_lcell_comb     ; 1144                        ;
;     arith             ; 138                         ;
;         1 data inputs ; 135                         ;
;         2 data inputs ; 3                           ;
;     extend            ; 7                           ;
;         7 data inputs ; 7                           ;
;     normal            ; 975                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 88                          ;
;         3 data inputs ; 133                         ;
;         4 data inputs ; 193                         ;
;         5 data inputs ; 229                         ;
;         6 data inputs ; 317                         ;
;     shared            ; 24                          ;
;         2 data inputs ; 24                          ;
; boundary_port         ; 86                          ;
; generic_pll           ; 4                           ;
; stratixv_ram_block    ; 46                          ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 3.77                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:18     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon Dec 13 18:24:27 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ov5640_sdram_vga -c ov5640_sdram_vga
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/vga/adv7123_driver.v
    Info (12023): Found entity 1: adv7123_driver File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/vga/adv7123_driver.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/tb/top_tb.v
    Info (12023): Found entity 1: top_tb File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/tb/top_tb.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/ip/sobel_shift/sobel_shift.v
    Info (12023): Found entity 1: sobel_shift File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/sobel_shift/sobel_shift.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/ip/vga_fifo/vga_fifo.v
    Info (12023): Found entity 1: vga_fifo File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/vga_fifo/vga_fifo.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/ip/data_buf/data_buf.v
    Info (12023): Found entity 1: data_buf File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/data_buf/data_buf.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/ip/cmd_buf/cmd_buf.v
    Info (12023): Found entity 1: cmd_buf File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/cmd_buf/cmd_buf.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/ip/wrfifo/wrfifo.v
    Info (12023): Found entity 1: wrfifo File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/wrfifo/wrfifo.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/ip/rdfifo/rdfifo.v
    Info (12023): Found entity 1: rdfifo File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/rdfifo/rdfifo.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/ip/gs_shift/gs_shift.v
    Info (12023): Found entity 1: gs_shift File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/gs_shift/gs_shift.v Line: 39
Warning (12136): Clear box output file E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/iobuf/iobuf.v is not compatible with the current compile. Used regenerated output file E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/iobuf.v for elaboration
Info (12021): Found 2 design units, including 2 entities, in source file db/iobuf.v
    Info (12023): Found entity 1: iobuf_iobuf_in_d8i File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/iobuf.v Line: 46
    Info (12023): Found entity 2: iobuf File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/iobuf.v Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_intf.v
    Info (12023): Found entity 1: sdram_intf File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_intf.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_ctrl.v
    Info (12023): Found entity 1: sdram_ctrl File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_ctrl.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_controler.v
    Info (12023): Found entity 1: sdram_controler File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_controler.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/ov5640/ov5640_config.v
    Info (12023): Found entity 1: ov5640_config File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/ov5640_config.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/ov5640/ov5640_cfg.v
    Info (12023): Found entity 1: ov5640_cfg File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/ov5640_cfg.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_intf.v
    Info (12023): Found entity 1: i2c_intf File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_intf.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_interface.v
    Info (12023): Found entity 1: i2c_interface File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_interface.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_config.v
    Info (12023): Found entity 1: i2c_config File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_config.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_cfg.v
    Info (12023): Found entity 1: i2c_cfg File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_cfg.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/img_process/sobel.v
    Info (12023): Found entity 1: sobel File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/img_process/sobel.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/img_process/rgb565_gray.v
    Info (12023): Found entity 1: rgb565_gray File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/img_process/rgb565_gray.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/img_process/img_process.v
    Info (12023): Found entity 1: img_process File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/img_process/img_process.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/img_process/gs_filter.v
    Info (12023): Found entity 1: gs_filter File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/img_process/gs_filter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/img_process/gray2bin.v
    Info (12023): Found entity 1: gray2bin File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/img_process/gray2bin.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/param.v
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v
    Info (12023): Found entity 1: ov5640_sdram_vga File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/capture.v
    Info (12023): Found entity 1: capture File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/capture.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/ip/pll0/pll0.v
    Info (12023): Found entity 1: pll0 File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll0/pll0.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/ip/pll0/pll0/pll0_0002.v
    Info (12023): Found entity 1: pll0_0002 File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll0/pll0/pll0_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/ip/pll1/pll1.v
    Info (12023): Found entity 1: pll1 File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll1/pll1.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/ip/pll1/pll1/pll1_0002.v
    Info (12023): Found entity 1: pll1_0002 File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll1/pll1/pll1_0002.v Line: 2
Info (12127): Elaborating entity "ov5640_sdram_vga" for the top level hierarchy
Info (12128): Elaborating entity "pll0" for hierarchy "pll0:u_pll0" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v Line: 91
Info (12128): Elaborating entity "pll0_0002" for hierarchy "pll0:u_pll0|pll0_0002:pll0_inst" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll0/pll0.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll0:u_pll0|pll0_0002:pll0_inst|altera_pll:altera_pll_i" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll0/pll0/pll0_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll0:u_pll0|pll0_0002:pll0_inst|altera_pll:altera_pll_i" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll0/pll0/pll0_0002.v Line: 88
Info (12133): Instantiated megafunction "pll0:u_pll0|pll0_0002:pll0_inst|altera_pll:altera_pll_i" with the following parameter: File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll0/pll0/pll0_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "24.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "74.285714 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "pll1" for hierarchy "pll1:u_pll1" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v Line: 99
Info (12128): Elaborating entity "pll1_0002" for hierarchy "pll1:u_pll1|pll1_0002:pll1_inst" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll1/pll1.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll1:u_pll1|pll1_0002:pll1_inst|altera_pll:altera_pll_i" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll1/pll1/pll1_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll1:u_pll1|pll1_0002:pll1_inst|altera_pll:altera_pll_i" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll1/pll1/pll1_0002.v Line: 88
Info (12133): Instantiated megafunction "pll1:u_pll1|pll1_0002:pll1_inst|altera_pll:altera_pll_i" with the following parameter: File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll1/pll1/pll1_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "150.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "150.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "2222 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "iobuf" for hierarchy "iobuf:u_iobuf" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v Line: 104
Info (12128): Elaborating entity "iobuf_iobuf_in_d8i" for hierarchy "iobuf:u_iobuf|iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/iobuf.v Line: 94
Info (12128): Elaborating entity "ov5640_config" for hierarchy "ov5640_config:u_cfg" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v Line: 114
Info (12128): Elaborating entity "i2c_config" for hierarchy "ov5640_config:u_cfg|i2c_config:u_i2c_cfg" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/ov5640_config.v Line: 36
Warning (10230): Verilog HDL assignment warning at i2c_config.v(129): truncated value with size 32 to match size of target (20) File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_config.v Line: 129
Warning (10230): Verilog HDL assignment warning at i2c_config.v(146): truncated value with size 32 to match size of target (4) File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_config.v Line: 146
Warning (10230): Verilog HDL assignment warning at i2c_config.v(163): truncated value with size 32 to match size of target (2) File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_config.v Line: 163
Info (12128): Elaborating entity "i2c_interface" for hierarchy "ov5640_config:u_cfg|i2c_interface:u_i2c_interface" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/ov5640_config.v Line: 52
Warning (10230): Verilog HDL assignment warning at i2c_interface.v(148): truncated value with size 32 to match size of target (8) File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_interface.v Line: 148
Warning (10230): Verilog HDL assignment warning at i2c_interface.v(165): truncated value with size 32 to match size of target (4) File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_interface.v Line: 165
Info (12128): Elaborating entity "capture" for hierarchy "capture:u_capture" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v Line: 137
Warning (10230): Verilog HDL assignment warning at capture.v(45): truncated value with size 32 to match size of target (12) File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/capture.v Line: 45
Warning (10230): Verilog HDL assignment warning at capture.v(61): truncated value with size 32 to match size of target (10) File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/capture.v Line: 61
Info (12128): Elaborating entity "sdram_controler" for hierarchy "sdram_controler:u_sdram_ctrl" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v Line: 203
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_controler.v Line: 67
Warning (10230): Verilog HDL assignment warning at sdram_ctrl.v(207): truncated value with size 32 to match size of target (13) File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_ctrl.v Line: 207
Warning (10230): Verilog HDL assignment warning at sdram_ctrl.v(223): truncated value with size 32 to match size of target (13) File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_ctrl.v Line: 223
Warning (10230): Verilog HDL assignment warning at sdram_ctrl.v(290): truncated value with size 32 to match size of target (3) File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_ctrl.v Line: 290
Info (12128): Elaborating entity "wrfifo" for hierarchy "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_ctrl.v Line: 372
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/wrfifo/wrfifo.v Line: 92
Info (12130): Elaborated megafunction instantiation "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/wrfifo/wrfifo.v Line: 92
Info (12133): Instantiated megafunction "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component" with the following parameter: File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/wrfifo/wrfifo.v Line: 92
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "4096"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "12"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_n8r1.tdf
    Info (12023): Found entity 1: dcfifo_n8r1 File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dcfifo_n8r1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_n8r1" for hierarchy "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated" File: e:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_rab.tdf
    Info (12023): Found entity 1: a_gray2bin_rab File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/a_gray2bin_rab.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_rab" for hierarchy "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|a_gray2bin_rab:rdptr_g_gray2bin" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dcfifo_n8r1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_qv6.tdf
    Info (12023): Found entity 1: a_graycounter_qv6 File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/a_graycounter_qv6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_qv6" for hierarchy "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|a_graycounter_qv6:rdptr_g1p" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dcfifo_n8r1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_mdc.tdf
    Info (12023): Found entity 1: a_graycounter_mdc File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/a_graycounter_mdc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_mdc" for hierarchy "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|a_graycounter_mdc:wrptr_g1p" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dcfifo_n8r1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j1b1.tdf
    Info (12023): Found entity 1: altsyncram_j1b1 File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/altsyncram_j1b1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_j1b1" for hierarchy "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|altsyncram_j1b1:fifo_ram" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dcfifo_n8r1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dffpipe_re9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|dffpipe_re9:rs_brp" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dcfifo_n8r1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/alt_synch_pipe_bpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_bpl:rs_dgwp" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dcfifo_n8r1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dffpipe_se9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/alt_synch_pipe_bpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_cpl File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/alt_synch_pipe_cpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_cpl" for hierarchy "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_cpl:ws_dgrp" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dcfifo_n8r1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9 File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dffpipe_te9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/alt_synch_pipe_cpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c06.tdf
    Info (12023): Found entity 1: cmpr_c06 File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/cmpr_c06.tdf Line: 22
Info (12128): Elaborating entity "cmpr_c06" for hierarchy "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|cmpr_c06:rdempty_eq_comp" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dcfifo_n8r1.tdf Line: 72
Info (12128): Elaborating entity "rdfifo" for hierarchy "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_ctrl.v Line: 390
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/rdfifo/rdfifo.v Line: 92
Info (12130): Elaborated megafunction instantiation "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/rdfifo/rdfifo.v Line: 92
Info (12133): Instantiated megafunction "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component" with the following parameter: File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/rdfifo/rdfifo.v Line: 92
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "4096"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "12"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_a9r1.tdf
    Info (12023): Found entity 1: dcfifo_a9r1 File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dcfifo_a9r1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_a9r1" for hierarchy "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated" File: e:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_dpl File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/alt_synch_pipe_dpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_dpl" for hierarchy "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_dpl:rs_dgwp" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dcfifo_a9r1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf
    Info (12023): Found entity 1: dffpipe_ue9 File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dffpipe_ue9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_ue9" for hierarchy "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe5" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/alt_synch_pipe_dpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_epl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_epl File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/alt_synch_pipe_epl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_epl" for hierarchy "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_epl:ws_dgrp" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dcfifo_a9r1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf
    Info (12023): Found entity 1: dffpipe_ve9 File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dffpipe_ve9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_ve9" for hierarchy "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe8" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/alt_synch_pipe_epl.tdf Line: 34
Info (12128): Elaborating entity "sdram_intf" for hierarchy "sdram_controler:u_sdram_ctrl|sdram_intf:u_intf" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_controler.v Line: 94
Warning (10230): Verilog HDL assignment warning at sdram_intf.v(177): truncated value with size 32 to match size of target (13) File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_intf.v Line: 177
Warning (10230): Verilog HDL assignment warning at sdram_intf.v(194): truncated value with size 32 to match size of target (15) File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_intf.v Line: 194
Warning (10230): Verilog HDL assignment warning at sdram_intf.v(217): truncated value with size 32 to match size of target (15) File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_intf.v Line: 217
Warning (10230): Verilog HDL assignment warning at sdram_intf.v(237): truncated value with size 32 to match size of target (3) File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_intf.v Line: 237
Info (12128): Elaborating entity "adv7123_driver" for hierarchy "adv7123_driver:u_vga_intf" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v Line: 224
Warning (10230): Verilog HDL assignment warning at adv7123_driver.v(50): truncated value with size 32 to match size of target (13) File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/vga/adv7123_driver.v Line: 50
Warning (10230): Verilog HDL assignment warning at adv7123_driver.v(66): truncated value with size 32 to match size of target (10) File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/vga/adv7123_driver.v Line: 66
Info (12128): Elaborating entity "vga_fifo" for hierarchy "adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/vga/adv7123_driver.v Line: 122
Info (12128): Elaborating entity "scfifo" for hierarchy "adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst|scfifo:scfifo_component" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/vga_fifo/vga_fifo.v Line: 82
Info (12130): Elaborated megafunction instantiation "adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst|scfifo:scfifo_component" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/vga_fifo/vga_fifo.v Line: 82
Info (12133): Instantiated megafunction "adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst|scfifo:scfifo_component" with the following parameter: File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/vga_fifo/vga_fifo.v Line: 82
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_m7a1.tdf
    Info (12023): Found entity 1: scfifo_m7a1 File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/scfifo_m7a1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_m7a1" for hierarchy "adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_m7a1:auto_generated" File: e:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_tda1.tdf
    Info (12023): Found entity 1: a_dpfifo_tda1 File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/a_dpfifo_tda1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_tda1" for hierarchy "adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_m7a1:auto_generated|a_dpfifo_tda1:dpfifo" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/scfifo_m7a1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d0i1.tdf
    Info (12023): Found entity 1: altsyncram_d0i1 File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/altsyncram_d0i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_d0i1" for hierarchy "adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_m7a1:auto_generated|a_dpfifo_tda1:dpfifo|altsyncram_d0i1:FIFOram" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/a_dpfifo_tda1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_3l8.tdf
    Info (12023): Found entity 1: cmpr_3l8 File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/cmpr_3l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_3l8" for hierarchy "adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_m7a1:auto_generated|a_dpfifo_tda1:dpfifo|cmpr_3l8:almost_full_comparer" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/a_dpfifo_tda1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_3l8" for hierarchy "adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_m7a1:auto_generated|a_dpfifo_tda1:dpfifo|cmpr_3l8:three_comparison" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/a_dpfifo_tda1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggb.tdf
    Info (12023): Found entity 1: cntr_ggb File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/cntr_ggb.tdf Line: 25
Info (12128): Elaborating entity "cntr_ggb" for hierarchy "adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_m7a1:auto_generated|a_dpfifo_tda1:dpfifo|cntr_ggb:rd_ptr_msb" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/a_dpfifo_tda1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tg7.tdf
    Info (12023): Found entity 1: cntr_tg7 File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/cntr_tg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_tg7" for hierarchy "adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_m7a1:auto_generated|a_dpfifo_tda1:dpfifo|cntr_tg7:usedw_counter" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/a_dpfifo_tda1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hgb.tdf
    Info (12023): Found entity 1: cntr_hgb File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/cntr_hgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_hgb" for hierarchy "adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_m7a1:auto_generated|a_dpfifo_tda1:dpfifo|cntr_hgb:wr_ptr" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/a_dpfifo_tda1.tdf Line: 59
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_m7a1:auto_generated|a_dpfifo_tda1:dpfifo|altsyncram_d0i1:FIFOram|q_b[5]" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/altsyncram_d0i1.tdf Line: 177
        Warning (14320): Synthesized away node "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|altsyncram_j1b1:fifo_ram|q_b[5]" File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/altsyncram_j1b1.tdf Line: 190
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "cmos_pwdn" is stuck at GND File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v Line: 28
    Warning (13410): Pin "cmos_reset" is stuck at VCC File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v Line: 29
    Warning (13410): Pin "sdram_cke" is stuck at VCC File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v Line: 37
    Warning (13410): Pin "sdram_csn" is stuck at GND File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v Line: 40
    Warning (13410): Pin "vga_g[7]" is stuck at GND File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v Line: 47
    Warning (13410): Pin "vga_sync" is stuck at GND File: E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v Line: 50
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 14 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1567 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 56 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 1431 logic cells
    Info (21064): Implemented 46 RAM segments
    Info (21065): Implemented 4 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 4900 megabytes
    Info: Processing ended: Mon Dec 13 18:25:04 2021
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:00:51


