
*** Running xst
    with args -ifn "counterdisplay.xst" -ofn "counterdisplay.srp" -intstyle ise

Reading design: counterdisplay.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/HRUSHIKESH/Desktop/EPD2/hardware_test/hw/hw.v" into library work
Parsing module <counterdisplay>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <counterdisplay>.
WARNING:HDLCompiler:413 - "C:/Users/HRUSHIKESH/Desktop/EPD2/hardware_test/hw/hw.v" Line 74: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:/Users/HRUSHIKESH/Desktop/EPD2/hardware_test/hw/hw.v" Line 104: Result of 5-bit expression is truncated to fit in 4-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <counterdisplay>.
    Related source file is "C:/Users/HRUSHIKESH/Desktop/EPD2/hardware_test/hw/hw.v".
        N = 11
    Found 1-bit register for signal <DFF2>.
    Found 1-bit register for signal <delay_reg>.
    Found 1-bit register for signal <DFF1>.
    Found 11-bit register for signal <delaycount_reg>.
    Found 1-bit register for signal <DB_out>.
    Found 4-bit register for signal <counter>.
    Found 11-bit adder for signal <delaycount_reg[10]_GND_1_o_add_2_OUT> created at line 74.
    Found 4-bit adder for signal <counter[3]_GND_1_o_add_13_OUT> created at line 104.
    Found 16x7-bit Read Only RAM for signal <seg_data>
    Found 4-bit comparator lessequal for signal <counter[3]_PWR_1_o_LessThan_13_o> created at line 103
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <counterdisplay> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 2
 11-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 6
 1-bit register                                        : 4
 11-bit register                                       : 1
 4-bit register                                        : 1
# Comparators                                          : 1
 4-bit comparator lessequal                            : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <counterdisplay>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_seg_data> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <counter>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ledg>          |          |
    -----------------------------------------------------------------------
Unit <counterdisplay> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 1
 11-bit adder                                          : 1
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 15
 Flip-Flops                                            : 15
# Comparators                                          : 1
 4-bit comparator lessequal                            : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <counterdisplay> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block counterdisplay, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 19
 Flip-Flops                                            : 19

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 19    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.710ns (Maximum Frequency: 369.024MHz)
   Minimum input arrival time before clock: 3.529ns
   Maximum output required time after clock: 4.956ns
   Maximum combinational path delay: No path found

=========================================================================
