# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do Processador_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus {C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:20 on Dec 03,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus" C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v 
# -- Compiling module Mux_3_to_1
# 
# Top level modules:
# 	Mux_3_to_1
# End time: 14:09:20 on Dec 03,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus {C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:21 on Dec 03,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus" C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v 
# -- Compiling module Processador
# 
# Top level modules:
# 	Processador
# End time: 14:09:21 on Dec 03,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus {C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Banco_registradores.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:21 on Dec 03,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus" C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Banco_registradores.v 
# -- Compiling module Banco_registradores
# 
# Top level modules:
# 	Banco_registradores
# End time: 14:09:21 on Dec 03,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus {C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:21 on Dec 03,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus" C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 14:09:21 on Dec 03,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus {C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:21 on Dec 03,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus" C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v 
# -- Compiling module Ctrl
# 
# Top level modules:
# 	Ctrl
# End time: 14:09:21 on Dec 03,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus {C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:21 on Dec 03,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus" C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v 
# -- Compiling module Memoria
# 
# Top level modules:
# 	Memoria
# End time: 14:09:21 on Dec 03,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus {C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:21 on Dec 03,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus" C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v 
# -- Compiling module Mul
# 
# Top level modules:
# 	Mul
# End time: 14:09:21 on Dec 03,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus {C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:21 on Dec 03,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus" C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux4to1.v 
# -- Compiling module Mux_4_to_1
# 
# Top level modules:
# 	Mux_4_to_1
# End time: 14:09:21 on Dec 03,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
