<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3564" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3564{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3564{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3564{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t4_3564{left:95px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t5_3564{left:95px;bottom:1071px;letter-spacing:-0.2px;word-spacing:-0.42px;}
#t6_3564{left:95px;bottom:1054px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t7_3564{left:95px;bottom:1037px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t8_3564{left:95px;bottom:1020px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t9_3564{left:95px;bottom:1004px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#ta_3564{left:95px;bottom:987px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tb_3564{left:69px;bottom:964px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tc_3564{left:69px;bottom:480px;letter-spacing:0.14px;}
#td_3564{left:151px;bottom:480px;letter-spacing:0.15px;}
#te_3564{left:69px;bottom:458px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tf_3564{left:69px;bottom:431px;}
#tg_3564{left:95px;bottom:435px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#th_3564{left:69px;bottom:408px;}
#ti_3564{left:95px;bottom:412px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_3564{left:69px;bottom:385px;}
#tk_3564{left:95px;bottom:389px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tl_3564{left:69px;bottom:363px;}
#tm_3564{left:95px;bottom:366px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tn_3564{left:69px;bottom:343px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#to_3564{left:69px;bottom:326px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tp_3564{left:69px;bottom:309px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tq_3564{left:69px;bottom:293px;letter-spacing:-0.16px;word-spacing:-0.78px;}
#tr_3564{left:69px;bottom:276px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#ts_3564{left:69px;bottom:259px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tt_3564{left:69px;bottom:242px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tu_3564{left:69px;bottom:225px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tv_3564{left:69px;bottom:203px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#tw_3564{left:338px;bottom:945px;letter-spacing:0.12px;word-spacing:0.02px;}
#tx_3564{left:424px;bottom:945px;letter-spacing:0.12px;word-spacing:-0.02px;}
#ty_3564{left:78px;bottom:926px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tz_3564{left:159px;bottom:933px;}
#t10_3564{left:74px;bottom:584px;letter-spacing:-0.14px;}
#t11_3564{left:73px;bottom:565px;letter-spacing:-0.12px;}
#t12_3564{left:222px;bottom:926px;letter-spacing:-0.16px;}
#t13_3564{left:256px;bottom:926px;letter-spacing:-0.16px;}
#t14_3564{left:298px;bottom:926px;letter-spacing:-0.15px;}
#t15_3564{left:340px;bottom:926px;}
#t16_3564{left:367px;bottom:926px;letter-spacing:-0.17px;}
#t17_3564{left:402px;bottom:926px;letter-spacing:-0.13px;}
#t18_3564{left:470px;bottom:926px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t19_3564{left:693px;bottom:926px;letter-spacing:-0.15px;}
#t1a_3564{left:78px;bottom:903px;letter-spacing:-0.12px;}
#t1b_3564{left:222px;bottom:903px;}
#t1c_3564{left:256px;bottom:903px;}
#t1d_3564{left:298px;bottom:903px;}
#t1e_3564{left:340px;bottom:903px;}
#t1f_3564{left:367px;bottom:903px;}
#t1g_3564{left:402px;bottom:903px;letter-spacing:-0.19px;}
#t1h_3564{left:470px;bottom:903px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1i_3564{left:470px;bottom:886px;letter-spacing:-0.12px;}
#t1j_3564{left:78px;bottom:863px;letter-spacing:-0.16px;}
#t1k_3564{left:222px;bottom:863px;}
#t1l_3564{left:256px;bottom:863px;}
#t1m_3564{left:298px;bottom:863px;}
#t1n_3564{left:340px;bottom:863px;}
#t1o_3564{left:367px;bottom:863px;}
#t1p_3564{left:402px;bottom:863px;letter-spacing:-0.19px;}
#t1q_3564{left:470px;bottom:863px;letter-spacing:-0.12px;}
#t1r_3564{left:470px;bottom:846px;letter-spacing:-0.11px;}
#t1s_3564{left:470px;bottom:825px;letter-spacing:-0.13px;}
#t1t_3564{left:470px;bottom:808px;letter-spacing:-0.12px;}
#t1u_3564{left:470px;bottom:787px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1v_3564{left:470px;bottom:770px;letter-spacing:-0.11px;}
#t1w_3564{left:693px;bottom:863px;letter-spacing:-0.11px;}
#t1x_3564{left:693px;bottom:846px;letter-spacing:-0.11px;}
#t1y_3564{left:78px;bottom:747px;letter-spacing:-0.16px;}
#t1z_3564{left:222px;bottom:747px;}
#t20_3564{left:256px;bottom:747px;}
#t21_3564{left:264px;bottom:754px;}
#t22_3564{left:73px;bottom:545px;letter-spacing:-0.12px;}
#t23_3564{left:298px;bottom:747px;}
#t24_3564{left:340px;bottom:747px;}
#t25_3564{left:347px;bottom:754px;}
#t26_3564{left:367px;bottom:747px;}
#t27_3564{left:402px;bottom:747px;letter-spacing:-0.15px;}
#t28_3564{left:470px;bottom:747px;letter-spacing:-0.12px;}
#t29_3564{left:470px;bottom:730px;letter-spacing:-0.11px;}
#t2a_3564{left:470px;bottom:709px;letter-spacing:-0.12px;}
#t2b_3564{left:470px;bottom:692px;letter-spacing:-0.12px;}
#t2c_3564{left:693px;bottom:747px;letter-spacing:-0.11px;}
#t2d_3564{left:693px;bottom:730px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2e_3564{left:78px;bottom:669px;letter-spacing:-0.15px;}
#t2f_3564{left:222px;bottom:669px;}
#t2g_3564{left:256px;bottom:669px;}
#t2h_3564{left:298px;bottom:669px;}
#t2i_3564{left:340px;bottom:669px;}
#t2j_3564{left:367px;bottom:669px;}
#t2k_3564{left:402px;bottom:669px;letter-spacing:-0.17px;}
#t2l_3564{left:470px;bottom:669px;letter-spacing:-0.11px;}
#t2m_3564{left:470px;bottom:652px;letter-spacing:-0.12px;}
#t2n_3564{left:693px;bottom:669px;letter-spacing:-0.12px;}
#t2o_3564{left:78px;bottom:629px;letter-spacing:-0.11px;}
#t2p_3564{left:222px;bottom:629px;}
#t2q_3564{left:256px;bottom:629px;}
#t2r_3564{left:298px;bottom:629px;}
#t2s_3564{left:340px;bottom:629px;}
#t2t_3564{left:367px;bottom:629px;}
#t2u_3564{left:402px;bottom:629px;letter-spacing:-0.17px;}
#t2v_3564{left:470px;bottom:629px;letter-spacing:-0.11px;}
#t2w_3564{left:470px;bottom:613px;letter-spacing:-0.11px;}
#t2x_3564{left:693px;bottom:629px;letter-spacing:-0.11px;}
#t2y_3564{left:693px;bottom:613px;letter-spacing:-0.14px;}
#t2z_3564{left:272px;bottom:184px;letter-spacing:0.12px;word-spacing:0.02px;}
#t30_3564{left:357px;bottom:184px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t31_3564{left:75px;bottom:164px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t32_3564{left:183px;bottom:164px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t33_3564{left:312px;bottom:164px;letter-spacing:-0.2px;}
#t34_3564{left:355px;bottom:164px;letter-spacing:-0.17px;}
#t35_3564{left:399px;bottom:164px;}
#t36_3564{left:510px;bottom:164px;letter-spacing:-0.19px;}
#t37_3564{left:625px;bottom:164px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t38_3564{left:722px;bottom:164px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t39_3564{left:75px;bottom:141px;letter-spacing:-0.16px;}
#t3a_3564{left:183px;bottom:141px;letter-spacing:-0.17px;}
#t3b_3564{left:312px;bottom:141px;}
#t3c_3564{left:355px;bottom:141px;}
#t3d_3564{left:399px;bottom:141px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t3e_3564{left:510px;bottom:141px;letter-spacing:-0.1px;}
#t3f_3564{left:625px;bottom:141px;letter-spacing:-0.14px;}
#t3g_3564{left:722px;bottom:141px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t3h_3564{left:75px;bottom:118px;letter-spacing:-0.17px;}
#t3i_3564{left:183px;bottom:118px;letter-spacing:-0.11px;}
#t3j_3564{left:312px;bottom:118px;}
#t3k_3564{left:355px;bottom:118px;}
#t3l_3564{left:399px;bottom:118px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t3m_3564{left:510px;bottom:118px;letter-spacing:-0.1px;}
#t3n_3564{left:625px;bottom:118px;letter-spacing:-0.11px;}
#t3o_3564{left:725px;bottom:118px;letter-spacing:-0.11px;}

.s1_3564{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3564{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3564{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3564{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3564{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3564{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3564{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_3564{font-size:11px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_3564{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sa_3564{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.sb_3564{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3564" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3564Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3564" style="-webkit-user-select: none;"><object width="935" height="1210" data="3564/3564.svg" type="image/svg+xml" id="pdf3564" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3564" class="t s1_3564">16-18 </span><span id="t2_3564" class="t s1_3564">Vol. 3B </span>
<span id="t3_3564" class="t s2_3564">MACHINE-CHECK ARCHITECTURE </span>
<span id="t4_3564" class="t s3_3564">that the error was detected and raised at the point of the consumption in the execution flow. An SRAR error is </span>
<span id="t5_3564" class="t s3_3564">indicated with UC=1, PCC=0, S=1, EN=1 and AR=1 in the IA32_MCi_STATUS register. Recovery actions are </span>
<span id="t6_3564" class="t s3_3564">MCA error code specific. The MISCV and the ADDRV flags in the IA32_MCi_STATUS register are set when the </span>
<span id="t7_3564" class="t s3_3564">additional error information is available from the IA32_MCi_MISC and the IA32_MCi_ADDR registers. System </span>
<span id="t8_3564" class="t s3_3564">software needs to inspect the MCA error code fields in the IA32_MCi_STATUS register to identify the specific </span>
<span id="t9_3564" class="t s3_3564">recovery action for a given SRAR error. If MISCV and ADDRV are not set, it is recommended that system </span>
<span id="ta_3564" class="t s3_3564">software shutdown the system. </span>
<span id="tb_3564" class="t s3_3564">Table 16-7 summarizes UCR, corrected, and uncorrected errors. </span>
<span id="tc_3564" class="t s4_3564">16.6.4 </span><span id="td_3564" class="t s4_3564">UCR Error Overwrite Rules </span>
<span id="te_3564" class="t s3_3564">In general, the overwrite rules are as follows: </span>
<span id="tf_3564" class="t s5_3564">• </span><span id="tg_3564" class="t s3_3564">UCR errors will overwrite corrected errors. </span>
<span id="th_3564" class="t s5_3564">• </span><span id="ti_3564" class="t s3_3564">Uncorrected (PCC=1) errors overwrite UCR (PCC=0) errors. </span>
<span id="tj_3564" class="t s5_3564">• </span><span id="tk_3564" class="t s3_3564">UCR errors are not written over previous UCR errors. </span>
<span id="tl_3564" class="t s5_3564">• </span><span id="tm_3564" class="t s3_3564">Corrected errors do not write over previous UCR errors. </span>
<span id="tn_3564" class="t s3_3564">Regardless of whether the 1st error is retained or the 2nd error is overwritten over the 1st error, the OVER flag in </span>
<span id="to_3564" class="t s3_3564">the IA32_MCi_STATUS register will be set to indicate an overflow condition. As the S flag and AR flag in the </span>
<span id="tp_3564" class="t s3_3564">IA32_MCi_STATUS register are defined to be sticky flags, a second event cannot clear these 2 flags once set, </span>
<span id="tq_3564" class="t s3_3564">however the MC bank information may be filled in for the 2nd error. The table below shows the overwrite rules and </span>
<span id="tr_3564" class="t s3_3564">how to treat a second error if the first event is already logged in a MC bank along with the resulting bit setting of </span>
<span id="ts_3564" class="t s3_3564">the UC, PCC, and AR flags in the IA32_MCi_STATUS register. As UCNA and SRA0 errors do not require recovery </span>
<span id="tt_3564" class="t s3_3564">action from system software to continue program execution, a system reset by system software is not required </span>
<span id="tu_3564" class="t s3_3564">unless the AR flag or PCC flag is set for the UCR overflow case (OVER=1, VAL=1, UC=1, PCC=0). </span>
<span id="tv_3564" class="t s3_3564">Table 16-8 lists overwrite rules for uncorrected errors, corrected errors, and uncorrected recoverable errors. </span>
<span id="tw_3564" class="t s6_3564">Table 16-7. </span><span id="tx_3564" class="t s6_3564">MC Error Classifications </span>
<span id="ty_3564" class="t s7_3564">Type of Error </span>
<span id="tz_3564" class="t s8_3564">1 </span>
<span id="t10_3564" class="t s9_3564">NOTES: </span>
<span id="t11_3564" class="t sa_3564">1. SRAR, SRAO and UCNA errors are supported by the processor only when IA32_MCG_CAP[24] (MCG_SER_P) is set. </span>
<span id="t12_3564" class="t s7_3564">UC </span><span id="t13_3564" class="t s7_3564">EN </span><span id="t14_3564" class="t s7_3564">PCC </span><span id="t15_3564" class="t s7_3564">S </span><span id="t16_3564" class="t s7_3564">AR </span><span id="t17_3564" class="t s7_3564">Signaling </span><span id="t18_3564" class="t s7_3564">Software Action </span><span id="t19_3564" class="t s7_3564">Example </span>
<span id="t1a_3564" class="t sa_3564">Uncorrected Error (UC) </span><span id="t1b_3564" class="t sa_3564">1 </span><span id="t1c_3564" class="t sa_3564">1 </span><span id="t1d_3564" class="t sa_3564">1 </span><span id="t1e_3564" class="t sa_3564">x </span><span id="t1f_3564" class="t sa_3564">x </span><span id="t1g_3564" class="t sa_3564">MCE </span><span id="t1h_3564" class="t sa_3564">If EN=1, reset the system, else log </span>
<span id="t1i_3564" class="t sa_3564">and OK to keep the system running. </span>
<span id="t1j_3564" class="t sa_3564">SRAR </span><span id="t1k_3564" class="t sa_3564">1 </span><span id="t1l_3564" class="t sa_3564">1 </span><span id="t1m_3564" class="t sa_3564">0 </span><span id="t1n_3564" class="t sa_3564">1 </span><span id="t1o_3564" class="t sa_3564">1 </span><span id="t1p_3564" class="t sa_3564">MCE </span><span id="t1q_3564" class="t sa_3564">For known MCACOD, take specific </span>
<span id="t1r_3564" class="t sa_3564">recovery action; </span>
<span id="t1s_3564" class="t sa_3564">For unknown MCACOD, must </span>
<span id="t1t_3564" class="t sa_3564">bugcheck. </span>
<span id="t1u_3564" class="t sa_3564">If OVER=1, reset system, else take </span>
<span id="t1v_3564" class="t sa_3564">specific recovery action. </span>
<span id="t1w_3564" class="t sa_3564">Cache to processor load </span>
<span id="t1x_3564" class="t sa_3564">error. </span>
<span id="t1y_3564" class="t sa_3564">SRAO </span><span id="t1z_3564" class="t sa_3564">1 </span><span id="t20_3564" class="t sa_3564">x </span>
<span id="t21_3564" class="t sb_3564">2 </span>
<span id="t22_3564" class="t sa_3564">2. EN=1, S=1 when signaled via MCE. EN=x, S=0 when signaled via CMC. </span>
<span id="t23_3564" class="t sa_3564">0 </span><span id="t24_3564" class="t sa_3564">x </span>
<span id="t25_3564" class="t sb_3564">2 </span>
<span id="t26_3564" class="t sa_3564">0 </span><span id="t27_3564" class="t sa_3564">MCE/CMC </span><span id="t28_3564" class="t sa_3564">For known MCACOD, take specific </span>
<span id="t29_3564" class="t sa_3564">recovery action; </span>
<span id="t2a_3564" class="t sa_3564">For unknown MCACOD, OK to keep </span>
<span id="t2b_3564" class="t sa_3564">the system running. </span>
<span id="t2c_3564" class="t sa_3564">Patrol scrub and explicit </span>
<span id="t2d_3564" class="t sa_3564">writeback poison errors. </span>
<span id="t2e_3564" class="t sa_3564">UCNA </span><span id="t2f_3564" class="t sa_3564">1 </span><span id="t2g_3564" class="t sa_3564">x </span><span id="t2h_3564" class="t sa_3564">0 </span><span id="t2i_3564" class="t sa_3564">0 </span><span id="t2j_3564" class="t sa_3564">0 </span><span id="t2k_3564" class="t sa_3564">CMC </span><span id="t2l_3564" class="t sa_3564">Log the error and Ok to keep the </span>
<span id="t2m_3564" class="t sa_3564">system running. </span>
<span id="t2n_3564" class="t sa_3564">Poison detection error. </span>
<span id="t2o_3564" class="t sa_3564">Corrected Error (CE) </span><span id="t2p_3564" class="t sa_3564">0 </span><span id="t2q_3564" class="t sa_3564">x </span><span id="t2r_3564" class="t sa_3564">x </span><span id="t2s_3564" class="t sa_3564">x </span><span id="t2t_3564" class="t sa_3564">x </span><span id="t2u_3564" class="t sa_3564">CMC </span><span id="t2v_3564" class="t sa_3564">Log the error and no corrective </span>
<span id="t2w_3564" class="t sa_3564">action required. </span>
<span id="t2x_3564" class="t sa_3564">ECC in caches and </span>
<span id="t2y_3564" class="t sa_3564">memory. </span>
<span id="t2z_3564" class="t s6_3564">Table 16-8. </span><span id="t30_3564" class="t s6_3564">Overwrite Rules for UC, CE, and UCR Errors </span>
<span id="t31_3564" class="t s7_3564">First Event </span><span id="t32_3564" class="t s7_3564">Second Event </span><span id="t33_3564" class="t s7_3564">UC </span><span id="t34_3564" class="t s7_3564">PCC </span><span id="t35_3564" class="t s7_3564">S </span><span id="t36_3564" class="t s7_3564">AR </span><span id="t37_3564" class="t s7_3564">MCA Bank </span><span id="t38_3564" class="t s7_3564">Reset System </span>
<span id="t39_3564" class="t sa_3564">CE </span><span id="t3a_3564" class="t sa_3564">UCR </span><span id="t3b_3564" class="t sa_3564">1 </span><span id="t3c_3564" class="t sa_3564">0 </span><span id="t3d_3564" class="t sa_3564">0 if UCNA, else 1 </span><span id="t3e_3564" class="t sa_3564">1 if SRAR, else 0 </span><span id="t3f_3564" class="t sa_3564">second </span><span id="t3g_3564" class="t sa_3564">yes, if AR=1 </span>
<span id="t3h_3564" class="t sa_3564">UCR </span><span id="t3i_3564" class="t sa_3564">CE </span><span id="t3j_3564" class="t sa_3564">1 </span><span id="t3k_3564" class="t sa_3564">0 </span><span id="t3l_3564" class="t sa_3564">0 if UCNA, else 1 </span><span id="t3m_3564" class="t sa_3564">1 if SRAR, else 0 </span><span id="t3n_3564" class="t sa_3564">first </span><span id="t3o_3564" class="t sa_3564">yes, if AR=1 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
