

================================================================
== Vitis HLS Report for 'Crypto_Pipeline_POLY_SUB_LOOP'
================================================================
* Date:           Tue Mar  4 14:33:29 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.802 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4100|     4100|  32.800 us|  32.800 us|  4100|  4100|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- POLY_SUB_LOOP  |     4098|     4098|         7|          4|          1|  1024|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    272|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     80|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    279|    -|
|Register         |        -|    -|     485|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     485|    631|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+---+----+-----+
    |       Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+----------------+---------+----+---+----+-----+
    |mux_4_2_32_1_1_U215  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U216  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U217  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U218  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    +---------------------+----------------+---------+----+---+----+-----+
    |Total                |                |        0|   0|  0|  80|    0|
    +---------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln132_fu_424_p2   |         +|   0|  0|  14|          13|           3|
    |grp_fu_324_p2         |         +|   0|  0|  39|          32|          31|
    |grp_fu_352_p2         |         +|   0|  0|  39|          32|          31|
    |grp_fu_310_p2         |         -|   0|  0|  39|          32|          32|
    |grp_fu_338_p2         |         -|   0|  0|  39|          32|          32|
    |or_ln132_1_fu_435_p2  |        or|   0|  0|  12|          12|           2|
    |or_ln132_2_fu_448_p2  |        or|   0|  0|  12|          12|           2|
    |or_ln132_fu_410_p2    |        or|   0|  0|  12|          12|           1|
    |grp_fu_330_p3         |    select|   0|  0|  32|           1|          32|
    |grp_fu_358_p3         |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 272|         180|         200|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |DataRAM_3_address0           |  25|          5|   12|         60|
    |DataRAM_3_address1           |  25|          5|   12|         60|
    |DataRAM_6_address0           |  25|          5|   12|         60|
    |DataRAM_6_address1           |  25|          5|   12|         60|
    |DataRAM_9_address0           |  25|          5|   12|         60|
    |DataRAM_9_address1           |  25|          5|   12|         60|
    |DataRAM_address0             |  25|          5|   12|         60|
    |DataRAM_address1             |  25|          5|   12|         60|
    |ap_NS_fsm                    |  25|          5|    1|          5|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_j           |   9|          2|   13|         26|
    |j_5_fu_62                    |   9|          2|   13|         26|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 279|         57|  127|        545|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |DataRAM_3_addr_1_reg_515                |  11|   0|   12|          1|
    |DataRAM_3_addr_2_reg_535                |  11|   0|   12|          1|
    |DataRAM_3_addr_2_reg_535_pp0_iter1_reg  |  11|   0|   12|          1|
    |DataRAM_3_addr_3_reg_555                |  10|   0|   12|          2|
    |DataRAM_3_addr_3_reg_555_pp0_iter1_reg  |  10|   0|   12|          2|
    |DataRAM_3_addr_reg_495                  |  12|   0|   12|          0|
    |DataRAM_6_addr_1_reg_520                |  11|   0|   12|          1|
    |DataRAM_6_addr_2_reg_540                |  11|   0|   12|          1|
    |DataRAM_6_addr_2_reg_540_pp0_iter1_reg  |  11|   0|   12|          1|
    |DataRAM_6_addr_3_reg_560                |  10|   0|   12|          2|
    |DataRAM_6_addr_3_reg_560_pp0_iter1_reg  |  10|   0|   12|          2|
    |DataRAM_6_addr_reg_500                  |  12|   0|   12|          0|
    |DataRAM_9_addr_1_reg_525                |  11|   0|   12|          1|
    |DataRAM_9_addr_2_reg_545                |  11|   0|   12|          1|
    |DataRAM_9_addr_2_reg_545_pp0_iter1_reg  |  11|   0|   12|          1|
    |DataRAM_9_addr_3_reg_565                |  10|   0|   12|          2|
    |DataRAM_9_addr_3_reg_565_pp0_iter1_reg  |  10|   0|   12|          2|
    |DataRAM_9_addr_reg_505                  |  12|   0|   12|          0|
    |DataRAM_addr_1_reg_510                  |  11|   0|   12|          1|
    |DataRAM_addr_2_reg_530                  |  11|   0|   12|          1|
    |DataRAM_addr_2_reg_530_pp0_iter1_reg    |  11|   0|   12|          1|
    |DataRAM_addr_3_reg_550                  |  10|   0|   12|          2|
    |DataRAM_addr_3_reg_550_pp0_iter1_reg    |  10|   0|   12|          2|
    |DataRAM_addr_reg_490                    |  12|   0|   12|          0|
    |ap_CS_fsm                               |   4|   0|    4|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |empty_reg_484                           |  12|   0|   12|          0|
    |j_5_fu_62                               |  13|   0|   13|          0|
    |reg_294                                 |  32|   0|   32|          0|
    |reg_298                                 |  32|   0|   32|          0|
    |reg_302                                 |  32|   0|   32|          0|
    |reg_306                                 |  32|   0|   32|          0|
    |reg_366                                 |  32|   0|   32|          0|
    |reg_374                                 |  32|   0|   32|          0|
    |tmp_reg_480                             |   1|   0|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 485|   0|  513|         28|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+--------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_SUB_LOOP|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_SUB_LOOP|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_SUB_LOOP|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_SUB_LOOP|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_SUB_LOOP|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_SUB_LOOP|  return value|
|DataRAM_address0    |  out|   12|   ap_memory|                        DataRAM|         array|
|DataRAM_ce0         |  out|    1|   ap_memory|                        DataRAM|         array|
|DataRAM_we0         |  out|    1|   ap_memory|                        DataRAM|         array|
|DataRAM_d0          |  out|   32|   ap_memory|                        DataRAM|         array|
|DataRAM_q0          |   in|   32|   ap_memory|                        DataRAM|         array|
|DataRAM_address1    |  out|   12|   ap_memory|                        DataRAM|         array|
|DataRAM_ce1         |  out|    1|   ap_memory|                        DataRAM|         array|
|DataRAM_we1         |  out|    1|   ap_memory|                        DataRAM|         array|
|DataRAM_d1          |  out|   32|   ap_memory|                        DataRAM|         array|
|DataRAM_q1          |   in|   32|   ap_memory|                        DataRAM|         array|
|DataRAM_3_address0  |  out|   12|   ap_memory|                      DataRAM_3|         array|
|DataRAM_3_ce0       |  out|    1|   ap_memory|                      DataRAM_3|         array|
|DataRAM_3_we0       |  out|    1|   ap_memory|                      DataRAM_3|         array|
|DataRAM_3_d0        |  out|   32|   ap_memory|                      DataRAM_3|         array|
|DataRAM_3_q0        |   in|   32|   ap_memory|                      DataRAM_3|         array|
|DataRAM_3_address1  |  out|   12|   ap_memory|                      DataRAM_3|         array|
|DataRAM_3_ce1       |  out|    1|   ap_memory|                      DataRAM_3|         array|
|DataRAM_3_we1       |  out|    1|   ap_memory|                      DataRAM_3|         array|
|DataRAM_3_d1        |  out|   32|   ap_memory|                      DataRAM_3|         array|
|DataRAM_3_q1        |   in|   32|   ap_memory|                      DataRAM_3|         array|
|DataRAM_6_address0  |  out|   12|   ap_memory|                      DataRAM_6|         array|
|DataRAM_6_ce0       |  out|    1|   ap_memory|                      DataRAM_6|         array|
|DataRAM_6_we0       |  out|    1|   ap_memory|                      DataRAM_6|         array|
|DataRAM_6_d0        |  out|   32|   ap_memory|                      DataRAM_6|         array|
|DataRAM_6_q0        |   in|   32|   ap_memory|                      DataRAM_6|         array|
|DataRAM_6_address1  |  out|   12|   ap_memory|                      DataRAM_6|         array|
|DataRAM_6_ce1       |  out|    1|   ap_memory|                      DataRAM_6|         array|
|DataRAM_6_we1       |  out|    1|   ap_memory|                      DataRAM_6|         array|
|DataRAM_6_d1        |  out|   32|   ap_memory|                      DataRAM_6|         array|
|DataRAM_6_q1        |   in|   32|   ap_memory|                      DataRAM_6|         array|
|DataRAM_9_address0  |  out|   12|   ap_memory|                      DataRAM_9|         array|
|DataRAM_9_ce0       |  out|    1|   ap_memory|                      DataRAM_9|         array|
|DataRAM_9_we0       |  out|    1|   ap_memory|                      DataRAM_9|         array|
|DataRAM_9_d0        |  out|   32|   ap_memory|                      DataRAM_9|         array|
|DataRAM_9_q0        |   in|   32|   ap_memory|                      DataRAM_9|         array|
|DataRAM_9_address1  |  out|   12|   ap_memory|                      DataRAM_9|         array|
|DataRAM_9_ce1       |  out|    1|   ap_memory|                      DataRAM_9|         array|
|DataRAM_9_we1       |  out|    1|   ap_memory|                      DataRAM_9|         array|
|DataRAM_9_d1        |  out|   32|   ap_memory|                      DataRAM_9|         array|
|DataRAM_9_q1        |   in|   32|   ap_memory|                      DataRAM_9|         array|
|RAMSel_cast         |   in|    2|     ap_none|                    RAMSel_cast|        scalar|
|RAMSel1_cast        |   in|    2|     ap_none|                   RAMSel1_cast|        scalar|
+--------------------+-----+-----+------------+-------------------------------+--------------+

