# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../pingpong2.srcs/sources_1/ip/clk_wiz_0" \
"../../../../pingpong2.srcs/sources_1/ip/dat_mem/sim/dat_mem.v" \
"../../../../pingpong2.srcs/mySim/new/sim_ram.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
