{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 02 15:55:25 2013 " "Info: Processing started: Tue Apr 02 15:55:25 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off helicopter -c helicopter " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off helicopter -c helicopter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "display_mux display_mux.v(1) " "Warning (10238): Verilog Module Declaration warning at display_mux.v(1): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"display_mux\"" {  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 1 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_mux.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file display_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_mux " "Info (12023): Found entity 1: display_mux" {  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_decoder.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file hex_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_decoder " "Info (12023): Found entity 1: hex_decoder" {  } { { "hex_decoder.v" "" { Text "W:/Final/helicopter/hex_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "helicopter.v(43) " "Warning (10268): Verilog HDL information at helicopter.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "helicopter.v(58) " "Warning (10268): Verilog HDL information at helicopter.v(58): always construct contains both blocking and non-blocking assignments" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "helicopter.v(72) " "Warning (10268): Verilog HDL information at helicopter.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "helicopter.v(129) " "Warning (10268): Verilog HDL information at helicopter.v(129): always construct contains both blocking and non-blocking assignments" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 129 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "helicopter.v 1 1 " "Warning (12125): Using design file helicopter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 helicopter " "Info (12023): Found entity 1: helicopter" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done2 helicopter.v(244) " "Warning (10236): Verilog HDL Implicit Net warning at helicopter.v(244): created implicit net for \"done2\"" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 244 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "helicopter " "Info (12127): Elaborating entity \"helicopter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 helicopter.v(94) " "Warning (10230): Verilog HDL assignment warning at helicopter.v(94): truncated value with size 32 to match size of target (4)" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 helicopter.v(98) " "Warning (10230): Verilog HDL assignment warning at helicopter.v(98): truncated value with size 32 to match size of target (4)" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 helicopter.v(104) " "Warning (10230): Verilog HDL assignment warning at helicopter.v(104): truncated value with size 32 to match size of target (4)" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 helicopter.v(109) " "Warning (10230): Verilog HDL assignment warning at helicopter.v(109): truncated value with size 32 to match size of target (4)" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:h1 " "Info (12128): Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:h1\"" {  } { { "helicopter.v" "h1" { Text "W:/Final/helicopter/helicopter.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display_heli.v(14) " "Warning (10268): Verilog HDL information at display_heli.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "display_heli.v 1 1 " "Warning (12125): Using design file display_heli.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display_heli " "Info (12023): Found entity 1: display_heli" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_heli display_heli:d0 " "Info (12128): Elaborating entity \"display_heli\" for hierarchy \"display_heli:d0\"" {  } { { "helicopter.v" "d0" { Text "W:/Final/helicopter/helicopter.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_heli.v(18) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(18): truncated value with size 32 to match size of target (8)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_heli.v(19) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(19): truncated value with size 32 to match size of target (7)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 display_heli.v(21) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(21): truncated value with size 32 to match size of target (5)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_heli.v(27) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(27): truncated value with size 32 to match size of target (8)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_heli.v(28) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(28): truncated value with size 32 to match size of target (7)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 display_heli.v(30) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(30): truncated value with size 32 to match size of target (5)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_heli.v(37) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(37): truncated value with size 32 to match size of target (7)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 display_heli.v(39) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(39): truncated value with size 32 to match size of target (5)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_heli.v(45) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(45): truncated value with size 32 to match size of target (8)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_heli.v(46) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(46): truncated value with size 32 to match size of target (7)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 display_heli.v(48) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(48): truncated value with size 32 to match size of target (5)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_heli.v(54) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(54): truncated value with size 32 to match size of target (8)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_heli.v(55) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(55): truncated value with size 32 to match size of target (7)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 display_heli.v(57) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(57): truncated value with size 32 to match size of target (5)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_heli.v(64) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(64): truncated value with size 32 to match size of target (7)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 display_heli.v(66) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(66): truncated value with size 32 to match size of target (5)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_heli.v(72) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(72): truncated value with size 32 to match size of target (8)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_heli.v(73) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(73): truncated value with size 32 to match size of target (7)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 display_heli.v(75) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(75): truncated value with size 32 to match size of target (5)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_heli.v(81) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(81): truncated value with size 32 to match size of target (8)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_heli.v(82) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(82): truncated value with size 32 to match size of target (7)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 display_heli.v(84) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(84): truncated value with size 32 to match size of target (5)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_heli.v(90) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(90): truncated value with size 32 to match size of target (8)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_heli.v(91) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(91): truncated value with size 32 to match size of target (7)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 display_heli.v(93) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(93): truncated value with size 32 to match size of target (5)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_heli.v(100) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(100): truncated value with size 32 to match size of target (7)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 display_heli.v(102) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(102): truncated value with size 32 to match size of target (5)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_heli.v(108) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(108): truncated value with size 32 to match size of target (8)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 display_heli.v(111) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(111): truncated value with size 32 to match size of target (5)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_heli.v(117) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(117): truncated value with size 32 to match size of target (8)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 display_heli.v(120) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(120): truncated value with size 32 to match size of target (5)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_heli.v(126) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(126): truncated value with size 32 to match size of target (8)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 display_heli.v(129) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(129): truncated value with size 32 to match size of target (5)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 display_heli.v(138) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(138): truncated value with size 32 to match size of target (5)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_heli.v(144) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(144): truncated value with size 32 to match size of target (8)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 display_heli.v(147) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(147): truncated value with size 32 to match size of target (5)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_heli.v(153) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(153): truncated value with size 32 to match size of target (8)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_heli.v(154) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(154): truncated value with size 32 to match size of target (7)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 display_heli.v(156) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(156): truncated value with size 32 to match size of target (5)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_heli.v(162) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(162): truncated value with size 32 to match size of target (8)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_heli.v(163) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(163): truncated value with size 32 to match size of target (7)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 display_heli.v(165) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(165): truncated value with size 32 to match size of target (5)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_heli.v(171) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(171): truncated value with size 32 to match size of target (8)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_heli.v(172) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(172): truncated value with size 32 to match size of target (7)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 display_heli.v(174) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(174): truncated value with size 32 to match size of target (5)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_heli.v(181) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(181): truncated value with size 32 to match size of target (7)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 display_heli.v(183) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(183): truncated value with size 32 to match size of target (5)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_heli.v(189) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(189): truncated value with size 32 to match size of target (8)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_heli.v(190) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(190): truncated value with size 32 to match size of target (7)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 display_heli.v(192) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(192): truncated value with size 32 to match size of target (5)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_heli.v(198) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(198): truncated value with size 32 to match size of target (8)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_heli.v(199) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(199): truncated value with size 32 to match size of target (7)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 display_heli.v(201) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(201): truncated value with size 32 to match size of target (5)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_heli.v(207) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(207): truncated value with size 32 to match size of target (8)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_heli.v(208) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(208): truncated value with size 32 to match size of target (7)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 display_heli.v(210) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(210): truncated value with size 32 to match size of target (5)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_heli.v(217) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(217): truncated value with size 32 to match size of target (7)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 display_heli.v(219) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(219): truncated value with size 32 to match size of target (5)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_heli.v(225) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(225): truncated value with size 32 to match size of target (8)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_heli.v(226) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(226): truncated value with size 32 to match size of target (7)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 display_heli.v(228) " "Warning (10230): Verilog HDL assignment warning at display_heli.v(228): truncated value with size 32 to match size of target (5)" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display_obs.v(14) " "Warning (10268): Verilog HDL information at display_obs.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "display_obs.v 1 1 " "Warning (12125): Using design file display_obs.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display_obs " "Info (12023): Found entity 1: display_obs" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_obs display_obs:d1 " "Info (12128): Elaborating entity \"display_obs\" for hierarchy \"display_obs:d1\"" {  } { { "helicopter.v" "d1" { Text "W:/Final/helicopter/helicopter.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_obs.v(19) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(19): truncated value with size 32 to match size of target (7)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 display_obs.v(21) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(21): truncated value with size 32 to match size of target (6)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_obs.v(28) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(28): truncated value with size 32 to match size of target (7)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 display_obs.v(30) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(30): truncated value with size 32 to match size of target (6)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 display_obs.v(39) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(39): truncated value with size 32 to match size of target (6)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_obs.v(46) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(46): truncated value with size 32 to match size of target (7)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 display_obs.v(48) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(48): truncated value with size 32 to match size of target (6)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_obs.v(55) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(55): truncated value with size 32 to match size of target (7)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 display_obs.v(57) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(57): truncated value with size 32 to match size of target (6)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_obs.v(64) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(64): truncated value with size 32 to match size of target (7)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 display_obs.v(66) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(66): truncated value with size 32 to match size of target (6)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_obs.v(73) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(73): truncated value with size 32 to match size of target (7)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 display_obs.v(75) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(75): truncated value with size 32 to match size of target (6)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_obs.v(82) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(82): truncated value with size 32 to match size of target (7)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 display_obs.v(84) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(84): truncated value with size 32 to match size of target (6)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_obs.v(90) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(90): truncated value with size 32 to match size of target (8)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_obs.v(91) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(91): truncated value with size 32 to match size of target (7)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 display_obs.v(93) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(93): truncated value with size 32 to match size of target (6)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_obs.v(99) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(99): truncated value with size 32 to match size of target (8)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_obs.v(100) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(100): truncated value with size 32 to match size of target (7)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 display_obs.v(102) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(102): truncated value with size 32 to match size of target (6)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_obs.v(109) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(109): truncated value with size 32 to match size of target (8)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 display_obs.v(112) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(112): truncated value with size 32 to match size of target (6)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_obs.v(118) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(118): truncated value with size 32 to match size of target (8)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_obs.v(119) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(119): truncated value with size 32 to match size of target (7)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 display_obs.v(121) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(121): truncated value with size 32 to match size of target (6)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_obs.v(127) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(127): truncated value with size 32 to match size of target (8)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_obs.v(128) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(128): truncated value with size 32 to match size of target (7)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 display_obs.v(130) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(130): truncated value with size 32 to match size of target (6)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_obs.v(136) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(136): truncated value with size 32 to match size of target (8)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_obs.v(137) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(137): truncated value with size 32 to match size of target (7)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 display_obs.v(139) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(139): truncated value with size 32 to match size of target (6)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_obs.v(145) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(145): truncated value with size 32 to match size of target (8)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_obs.v(146) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(146): truncated value with size 32 to match size of target (7)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 display_obs.v(148) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(148): truncated value with size 32 to match size of target (6)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_obs.v(154) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(154): truncated value with size 32 to match size of target (8)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_obs.v(155) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(155): truncated value with size 32 to match size of target (7)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 display_obs.v(157) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(157): truncated value with size 32 to match size of target (6)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_obs.v(164) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(164): truncated value with size 32 to match size of target (7)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 display_obs.v(166) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(166): truncated value with size 32 to match size of target (6)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_obs.v(172) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(172): truncated value with size 32 to match size of target (8)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_obs.v(173) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(173): truncated value with size 32 to match size of target (7)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 display_obs.v(175) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(175): truncated value with size 32 to match size of target (6)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_obs.v(182) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(182): truncated value with size 32 to match size of target (7)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 display_obs.v(184) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(184): truncated value with size 32 to match size of target (6)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_obs.v(190) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(190): truncated value with size 32 to match size of target (8)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_obs.v(191) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(191): truncated value with size 32 to match size of target (7)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 display_obs.v(193) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(193): truncated value with size 32 to match size of target (6)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_obs.v(199) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(199): truncated value with size 32 to match size of target (8)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_obs.v(200) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(200): truncated value with size 32 to match size of target (7)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 display_obs.v(202) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(202): truncated value with size 32 to match size of target (6)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_obs.v(208) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(208): truncated value with size 32 to match size of target (8)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_obs.v(209) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(209): truncated value with size 32 to match size of target (7)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 display_obs.v(211) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(211): truncated value with size 32 to match size of target (6)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_obs.v(217) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(217): truncated value with size 32 to match size of target (8)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_obs.v(218) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(218): truncated value with size 32 to match size of target (7)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 display_obs.v(220) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(220): truncated value with size 32 to match size of target (6)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_obs.v(226) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(226): truncated value with size 32 to match size of target (8)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 display_obs.v(229) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(229): truncated value with size 32 to match size of target (6)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_obs.v(235) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(235): truncated value with size 32 to match size of target (8)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_obs.v(236) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(236): truncated value with size 32 to match size of target (7)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 display_obs.v(238) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(238): truncated value with size 32 to match size of target (6)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_obs.v(244) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(244): truncated value with size 32 to match size of target (8)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_obs.v(245) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(245): truncated value with size 32 to match size of target (7)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 display_obs.v(247) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(247): truncated value with size 32 to match size of target (6)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_obs.v(253) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(253): truncated value with size 32 to match size of target (8)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_obs.v(254) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(254): truncated value with size 32 to match size of target (7)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 display_obs.v(256) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(256): truncated value with size 32 to match size of target (6)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_obs.v(262) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(262): truncated value with size 32 to match size of target (8)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_obs.v(263) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(263): truncated value with size 32 to match size of target (7)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 display_obs.v(265) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(265): truncated value with size 32 to match size of target (6)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_obs.v(271) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(271): truncated value with size 32 to match size of target (8)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_obs.v(272) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(272): truncated value with size 32 to match size of target (7)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 display_obs.v(274) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(274): truncated value with size 32 to match size of target (6)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_obs.v(280) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(280): truncated value with size 32 to match size of target (8)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_obs.v(281) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(281): truncated value with size 32 to match size of target (7)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 display_obs.v(283) " "Warning (10230): Verilog HDL assignment warning at display_obs.v(283): truncated value with size 32 to match size of target (6)" {  } { { "display_obs.v" "" { Text "W:/Final/helicopter/display_obs.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "reset_display.v 1 1 " "Warning (12125): Using design file reset_display.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reset_display " "Info (12023): Found entity 1: reset_display" {  } { { "reset_display.v" "" { Text "W:/Final/helicopter/reset_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_display reset_display:d2 " "Info (12128): Elaborating entity \"reset_display\" for hierarchy \"reset_display:d2\"" {  } { { "helicopter.v" "d2" { Text "W:/Final/helicopter/helicopter.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 reset_display.v(19) " "Warning (10230): Verilog HDL assignment warning at reset_display.v(19): truncated value with size 32 to match size of target (8)" {  } { { "reset_display.v" "" { Text "W:/Final/helicopter/reset_display.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 reset_display.v(23) " "Warning (10230): Verilog HDL assignment warning at reset_display.v(23): truncated value with size 32 to match size of target (7)" {  } { { "reset_display.v" "" { Text "W:/Final/helicopter/reset_display.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_mux display_mux:m0 " "Info (12128): Elaborating entity \"display_mux\" for hierarchy \"display_mux:m0\"" {  } { { "helicopter.v" "m0" { Text "W:/Final/helicopter/helicopter.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "en_on display_mux.v(10) " "Warning (10036): Verilog HDL or VHDL warning at display_mux.v(10): object \"en_on\" assigned a value but never read" {  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_out display_mux.v(21) " "Warning (10240): Verilog HDL Always Construct warning at display_mux.v(21): inferring latch(es) for variable \"x_out\", which holds its previous value in one or more paths through the always construct" {  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_out display_mux.v(21) " "Warning (10240): Verilog HDL Always Construct warning at display_mux.v(21): inferring latch(es) for variable \"y_out\", which holds its previous value in one or more paths through the always construct" {  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "color_out display_mux.v(21) " "Warning (10240): Verilog HDL Always Construct warning at display_mux.v(21): inferring latch(es) for variable \"color_out\", which holds its previous value in one or more paths through the always construct" {  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "en_out display_mux.v(21) " "Warning (10240): Verilog HDL Always Construct warning at display_mux.v(21): inferring latch(es) for variable \"en_out\", which holds its previous value in one or more paths through the always construct" {  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_out display_mux.v(21) " "Info (10041): Inferred latch for \"en_out\" at display_mux.v(21)" {  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_out\[0\] display_mux.v(21) " "Info (10041): Inferred latch for \"color_out\[0\]\" at display_mux.v(21)" {  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_out\[1\] display_mux.v(21) " "Info (10041): Inferred latch for \"color_out\[1\]\" at display_mux.v(21)" {  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_out\[2\] display_mux.v(21) " "Info (10041): Inferred latch for \"color_out\[2\]\" at display_mux.v(21)" {  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[0\] display_mux.v(21) " "Info (10041): Inferred latch for \"y_out\[0\]\" at display_mux.v(21)" {  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[1\] display_mux.v(21) " "Info (10041): Inferred latch for \"y_out\[1\]\" at display_mux.v(21)" {  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[2\] display_mux.v(21) " "Info (10041): Inferred latch for \"y_out\[2\]\" at display_mux.v(21)" {  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[3\] display_mux.v(21) " "Info (10041): Inferred latch for \"y_out\[3\]\" at display_mux.v(21)" {  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[4\] display_mux.v(21) " "Info (10041): Inferred latch for \"y_out\[4\]\" at display_mux.v(21)" {  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[5\] display_mux.v(21) " "Info (10041): Inferred latch for \"y_out\[5\]\" at display_mux.v(21)" {  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[6\] display_mux.v(21) " "Info (10041): Inferred latch for \"y_out\[6\]\" at display_mux.v(21)" {  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[0\] display_mux.v(21) " "Info (10041): Inferred latch for \"x_out\[0\]\" at display_mux.v(21)" {  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[1\] display_mux.v(21) " "Info (10041): Inferred latch for \"x_out\[1\]\" at display_mux.v(21)" {  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[2\] display_mux.v(21) " "Info (10041): Inferred latch for \"x_out\[2\]\" at display_mux.v(21)" {  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[3\] display_mux.v(21) " "Info (10041): Inferred latch for \"x_out\[3\]\" at display_mux.v(21)" {  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[4\] display_mux.v(21) " "Info (10041): Inferred latch for \"x_out\[4\]\" at display_mux.v(21)" {  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[5\] display_mux.v(21) " "Info (10041): Inferred latch for \"x_out\[5\]\" at display_mux.v(21)" {  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[6\] display_mux.v(21) " "Info (10041): Inferred latch for \"x_out\[6\]\" at display_mux.v(21)" {  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[7\] display_mux.v(21) " "Info (10041): Inferred latch for \"x_out\[7\]\" at display_mux.v(21)" {  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "vga_adapter.v 1 1 " "Warning (12125): Using design file vga_adapter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Info (12023): Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "W:/Final/helicopter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Info (12128): Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "helicopter.v" "VGA" { Text "W:/Final/helicopter/helicopter.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "vga_address_translator.v 1 1 " "Warning (12125): Using design file vga_address_translator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Info (12023): Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "W:/Final/helicopter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Info (12128): Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.v" "user_input_translator" { Text "W:/Final/helicopter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "VideoMemory" { Text "W:/Final/helicopter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Info (12130): Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "" { Text "W:/Final/helicopter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Info (12133): Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Info (12134): Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Info (12134): Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Info (12134): Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info (12134): Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Info (12134): Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Info (12134): Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Info (12134): Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Info (12134): Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Info (12134): Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info (12134): Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Info (12134): Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE background.mif " "Info (12134): Parameter \"INIT_FILE\" = \"background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_adapter.v" "" { Text "W:/Final/helicopter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ncg1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ncg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ncg1 " "Info (12023): Found entity 1: altsyncram_ncg1" {  } { { "db/altsyncram_ncg1.tdf" "" { Text "W:/Final/helicopter/db/altsyncram_ncg1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ncg1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_ncg1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n6r1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n6r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n6r1 " "Info (12023): Found entity 1: altsyncram_n6r1" {  } { { "db/altsyncram_n6r1.tdf" "" { Text "W:/Final/helicopter/db/altsyncram_n6r1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n6r1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1 " "Info (12128): Elaborating entity \"altsyncram_n6r1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\"" {  } { { "db/altsyncram_ncg1.tdf" "altsyncram1" { Text "W:/Final/helicopter/db/altsyncram_ncg1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken1 " "Warning (287013): Variable or input pin \"clocken1\" is defined but never used" {  } { { "db/altsyncram_n6r1.tdf" "" { Text "W:/Final/helicopter/db/altsyncram_n6r1.tdf" 37 2 0 } } { "db/altsyncram_ncg1.tdf" "" { Text "W:/Final/helicopter/db/altsyncram_ncg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "W:/Final/helicopter/vga_adapter.v" 213 0 0 } } { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 198 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6oa.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_6oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6oa " "Info (12023): Found entity 1: decode_6oa" {  } { { "db/decode_6oa.tdf" "" { Text "W:/Final/helicopter/db/decode_6oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|decode_6oa:decode3 " "Info (12128): Elaborating entity \"decode_6oa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|decode_6oa:decode3\"" {  } { { "db/altsyncram_n6r1.tdf" "decode3" { Text "W:/Final/helicopter/db/altsyncram_n6r1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|decode_6oa:decode_a " "Info (12128): Elaborating entity \"decode_6oa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|decode_6oa:decode_a\"" {  } { { "db/altsyncram_n6r1.tdf" "decode_a" { Text "W:/Final/helicopter/db/altsyncram_n6r1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Info (12023): Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "W:/Final/helicopter/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|mux_hib:mux5 " "Info (12128): Elaborating entity \"mux_hib\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|mux_hib:mux5\"" {  } { { "db/altsyncram_n6r1.tdf" "mux5" { Text "W:/Final/helicopter/db/altsyncram_n6r1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "vga_pll.v 1 1 " "Warning (12125): Using design file vga_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Info (12023): Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "W:/Final/helicopter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Info (12128): Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter.v" "mypll" { Text "W:/Final/helicopter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info (12128): Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "W:/Final/helicopter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info (12130): Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "W:/Final/helicopter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info (12133): Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info (12134): Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info (12134): Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Info (12134): Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info (12134): Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Info (12134): Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info (12134): Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info (12134): Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Info (12134): Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info (12134): Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info (12134): Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_pll.v" "" { Text "W:/Final/helicopter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "vga_controller.v 1 1 " "Warning (12125): Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Info (12023): Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "W:/Final/helicopter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Info (12128): Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter.v" "controller" { Text "W:/Final/helicopter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {      } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_mux:m0\|en_out " "Warning (13012): Latch display_mux:m0\|en_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_heli:d0\|done " "Warning (13013): Ports D and ENA on the latch are fed by the same signal display_heli:d0\|done" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_mux:m0\|x_out\[7\] " "Warning (13012): Latch display_mux:m0\|x_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA crash " "Warning (13013): Ports D and ENA on the latch are fed by the same signal crash" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_mux:m0\|x_out\[5\] " "Warning (13012): Latch display_mux:m0\|x_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA crash " "Warning (13013): Ports D and ENA on the latch are fed by the same signal crash" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_mux:m0\|x_out\[6\] " "Warning (13012): Latch display_mux:m0\|x_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA crash " "Warning (13013): Ports D and ENA on the latch are fed by the same signal crash" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_mux:m0\|y_out\[3\] " "Warning (13012): Latch display_mux:m0\|y_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA crash " "Warning (13013): Ports D and ENA on the latch are fed by the same signal crash" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_mux:m0\|y_out\[4\] " "Warning (13012): Latch display_mux:m0\|y_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA crash " "Warning (13013): Ports D and ENA on the latch are fed by the same signal crash" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_mux:m0\|y_out\[5\] " "Warning (13012): Latch display_mux:m0\|y_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA crash " "Warning (13013): Ports D and ENA on the latch are fed by the same signal crash" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_mux:m0\|y_out\[6\] " "Warning (13012): Latch display_mux:m0\|y_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA crash " "Warning (13013): Ports D and ENA on the latch are fed by the same signal crash" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_mux:m0\|y_out\[2\] " "Warning (13012): Latch display_mux:m0\|y_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA crash " "Warning (13013): Ports D and ENA on the latch are fed by the same signal crash" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_mux:m0\|y_out\[1\] " "Warning (13012): Latch display_mux:m0\|y_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA crash " "Warning (13013): Ports D and ENA on the latch are fed by the same signal crash" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_mux:m0\|y_out\[0\] " "Warning (13012): Latch display_mux:m0\|y_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA crash " "Warning (13013): Ports D and ENA on the latch are fed by the same signal crash" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_mux:m0\|color_out\[2\] " "Warning (13012): Latch display_mux:m0\|color_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_heli:d0\|done " "Warning (13013): Ports D and ENA on the latch are fed by the same signal display_heli:d0\|done" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_mux:m0\|x_out\[0\] " "Warning (13012): Latch display_mux:m0\|x_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA crash " "Warning (13013): Ports D and ENA on the latch are fed by the same signal crash" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_mux:m0\|x_out\[1\] " "Warning (13012): Latch display_mux:m0\|x_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA crash " "Warning (13013): Ports D and ENA on the latch are fed by the same signal crash" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_mux:m0\|x_out\[2\] " "Warning (13012): Latch display_mux:m0\|x_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA crash " "Warning (13013): Ports D and ENA on the latch are fed by the same signal crash" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_mux:m0\|x_out\[3\] " "Warning (13012): Latch display_mux:m0\|x_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA crash " "Warning (13013): Ports D and ENA on the latch are fed by the same signal crash" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_mux:m0\|x_out\[4\] " "Warning (13012): Latch display_mux:m0\|x_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA crash " "Warning (13013): Ports D and ENA on the latch are fed by the same signal crash" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_mux:m0\|color_out\[1\] " "Warning (13012): Latch display_mux:m0\|color_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_heli:d0\|done " "Warning (13013): Ports D and ENA on the latch are fed by the same signal display_heli:d0\|done" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_mux:m0\|color_out\[0\] " "Warning (13012): Latch display_mux:m0\|color_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_heli:d0\|done " "Warning (13013): Ports D and ENA on the latch are fed by the same signal display_heli:d0\|done" {  } { { "display_heli.v" "" { Text "W:/Final/helicopter/display_heli.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display_mux.v" "" { Text "W:/Final/helicopter/display_mux.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Warning (13410): Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/Final/helicopter/helicopter.map.smsg " "Info (144001): Generated suppressed messages file W:/Final/helicopter/helicopter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|pll " "Info (16011): Adding node \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|pll\"" {  } {  } 0 16011 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Warning (21074): Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "Warning (15610): No output dependent on input pin \"SW\[10\]\"" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "Warning (15610): No output dependent on input pin \"SW\[11\]\"" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "Warning (15610): No output dependent on input pin \"SW\[12\]\"" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "Warning (15610): No output dependent on input pin \"SW\[13\]\"" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "Warning (15610): No output dependent on input pin \"SW\[14\]\"" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "Warning (15610): No output dependent on input pin \"SW\[15\]\"" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "Warning (15610): No output dependent on input pin \"SW\[16\]\"" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "helicopter.v" "" { Text "W:/Final/helicopter/helicopter.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1058 " "Info (21057): Implemented 1058 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Info (21058): Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Info (21059): Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "956 " "Info (21061): Implemented 956 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "15 " "Info (21064): Implemented 15 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info (21065): Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 218 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 218 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "398 " "Info: Peak virtual memory: 398 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 02 15:55:39 2013 " "Info: Processing ended: Tue Apr 02 15:55:39 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
