// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "05/13/2022 11:26:29"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Prog_Timer (
	PC,
	TRG,
	CLK,
	CD,
	Timer_out,
	ETP);
input 	[23:0] PC;
input 	TRG;
input 	CLK;
input 	CD;
output 	Timer_out;
output 	ETP;

// Design Ports Information
// Timer_out	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ETP	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TRG	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CD	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[0]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[1]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[2]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[3]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[4]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[5]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[6]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[7]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[8]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[9]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[10]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[11]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[12]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[13]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[14]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[15]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[16]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[17]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[18]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[19]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[20]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[21]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[22]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[23]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Timer_out~output_o ;
wire \ETP~output_o ;
wire \CLK~input_o ;
wire \CLK~inputclkctrl_outclk ;
wire \TRG~input_o ;
wire \PC[17]~input_o ;
wire \Datapath_1|Data_reg_24bit_1|present_state[17]~feeder_combout ;
wire \CD~input_o ;
wire \CD~inputclkctrl_outclk ;
wire \Datapath_1|Counter_16M_1|present_state[0]~24_combout ;
wire \Datapath_1|Counter_16M_1|present_state[16]~59 ;
wire \Datapath_1|Counter_16M_1|present_state[17]~60_combout ;
wire \Datapath_1|Counter_16M_1|present_state[23]~29_combout ;
wire \Datapath_1|Counter_16M_1|present_state[17]~61 ;
wire \Datapath_1|Counter_16M_1|present_state[18]~62_combout ;
wire \Datapath_1|Counter_16M_1|present_state[18]~63 ;
wire \Datapath_1|Counter_16M_1|present_state[19]~64_combout ;
wire \Datapath_1|Counter_16M_1|present_state[19]~65 ;
wire \Datapath_1|Counter_16M_1|present_state[20]~66_combout ;
wire \Datapath_1|Counter_16M_1|present_state[20]~67 ;
wire \Datapath_1|Counter_16M_1|present_state[21]~68_combout ;
wire \Datapath_1|Counter_16M_1|LessThan0~6_combout ;
wire \Datapath_1|Counter_16M_1|LessThan0~5_combout ;
wire \Datapath_1|Counter_16M_1|LessThan0~2_combout ;
wire \Datapath_1|Counter_16M_1|LessThan0~1_combout ;
wire \Datapath_1|Counter_16M_1|LessThan0~3_combout ;
wire \Datapath_1|Counter_16M_1|present_state[21]~69 ;
wire \Datapath_1|Counter_16M_1|present_state[22]~70_combout ;
wire \Datapath_1|Counter_16M_1|present_state[22]~71 ;
wire \Datapath_1|Counter_16M_1|present_state[23]~72_combout ;
wire \Datapath_1|Counter_16M_1|LessThan0~0_combout ;
wire \Datapath_1|Counter_16M_1|LessThan0~4_combout ;
wire \Datapath_1|Counter_16M_1|present_state[23]~28_combout ;
wire \Datapath_1|Counter_16M_1|present_state[0]~25 ;
wire \Datapath_1|Counter_16M_1|present_state[1]~26_combout ;
wire \Datapath_1|Counter_16M_1|present_state[1]~27 ;
wire \Datapath_1|Counter_16M_1|present_state[2]~30_combout ;
wire \Datapath_1|Counter_16M_1|present_state[2]~31 ;
wire \Datapath_1|Counter_16M_1|present_state[3]~32_combout ;
wire \Datapath_1|Counter_16M_1|present_state[3]~33 ;
wire \Datapath_1|Counter_16M_1|present_state[4]~34_combout ;
wire \Datapath_1|Counter_16M_1|present_state[4]~35 ;
wire \Datapath_1|Counter_16M_1|present_state[5]~36_combout ;
wire \Datapath_1|Counter_16M_1|present_state[5]~37 ;
wire \Datapath_1|Counter_16M_1|present_state[6]~38_combout ;
wire \Datapath_1|Counter_16M_1|present_state[6]~39 ;
wire \Datapath_1|Counter_16M_1|present_state[7]~40_combout ;
wire \Datapath_1|Counter_16M_1|present_state[7]~41 ;
wire \Datapath_1|Counter_16M_1|present_state[8]~42_combout ;
wire \Datapath_1|Counter_16M_1|present_state[8]~43 ;
wire \Datapath_1|Counter_16M_1|present_state[9]~44_combout ;
wire \Datapath_1|Counter_16M_1|present_state[9]~45 ;
wire \Datapath_1|Counter_16M_1|present_state[10]~46_combout ;
wire \Datapath_1|Counter_16M_1|present_state[10]~47 ;
wire \Datapath_1|Counter_16M_1|present_state[11]~48_combout ;
wire \Datapath_1|Counter_16M_1|present_state[11]~49 ;
wire \Datapath_1|Counter_16M_1|present_state[12]~50_combout ;
wire \Datapath_1|Counter_16M_1|present_state[12]~51 ;
wire \Datapath_1|Counter_16M_1|present_state[13]~52_combout ;
wire \Datapath_1|Counter_16M_1|present_state[13]~53 ;
wire \Datapath_1|Counter_16M_1|present_state[14]~54_combout ;
wire \Datapath_1|Counter_16M_1|present_state[14]~55 ;
wire \Datapath_1|Counter_16M_1|present_state[15]~56_combout ;
wire \Datapath_1|Counter_16M_1|present_state[15]~57 ;
wire \Datapath_1|Counter_16M_1|present_state[16]~58_combout ;
wire \PC[16]~input_o ;
wire \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~10_combout ;
wire \PC[21]~input_o ;
wire \Datapath_1|Data_reg_24bit_1|present_state[21]~feeder_combout ;
wire \PC[20]~input_o ;
wire \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~12_combout ;
wire \PC[19]~input_o ;
wire \Datapath_1|Data_reg_24bit_1|present_state[19]~feeder_combout ;
wire \PC[18]~input_o ;
wire \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~11_combout ;
wire \PC[22]~input_o ;
wire \PC[23]~input_o ;
wire \Datapath_1|Data_reg_24bit_1|present_state[23]~feeder_combout ;
wire \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~13_combout ;
wire \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~14_combout ;
wire \PC[5]~input_o ;
wire \Datapath_1|Data_reg_24bit_1|present_state[5]~feeder_combout ;
wire \PC[4]~input_o ;
wire \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~2_combout ;
wire \PC[6]~input_o ;
wire \PC[7]~input_o ;
wire \Datapath_1|Data_reg_24bit_1|present_state[7]~feeder_combout ;
wire \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~3_combout ;
wire \PC[2]~input_o ;
wire \PC[3]~input_o ;
wire \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~1_combout ;
wire \PC[0]~input_o ;
wire \Datapath_1|Data_reg_24bit_1|present_state[0]~feeder_combout ;
wire \PC[1]~input_o ;
wire \Datapath_1|Data_reg_24bit_1|present_state[1]~feeder_combout ;
wire \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~0_combout ;
wire \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~4_combout ;
wire \PC[9]~input_o ;
wire \Datapath_1|Data_reg_24bit_1|present_state[9]~feeder_combout ;
wire \PC[8]~input_o ;
wire \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~5_combout ;
wire \PC[11]~input_o ;
wire \Datapath_1|Data_reg_24bit_1|present_state[11]~feeder_combout ;
wire \PC[10]~input_o ;
wire \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~6_combout ;
wire \PC[15]~input_o ;
wire \Datapath_1|Data_reg_24bit_1|present_state[15]~feeder_combout ;
wire \PC[14]~input_o ;
wire \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~8_combout ;
wire \PC[13]~input_o ;
wire \Datapath_1|Data_reg_24bit_1|present_state[13]~feeder_combout ;
wire \PC[12]~input_o ;
wire \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~7_combout ;
wire \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~9_combout ;
wire \Control_unit_1|next_state.End_Pulse~0_combout ;
wire \Control_unit_1|current_state.End_Pulse~q ;
wire \Control_unit_1|Selector2~0_combout ;
wire \Control_unit_1|current_state.Trigger_Check~q ;
wire \Control_unit_1|Selector0~0_combout ;
wire \Control_unit_1|current_state.Idle~q ;
wire \Control_unit_1|next_state.Load_Register~0_combout ;
wire \Control_unit_1|current_state.Load_Register~q ;
wire \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~15_combout ;
wire \Control_unit_1|Selector1~0_combout ;
wire \Control_unit_1|current_state.Timing~q ;
wire \Control_unit_1|Timer_out~combout ;
wire [23:0] \Datapath_1|Counter_16M_1|present_state ;
wire [23:0] \Datapath_1|Data_reg_24bit_1|present_state ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \Timer_out~output (
	.i(\Control_unit_1|Timer_out~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Timer_out~output_o ),
	.obar());
// synopsys translate_off
defparam \Timer_out~output .bus_hold = "false";
defparam \Timer_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \ETP~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ETP~output_o ),
	.obar());
// synopsys translate_off
defparam \ETP~output .bus_hold = "false";
defparam \ETP~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK~inputclkctrl .clock_type = "global clock";
defparam \CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N1
cycloneive_io_ibuf \TRG~input (
	.i(TRG),
	.ibar(gnd),
	.o(\TRG~input_o ));
// synopsys translate_off
defparam \TRG~input .bus_hold = "false";
defparam \TRG~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
cycloneive_io_ibuf \PC[17]~input (
	.i(PC[17]),
	.ibar(gnd),
	.o(\PC[17]~input_o ));
// synopsys translate_off
defparam \PC[17]~input .bus_hold = "false";
defparam \PC[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N6
cycloneive_lcell_comb \Datapath_1|Data_reg_24bit_1|present_state[17]~feeder (
// Equation(s):
// \Datapath_1|Data_reg_24bit_1|present_state[17]~feeder_combout  = \PC[17]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC[17]~input_o ),
	.cin(gnd),
	.combout(\Datapath_1|Data_reg_24bit_1|present_state[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_1|Data_reg_24bit_1|present_state[17]~feeder .lut_mask = 16'hFF00;
defparam \Datapath_1|Data_reg_24bit_1|present_state[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CD~input (
	.i(CD),
	.ibar(gnd),
	.o(\CD~input_o ));
// synopsys translate_off
defparam \CD~input .bus_hold = "false";
defparam \CD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CD~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CD~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CD~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CD~inputclkctrl .clock_type = "global clock";
defparam \CD~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X1_Y18_N7
dffeas \Datapath_1|Data_reg_24bit_1|present_state[17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Datapath_1|Data_reg_24bit_1|present_state[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_unit_1|current_state.Load_Register~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Data_reg_24bit_1|present_state [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Data_reg_24bit_1|present_state[17] .is_wysiwyg = "true";
defparam \Datapath_1|Data_reg_24bit_1|present_state[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y19_N8
cycloneive_lcell_comb \Datapath_1|Counter_16M_1|present_state[0]~24 (
// Equation(s):
// \Datapath_1|Counter_16M_1|present_state[0]~24_combout  = \Datapath_1|Counter_16M_1|present_state [0] $ (VCC)
// \Datapath_1|Counter_16M_1|present_state[0]~25  = CARRY(\Datapath_1|Counter_16M_1|present_state [0])

	.dataa(\Datapath_1|Counter_16M_1|present_state [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Datapath_1|Counter_16M_1|present_state[0]~24_combout ),
	.cout(\Datapath_1|Counter_16M_1|present_state[0]~25 ));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[0]~24 .lut_mask = 16'h55AA;
defparam \Datapath_1|Counter_16M_1|present_state[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N8
cycloneive_lcell_comb \Datapath_1|Counter_16M_1|present_state[16]~58 (
// Equation(s):
// \Datapath_1|Counter_16M_1|present_state[16]~58_combout  = (\Datapath_1|Counter_16M_1|present_state [16] & (\Datapath_1|Counter_16M_1|present_state[15]~57  $ (GND))) # (!\Datapath_1|Counter_16M_1|present_state [16] & 
// (!\Datapath_1|Counter_16M_1|present_state[15]~57  & VCC))
// \Datapath_1|Counter_16M_1|present_state[16]~59  = CARRY((\Datapath_1|Counter_16M_1|present_state [16] & !\Datapath_1|Counter_16M_1|present_state[15]~57 ))

	.dataa(gnd),
	.datab(\Datapath_1|Counter_16M_1|present_state [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Datapath_1|Counter_16M_1|present_state[15]~57 ),
	.combout(\Datapath_1|Counter_16M_1|present_state[16]~58_combout ),
	.cout(\Datapath_1|Counter_16M_1|present_state[16]~59 ));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[16]~58 .lut_mask = 16'hC30C;
defparam \Datapath_1|Counter_16M_1|present_state[16]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N10
cycloneive_lcell_comb \Datapath_1|Counter_16M_1|present_state[17]~60 (
// Equation(s):
// \Datapath_1|Counter_16M_1|present_state[17]~60_combout  = (\Datapath_1|Counter_16M_1|present_state [17] & (!\Datapath_1|Counter_16M_1|present_state[16]~59 )) # (!\Datapath_1|Counter_16M_1|present_state [17] & 
// ((\Datapath_1|Counter_16M_1|present_state[16]~59 ) # (GND)))
// \Datapath_1|Counter_16M_1|present_state[17]~61  = CARRY((!\Datapath_1|Counter_16M_1|present_state[16]~59 ) # (!\Datapath_1|Counter_16M_1|present_state [17]))

	.dataa(\Datapath_1|Counter_16M_1|present_state [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Datapath_1|Counter_16M_1|present_state[16]~59 ),
	.combout(\Datapath_1|Counter_16M_1|present_state[17]~60_combout ),
	.cout(\Datapath_1|Counter_16M_1|present_state[17]~61 ));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[17]~60 .lut_mask = 16'h5A5F;
defparam \Datapath_1|Counter_16M_1|present_state[17]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N10
cycloneive_lcell_comb \Datapath_1|Counter_16M_1|present_state[23]~29 (
// Equation(s):
// \Datapath_1|Counter_16M_1|present_state[23]~29_combout  = \Control_unit_1|current_state.Load_Register~q  $ (((\Control_unit_1|current_state.End_Pulse~q ) # (\Control_unit_1|current_state.Timing~q )))

	.dataa(\Control_unit_1|current_state.End_Pulse~q ),
	.datab(\Control_unit_1|current_state.Timing~q ),
	.datac(gnd),
	.datad(\Control_unit_1|current_state.Load_Register~q ),
	.cin(gnd),
	.combout(\Datapath_1|Counter_16M_1|present_state[23]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[23]~29 .lut_mask = 16'h11EE;
defparam \Datapath_1|Counter_16M_1|present_state[23]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y18_N11
dffeas \Datapath_1|Counter_16M_1|present_state[17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Datapath_1|Counter_16M_1|present_state[17]~60_combout ),
	.asdata(vcc),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Datapath_1|Counter_16M_1|present_state[23]~28_combout ),
	.sload(gnd),
	.ena(\Datapath_1|Counter_16M_1|present_state[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Counter_16M_1|present_state [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[17] .is_wysiwyg = "true";
defparam \Datapath_1|Counter_16M_1|present_state[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N12
cycloneive_lcell_comb \Datapath_1|Counter_16M_1|present_state[18]~62 (
// Equation(s):
// \Datapath_1|Counter_16M_1|present_state[18]~62_combout  = (\Datapath_1|Counter_16M_1|present_state [18] & (\Datapath_1|Counter_16M_1|present_state[17]~61  $ (GND))) # (!\Datapath_1|Counter_16M_1|present_state [18] & 
// (!\Datapath_1|Counter_16M_1|present_state[17]~61  & VCC))
// \Datapath_1|Counter_16M_1|present_state[18]~63  = CARRY((\Datapath_1|Counter_16M_1|present_state [18] & !\Datapath_1|Counter_16M_1|present_state[17]~61 ))

	.dataa(\Datapath_1|Counter_16M_1|present_state [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Datapath_1|Counter_16M_1|present_state[17]~61 ),
	.combout(\Datapath_1|Counter_16M_1|present_state[18]~62_combout ),
	.cout(\Datapath_1|Counter_16M_1|present_state[18]~63 ));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[18]~62 .lut_mask = 16'hA50A;
defparam \Datapath_1|Counter_16M_1|present_state[18]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y18_N13
dffeas \Datapath_1|Counter_16M_1|present_state[18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Datapath_1|Counter_16M_1|present_state[18]~62_combout ),
	.asdata(vcc),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Datapath_1|Counter_16M_1|present_state[23]~28_combout ),
	.sload(gnd),
	.ena(\Datapath_1|Counter_16M_1|present_state[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Counter_16M_1|present_state [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[18] .is_wysiwyg = "true";
defparam \Datapath_1|Counter_16M_1|present_state[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N14
cycloneive_lcell_comb \Datapath_1|Counter_16M_1|present_state[19]~64 (
// Equation(s):
// \Datapath_1|Counter_16M_1|present_state[19]~64_combout  = (\Datapath_1|Counter_16M_1|present_state [19] & (!\Datapath_1|Counter_16M_1|present_state[18]~63 )) # (!\Datapath_1|Counter_16M_1|present_state [19] & 
// ((\Datapath_1|Counter_16M_1|present_state[18]~63 ) # (GND)))
// \Datapath_1|Counter_16M_1|present_state[19]~65  = CARRY((!\Datapath_1|Counter_16M_1|present_state[18]~63 ) # (!\Datapath_1|Counter_16M_1|present_state [19]))

	.dataa(gnd),
	.datab(\Datapath_1|Counter_16M_1|present_state [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Datapath_1|Counter_16M_1|present_state[18]~63 ),
	.combout(\Datapath_1|Counter_16M_1|present_state[19]~64_combout ),
	.cout(\Datapath_1|Counter_16M_1|present_state[19]~65 ));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[19]~64 .lut_mask = 16'h3C3F;
defparam \Datapath_1|Counter_16M_1|present_state[19]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y18_N15
dffeas \Datapath_1|Counter_16M_1|present_state[19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Datapath_1|Counter_16M_1|present_state[19]~64_combout ),
	.asdata(vcc),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Datapath_1|Counter_16M_1|present_state[23]~28_combout ),
	.sload(gnd),
	.ena(\Datapath_1|Counter_16M_1|present_state[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Counter_16M_1|present_state [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[19] .is_wysiwyg = "true";
defparam \Datapath_1|Counter_16M_1|present_state[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N16
cycloneive_lcell_comb \Datapath_1|Counter_16M_1|present_state[20]~66 (
// Equation(s):
// \Datapath_1|Counter_16M_1|present_state[20]~66_combout  = (\Datapath_1|Counter_16M_1|present_state [20] & (\Datapath_1|Counter_16M_1|present_state[19]~65  $ (GND))) # (!\Datapath_1|Counter_16M_1|present_state [20] & 
// (!\Datapath_1|Counter_16M_1|present_state[19]~65  & VCC))
// \Datapath_1|Counter_16M_1|present_state[20]~67  = CARRY((\Datapath_1|Counter_16M_1|present_state [20] & !\Datapath_1|Counter_16M_1|present_state[19]~65 ))

	.dataa(gnd),
	.datab(\Datapath_1|Counter_16M_1|present_state [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Datapath_1|Counter_16M_1|present_state[19]~65 ),
	.combout(\Datapath_1|Counter_16M_1|present_state[20]~66_combout ),
	.cout(\Datapath_1|Counter_16M_1|present_state[20]~67 ));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[20]~66 .lut_mask = 16'hC30C;
defparam \Datapath_1|Counter_16M_1|present_state[20]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y18_N17
dffeas \Datapath_1|Counter_16M_1|present_state[20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Datapath_1|Counter_16M_1|present_state[20]~66_combout ),
	.asdata(vcc),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Datapath_1|Counter_16M_1|present_state[23]~28_combout ),
	.sload(gnd),
	.ena(\Datapath_1|Counter_16M_1|present_state[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Counter_16M_1|present_state [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[20] .is_wysiwyg = "true";
defparam \Datapath_1|Counter_16M_1|present_state[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N18
cycloneive_lcell_comb \Datapath_1|Counter_16M_1|present_state[21]~68 (
// Equation(s):
// \Datapath_1|Counter_16M_1|present_state[21]~68_combout  = (\Datapath_1|Counter_16M_1|present_state [21] & (!\Datapath_1|Counter_16M_1|present_state[20]~67 )) # (!\Datapath_1|Counter_16M_1|present_state [21] & 
// ((\Datapath_1|Counter_16M_1|present_state[20]~67 ) # (GND)))
// \Datapath_1|Counter_16M_1|present_state[21]~69  = CARRY((!\Datapath_1|Counter_16M_1|present_state[20]~67 ) # (!\Datapath_1|Counter_16M_1|present_state [21]))

	.dataa(gnd),
	.datab(\Datapath_1|Counter_16M_1|present_state [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Datapath_1|Counter_16M_1|present_state[20]~67 ),
	.combout(\Datapath_1|Counter_16M_1|present_state[21]~68_combout ),
	.cout(\Datapath_1|Counter_16M_1|present_state[21]~69 ));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[21]~68 .lut_mask = 16'h3C3F;
defparam \Datapath_1|Counter_16M_1|present_state[21]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y18_N19
dffeas \Datapath_1|Counter_16M_1|present_state[21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Datapath_1|Counter_16M_1|present_state[21]~68_combout ),
	.asdata(vcc),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Datapath_1|Counter_16M_1|present_state[23]~28_combout ),
	.sload(gnd),
	.ena(\Datapath_1|Counter_16M_1|present_state[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Counter_16M_1|present_state [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[21] .is_wysiwyg = "true";
defparam \Datapath_1|Counter_16M_1|present_state[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N30
cycloneive_lcell_comb \Datapath_1|Counter_16M_1|LessThan0~6 (
// Equation(s):
// \Datapath_1|Counter_16M_1|LessThan0~6_combout  = (((!\Datapath_1|Counter_16M_1|present_state [20]) # (!\Datapath_1|Counter_16M_1|present_state [19])) # (!\Datapath_1|Counter_16M_1|present_state [21])) # (!\Datapath_1|Counter_16M_1|present_state [18])

	.dataa(\Datapath_1|Counter_16M_1|present_state [18]),
	.datab(\Datapath_1|Counter_16M_1|present_state [21]),
	.datac(\Datapath_1|Counter_16M_1|present_state [19]),
	.datad(\Datapath_1|Counter_16M_1|present_state [20]),
	.cin(gnd),
	.combout(\Datapath_1|Counter_16M_1|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|LessThan0~6 .lut_mask = 16'h7FFF;
defparam \Datapath_1|Counter_16M_1|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N28
cycloneive_lcell_comb \Datapath_1|Counter_16M_1|LessThan0~5 (
// Equation(s):
// \Datapath_1|Counter_16M_1|LessThan0~5_combout  = (((!\Datapath_1|Counter_16M_1|present_state [17]) # (!\Datapath_1|Counter_16M_1|present_state [16])) # (!\Datapath_1|Counter_16M_1|present_state [14])) # (!\Datapath_1|Counter_16M_1|present_state [15])

	.dataa(\Datapath_1|Counter_16M_1|present_state [15]),
	.datab(\Datapath_1|Counter_16M_1|present_state [14]),
	.datac(\Datapath_1|Counter_16M_1|present_state [16]),
	.datad(\Datapath_1|Counter_16M_1|present_state [17]),
	.cin(gnd),
	.combout(\Datapath_1|Counter_16M_1|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|LessThan0~5 .lut_mask = 16'h7FFF;
defparam \Datapath_1|Counter_16M_1|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y19_N0
cycloneive_lcell_comb \Datapath_1|Counter_16M_1|LessThan0~2 (
// Equation(s):
// \Datapath_1|Counter_16M_1|LessThan0~2_combout  = (((!\Datapath_1|Counter_16M_1|present_state [8]) # (!\Datapath_1|Counter_16M_1|present_state [9])) # (!\Datapath_1|Counter_16M_1|present_state [6])) # (!\Datapath_1|Counter_16M_1|present_state [7])

	.dataa(\Datapath_1|Counter_16M_1|present_state [7]),
	.datab(\Datapath_1|Counter_16M_1|present_state [6]),
	.datac(\Datapath_1|Counter_16M_1|present_state [9]),
	.datad(\Datapath_1|Counter_16M_1|present_state [8]),
	.cin(gnd),
	.combout(\Datapath_1|Counter_16M_1|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|LessThan0~2 .lut_mask = 16'h7FFF;
defparam \Datapath_1|Counter_16M_1|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y19_N6
cycloneive_lcell_comb \Datapath_1|Counter_16M_1|LessThan0~1 (
// Equation(s):
// \Datapath_1|Counter_16M_1|LessThan0~1_combout  = (((!\Datapath_1|Counter_16M_1|present_state [5]) # (!\Datapath_1|Counter_16M_1|present_state [3])) # (!\Datapath_1|Counter_16M_1|present_state [4])) # (!\Datapath_1|Counter_16M_1|present_state [2])

	.dataa(\Datapath_1|Counter_16M_1|present_state [2]),
	.datab(\Datapath_1|Counter_16M_1|present_state [4]),
	.datac(\Datapath_1|Counter_16M_1|present_state [3]),
	.datad(\Datapath_1|Counter_16M_1|present_state [5]),
	.cin(gnd),
	.combout(\Datapath_1|Counter_16M_1|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|LessThan0~1 .lut_mask = 16'h7FFF;
defparam \Datapath_1|Counter_16M_1|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y19_N8
cycloneive_lcell_comb \Datapath_1|Counter_16M_1|LessThan0~3 (
// Equation(s):
// \Datapath_1|Counter_16M_1|LessThan0~3_combout  = (((!\Datapath_1|Counter_16M_1|present_state [11]) # (!\Datapath_1|Counter_16M_1|present_state [13])) # (!\Datapath_1|Counter_16M_1|present_state [10])) # (!\Datapath_1|Counter_16M_1|present_state [12])

	.dataa(\Datapath_1|Counter_16M_1|present_state [12]),
	.datab(\Datapath_1|Counter_16M_1|present_state [10]),
	.datac(\Datapath_1|Counter_16M_1|present_state [13]),
	.datad(\Datapath_1|Counter_16M_1|present_state [11]),
	.cin(gnd),
	.combout(\Datapath_1|Counter_16M_1|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|LessThan0~3 .lut_mask = 16'h7FFF;
defparam \Datapath_1|Counter_16M_1|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N20
cycloneive_lcell_comb \Datapath_1|Counter_16M_1|present_state[22]~70 (
// Equation(s):
// \Datapath_1|Counter_16M_1|present_state[22]~70_combout  = (\Datapath_1|Counter_16M_1|present_state [22] & (\Datapath_1|Counter_16M_1|present_state[21]~69  $ (GND))) # (!\Datapath_1|Counter_16M_1|present_state [22] & 
// (!\Datapath_1|Counter_16M_1|present_state[21]~69  & VCC))
// \Datapath_1|Counter_16M_1|present_state[22]~71  = CARRY((\Datapath_1|Counter_16M_1|present_state [22] & !\Datapath_1|Counter_16M_1|present_state[21]~69 ))

	.dataa(gnd),
	.datab(\Datapath_1|Counter_16M_1|present_state [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Datapath_1|Counter_16M_1|present_state[21]~69 ),
	.combout(\Datapath_1|Counter_16M_1|present_state[22]~70_combout ),
	.cout(\Datapath_1|Counter_16M_1|present_state[22]~71 ));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[22]~70 .lut_mask = 16'hC30C;
defparam \Datapath_1|Counter_16M_1|present_state[22]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y18_N21
dffeas \Datapath_1|Counter_16M_1|present_state[22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Datapath_1|Counter_16M_1|present_state[22]~70_combout ),
	.asdata(vcc),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Datapath_1|Counter_16M_1|present_state[23]~28_combout ),
	.sload(gnd),
	.ena(\Datapath_1|Counter_16M_1|present_state[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Counter_16M_1|present_state [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[22] .is_wysiwyg = "true";
defparam \Datapath_1|Counter_16M_1|present_state[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N22
cycloneive_lcell_comb \Datapath_1|Counter_16M_1|present_state[23]~72 (
// Equation(s):
// \Datapath_1|Counter_16M_1|present_state[23]~72_combout  = \Datapath_1|Counter_16M_1|present_state [23] $ (\Datapath_1|Counter_16M_1|present_state[22]~71 )

	.dataa(\Datapath_1|Counter_16M_1|present_state [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Datapath_1|Counter_16M_1|present_state[22]~71 ),
	.combout(\Datapath_1|Counter_16M_1|present_state[23]~72_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[23]~72 .lut_mask = 16'h5A5A;
defparam \Datapath_1|Counter_16M_1|present_state[23]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y18_N23
dffeas \Datapath_1|Counter_16M_1|present_state[23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Datapath_1|Counter_16M_1|present_state[23]~72_combout ),
	.asdata(vcc),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Datapath_1|Counter_16M_1|present_state[23]~28_combout ),
	.sload(gnd),
	.ena(\Datapath_1|Counter_16M_1|present_state[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Counter_16M_1|present_state [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[23] .is_wysiwyg = "true";
defparam \Datapath_1|Counter_16M_1|present_state[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y19_N18
cycloneive_lcell_comb \Datapath_1|Counter_16M_1|LessThan0~0 (
// Equation(s):
// \Datapath_1|Counter_16M_1|LessThan0~0_combout  = (((!\Datapath_1|Counter_16M_1|present_state [23]) # (!\Datapath_1|Counter_16M_1|present_state [0])) # (!\Datapath_1|Counter_16M_1|present_state [22])) # (!\Datapath_1|Counter_16M_1|present_state [1])

	.dataa(\Datapath_1|Counter_16M_1|present_state [1]),
	.datab(\Datapath_1|Counter_16M_1|present_state [22]),
	.datac(\Datapath_1|Counter_16M_1|present_state [0]),
	.datad(\Datapath_1|Counter_16M_1|present_state [23]),
	.cin(gnd),
	.combout(\Datapath_1|Counter_16M_1|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|LessThan0~0 .lut_mask = 16'h7FFF;
defparam \Datapath_1|Counter_16M_1|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y19_N26
cycloneive_lcell_comb \Datapath_1|Counter_16M_1|LessThan0~4 (
// Equation(s):
// \Datapath_1|Counter_16M_1|LessThan0~4_combout  = (\Datapath_1|Counter_16M_1|LessThan0~2_combout ) # ((\Datapath_1|Counter_16M_1|LessThan0~1_combout ) # ((\Datapath_1|Counter_16M_1|LessThan0~3_combout ) # (\Datapath_1|Counter_16M_1|LessThan0~0_combout )))

	.dataa(\Datapath_1|Counter_16M_1|LessThan0~2_combout ),
	.datab(\Datapath_1|Counter_16M_1|LessThan0~1_combout ),
	.datac(\Datapath_1|Counter_16M_1|LessThan0~3_combout ),
	.datad(\Datapath_1|Counter_16M_1|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\Datapath_1|Counter_16M_1|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|LessThan0~4 .lut_mask = 16'hFFFE;
defparam \Datapath_1|Counter_16M_1|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y19_N2
cycloneive_lcell_comb \Datapath_1|Counter_16M_1|present_state[23]~28 (
// Equation(s):
// \Datapath_1|Counter_16M_1|present_state[23]~28_combout  = (\Control_unit_1|current_state.Load_Register~q ) # ((!\Datapath_1|Counter_16M_1|LessThan0~6_combout  & (!\Datapath_1|Counter_16M_1|LessThan0~5_combout  & 
// !\Datapath_1|Counter_16M_1|LessThan0~4_combout )))

	.dataa(\Control_unit_1|current_state.Load_Register~q ),
	.datab(\Datapath_1|Counter_16M_1|LessThan0~6_combout ),
	.datac(\Datapath_1|Counter_16M_1|LessThan0~5_combout ),
	.datad(\Datapath_1|Counter_16M_1|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\Datapath_1|Counter_16M_1|present_state[23]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[23]~28 .lut_mask = 16'hAAAB;
defparam \Datapath_1|Counter_16M_1|present_state[23]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y19_N5
dffeas \Datapath_1|Counter_16M_1|present_state[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Datapath_1|Counter_16M_1|present_state[0]~24_combout ),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Datapath_1|Counter_16M_1|present_state[23]~28_combout ),
	.sload(vcc),
	.ena(\Datapath_1|Counter_16M_1|present_state[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Counter_16M_1|present_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[0] .is_wysiwyg = "true";
defparam \Datapath_1|Counter_16M_1|present_state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y19_N10
cycloneive_lcell_comb \Datapath_1|Counter_16M_1|present_state[1]~26 (
// Equation(s):
// \Datapath_1|Counter_16M_1|present_state[1]~26_combout  = (\Datapath_1|Counter_16M_1|present_state [1] & (!\Datapath_1|Counter_16M_1|present_state[0]~25 )) # (!\Datapath_1|Counter_16M_1|present_state [1] & ((\Datapath_1|Counter_16M_1|present_state[0]~25 ) 
// # (GND)))
// \Datapath_1|Counter_16M_1|present_state[1]~27  = CARRY((!\Datapath_1|Counter_16M_1|present_state[0]~25 ) # (!\Datapath_1|Counter_16M_1|present_state [1]))

	.dataa(\Datapath_1|Counter_16M_1|present_state [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Datapath_1|Counter_16M_1|present_state[0]~25 ),
	.combout(\Datapath_1|Counter_16M_1|present_state[1]~26_combout ),
	.cout(\Datapath_1|Counter_16M_1|present_state[1]~27 ));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[1]~26 .lut_mask = 16'h5A5F;
defparam \Datapath_1|Counter_16M_1|present_state[1]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y19_N11
dffeas \Datapath_1|Counter_16M_1|present_state[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Datapath_1|Counter_16M_1|present_state[1]~26_combout ),
	.asdata(vcc),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Datapath_1|Counter_16M_1|present_state[23]~28_combout ),
	.sload(gnd),
	.ena(\Datapath_1|Counter_16M_1|present_state[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Counter_16M_1|present_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[1] .is_wysiwyg = "true";
defparam \Datapath_1|Counter_16M_1|present_state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y19_N12
cycloneive_lcell_comb \Datapath_1|Counter_16M_1|present_state[2]~30 (
// Equation(s):
// \Datapath_1|Counter_16M_1|present_state[2]~30_combout  = (\Datapath_1|Counter_16M_1|present_state [2] & (\Datapath_1|Counter_16M_1|present_state[1]~27  $ (GND))) # (!\Datapath_1|Counter_16M_1|present_state [2] & 
// (!\Datapath_1|Counter_16M_1|present_state[1]~27  & VCC))
// \Datapath_1|Counter_16M_1|present_state[2]~31  = CARRY((\Datapath_1|Counter_16M_1|present_state [2] & !\Datapath_1|Counter_16M_1|present_state[1]~27 ))

	.dataa(\Datapath_1|Counter_16M_1|present_state [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Datapath_1|Counter_16M_1|present_state[1]~27 ),
	.combout(\Datapath_1|Counter_16M_1|present_state[2]~30_combout ),
	.cout(\Datapath_1|Counter_16M_1|present_state[2]~31 ));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[2]~30 .lut_mask = 16'hA50A;
defparam \Datapath_1|Counter_16M_1|present_state[2]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y19_N13
dffeas \Datapath_1|Counter_16M_1|present_state[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Datapath_1|Counter_16M_1|present_state[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Datapath_1|Counter_16M_1|present_state[23]~28_combout ),
	.sload(gnd),
	.ena(\Datapath_1|Counter_16M_1|present_state[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Counter_16M_1|present_state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[2] .is_wysiwyg = "true";
defparam \Datapath_1|Counter_16M_1|present_state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y19_N14
cycloneive_lcell_comb \Datapath_1|Counter_16M_1|present_state[3]~32 (
// Equation(s):
// \Datapath_1|Counter_16M_1|present_state[3]~32_combout  = (\Datapath_1|Counter_16M_1|present_state [3] & (!\Datapath_1|Counter_16M_1|present_state[2]~31 )) # (!\Datapath_1|Counter_16M_1|present_state [3] & ((\Datapath_1|Counter_16M_1|present_state[2]~31 ) 
// # (GND)))
// \Datapath_1|Counter_16M_1|present_state[3]~33  = CARRY((!\Datapath_1|Counter_16M_1|present_state[2]~31 ) # (!\Datapath_1|Counter_16M_1|present_state [3]))

	.dataa(gnd),
	.datab(\Datapath_1|Counter_16M_1|present_state [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Datapath_1|Counter_16M_1|present_state[2]~31 ),
	.combout(\Datapath_1|Counter_16M_1|present_state[3]~32_combout ),
	.cout(\Datapath_1|Counter_16M_1|present_state[3]~33 ));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[3]~32 .lut_mask = 16'h3C3F;
defparam \Datapath_1|Counter_16M_1|present_state[3]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y19_N15
dffeas \Datapath_1|Counter_16M_1|present_state[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Datapath_1|Counter_16M_1|present_state[3]~32_combout ),
	.asdata(vcc),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Datapath_1|Counter_16M_1|present_state[23]~28_combout ),
	.sload(gnd),
	.ena(\Datapath_1|Counter_16M_1|present_state[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Counter_16M_1|present_state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[3] .is_wysiwyg = "true";
defparam \Datapath_1|Counter_16M_1|present_state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y19_N16
cycloneive_lcell_comb \Datapath_1|Counter_16M_1|present_state[4]~34 (
// Equation(s):
// \Datapath_1|Counter_16M_1|present_state[4]~34_combout  = (\Datapath_1|Counter_16M_1|present_state [4] & (\Datapath_1|Counter_16M_1|present_state[3]~33  $ (GND))) # (!\Datapath_1|Counter_16M_1|present_state [4] & 
// (!\Datapath_1|Counter_16M_1|present_state[3]~33  & VCC))
// \Datapath_1|Counter_16M_1|present_state[4]~35  = CARRY((\Datapath_1|Counter_16M_1|present_state [4] & !\Datapath_1|Counter_16M_1|present_state[3]~33 ))

	.dataa(gnd),
	.datab(\Datapath_1|Counter_16M_1|present_state [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Datapath_1|Counter_16M_1|present_state[3]~33 ),
	.combout(\Datapath_1|Counter_16M_1|present_state[4]~34_combout ),
	.cout(\Datapath_1|Counter_16M_1|present_state[4]~35 ));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[4]~34 .lut_mask = 16'hC30C;
defparam \Datapath_1|Counter_16M_1|present_state[4]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y19_N17
dffeas \Datapath_1|Counter_16M_1|present_state[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Datapath_1|Counter_16M_1|present_state[4]~34_combout ),
	.asdata(vcc),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Datapath_1|Counter_16M_1|present_state[23]~28_combout ),
	.sload(gnd),
	.ena(\Datapath_1|Counter_16M_1|present_state[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Counter_16M_1|present_state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[4] .is_wysiwyg = "true";
defparam \Datapath_1|Counter_16M_1|present_state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y19_N18
cycloneive_lcell_comb \Datapath_1|Counter_16M_1|present_state[5]~36 (
// Equation(s):
// \Datapath_1|Counter_16M_1|present_state[5]~36_combout  = (\Datapath_1|Counter_16M_1|present_state [5] & (!\Datapath_1|Counter_16M_1|present_state[4]~35 )) # (!\Datapath_1|Counter_16M_1|present_state [5] & ((\Datapath_1|Counter_16M_1|present_state[4]~35 ) 
// # (GND)))
// \Datapath_1|Counter_16M_1|present_state[5]~37  = CARRY((!\Datapath_1|Counter_16M_1|present_state[4]~35 ) # (!\Datapath_1|Counter_16M_1|present_state [5]))

	.dataa(gnd),
	.datab(\Datapath_1|Counter_16M_1|present_state [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Datapath_1|Counter_16M_1|present_state[4]~35 ),
	.combout(\Datapath_1|Counter_16M_1|present_state[5]~36_combout ),
	.cout(\Datapath_1|Counter_16M_1|present_state[5]~37 ));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[5]~36 .lut_mask = 16'h3C3F;
defparam \Datapath_1|Counter_16M_1|present_state[5]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y19_N19
dffeas \Datapath_1|Counter_16M_1|present_state[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Datapath_1|Counter_16M_1|present_state[5]~36_combout ),
	.asdata(vcc),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Datapath_1|Counter_16M_1|present_state[23]~28_combout ),
	.sload(gnd),
	.ena(\Datapath_1|Counter_16M_1|present_state[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Counter_16M_1|present_state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[5] .is_wysiwyg = "true";
defparam \Datapath_1|Counter_16M_1|present_state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y19_N20
cycloneive_lcell_comb \Datapath_1|Counter_16M_1|present_state[6]~38 (
// Equation(s):
// \Datapath_1|Counter_16M_1|present_state[6]~38_combout  = (\Datapath_1|Counter_16M_1|present_state [6] & (\Datapath_1|Counter_16M_1|present_state[5]~37  $ (GND))) # (!\Datapath_1|Counter_16M_1|present_state [6] & 
// (!\Datapath_1|Counter_16M_1|present_state[5]~37  & VCC))
// \Datapath_1|Counter_16M_1|present_state[6]~39  = CARRY((\Datapath_1|Counter_16M_1|present_state [6] & !\Datapath_1|Counter_16M_1|present_state[5]~37 ))

	.dataa(gnd),
	.datab(\Datapath_1|Counter_16M_1|present_state [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Datapath_1|Counter_16M_1|present_state[5]~37 ),
	.combout(\Datapath_1|Counter_16M_1|present_state[6]~38_combout ),
	.cout(\Datapath_1|Counter_16M_1|present_state[6]~39 ));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[6]~38 .lut_mask = 16'hC30C;
defparam \Datapath_1|Counter_16M_1|present_state[6]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y19_N21
dffeas \Datapath_1|Counter_16M_1|present_state[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Datapath_1|Counter_16M_1|present_state[6]~38_combout ),
	.asdata(vcc),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Datapath_1|Counter_16M_1|present_state[23]~28_combout ),
	.sload(gnd),
	.ena(\Datapath_1|Counter_16M_1|present_state[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Counter_16M_1|present_state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[6] .is_wysiwyg = "true";
defparam \Datapath_1|Counter_16M_1|present_state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y19_N22
cycloneive_lcell_comb \Datapath_1|Counter_16M_1|present_state[7]~40 (
// Equation(s):
// \Datapath_1|Counter_16M_1|present_state[7]~40_combout  = (\Datapath_1|Counter_16M_1|present_state [7] & (!\Datapath_1|Counter_16M_1|present_state[6]~39 )) # (!\Datapath_1|Counter_16M_1|present_state [7] & ((\Datapath_1|Counter_16M_1|present_state[6]~39 ) 
// # (GND)))
// \Datapath_1|Counter_16M_1|present_state[7]~41  = CARRY((!\Datapath_1|Counter_16M_1|present_state[6]~39 ) # (!\Datapath_1|Counter_16M_1|present_state [7]))

	.dataa(\Datapath_1|Counter_16M_1|present_state [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Datapath_1|Counter_16M_1|present_state[6]~39 ),
	.combout(\Datapath_1|Counter_16M_1|present_state[7]~40_combout ),
	.cout(\Datapath_1|Counter_16M_1|present_state[7]~41 ));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[7]~40 .lut_mask = 16'h5A5F;
defparam \Datapath_1|Counter_16M_1|present_state[7]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y19_N23
dffeas \Datapath_1|Counter_16M_1|present_state[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Datapath_1|Counter_16M_1|present_state[7]~40_combout ),
	.asdata(vcc),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Datapath_1|Counter_16M_1|present_state[23]~28_combout ),
	.sload(gnd),
	.ena(\Datapath_1|Counter_16M_1|present_state[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Counter_16M_1|present_state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[7] .is_wysiwyg = "true";
defparam \Datapath_1|Counter_16M_1|present_state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y19_N24
cycloneive_lcell_comb \Datapath_1|Counter_16M_1|present_state[8]~42 (
// Equation(s):
// \Datapath_1|Counter_16M_1|present_state[8]~42_combout  = (\Datapath_1|Counter_16M_1|present_state [8] & (\Datapath_1|Counter_16M_1|present_state[7]~41  $ (GND))) # (!\Datapath_1|Counter_16M_1|present_state [8] & 
// (!\Datapath_1|Counter_16M_1|present_state[7]~41  & VCC))
// \Datapath_1|Counter_16M_1|present_state[8]~43  = CARRY((\Datapath_1|Counter_16M_1|present_state [8] & !\Datapath_1|Counter_16M_1|present_state[7]~41 ))

	.dataa(gnd),
	.datab(\Datapath_1|Counter_16M_1|present_state [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Datapath_1|Counter_16M_1|present_state[7]~41 ),
	.combout(\Datapath_1|Counter_16M_1|present_state[8]~42_combout ),
	.cout(\Datapath_1|Counter_16M_1|present_state[8]~43 ));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[8]~42 .lut_mask = 16'hC30C;
defparam \Datapath_1|Counter_16M_1|present_state[8]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y19_N25
dffeas \Datapath_1|Counter_16M_1|present_state[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Datapath_1|Counter_16M_1|present_state[8]~42_combout ),
	.asdata(vcc),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Datapath_1|Counter_16M_1|present_state[23]~28_combout ),
	.sload(gnd),
	.ena(\Datapath_1|Counter_16M_1|present_state[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Counter_16M_1|present_state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[8] .is_wysiwyg = "true";
defparam \Datapath_1|Counter_16M_1|present_state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y19_N26
cycloneive_lcell_comb \Datapath_1|Counter_16M_1|present_state[9]~44 (
// Equation(s):
// \Datapath_1|Counter_16M_1|present_state[9]~44_combout  = (\Datapath_1|Counter_16M_1|present_state [9] & (!\Datapath_1|Counter_16M_1|present_state[8]~43 )) # (!\Datapath_1|Counter_16M_1|present_state [9] & ((\Datapath_1|Counter_16M_1|present_state[8]~43 ) 
// # (GND)))
// \Datapath_1|Counter_16M_1|present_state[9]~45  = CARRY((!\Datapath_1|Counter_16M_1|present_state[8]~43 ) # (!\Datapath_1|Counter_16M_1|present_state [9]))

	.dataa(\Datapath_1|Counter_16M_1|present_state [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Datapath_1|Counter_16M_1|present_state[8]~43 ),
	.combout(\Datapath_1|Counter_16M_1|present_state[9]~44_combout ),
	.cout(\Datapath_1|Counter_16M_1|present_state[9]~45 ));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[9]~44 .lut_mask = 16'h5A5F;
defparam \Datapath_1|Counter_16M_1|present_state[9]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y19_N27
dffeas \Datapath_1|Counter_16M_1|present_state[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Datapath_1|Counter_16M_1|present_state[9]~44_combout ),
	.asdata(vcc),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Datapath_1|Counter_16M_1|present_state[23]~28_combout ),
	.sload(gnd),
	.ena(\Datapath_1|Counter_16M_1|present_state[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Counter_16M_1|present_state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[9] .is_wysiwyg = "true";
defparam \Datapath_1|Counter_16M_1|present_state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y19_N28
cycloneive_lcell_comb \Datapath_1|Counter_16M_1|present_state[10]~46 (
// Equation(s):
// \Datapath_1|Counter_16M_1|present_state[10]~46_combout  = (\Datapath_1|Counter_16M_1|present_state [10] & (\Datapath_1|Counter_16M_1|present_state[9]~45  $ (GND))) # (!\Datapath_1|Counter_16M_1|present_state [10] & 
// (!\Datapath_1|Counter_16M_1|present_state[9]~45  & VCC))
// \Datapath_1|Counter_16M_1|present_state[10]~47  = CARRY((\Datapath_1|Counter_16M_1|present_state [10] & !\Datapath_1|Counter_16M_1|present_state[9]~45 ))

	.dataa(gnd),
	.datab(\Datapath_1|Counter_16M_1|present_state [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Datapath_1|Counter_16M_1|present_state[9]~45 ),
	.combout(\Datapath_1|Counter_16M_1|present_state[10]~46_combout ),
	.cout(\Datapath_1|Counter_16M_1|present_state[10]~47 ));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[10]~46 .lut_mask = 16'hC30C;
defparam \Datapath_1|Counter_16M_1|present_state[10]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y19_N29
dffeas \Datapath_1|Counter_16M_1|present_state[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Datapath_1|Counter_16M_1|present_state[10]~46_combout ),
	.asdata(vcc),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Datapath_1|Counter_16M_1|present_state[23]~28_combout ),
	.sload(gnd),
	.ena(\Datapath_1|Counter_16M_1|present_state[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Counter_16M_1|present_state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[10] .is_wysiwyg = "true";
defparam \Datapath_1|Counter_16M_1|present_state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y19_N30
cycloneive_lcell_comb \Datapath_1|Counter_16M_1|present_state[11]~48 (
// Equation(s):
// \Datapath_1|Counter_16M_1|present_state[11]~48_combout  = (\Datapath_1|Counter_16M_1|present_state [11] & (!\Datapath_1|Counter_16M_1|present_state[10]~47 )) # (!\Datapath_1|Counter_16M_1|present_state [11] & 
// ((\Datapath_1|Counter_16M_1|present_state[10]~47 ) # (GND)))
// \Datapath_1|Counter_16M_1|present_state[11]~49  = CARRY((!\Datapath_1|Counter_16M_1|present_state[10]~47 ) # (!\Datapath_1|Counter_16M_1|present_state [11]))

	.dataa(\Datapath_1|Counter_16M_1|present_state [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Datapath_1|Counter_16M_1|present_state[10]~47 ),
	.combout(\Datapath_1|Counter_16M_1|present_state[11]~48_combout ),
	.cout(\Datapath_1|Counter_16M_1|present_state[11]~49 ));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[11]~48 .lut_mask = 16'h5A5F;
defparam \Datapath_1|Counter_16M_1|present_state[11]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y19_N31
dffeas \Datapath_1|Counter_16M_1|present_state[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Datapath_1|Counter_16M_1|present_state[11]~48_combout ),
	.asdata(vcc),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Datapath_1|Counter_16M_1|present_state[23]~28_combout ),
	.sload(gnd),
	.ena(\Datapath_1|Counter_16M_1|present_state[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Counter_16M_1|present_state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[11] .is_wysiwyg = "true";
defparam \Datapath_1|Counter_16M_1|present_state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N0
cycloneive_lcell_comb \Datapath_1|Counter_16M_1|present_state[12]~50 (
// Equation(s):
// \Datapath_1|Counter_16M_1|present_state[12]~50_combout  = (\Datapath_1|Counter_16M_1|present_state [12] & (\Datapath_1|Counter_16M_1|present_state[11]~49  $ (GND))) # (!\Datapath_1|Counter_16M_1|present_state [12] & 
// (!\Datapath_1|Counter_16M_1|present_state[11]~49  & VCC))
// \Datapath_1|Counter_16M_1|present_state[12]~51  = CARRY((\Datapath_1|Counter_16M_1|present_state [12] & !\Datapath_1|Counter_16M_1|present_state[11]~49 ))

	.dataa(gnd),
	.datab(\Datapath_1|Counter_16M_1|present_state [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Datapath_1|Counter_16M_1|present_state[11]~49 ),
	.combout(\Datapath_1|Counter_16M_1|present_state[12]~50_combout ),
	.cout(\Datapath_1|Counter_16M_1|present_state[12]~51 ));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[12]~50 .lut_mask = 16'hC30C;
defparam \Datapath_1|Counter_16M_1|present_state[12]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y18_N1
dffeas \Datapath_1|Counter_16M_1|present_state[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Datapath_1|Counter_16M_1|present_state[12]~50_combout ),
	.asdata(vcc),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Datapath_1|Counter_16M_1|present_state[23]~28_combout ),
	.sload(gnd),
	.ena(\Datapath_1|Counter_16M_1|present_state[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Counter_16M_1|present_state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[12] .is_wysiwyg = "true";
defparam \Datapath_1|Counter_16M_1|present_state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N2
cycloneive_lcell_comb \Datapath_1|Counter_16M_1|present_state[13]~52 (
// Equation(s):
// \Datapath_1|Counter_16M_1|present_state[13]~52_combout  = (\Datapath_1|Counter_16M_1|present_state [13] & (!\Datapath_1|Counter_16M_1|present_state[12]~51 )) # (!\Datapath_1|Counter_16M_1|present_state [13] & 
// ((\Datapath_1|Counter_16M_1|present_state[12]~51 ) # (GND)))
// \Datapath_1|Counter_16M_1|present_state[13]~53  = CARRY((!\Datapath_1|Counter_16M_1|present_state[12]~51 ) # (!\Datapath_1|Counter_16M_1|present_state [13]))

	.dataa(gnd),
	.datab(\Datapath_1|Counter_16M_1|present_state [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Datapath_1|Counter_16M_1|present_state[12]~51 ),
	.combout(\Datapath_1|Counter_16M_1|present_state[13]~52_combout ),
	.cout(\Datapath_1|Counter_16M_1|present_state[13]~53 ));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[13]~52 .lut_mask = 16'h3C3F;
defparam \Datapath_1|Counter_16M_1|present_state[13]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y18_N3
dffeas \Datapath_1|Counter_16M_1|present_state[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Datapath_1|Counter_16M_1|present_state[13]~52_combout ),
	.asdata(vcc),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Datapath_1|Counter_16M_1|present_state[23]~28_combout ),
	.sload(gnd),
	.ena(\Datapath_1|Counter_16M_1|present_state[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Counter_16M_1|present_state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[13] .is_wysiwyg = "true";
defparam \Datapath_1|Counter_16M_1|present_state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N4
cycloneive_lcell_comb \Datapath_1|Counter_16M_1|present_state[14]~54 (
// Equation(s):
// \Datapath_1|Counter_16M_1|present_state[14]~54_combout  = (\Datapath_1|Counter_16M_1|present_state [14] & (\Datapath_1|Counter_16M_1|present_state[13]~53  $ (GND))) # (!\Datapath_1|Counter_16M_1|present_state [14] & 
// (!\Datapath_1|Counter_16M_1|present_state[13]~53  & VCC))
// \Datapath_1|Counter_16M_1|present_state[14]~55  = CARRY((\Datapath_1|Counter_16M_1|present_state [14] & !\Datapath_1|Counter_16M_1|present_state[13]~53 ))

	.dataa(gnd),
	.datab(\Datapath_1|Counter_16M_1|present_state [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Datapath_1|Counter_16M_1|present_state[13]~53 ),
	.combout(\Datapath_1|Counter_16M_1|present_state[14]~54_combout ),
	.cout(\Datapath_1|Counter_16M_1|present_state[14]~55 ));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[14]~54 .lut_mask = 16'hC30C;
defparam \Datapath_1|Counter_16M_1|present_state[14]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y18_N5
dffeas \Datapath_1|Counter_16M_1|present_state[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Datapath_1|Counter_16M_1|present_state[14]~54_combout ),
	.asdata(vcc),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Datapath_1|Counter_16M_1|present_state[23]~28_combout ),
	.sload(gnd),
	.ena(\Datapath_1|Counter_16M_1|present_state[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Counter_16M_1|present_state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[14] .is_wysiwyg = "true";
defparam \Datapath_1|Counter_16M_1|present_state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N6
cycloneive_lcell_comb \Datapath_1|Counter_16M_1|present_state[15]~56 (
// Equation(s):
// \Datapath_1|Counter_16M_1|present_state[15]~56_combout  = (\Datapath_1|Counter_16M_1|present_state [15] & (!\Datapath_1|Counter_16M_1|present_state[14]~55 )) # (!\Datapath_1|Counter_16M_1|present_state [15] & 
// ((\Datapath_1|Counter_16M_1|present_state[14]~55 ) # (GND)))
// \Datapath_1|Counter_16M_1|present_state[15]~57  = CARRY((!\Datapath_1|Counter_16M_1|present_state[14]~55 ) # (!\Datapath_1|Counter_16M_1|present_state [15]))

	.dataa(\Datapath_1|Counter_16M_1|present_state [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Datapath_1|Counter_16M_1|present_state[14]~55 ),
	.combout(\Datapath_1|Counter_16M_1|present_state[15]~56_combout ),
	.cout(\Datapath_1|Counter_16M_1|present_state[15]~57 ));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[15]~56 .lut_mask = 16'h5A5F;
defparam \Datapath_1|Counter_16M_1|present_state[15]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y18_N7
dffeas \Datapath_1|Counter_16M_1|present_state[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Datapath_1|Counter_16M_1|present_state[15]~56_combout ),
	.asdata(vcc),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Datapath_1|Counter_16M_1|present_state[23]~28_combout ),
	.sload(gnd),
	.ena(\Datapath_1|Counter_16M_1|present_state[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Counter_16M_1|present_state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[15] .is_wysiwyg = "true";
defparam \Datapath_1|Counter_16M_1|present_state[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y18_N9
dffeas \Datapath_1|Counter_16M_1|present_state[16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Datapath_1|Counter_16M_1|present_state[16]~58_combout ),
	.asdata(vcc),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Datapath_1|Counter_16M_1|present_state[23]~28_combout ),
	.sload(gnd),
	.ena(\Datapath_1|Counter_16M_1|present_state[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Counter_16M_1|present_state [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Counter_16M_1|present_state[16] .is_wysiwyg = "true";
defparam \Datapath_1|Counter_16M_1|present_state[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N22
cycloneive_io_ibuf \PC[16]~input (
	.i(PC[16]),
	.ibar(gnd),
	.o(\PC[16]~input_o ));
// synopsys translate_off
defparam \PC[16]~input .bus_hold = "false";
defparam \PC[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y18_N13
dffeas \Datapath_1|Data_reg_24bit_1|present_state[16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC[16]~input_o ),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_unit_1|current_state.Load_Register~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Data_reg_24bit_1|present_state [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Data_reg_24bit_1|present_state[16] .is_wysiwyg = "true";
defparam \Datapath_1|Data_reg_24bit_1|present_state[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N12
cycloneive_lcell_comb \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~10 (
// Equation(s):
// \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~10_combout  = (\Datapath_1|Data_reg_24bit_1|present_state [17] & (\Datapath_1|Counter_16M_1|present_state [17] & (\Datapath_1|Counter_16M_1|present_state [16] $ (!\Datapath_1|Data_reg_24bit_1|present_state [16])))) 
// # (!\Datapath_1|Data_reg_24bit_1|present_state [17] & (!\Datapath_1|Counter_16M_1|present_state [17] & (\Datapath_1|Counter_16M_1|present_state [16] $ (!\Datapath_1|Data_reg_24bit_1|present_state [16]))))

	.dataa(\Datapath_1|Data_reg_24bit_1|present_state [17]),
	.datab(\Datapath_1|Counter_16M_1|present_state [16]),
	.datac(\Datapath_1|Data_reg_24bit_1|present_state [16]),
	.datad(\Datapath_1|Counter_16M_1|present_state [17]),
	.cin(gnd),
	.combout(\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~10_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~10 .lut_mask = 16'h8241;
defparam \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \PC[21]~input (
	.i(PC[21]),
	.ibar(gnd),
	.o(\PC[21]~input_o ));
// synopsys translate_off
defparam \PC[21]~input .bus_hold = "false";
defparam \PC[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N10
cycloneive_lcell_comb \Datapath_1|Data_reg_24bit_1|present_state[21]~feeder (
// Equation(s):
// \Datapath_1|Data_reg_24bit_1|present_state[21]~feeder_combout  = \PC[21]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC[21]~input_o ),
	.cin(gnd),
	.combout(\Datapath_1|Data_reg_24bit_1|present_state[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_1|Data_reg_24bit_1|present_state[21]~feeder .lut_mask = 16'hFF00;
defparam \Datapath_1|Data_reg_24bit_1|present_state[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y18_N11
dffeas \Datapath_1|Data_reg_24bit_1|present_state[21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Datapath_1|Data_reg_24bit_1|present_state[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_unit_1|current_state.Load_Register~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Data_reg_24bit_1|present_state [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Data_reg_24bit_1|present_state[21] .is_wysiwyg = "true";
defparam \Datapath_1|Data_reg_24bit_1|present_state[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N22
cycloneive_io_ibuf \PC[20]~input (
	.i(PC[20]),
	.ibar(gnd),
	.o(\PC[20]~input_o ));
// synopsys translate_off
defparam \PC[20]~input .bus_hold = "false";
defparam \PC[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y18_N5
dffeas \Datapath_1|Data_reg_24bit_1|present_state[20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC[20]~input_o ),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_unit_1|current_state.Load_Register~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Data_reg_24bit_1|present_state [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Data_reg_24bit_1|present_state[20] .is_wysiwyg = "true";
defparam \Datapath_1|Data_reg_24bit_1|present_state[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N4
cycloneive_lcell_comb \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~12 (
// Equation(s):
// \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~12_combout  = (\Datapath_1|Data_reg_24bit_1|present_state [21] & (\Datapath_1|Counter_16M_1|present_state [21] & (\Datapath_1|Data_reg_24bit_1|present_state [20] $ (!\Datapath_1|Counter_16M_1|present_state [20])))) 
// # (!\Datapath_1|Data_reg_24bit_1|present_state [21] & (!\Datapath_1|Counter_16M_1|present_state [21] & (\Datapath_1|Data_reg_24bit_1|present_state [20] $ (!\Datapath_1|Counter_16M_1|present_state [20]))))

	.dataa(\Datapath_1|Data_reg_24bit_1|present_state [21]),
	.datab(\Datapath_1|Counter_16M_1|present_state [21]),
	.datac(\Datapath_1|Data_reg_24bit_1|present_state [20]),
	.datad(\Datapath_1|Counter_16M_1|present_state [20]),
	.cin(gnd),
	.combout(\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~12_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~12 .lut_mask = 16'h9009;
defparam \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N1
cycloneive_io_ibuf \PC[19]~input (
	.i(PC[19]),
	.ibar(gnd),
	.o(\PC[19]~input_o ));
// synopsys translate_off
defparam \PC[19]~input .bus_hold = "false";
defparam \PC[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N22
cycloneive_lcell_comb \Datapath_1|Data_reg_24bit_1|present_state[19]~feeder (
// Equation(s):
// \Datapath_1|Data_reg_24bit_1|present_state[19]~feeder_combout  = \PC[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC[19]~input_o ),
	.cin(gnd),
	.combout(\Datapath_1|Data_reg_24bit_1|present_state[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_1|Data_reg_24bit_1|present_state[19]~feeder .lut_mask = 16'hFF00;
defparam \Datapath_1|Data_reg_24bit_1|present_state[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y18_N23
dffeas \Datapath_1|Data_reg_24bit_1|present_state[19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Datapath_1|Data_reg_24bit_1|present_state[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_unit_1|current_state.Load_Register~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Data_reg_24bit_1|present_state [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Data_reg_24bit_1|present_state[19] .is_wysiwyg = "true";
defparam \Datapath_1|Data_reg_24bit_1|present_state[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \PC[18]~input (
	.i(PC[18]),
	.ibar(gnd),
	.o(\PC[18]~input_o ));
// synopsys translate_off
defparam \PC[18]~input .bus_hold = "false";
defparam \PC[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y18_N9
dffeas \Datapath_1|Data_reg_24bit_1|present_state[18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC[18]~input_o ),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_unit_1|current_state.Load_Register~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Data_reg_24bit_1|present_state [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Data_reg_24bit_1|present_state[18] .is_wysiwyg = "true";
defparam \Datapath_1|Data_reg_24bit_1|present_state[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N8
cycloneive_lcell_comb \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~11 (
// Equation(s):
// \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~11_combout  = (\Datapath_1|Data_reg_24bit_1|present_state [19] & (\Datapath_1|Counter_16M_1|present_state [19] & (\Datapath_1|Data_reg_24bit_1|present_state [18] $ (!\Datapath_1|Counter_16M_1|present_state [18])))) 
// # (!\Datapath_1|Data_reg_24bit_1|present_state [19] & (!\Datapath_1|Counter_16M_1|present_state [19] & (\Datapath_1|Data_reg_24bit_1|present_state [18] $ (!\Datapath_1|Counter_16M_1|present_state [18]))))

	.dataa(\Datapath_1|Data_reg_24bit_1|present_state [19]),
	.datab(\Datapath_1|Counter_16M_1|present_state [19]),
	.datac(\Datapath_1|Data_reg_24bit_1|present_state [18]),
	.datad(\Datapath_1|Counter_16M_1|present_state [18]),
	.cin(gnd),
	.combout(\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~11_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~11 .lut_mask = 16'h9009;
defparam \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N22
cycloneive_io_ibuf \PC[22]~input (
	.i(PC[22]),
	.ibar(gnd),
	.o(\PC[22]~input_o ));
// synopsys translate_off
defparam \PC[22]~input .bus_hold = "false";
defparam \PC[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y18_N29
dffeas \Datapath_1|Data_reg_24bit_1|present_state[22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC[22]~input_o ),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_unit_1|current_state.Load_Register~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Data_reg_24bit_1|present_state [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Data_reg_24bit_1|present_state[22] .is_wysiwyg = "true";
defparam \Datapath_1|Data_reg_24bit_1|present_state[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \PC[23]~input (
	.i(PC[23]),
	.ibar(gnd),
	.o(\PC[23]~input_o ));
// synopsys translate_off
defparam \PC[23]~input .bus_hold = "false";
defparam \PC[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N2
cycloneive_lcell_comb \Datapath_1|Data_reg_24bit_1|present_state[23]~feeder (
// Equation(s):
// \Datapath_1|Data_reg_24bit_1|present_state[23]~feeder_combout  = \PC[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC[23]~input_o ),
	.cin(gnd),
	.combout(\Datapath_1|Data_reg_24bit_1|present_state[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_1|Data_reg_24bit_1|present_state[23]~feeder .lut_mask = 16'hFF00;
defparam \Datapath_1|Data_reg_24bit_1|present_state[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y18_N3
dffeas \Datapath_1|Data_reg_24bit_1|present_state[23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Datapath_1|Data_reg_24bit_1|present_state[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_unit_1|current_state.Load_Register~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Data_reg_24bit_1|present_state [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Data_reg_24bit_1|present_state[23] .is_wysiwyg = "true";
defparam \Datapath_1|Data_reg_24bit_1|present_state[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N28
cycloneive_lcell_comb \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~13 (
// Equation(s):
// \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~13_combout  = (\Datapath_1|Counter_16M_1|present_state [22] & (\Datapath_1|Data_reg_24bit_1|present_state [22] & (\Datapath_1|Counter_16M_1|present_state [23] $ (!\Datapath_1|Data_reg_24bit_1|present_state [23])))) 
// # (!\Datapath_1|Counter_16M_1|present_state [22] & (!\Datapath_1|Data_reg_24bit_1|present_state [22] & (\Datapath_1|Counter_16M_1|present_state [23] $ (!\Datapath_1|Data_reg_24bit_1|present_state [23]))))

	.dataa(\Datapath_1|Counter_16M_1|present_state [22]),
	.datab(\Datapath_1|Counter_16M_1|present_state [23]),
	.datac(\Datapath_1|Data_reg_24bit_1|present_state [22]),
	.datad(\Datapath_1|Data_reg_24bit_1|present_state [23]),
	.cin(gnd),
	.combout(\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~13_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~13 .lut_mask = 16'h8421;
defparam \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N0
cycloneive_lcell_comb \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~14 (
// Equation(s):
// \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~14_combout  = (\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~10_combout  & (\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~12_combout  & (\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~11_combout  & 
// \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~13_combout )))

	.dataa(\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~10_combout ),
	.datab(\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~12_combout ),
	.datac(\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~11_combout ),
	.datad(\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~13_combout ),
	.cin(gnd),
	.combout(\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~14_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~14 .lut_mask = 16'h8000;
defparam \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N8
cycloneive_io_ibuf \PC[5]~input (
	.i(PC[5]),
	.ibar(gnd),
	.o(\PC[5]~input_o ));
// synopsys translate_off
defparam \PC[5]~input .bus_hold = "false";
defparam \PC[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N30
cycloneive_lcell_comb \Datapath_1|Data_reg_24bit_1|present_state[5]~feeder (
// Equation(s):
// \Datapath_1|Data_reg_24bit_1|present_state[5]~feeder_combout  = \PC[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC[5]~input_o ),
	.cin(gnd),
	.combout(\Datapath_1|Data_reg_24bit_1|present_state[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_1|Data_reg_24bit_1|present_state[5]~feeder .lut_mask = 16'hFF00;
defparam \Datapath_1|Data_reg_24bit_1|present_state[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y19_N31
dffeas \Datapath_1|Data_reg_24bit_1|present_state[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Datapath_1|Data_reg_24bit_1|present_state[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_unit_1|current_state.Load_Register~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Data_reg_24bit_1|present_state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Data_reg_24bit_1|present_state[5] .is_wysiwyg = "true";
defparam \Datapath_1|Data_reg_24bit_1|present_state[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N15
cycloneive_io_ibuf \PC[4]~input (
	.i(PC[4]),
	.ibar(gnd),
	.o(\PC[4]~input_o ));
// synopsys translate_off
defparam \PC[4]~input .bus_hold = "false";
defparam \PC[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y19_N13
dffeas \Datapath_1|Data_reg_24bit_1|present_state[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC[4]~input_o ),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_unit_1|current_state.Load_Register~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Data_reg_24bit_1|present_state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Data_reg_24bit_1|present_state[4] .is_wysiwyg = "true";
defparam \Datapath_1|Data_reg_24bit_1|present_state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N12
cycloneive_lcell_comb \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~2 (
// Equation(s):
// \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~2_combout  = (\Datapath_1|Data_reg_24bit_1|present_state [5] & (\Datapath_1|Counter_16M_1|present_state [5] & (\Datapath_1|Counter_16M_1|present_state [4] $ (!\Datapath_1|Data_reg_24bit_1|present_state [4])))) # 
// (!\Datapath_1|Data_reg_24bit_1|present_state [5] & (!\Datapath_1|Counter_16M_1|present_state [5] & (\Datapath_1|Counter_16M_1|present_state [4] $ (!\Datapath_1|Data_reg_24bit_1|present_state [4]))))

	.dataa(\Datapath_1|Data_reg_24bit_1|present_state [5]),
	.datab(\Datapath_1|Counter_16M_1|present_state [4]),
	.datac(\Datapath_1|Data_reg_24bit_1|present_state [4]),
	.datad(\Datapath_1|Counter_16M_1|present_state [5]),
	.cin(gnd),
	.combout(\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~2_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~2 .lut_mask = 16'h8241;
defparam \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \PC[6]~input (
	.i(PC[6]),
	.ibar(gnd),
	.o(\PC[6]~input_o ));
// synopsys translate_off
defparam \PC[6]~input .bus_hold = "false";
defparam \PC[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y19_N5
dffeas \Datapath_1|Data_reg_24bit_1|present_state[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC[6]~input_o ),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_unit_1|current_state.Load_Register~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Data_reg_24bit_1|present_state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Data_reg_24bit_1|present_state[6] .is_wysiwyg = "true";
defparam \Datapath_1|Data_reg_24bit_1|present_state[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
cycloneive_io_ibuf \PC[7]~input (
	.i(PC[7]),
	.ibar(gnd),
	.o(\PC[7]~input_o ));
// synopsys translate_off
defparam \PC[7]~input .bus_hold = "false";
defparam \PC[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N18
cycloneive_lcell_comb \Datapath_1|Data_reg_24bit_1|present_state[7]~feeder (
// Equation(s):
// \Datapath_1|Data_reg_24bit_1|present_state[7]~feeder_combout  = \PC[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC[7]~input_o ),
	.cin(gnd),
	.combout(\Datapath_1|Data_reg_24bit_1|present_state[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_1|Data_reg_24bit_1|present_state[7]~feeder .lut_mask = 16'hFF00;
defparam \Datapath_1|Data_reg_24bit_1|present_state[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y19_N19
dffeas \Datapath_1|Data_reg_24bit_1|present_state[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Datapath_1|Data_reg_24bit_1|present_state[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_unit_1|current_state.Load_Register~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Data_reg_24bit_1|present_state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Data_reg_24bit_1|present_state[7] .is_wysiwyg = "true";
defparam \Datapath_1|Data_reg_24bit_1|present_state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N4
cycloneive_lcell_comb \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~3 (
// Equation(s):
// \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~3_combout  = (\Datapath_1|Counter_16M_1|present_state [6] & (\Datapath_1|Data_reg_24bit_1|present_state [6] & (\Datapath_1|Counter_16M_1|present_state [7] $ (!\Datapath_1|Data_reg_24bit_1|present_state [7])))) # 
// (!\Datapath_1|Counter_16M_1|present_state [6] & (!\Datapath_1|Data_reg_24bit_1|present_state [6] & (\Datapath_1|Counter_16M_1|present_state [7] $ (!\Datapath_1|Data_reg_24bit_1|present_state [7]))))

	.dataa(\Datapath_1|Counter_16M_1|present_state [6]),
	.datab(\Datapath_1|Counter_16M_1|present_state [7]),
	.datac(\Datapath_1|Data_reg_24bit_1|present_state [6]),
	.datad(\Datapath_1|Data_reg_24bit_1|present_state [7]),
	.cin(gnd),
	.combout(\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~3_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~3 .lut_mask = 16'h8421;
defparam \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N8
cycloneive_io_ibuf \PC[2]~input (
	.i(PC[2]),
	.ibar(gnd),
	.o(\PC[2]~input_o ));
// synopsys translate_off
defparam \PC[2]~input .bus_hold = "false";
defparam \PC[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y19_N9
dffeas \Datapath_1|Data_reg_24bit_1|present_state[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC[2]~input_o ),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_unit_1|current_state.Load_Register~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Data_reg_24bit_1|present_state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Data_reg_24bit_1|present_state[2] .is_wysiwyg = "true";
defparam \Datapath_1|Data_reg_24bit_1|present_state[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N15
cycloneive_io_ibuf \PC[3]~input (
	.i(PC[3]),
	.ibar(gnd),
	.o(\PC[3]~input_o ));
// synopsys translate_off
defparam \PC[3]~input .bus_hold = "false";
defparam \PC[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y19_N11
dffeas \Datapath_1|Data_reg_24bit_1|present_state[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC[3]~input_o ),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_unit_1|current_state.Load_Register~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Data_reg_24bit_1|present_state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Data_reg_24bit_1|present_state[3] .is_wysiwyg = "true";
defparam \Datapath_1|Data_reg_24bit_1|present_state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N8
cycloneive_lcell_comb \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~1 (
// Equation(s):
// \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~1_combout  = (\Datapath_1|Counter_16M_1|present_state [2] & (\Datapath_1|Data_reg_24bit_1|present_state [2] & (\Datapath_1|Counter_16M_1|present_state [3] $ (!\Datapath_1|Data_reg_24bit_1|present_state [3])))) # 
// (!\Datapath_1|Counter_16M_1|present_state [2] & (!\Datapath_1|Data_reg_24bit_1|present_state [2] & (\Datapath_1|Counter_16M_1|present_state [3] $ (!\Datapath_1|Data_reg_24bit_1|present_state [3]))))

	.dataa(\Datapath_1|Counter_16M_1|present_state [2]),
	.datab(\Datapath_1|Counter_16M_1|present_state [3]),
	.datac(\Datapath_1|Data_reg_24bit_1|present_state [2]),
	.datad(\Datapath_1|Data_reg_24bit_1|present_state [3]),
	.cin(gnd),
	.combout(\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~1_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~1 .lut_mask = 16'h8421;
defparam \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \PC[0]~input (
	.i(PC[0]),
	.ibar(gnd),
	.o(\PC[0]~input_o ));
// synopsys translate_off
defparam \PC[0]~input .bus_hold = "false";
defparam \PC[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N24
cycloneive_lcell_comb \Datapath_1|Data_reg_24bit_1|present_state[0]~feeder (
// Equation(s):
// \Datapath_1|Data_reg_24bit_1|present_state[0]~feeder_combout  = \PC[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC[0]~input_o ),
	.cin(gnd),
	.combout(\Datapath_1|Data_reg_24bit_1|present_state[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_1|Data_reg_24bit_1|present_state[0]~feeder .lut_mask = 16'hFF00;
defparam \Datapath_1|Data_reg_24bit_1|present_state[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y19_N25
dffeas \Datapath_1|Data_reg_24bit_1|present_state[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Datapath_1|Data_reg_24bit_1|present_state[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_unit_1|current_state.Load_Register~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Data_reg_24bit_1|present_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Data_reg_24bit_1|present_state[0] .is_wysiwyg = "true";
defparam \Datapath_1|Data_reg_24bit_1|present_state[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N15
cycloneive_io_ibuf \PC[1]~input (
	.i(PC[1]),
	.ibar(gnd),
	.o(\PC[1]~input_o ));
// synopsys translate_off
defparam \PC[1]~input .bus_hold = "false";
defparam \PC[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N26
cycloneive_lcell_comb \Datapath_1|Data_reg_24bit_1|present_state[1]~feeder (
// Equation(s):
// \Datapath_1|Data_reg_24bit_1|present_state[1]~feeder_combout  = \PC[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC[1]~input_o ),
	.cin(gnd),
	.combout(\Datapath_1|Data_reg_24bit_1|present_state[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_1|Data_reg_24bit_1|present_state[1]~feeder .lut_mask = 16'hFF00;
defparam \Datapath_1|Data_reg_24bit_1|present_state[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y19_N27
dffeas \Datapath_1|Data_reg_24bit_1|present_state[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Datapath_1|Data_reg_24bit_1|present_state[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_unit_1|current_state.Load_Register~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Data_reg_24bit_1|present_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Data_reg_24bit_1|present_state[1] .is_wysiwyg = "true";
defparam \Datapath_1|Data_reg_24bit_1|present_state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y19_N4
cycloneive_lcell_comb \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~0 (
// Equation(s):
// \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~0_combout  = (\Datapath_1|Counter_16M_1|present_state [1] & (\Datapath_1|Data_reg_24bit_1|present_state [1] & (\Datapath_1|Data_reg_24bit_1|present_state [0] $ (!\Datapath_1|Counter_16M_1|present_state [0])))) # 
// (!\Datapath_1|Counter_16M_1|present_state [1] & (!\Datapath_1|Data_reg_24bit_1|present_state [1] & (\Datapath_1|Data_reg_24bit_1|present_state [0] $ (!\Datapath_1|Counter_16M_1|present_state [0]))))

	.dataa(\Datapath_1|Counter_16M_1|present_state [1]),
	.datab(\Datapath_1|Data_reg_24bit_1|present_state [0]),
	.datac(\Datapath_1|Data_reg_24bit_1|present_state [1]),
	.datad(\Datapath_1|Counter_16M_1|present_state [0]),
	.cin(gnd),
	.combout(\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~0_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~0 .lut_mask = 16'h8421;
defparam \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N16
cycloneive_lcell_comb \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~4 (
// Equation(s):
// \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~4_combout  = (\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~2_combout  & (\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~3_combout  & (\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~1_combout  & 
// \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~0_combout )))

	.dataa(\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~2_combout ),
	.datab(\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~3_combout ),
	.datac(\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~1_combout ),
	.datad(\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~0_combout ),
	.cin(gnd),
	.combout(\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~4_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~4 .lut_mask = 16'h8000;
defparam \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N22
cycloneive_io_ibuf \PC[9]~input (
	.i(PC[9]),
	.ibar(gnd),
	.o(\PC[9]~input_o ));
// synopsys translate_off
defparam \PC[9]~input .bus_hold = "false";
defparam \PC[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N10
cycloneive_lcell_comb \Datapath_1|Data_reg_24bit_1|present_state[9]~feeder (
// Equation(s):
// \Datapath_1|Data_reg_24bit_1|present_state[9]~feeder_combout  = \PC[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC[9]~input_o ),
	.cin(gnd),
	.combout(\Datapath_1|Data_reg_24bit_1|present_state[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_1|Data_reg_24bit_1|present_state[9]~feeder .lut_mask = 16'hFF00;
defparam \Datapath_1|Data_reg_24bit_1|present_state[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y15_N11
dffeas \Datapath_1|Data_reg_24bit_1|present_state[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Datapath_1|Data_reg_24bit_1|present_state[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_unit_1|current_state.Load_Register~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Data_reg_24bit_1|present_state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Data_reg_24bit_1|present_state[9] .is_wysiwyg = "true";
defparam \Datapath_1|Data_reg_24bit_1|present_state[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \PC[8]~input (
	.i(PC[8]),
	.ibar(gnd),
	.o(\PC[8]~input_o ));
// synopsys translate_off
defparam \PC[8]~input .bus_hold = "false";
defparam \PC[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y15_N13
dffeas \Datapath_1|Data_reg_24bit_1|present_state[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC[8]~input_o ),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_unit_1|current_state.Load_Register~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Data_reg_24bit_1|present_state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Data_reg_24bit_1|present_state[8] .is_wysiwyg = "true";
defparam \Datapath_1|Data_reg_24bit_1|present_state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N12
cycloneive_lcell_comb \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~5 (
// Equation(s):
// \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~5_combout  = (\Datapath_1|Data_reg_24bit_1|present_state [9] & (\Datapath_1|Counter_16M_1|present_state [9] & (\Datapath_1|Counter_16M_1|present_state [8] $ (!\Datapath_1|Data_reg_24bit_1|present_state [8])))) # 
// (!\Datapath_1|Data_reg_24bit_1|present_state [9] & (!\Datapath_1|Counter_16M_1|present_state [9] & (\Datapath_1|Counter_16M_1|present_state [8] $ (!\Datapath_1|Data_reg_24bit_1|present_state [8]))))

	.dataa(\Datapath_1|Data_reg_24bit_1|present_state [9]),
	.datab(\Datapath_1|Counter_16M_1|present_state [8]),
	.datac(\Datapath_1|Data_reg_24bit_1|present_state [8]),
	.datad(\Datapath_1|Counter_16M_1|present_state [9]),
	.cin(gnd),
	.combout(\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~5_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~5 .lut_mask = 16'h8241;
defparam \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N15
cycloneive_io_ibuf \PC[11]~input (
	.i(PC[11]),
	.ibar(gnd),
	.o(\PC[11]~input_o ));
// synopsys translate_off
defparam \PC[11]~input .bus_hold = "false";
defparam \PC[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N30
cycloneive_lcell_comb \Datapath_1|Data_reg_24bit_1|present_state[11]~feeder (
// Equation(s):
// \Datapath_1|Data_reg_24bit_1|present_state[11]~feeder_combout  = \PC[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC[11]~input_o ),
	.cin(gnd),
	.combout(\Datapath_1|Data_reg_24bit_1|present_state[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_1|Data_reg_24bit_1|present_state[11]~feeder .lut_mask = 16'hFF00;
defparam \Datapath_1|Data_reg_24bit_1|present_state[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y15_N31
dffeas \Datapath_1|Data_reg_24bit_1|present_state[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Datapath_1|Data_reg_24bit_1|present_state[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_unit_1|current_state.Load_Register~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Data_reg_24bit_1|present_state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Data_reg_24bit_1|present_state[11] .is_wysiwyg = "true";
defparam \Datapath_1|Data_reg_24bit_1|present_state[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N22
cycloneive_io_ibuf \PC[10]~input (
	.i(PC[10]),
	.ibar(gnd),
	.o(\PC[10]~input_o ));
// synopsys translate_off
defparam \PC[10]~input .bus_hold = "false";
defparam \PC[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y15_N21
dffeas \Datapath_1|Data_reg_24bit_1|present_state[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC[10]~input_o ),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_unit_1|current_state.Load_Register~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Data_reg_24bit_1|present_state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Data_reg_24bit_1|present_state[10] .is_wysiwyg = "true";
defparam \Datapath_1|Data_reg_24bit_1|present_state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N20
cycloneive_lcell_comb \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~6 (
// Equation(s):
// \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~6_combout  = (\Datapath_1|Data_reg_24bit_1|present_state [11] & (\Datapath_1|Counter_16M_1|present_state [11] & (\Datapath_1|Counter_16M_1|present_state [10] $ (!\Datapath_1|Data_reg_24bit_1|present_state [10])))) # 
// (!\Datapath_1|Data_reg_24bit_1|present_state [11] & (!\Datapath_1|Counter_16M_1|present_state [11] & (\Datapath_1|Counter_16M_1|present_state [10] $ (!\Datapath_1|Data_reg_24bit_1|present_state [10]))))

	.dataa(\Datapath_1|Data_reg_24bit_1|present_state [11]),
	.datab(\Datapath_1|Counter_16M_1|present_state [10]),
	.datac(\Datapath_1|Data_reg_24bit_1|present_state [10]),
	.datad(\Datapath_1|Counter_16M_1|present_state [11]),
	.cin(gnd),
	.combout(\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~6_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~6 .lut_mask = 16'h8241;
defparam \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N8
cycloneive_io_ibuf \PC[15]~input (
	.i(PC[15]),
	.ibar(gnd),
	.o(\PC[15]~input_o ));
// synopsys translate_off
defparam \PC[15]~input .bus_hold = "false";
defparam \PC[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N2
cycloneive_lcell_comb \Datapath_1|Data_reg_24bit_1|present_state[15]~feeder (
// Equation(s):
// \Datapath_1|Data_reg_24bit_1|present_state[15]~feeder_combout  = \PC[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC[15]~input_o ),
	.cin(gnd),
	.combout(\Datapath_1|Data_reg_24bit_1|present_state[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_1|Data_reg_24bit_1|present_state[15]~feeder .lut_mask = 16'hFF00;
defparam \Datapath_1|Data_reg_24bit_1|present_state[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y15_N3
dffeas \Datapath_1|Data_reg_24bit_1|present_state[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Datapath_1|Data_reg_24bit_1|present_state[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_unit_1|current_state.Load_Register~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Data_reg_24bit_1|present_state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Data_reg_24bit_1|present_state[15] .is_wysiwyg = "true";
defparam \Datapath_1|Data_reg_24bit_1|present_state[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N15
cycloneive_io_ibuf \PC[14]~input (
	.i(PC[14]),
	.ibar(gnd),
	.o(\PC[14]~input_o ));
// synopsys translate_off
defparam \PC[14]~input .bus_hold = "false";
defparam \PC[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y15_N5
dffeas \Datapath_1|Data_reg_24bit_1|present_state[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC[14]~input_o ),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_unit_1|current_state.Load_Register~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Data_reg_24bit_1|present_state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Data_reg_24bit_1|present_state[14] .is_wysiwyg = "true";
defparam \Datapath_1|Data_reg_24bit_1|present_state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N4
cycloneive_lcell_comb \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~8 (
// Equation(s):
// \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~8_combout  = (\Datapath_1|Counter_16M_1|present_state [15] & (\Datapath_1|Data_reg_24bit_1|present_state [15] & (\Datapath_1|Data_reg_24bit_1|present_state [14] $ (!\Datapath_1|Counter_16M_1|present_state [14])))) # 
// (!\Datapath_1|Counter_16M_1|present_state [15] & (!\Datapath_1|Data_reg_24bit_1|present_state [15] & (\Datapath_1|Data_reg_24bit_1|present_state [14] $ (!\Datapath_1|Counter_16M_1|present_state [14]))))

	.dataa(\Datapath_1|Counter_16M_1|present_state [15]),
	.datab(\Datapath_1|Data_reg_24bit_1|present_state [15]),
	.datac(\Datapath_1|Data_reg_24bit_1|present_state [14]),
	.datad(\Datapath_1|Counter_16M_1|present_state [14]),
	.cin(gnd),
	.combout(\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~8_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~8 .lut_mask = 16'h9009;
defparam \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N1
cycloneive_io_ibuf \PC[13]~input (
	.i(PC[13]),
	.ibar(gnd),
	.o(\PC[13]~input_o ));
// synopsys translate_off
defparam \PC[13]~input .bus_hold = "false";
defparam \PC[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N6
cycloneive_lcell_comb \Datapath_1|Data_reg_24bit_1|present_state[13]~feeder (
// Equation(s):
// \Datapath_1|Data_reg_24bit_1|present_state[13]~feeder_combout  = \PC[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC[13]~input_o ),
	.cin(gnd),
	.combout(\Datapath_1|Data_reg_24bit_1|present_state[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_1|Data_reg_24bit_1|present_state[13]~feeder .lut_mask = 16'hFF00;
defparam \Datapath_1|Data_reg_24bit_1|present_state[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y15_N7
dffeas \Datapath_1|Data_reg_24bit_1|present_state[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Datapath_1|Data_reg_24bit_1|present_state[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_unit_1|current_state.Load_Register~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Data_reg_24bit_1|present_state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Data_reg_24bit_1|present_state[13] .is_wysiwyg = "true";
defparam \Datapath_1|Data_reg_24bit_1|present_state[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N8
cycloneive_io_ibuf \PC[12]~input (
	.i(PC[12]),
	.ibar(gnd),
	.o(\PC[12]~input_o ));
// synopsys translate_off
defparam \PC[12]~input .bus_hold = "false";
defparam \PC[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y15_N29
dffeas \Datapath_1|Data_reg_24bit_1|present_state[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC[12]~input_o ),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_unit_1|current_state.Load_Register~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath_1|Data_reg_24bit_1|present_state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath_1|Data_reg_24bit_1|present_state[12] .is_wysiwyg = "true";
defparam \Datapath_1|Data_reg_24bit_1|present_state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N28
cycloneive_lcell_comb \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~7 (
// Equation(s):
// \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~7_combout  = (\Datapath_1|Data_reg_24bit_1|present_state [13] & (\Datapath_1|Counter_16M_1|present_state [13] & (\Datapath_1|Counter_16M_1|present_state [12] $ (!\Datapath_1|Data_reg_24bit_1|present_state [12])))) # 
// (!\Datapath_1|Data_reg_24bit_1|present_state [13] & (!\Datapath_1|Counter_16M_1|present_state [13] & (\Datapath_1|Counter_16M_1|present_state [12] $ (!\Datapath_1|Data_reg_24bit_1|present_state [12]))))

	.dataa(\Datapath_1|Data_reg_24bit_1|present_state [13]),
	.datab(\Datapath_1|Counter_16M_1|present_state [12]),
	.datac(\Datapath_1|Data_reg_24bit_1|present_state [12]),
	.datad(\Datapath_1|Counter_16M_1|present_state [13]),
	.cin(gnd),
	.combout(\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~7_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~7 .lut_mask = 16'h8241;
defparam \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N24
cycloneive_lcell_comb \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~9 (
// Equation(s):
// \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~9_combout  = (\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~5_combout  & (\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~6_combout  & (\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~8_combout  & 
// \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~7_combout )))

	.dataa(\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~5_combout ),
	.datab(\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~6_combout ),
	.datac(\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~8_combout ),
	.datad(\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~7_combout ),
	.cin(gnd),
	.combout(\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~9_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~9 .lut_mask = 16'h8000;
defparam \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N6
cycloneive_lcell_comb \Control_unit_1|next_state.End_Pulse~0 (
// Equation(s):
// \Control_unit_1|next_state.End_Pulse~0_combout  = (\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~14_combout  & (\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~4_combout  & (\Control_unit_1|current_state.Timing~q  & \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~9_combout )))

	.dataa(\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~14_combout ),
	.datab(\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~4_combout ),
	.datac(\Control_unit_1|current_state.Timing~q ),
	.datad(\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~9_combout ),
	.cin(gnd),
	.combout(\Control_unit_1|next_state.End_Pulse~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_unit_1|next_state.End_Pulse~0 .lut_mask = 16'h8000;
defparam \Control_unit_1|next_state.End_Pulse~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y19_N7
dffeas \Control_unit_1|current_state.End_Pulse (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Control_unit_1|next_state.End_Pulse~0_combout ),
	.asdata(vcc),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control_unit_1|current_state.End_Pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control_unit_1|current_state.End_Pulse .is_wysiwyg = "true";
defparam \Control_unit_1|current_state.End_Pulse .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N28
cycloneive_lcell_comb \Control_unit_1|Selector2~0 (
// Equation(s):
// \Control_unit_1|Selector2~0_combout  = (\Control_unit_1|current_state.End_Pulse~q ) # ((\TRG~input_o  & \Control_unit_1|current_state.Trigger_Check~q ))

	.dataa(\TRG~input_o ),
	.datab(gnd),
	.datac(\Control_unit_1|current_state.Trigger_Check~q ),
	.datad(\Control_unit_1|current_state.End_Pulse~q ),
	.cin(gnd),
	.combout(\Control_unit_1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_unit_1|Selector2~0 .lut_mask = 16'hFFA0;
defparam \Control_unit_1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y19_N29
dffeas \Control_unit_1|current_state.Trigger_Check (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Control_unit_1|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control_unit_1|current_state.Trigger_Check~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control_unit_1|current_state.Trigger_Check .is_wysiwyg = "true";
defparam \Control_unit_1|current_state.Trigger_Check .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N22
cycloneive_lcell_comb \Control_unit_1|Selector0~0 (
// Equation(s):
// \Control_unit_1|Selector0~0_combout  = (\TRG~input_o ) # ((\Control_unit_1|current_state.Idle~q  & !\Control_unit_1|current_state.Trigger_Check~q ))

	.dataa(\TRG~input_o ),
	.datab(gnd),
	.datac(\Control_unit_1|current_state.Idle~q ),
	.datad(\Control_unit_1|current_state.Trigger_Check~q ),
	.cin(gnd),
	.combout(\Control_unit_1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_unit_1|Selector0~0 .lut_mask = 16'hAAFA;
defparam \Control_unit_1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y19_N23
dffeas \Control_unit_1|current_state.Idle (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Control_unit_1|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control_unit_1|current_state.Idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control_unit_1|current_state.Idle .is_wysiwyg = "true";
defparam \Control_unit_1|current_state.Idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N20
cycloneive_lcell_comb \Control_unit_1|next_state.Load_Register~0 (
// Equation(s):
// \Control_unit_1|next_state.Load_Register~0_combout  = (\TRG~input_o  & !\Control_unit_1|current_state.Idle~q )

	.dataa(\TRG~input_o ),
	.datab(gnd),
	.datac(\Control_unit_1|current_state.Idle~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Control_unit_1|next_state.Load_Register~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_unit_1|next_state.Load_Register~0 .lut_mask = 16'h0A0A;
defparam \Control_unit_1|next_state.Load_Register~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y19_N21
dffeas \Control_unit_1|current_state.Load_Register (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Control_unit_1|next_state.Load_Register~0_combout ),
	.asdata(vcc),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control_unit_1|current_state.Load_Register~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control_unit_1|current_state.Load_Register .is_wysiwyg = "true";
defparam \Control_unit_1|current_state.Load_Register .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N2
cycloneive_lcell_comb \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~15 (
// Equation(s):
// \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~15_combout  = (\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~4_combout  & (\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~14_combout  & \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~9_combout ))

	.dataa(gnd),
	.datab(\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~4_combout ),
	.datac(\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~14_combout ),
	.datad(\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~9_combout ),
	.cin(gnd),
	.combout(\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~15_combout ),
	.cout());
// synopsys translate_off
defparam \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~15 .lut_mask = 16'hC000;
defparam \Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N14
cycloneive_lcell_comb \Control_unit_1|Selector1~0 (
// Equation(s):
// \Control_unit_1|Selector1~0_combout  = (\Control_unit_1|current_state.Load_Register~q ) # ((\Control_unit_1|current_state.Timing~q  & !\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~15_combout ))

	.dataa(gnd),
	.datab(\Control_unit_1|current_state.Load_Register~q ),
	.datac(\Control_unit_1|current_state.Timing~q ),
	.datad(\Datapath_1|Comp_24bit_1|Chip6|Chip4|Eq~15_combout ),
	.cin(gnd),
	.combout(\Control_unit_1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_unit_1|Selector1~0 .lut_mask = 16'hCCFC;
defparam \Control_unit_1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y19_N15
dffeas \Control_unit_1|current_state.Timing (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Control_unit_1|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\CD~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control_unit_1|current_state.Timing~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control_unit_1|current_state.Timing .is_wysiwyg = "true";
defparam \Control_unit_1|current_state.Timing .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N0
cycloneive_lcell_comb \Control_unit_1|Timer_out (
// Equation(s):
// \Control_unit_1|Timer_out~combout  = (\Control_unit_1|current_state.Timing~q ) # (\Control_unit_1|current_state.Load_Register~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Control_unit_1|current_state.Timing~q ),
	.datad(\Control_unit_1|current_state.Load_Register~q ),
	.cin(gnd),
	.combout(\Control_unit_1|Timer_out~combout ),
	.cout());
// synopsys translate_off
defparam \Control_unit_1|Timer_out .lut_mask = 16'hFFF0;
defparam \Control_unit_1|Timer_out .sum_lutc_input = "datac";
// synopsys translate_on

assign Timer_out = \Timer_out~output_o ;

assign ETP = \ETP~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
