ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc1PnFRf.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f4xx_wwdgt.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.wwdgt_deinit,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.global	wwdgt_deinit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	wwdgt_deinit:
  26              	.LFB116:
  27              		.file 1 "lib/GD32F4xx/Source/gd32f4xx_wwdgt.c"
   1:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** /*!
   2:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     \file    gd32f4xx_wwdgt.c
   3:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     \brief   WWDGT driver
   4:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** 
   5:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** */
  10:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** 
  11:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** /*
  12:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** 
  14:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     Redistribution and use in source and binary forms, with or without modification, 
  15:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** are permitted provided that the following conditions are met:
  16:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** 
  17:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  18:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****        list of conditions and the following disclaimer.
  19:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  20:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****        this list of conditions and the following disclaimer in the documentation 
  21:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****        and/or other materials provided with the distribution.
  22:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  23:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****        may be used to endorse or promote products derived from this software without 
  24:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****        specific prior written permission.
  25:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** 
  26:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  27:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  28:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  29:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  30:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  31:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc1PnFRf.s 			page 2


  32:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  33:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  34:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  35:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** OF SUCH DAMAGE.
  36:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** */
  37:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** 
  38:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** #include "gd32f4xx_wwdgt.h"
  39:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** 
  40:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** /* write value to WWDGT_CTL_CNT bit field */
  41:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** #define CTL_CNT(regval)             (BITS(0,6) & ((uint32_t)(regval) << 0))
  42:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** /* write value to WWDGT_CFG_WIN bit field */
  43:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** #define CFG_WIN(regval)             (BITS(0,6) & ((uint32_t)(regval) << 0))
  44:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** 
  45:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** /*!
  46:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     \brief    reset the window watchdog timer configuration
  47:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     \param[in]  none
  48:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     \param[out] none
  49:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     \retval     none
  50:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** */
  51:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** void wwdgt_deinit(void)
  52:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** {
  28              		.loc 1 52 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  53:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     rcu_periph_reset_enable(RCU_WWDGTRST);
  32              		.loc 1 53 5 view .LVU1
  52:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     rcu_periph_reset_enable(RCU_WWDGTRST);
  33              		.loc 1 52 1 is_stmt 0 view .LVU2
  34 0000 08B5     		push	{r3, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  37              		.cfi_offset 3, -8
  38              		.cfi_offset 14, -4
  39              		.loc 1 53 5 view .LVU3
  40 0002 40F60B00 		movw	r0, #2059
  41 0006 FFF7FEFF 		bl	rcu_periph_reset_enable
  42              	.LVL0:
  54:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     rcu_periph_reset_disable(RCU_WWDGTRST);
  43              		.loc 1 54 5 is_stmt 1 view .LVU4
  55:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** }
  44              		.loc 1 55 1 is_stmt 0 view .LVU5
  45 000a BDE80840 		pop	{r3, lr}
  46              	.LCFI1:
  47              		.cfi_restore 14
  48              		.cfi_restore 3
  49              		.cfi_def_cfa_offset 0
  54:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     rcu_periph_reset_disable(RCU_WWDGTRST);
  50              		.loc 1 54 5 view .LVU6
  51 000e 40F60B00 		movw	r0, #2059
  52 0012 FFF7FEBF 		b	rcu_periph_reset_disable
  53              	.LVL1:
  54              		.cfi_endproc
  55              	.LFE116:
  57 0016 00BF     		.section	.text.wwdgt_enable,"ax",%progbits
  58              		.align	1
  59              		.p2align 2,,3
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc1PnFRf.s 			page 3


  60              		.global	wwdgt_enable
  61              		.syntax unified
  62              		.thumb
  63              		.thumb_func
  65              	wwdgt_enable:
  66              	.LFB117:
  56:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** 
  57:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** /*!
  58:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     \brief    start the window watchdog timer counter
  59:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     \param[in]  none
  60:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     \param[out] none
  61:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     \retval     none
  62:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** */
  63:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** void wwdgt_enable(void)
  64:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** {
  67              		.loc 1 64 1 is_stmt 1 view -0
  68              		.cfi_startproc
  69              		@ args = 0, pretend = 0, frame = 0
  70              		@ frame_needed = 0, uses_anonymous_args = 0
  71              		@ link register save eliminated.
  65:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     WWDGT_CTL |= WWDGT_CTL_WDGTEN;
  72              		.loc 1 65 5 view .LVU8
  73              		.loc 1 65 15 is_stmt 0 view .LVU9
  74 0000 034A     		ldr	r2, .L5
  75 0002 D2F8003C 		ldr	r3, [r2, #3072]
  76 0006 43F08003 		orr	r3, r3, #128
  77 000a C2F8003C 		str	r3, [r2, #3072]
  66:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** }
  78              		.loc 1 66 1 view .LVU10
  79 000e 7047     		bx	lr
  80              	.L6:
  81              		.align	2
  82              	.L5:
  83 0010 00200040 		.word	1073750016
  84              		.cfi_endproc
  85              	.LFE117:
  87              		.section	.text.wwdgt_counter_update,"ax",%progbits
  88              		.align	1
  89              		.p2align 2,,3
  90              		.global	wwdgt_counter_update
  91              		.syntax unified
  92              		.thumb
  93              		.thumb_func
  95              	wwdgt_counter_update:
  96              	.LVL2:
  97              	.LFB118:
  67:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** 
  68:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** /*!
  69:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     \brief    configure the window watchdog timer counter value
  70:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     \param[in]  counter_value: 0x00 - 0x7F
  71:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     \param[out] none
  72:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     \retval     none
  73:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** */
  74:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** void wwdgt_counter_update(uint16_t counter_value)
  75:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** {
  98              		.loc 1 75 1 is_stmt 1 view -0
  99              		.cfi_startproc
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc1PnFRf.s 			page 4


 100              		@ args = 0, pretend = 0, frame = 0
 101              		@ frame_needed = 0, uses_anonymous_args = 0
 102              		@ link register save eliminated.
  76:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     uint32_t reg = 0U;
 103              		.loc 1 76 5 view .LVU12
  77:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     
  78:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     reg = (WWDGT_CTL & (~WWDGT_CTL_CNT));
 104              		.loc 1 78 5 view .LVU13
 105              		.loc 1 78 12 is_stmt 0 view .LVU14
 106 0000 054A     		ldr	r2, .L8
 107 0002 D2F8003C 		ldr	r3, [r2, #3072]
  79:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     reg |= CTL_CNT(counter_value);
 108              		.loc 1 79 12 view .LVU15
 109 0006 00F07F00 		and	r0, r0, #127
 110              	.LVL3:
  78:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     reg |= CTL_CNT(counter_value);
 111              		.loc 1 78 9 view .LVU16
 112 000a 23F07F03 		bic	r3, r3, #127
 113              	.LVL4:
 114              		.loc 1 79 5 is_stmt 1 view .LVU17
 115              		.loc 1 79 9 is_stmt 0 view .LVU18
 116 000e 1843     		orrs	r0, r0, r3
 117              	.LVL5:
  80:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     
  81:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     WWDGT_CTL = reg;
 118              		.loc 1 81 5 is_stmt 1 view .LVU19
 119              		.loc 1 81 15 is_stmt 0 view .LVU20
 120 0010 C2F8000C 		str	r0, [r2, #3072]
  82:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** }
 121              		.loc 1 82 1 view .LVU21
 122 0014 7047     		bx	lr
 123              	.L9:
 124 0016 00BF     		.align	2
 125              	.L8:
 126 0018 00200040 		.word	1073750016
 127              		.cfi_endproc
 128              	.LFE118:
 130              		.section	.text.wwdgt_config,"ax",%progbits
 131              		.align	1
 132              		.p2align 2,,3
 133              		.global	wwdgt_config
 134              		.syntax unified
 135              		.thumb
 136              		.thumb_func
 138              	wwdgt_config:
 139              	.LVL6:
 140              	.LFB119:
  83:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** 
  84:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** /*!
  85:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     \brief    configure counter value, window value, and prescaler divider value  
  86:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     \param[in]  counter: 0x00 - 0x7F   
  87:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     \param[in]  window: 0x00 - 0x7F
  88:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     \param[in]  prescaler: wwdgt prescaler value
  89:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****                 only one parameter can be selected which is shown as below:
  90:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****       \arg        WWDGT_CFG_PSC_DIV1: the time base of window watchdog counter = (PCLK1/4096)/1
  91:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****       \arg        WWDGT_CFG_PSC_DIV2: the time base of window watchdog counter = (PCLK1/4096)/2
  92:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****       \arg        WWDGT_CFG_PSC_DIV4: the time base of window watchdog counter = (PCLK1/4096)/4
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc1PnFRf.s 			page 5


  93:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****       \arg        WWDGT_CFG_PSC_DIV8: the time base of window watchdog counter = (PCLK1/4096)/8
  94:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     \param[out] none
  95:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     \retval     none
  96:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** */
  97:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** void wwdgt_config(uint16_t counter, uint16_t window, uint32_t prescaler)
  98:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** {
 141              		.loc 1 98 1 is_stmt 1 view -0
 142              		.cfi_startproc
 143              		@ args = 0, pretend = 0, frame = 0
 144              		@ frame_needed = 0, uses_anonymous_args = 0
 145              		@ link register save eliminated.
  99:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     uint32_t reg_cfg = 0U, reg_ctl = 0U;
 146              		.loc 1 99 5 view .LVU23
 100:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** 
 101:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     /* clear WIN and PSC bits, clear CNT bit */
 102:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     reg_cfg = (WWDGT_CFG &(~(WWDGT_CFG_WIN|WWDGT_CFG_PSC)));
 147              		.loc 1 102 5 view .LVU24
  98:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     uint32_t reg_cfg = 0U, reg_ctl = 0U;
 148              		.loc 1 98 1 is_stmt 0 view .LVU25
 149 0000 10B4     		push	{r4}
 150              	.LCFI2:
 151              		.cfi_def_cfa_offset 4
 152              		.cfi_offset 4, -4
 153              		.loc 1 102 16 view .LVU26
 154 0002 0C4C     		ldr	r4, .L12
 155 0004 D4F8043C 		ldr	r3, [r4, #3076]
 156              	.LVL7:
 103:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     reg_ctl = (WWDGT_CTL &(~WWDGT_CTL_CNT));
 157              		.loc 1 103 5 is_stmt 1 view .LVU27
 102:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     reg_ctl = (WWDGT_CTL &(~WWDGT_CTL_CNT));
 158              		.loc 1 102 13 is_stmt 0 view .LVU28
 159 0008 23F4FF73 		bic	r3, r3, #510
 160              	.LVL8:
 102:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     reg_ctl = (WWDGT_CTL &(~WWDGT_CTL_CNT));
 161              		.loc 1 102 13 view .LVU29
 162 000c 23F00103 		bic	r3, r3, #1
 163 0010 1343     		orrs	r3, r3, r2
 104:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****   
 105:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     /* configure WIN and PSC bits, configure CNT bit */
 106:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     reg_cfg |= CFG_WIN(window);
 164              		.loc 1 106 16 view .LVU30
 165 0012 01F07F01 		and	r1, r1, #127
 166              	.LVL9:
 107:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     reg_cfg |= prescaler;
 167              		.loc 1 107 13 view .LVU31
 168 0016 1943     		orrs	r1, r1, r3
 103:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****   
 169              		.loc 1 103 16 view .LVU32
 170 0018 D4F8003C 		ldr	r3, [r4, #3072]
 108:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     reg_ctl |= CTL_CNT(counter);
 171              		.loc 1 108 16 view .LVU33
 172 001c 00F07F00 		and	r0, r0, #127
 173              	.LVL10:
 103:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****   
 174              		.loc 1 103 13 view .LVU34
 175 0020 23F07F03 		bic	r3, r3, #127
 176              	.LVL11:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc1PnFRf.s 			page 6


 106:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     reg_cfg |= prescaler;
 177              		.loc 1 106 5 is_stmt 1 view .LVU35
 107:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     reg_ctl |= CTL_CNT(counter);
 178              		.loc 1 107 5 view .LVU36
 179              		.loc 1 108 5 view .LVU37
 180              		.loc 1 108 13 is_stmt 0 view .LVU38
 181 0024 1843     		orrs	r0, r0, r3
 182              	.LVL12:
 109:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     
 110:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     WWDGT_CTL = reg_ctl;
 183              		.loc 1 110 5 is_stmt 1 view .LVU39
 184              		.loc 1 110 15 is_stmt 0 view .LVU40
 185 0026 C4F8000C 		str	r0, [r4, #3072]
 111:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     WWDGT_CFG = reg_cfg;
 186              		.loc 1 111 5 is_stmt 1 view .LVU41
 187              		.loc 1 111 15 is_stmt 0 view .LVU42
 188 002a C4F8041C 		str	r1, [r4, #3076]
 112:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** }
 189              		.loc 1 112 1 view .LVU43
 190 002e 10BC     		pop	{r4}
 191              	.LCFI3:
 192              		.cfi_restore 4
 193              		.cfi_def_cfa_offset 0
 194 0030 7047     		bx	lr
 195              	.L13:
 196 0032 00BF     		.align	2
 197              	.L12:
 198 0034 00200040 		.word	1073750016
 199              		.cfi_endproc
 200              	.LFE119:
 202              		.section	.text.wwdgt_flag_get,"ax",%progbits
 203              		.align	1
 204              		.p2align 2,,3
 205              		.global	wwdgt_flag_get
 206              		.syntax unified
 207              		.thumb
 208              		.thumb_func
 210              	wwdgt_flag_get:
 211              	.LFB120:
 113:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** 
 114:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** /*!
 115:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     \brief    check early wakeup interrupt state of WWDGT
 116:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     \param[in]  none
 117:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     \param[out] none
 118:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     \retval     FlagStatus: SET or RESET
 119:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** */
 120:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** FlagStatus wwdgt_flag_get(void)
 121:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** {
 212              		.loc 1 121 1 is_stmt 1 view -0
 213              		.cfi_startproc
 214              		@ args = 0, pretend = 0, frame = 0
 215              		@ frame_needed = 0, uses_anonymous_args = 0
 216              		@ link register save eliminated.
 122:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     if(RESET != (WWDGT_STAT & WWDGT_STAT_EWIF)){
 217              		.loc 1 122 5 view .LVU45
 218              		.loc 1 122 18 is_stmt 0 view .LVU46
 219 0000 024B     		ldr	r3, .L15
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc1PnFRf.s 			page 7


 220 0002 D3F8080C 		ldr	r0, [r3, #3080]
 123:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****         return SET;
 124:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     }
 125:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** 
 126:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     return RESET;
 127:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** }
 221              		.loc 1 127 1 view .LVU47
 222 0006 00F00100 		and	r0, r0, #1
 223 000a 7047     		bx	lr
 224              	.L16:
 225              		.align	2
 226              	.L15:
 227 000c 00200040 		.word	1073750016
 228              		.cfi_endproc
 229              	.LFE120:
 231              		.section	.text.wwdgt_flag_clear,"ax",%progbits
 232              		.align	1
 233              		.p2align 2,,3
 234              		.global	wwdgt_flag_clear
 235              		.syntax unified
 236              		.thumb
 237              		.thumb_func
 239              	wwdgt_flag_clear:
 240              	.LFB121:
 128:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** 
 129:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** /*!
 130:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     \brief    clear early wakeup interrupt state of WWDGT
 131:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     \param[in]  none
 132:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     \param[out] none
 133:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     \retval     none
 134:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** */
 135:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** void wwdgt_flag_clear(void)
 136:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** {
 241              		.loc 1 136 1 is_stmt 1 view -0
 242              		.cfi_startproc
 243              		@ args = 0, pretend = 0, frame = 0
 244              		@ frame_needed = 0, uses_anonymous_args = 0
 245              		@ link register save eliminated.
 137:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     WWDGT_STAT &= (~WWDGT_STAT_EWIF);
 246              		.loc 1 137 5 view .LVU49
 247              		.loc 1 137 16 is_stmt 0 view .LVU50
 248 0000 034A     		ldr	r2, .L18
 249 0002 D2F8083C 		ldr	r3, [r2, #3080]
 250 0006 23F00103 		bic	r3, r3, #1
 251 000a C2F8083C 		str	r3, [r2, #3080]
 138:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** }
 252              		.loc 1 138 1 view .LVU51
 253 000e 7047     		bx	lr
 254              	.L19:
 255              		.align	2
 256              	.L18:
 257 0010 00200040 		.word	1073750016
 258              		.cfi_endproc
 259              	.LFE121:
 261              		.section	.text.wwdgt_interrupt_enable,"ax",%progbits
 262              		.align	1
 263              		.p2align 2,,3
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc1PnFRf.s 			page 8


 264              		.global	wwdgt_interrupt_enable
 265              		.syntax unified
 266              		.thumb
 267              		.thumb_func
 269              	wwdgt_interrupt_enable:
 270              	.LFB122:
 139:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** 
 140:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** /*!
 141:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     \brief    enable early wakeup interrupt of WWDGT
 142:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     \param[in]  none
 143:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     \param[out] none
 144:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     \retval     none
 145:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** */
 146:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** void wwdgt_interrupt_enable(void)
 147:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** {
 271              		.loc 1 147 1 is_stmt 1 view -0
 272              		.cfi_startproc
 273              		@ args = 0, pretend = 0, frame = 0
 274              		@ frame_needed = 0, uses_anonymous_args = 0
 275              		@ link register save eliminated.
 148:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c ****     WWDGT_CFG |= WWDGT_CFG_EWIE;
 276              		.loc 1 148 5 view .LVU53
 277              		.loc 1 148 15 is_stmt 0 view .LVU54
 278 0000 034A     		ldr	r2, .L21
 279 0002 D2F8043C 		ldr	r3, [r2, #3076]
 280 0006 43F40073 		orr	r3, r3, #512
 281 000a C2F8043C 		str	r3, [r2, #3076]
 149:lib/GD32F4xx/Source/gd32f4xx_wwdgt.c **** }
 282              		.loc 1 149 1 view .LVU55
 283 000e 7047     		bx	lr
 284              	.L22:
 285              		.align	2
 286              	.L21:
 287 0010 00200040 		.word	1073750016
 288              		.cfi_endproc
 289              	.LFE122:
 291              		.text
 292              	.Letext0:
 293              		.file 2 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 294              		.file 3 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 295              		.file 4 "lib/CMSIS/GD/GD32F4xx/Include/gd32f4xx.h"
 296              		.file 5 "lib/GD32F4xx/Include/gd32f4xx_rcu.h"
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc1PnFRf.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f4xx_wwdgt.c
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc1PnFRf.s:18     .text.wwdgt_deinit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc1PnFRf.s:25     .text.wwdgt_deinit:0000000000000000 wwdgt_deinit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc1PnFRf.s:58     .text.wwdgt_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc1PnFRf.s:65     .text.wwdgt_enable:0000000000000000 wwdgt_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc1PnFRf.s:83     .text.wwdgt_enable:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc1PnFRf.s:88     .text.wwdgt_counter_update:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc1PnFRf.s:95     .text.wwdgt_counter_update:0000000000000000 wwdgt_counter_update
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc1PnFRf.s:126    .text.wwdgt_counter_update:0000000000000018 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc1PnFRf.s:131    .text.wwdgt_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc1PnFRf.s:138    .text.wwdgt_config:0000000000000000 wwdgt_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc1PnFRf.s:198    .text.wwdgt_config:0000000000000034 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc1PnFRf.s:203    .text.wwdgt_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc1PnFRf.s:210    .text.wwdgt_flag_get:0000000000000000 wwdgt_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc1PnFRf.s:227    .text.wwdgt_flag_get:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc1PnFRf.s:232    .text.wwdgt_flag_clear:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc1PnFRf.s:239    .text.wwdgt_flag_clear:0000000000000000 wwdgt_flag_clear
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc1PnFRf.s:257    .text.wwdgt_flag_clear:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc1PnFRf.s:262    .text.wwdgt_interrupt_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc1PnFRf.s:269    .text.wwdgt_interrupt_enable:0000000000000000 wwdgt_interrupt_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc1PnFRf.s:287    .text.wwdgt_interrupt_enable:0000000000000010 $d

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
