/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] _00_;
  reg [8:0] _01_;
  wire celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [14:0] celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire [12:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = ~(celloutsig_1_14z | celloutsig_1_3z);
  assign celloutsig_1_3z = ~(in_data[157] | celloutsig_1_1z);
  assign celloutsig_0_3z = celloutsig_0_1z[14] | celloutsig_0_0z;
  assign celloutsig_0_7z = celloutsig_0_3z | celloutsig_0_5z;
  assign celloutsig_1_13z = celloutsig_1_1z | celloutsig_1_6z[0];
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 9'h000;
    else _01_ <= { celloutsig_0_1z[7:0], celloutsig_0_5z };
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _00_ <= 10'h000;
    else _00_ <= in_data[10:1];
  assign celloutsig_0_4z = in_data[48:36] & in_data[72:60];
  assign celloutsig_0_10z = in_data[86:74] & { _01_, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_1_19z = { celloutsig_1_8z[2:0], celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_7z } / { 1'h1, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_6z = { celloutsig_1_4z[2:0], celloutsig_1_3z } / { 1'h1, celloutsig_1_4z[1:0], celloutsig_1_5z };
  assign celloutsig_1_8z = { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_3z } / { 1'h1, celloutsig_1_6z[2:0] };
  assign celloutsig_0_0z = in_data[21:17] >= in_data[92:88];
  assign celloutsig_0_5z = in_data[62:53] >= _00_;
  assign celloutsig_0_6z = { celloutsig_0_1z[10:2], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z } >= in_data[29:18];
  assign celloutsig_0_11z = { in_data[23], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_10z } >= in_data[60:45];
  assign celloutsig_0_14z = { celloutsig_0_10z[5:3], celloutsig_0_6z } >= { celloutsig_0_4z[4:3], celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_1_1z = in_data[171:159] >= { in_data[133:130], celloutsig_1_0z };
  assign celloutsig_1_5z = { celloutsig_1_0z[7:5], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z } >= { celloutsig_1_0z[2:0], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_13z = celloutsig_0_12z[2] & ~(_01_[6]);
  assign celloutsig_1_2z = celloutsig_1_1z & ~(celloutsig_1_0z[0]);
  assign celloutsig_1_7z = celloutsig_1_2z & ~(celloutsig_1_0z[3]);
  assign celloutsig_0_1z = { in_data[56:43], celloutsig_0_0z } | in_data[19:5];
  assign celloutsig_0_12z = { _01_[5:4], celloutsig_0_6z } | in_data[90:88];
  assign celloutsig_1_0z = in_data[113:105] | in_data[114:106];
  assign celloutsig_1_4z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z } | { in_data[100:98], celloutsig_1_1z };
  assign celloutsig_1_18z = celloutsig_1_3z & celloutsig_1_16z;
  assign celloutsig_1_14z = celloutsig_1_8z[2] & celloutsig_1_0z[0];
  assign { out_data[128], out_data[101:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
