<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Reinforcement Learning based Illumination Controller (RLIC): DMA Register Masks</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Reinforcement Learning based Illumination Controller (RLIC)
   &#160;<span id="projectnumber">v1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">DMA Register Masks<div class="ingroups"><a class="el" href="group__Mapping__Information.html">Mapping Information</a> &raquo; <a class="el" href="group__edma__request.html">Edma_request</a> &raquo; <a class="el" href="group__iomuxc__pads.html">Iomuxc_pads</a> &raquo; <a class="el" href="group__Peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group__DMA__Peripheral__Access__Layer.html">DMA Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for DMA Register Masks:</div>
<div class="dyncontent">
<div class="center"><img src="group__DMA__Register__Masks.png" border="0" usemap="#agroup____DMA____Register____Masks" alt=""/></div>
<map name="agroup____DMA____Register____Masks" id="agroup____DMA____Register____Masks">
<area shape="rect" title=" " alt="" coords="225,13,383,38"/>
<area shape="rect" href="group__DMA__Peripheral__Access__Layer.html" title=" " alt="" coords="5,5,177,45"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga1ae2bf524a2f47d0c567201c58375f0b"><td class="memItemLeft" align="right" valign="top"><a id="ga1ae2bf524a2f47d0c567201c58375f0b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SADDR_COUNT</b>&#160;&#160;&#160;(32U)</td></tr>
<tr class="separator:ga1ae2bf524a2f47d0c567201c58375f0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac557695037d19b7f09218d1b0dea82ec"><td class="memItemLeft" align="right" valign="top"><a id="gac557695037d19b7f09218d1b0dea82ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SOFF_COUNT</b>&#160;&#160;&#160;(32U)</td></tr>
<tr class="separator:gac557695037d19b7f09218d1b0dea82ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf45837e3176dfa475d5522e4669cca8b"><td class="memItemLeft" align="right" valign="top"><a id="gaf45837e3176dfa475d5522e4669cca8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ATTR_COUNT</b>&#160;&#160;&#160;(32U)</td></tr>
<tr class="separator:gaf45837e3176dfa475d5522e4669cca8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac886f238577cebc50d9ba7314543518b"><td class="memItemLeft" align="right" valign="top"><a id="gac886f238577cebc50d9ba7314543518b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_NBYTES_MLNO_COUNT</b>&#160;&#160;&#160;(32U)</td></tr>
<tr class="separator:gac886f238577cebc50d9ba7314543518b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fd726a7af6f70699b3bbcfc5dfecbe7"><td class="memItemLeft" align="right" valign="top"><a id="ga9fd726a7af6f70699b3bbcfc5dfecbe7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_NBYTES_MLOFFNO_COUNT</b>&#160;&#160;&#160;(32U)</td></tr>
<tr class="separator:ga9fd726a7af6f70699b3bbcfc5dfecbe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga640cb010b70a284a4687c0ed6eef44e7"><td class="memItemLeft" align="right" valign="top"><a id="ga640cb010b70a284a4687c0ed6eef44e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_NBYTES_MLOFFYES_COUNT</b>&#160;&#160;&#160;(32U)</td></tr>
<tr class="separator:ga640cb010b70a284a4687c0ed6eef44e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71055654243d17f5a66543bc53a8fc66"><td class="memItemLeft" align="right" valign="top"><a id="ga71055654243d17f5a66543bc53a8fc66"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SLAST_COUNT</b>&#160;&#160;&#160;(32U)</td></tr>
<tr class="separator:ga71055654243d17f5a66543bc53a8fc66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4b6e33b6568d03f9ecec40fb2798d52"><td class="memItemLeft" align="right" valign="top"><a id="gaa4b6e33b6568d03f9ecec40fb2798d52"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DADDR_COUNT</b>&#160;&#160;&#160;(32U)</td></tr>
<tr class="separator:gaa4b6e33b6568d03f9ecec40fb2798d52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50734802e69cadb6234e3bc209d19328"><td class="memItemLeft" align="right" valign="top"><a id="ga50734802e69cadb6234e3bc209d19328"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DOFF_COUNT</b>&#160;&#160;&#160;(32U)</td></tr>
<tr class="separator:ga50734802e69cadb6234e3bc209d19328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga352dd31d1393fbb464712b7a04da7fa0"><td class="memItemLeft" align="right" valign="top"><a id="ga352dd31d1393fbb464712b7a04da7fa0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CITER_ELINKNO_COUNT</b>&#160;&#160;&#160;(32U)</td></tr>
<tr class="separator:ga352dd31d1393fbb464712b7a04da7fa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81b87cd863bf7e9b424f05e751c760d9"><td class="memItemLeft" align="right" valign="top"><a id="ga81b87cd863bf7e9b424f05e751c760d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CITER_ELINKYES_COUNT</b>&#160;&#160;&#160;(32U)</td></tr>
<tr class="separator:ga81b87cd863bf7e9b424f05e751c760d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga729c1477652675656435734a572b2d8b"><td class="memItemLeft" align="right" valign="top"><a id="ga729c1477652675656435734a572b2d8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DLAST_SGA_COUNT</b>&#160;&#160;&#160;(32U)</td></tr>
<tr class="separator:ga729c1477652675656435734a572b2d8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85e4cdc8970aa81a6096c5b7f2c6010e"><td class="memItemLeft" align="right" valign="top"><a id="ga85e4cdc8970aa81a6096c5b7f2c6010e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CSR_COUNT</b>&#160;&#160;&#160;(32U)</td></tr>
<tr class="separator:ga85e4cdc8970aa81a6096c5b7f2c6010e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga874be0a910ec4c5181fb4275a25effda"><td class="memItemLeft" align="right" valign="top"><a id="ga874be0a910ec4c5181fb4275a25effda"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_BITER_ELINKNO_COUNT</b>&#160;&#160;&#160;(32U)</td></tr>
<tr class="separator:ga874be0a910ec4c5181fb4275a25effda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a30a92a497d06e87b4cd3551e3da009"><td class="memItemLeft" align="right" valign="top"><a id="ga6a30a92a497d06e87b4cd3551e3da009"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_BITER_ELINKYES_COUNT</b>&#160;&#160;&#160;(32U)</td></tr>
<tr class="separator:ga6a30a92a497d06e87b4cd3551e3da009"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">CR - Control</h2></td></tr>
<tr class="memitem:gaa2605f7da2bd6fae13e3e38830bafb1d"><td class="memItemLeft" align="right" valign="top"><a id="gaa2605f7da2bd6fae13e3e38830bafb1d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CR_EDBG_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:gaa2605f7da2bd6fae13e3e38830bafb1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a25fbfa3435be2df140701c300f6cc5"><td class="memItemLeft" align="right" valign="top"><a id="ga8a25fbfa3435be2df140701c300f6cc5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CR_EDBG_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga8a25fbfa3435be2df140701c300f6cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffa31ab52dd718d4a766970cdd5d29b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaffa31ab52dd718d4a766970cdd5d29b7">DMA_CR_EDBG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_EDBG_SHIFT)) &amp; DMA_CR_EDBG_MASK)</td></tr>
<tr class="separator:gaffa31ab52dd718d4a766970cdd5d29b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52ad0bfd27aa8dbb1e157eb2c8099c53"><td class="memItemLeft" align="right" valign="top"><a id="ga52ad0bfd27aa8dbb1e157eb2c8099c53"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CR_ERCA_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga52ad0bfd27aa8dbb1e157eb2c8099c53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3e613091d693c1c110bfbb902d58392"><td class="memItemLeft" align="right" valign="top"><a id="gab3e613091d693c1c110bfbb902d58392"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CR_ERCA_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gab3e613091d693c1c110bfbb902d58392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga483a234dc3d8a4464870d008358d6db2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga483a234dc3d8a4464870d008358d6db2">DMA_CR_ERCA</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_ERCA_SHIFT)) &amp; DMA_CR_ERCA_MASK)</td></tr>
<tr class="separator:ga483a234dc3d8a4464870d008358d6db2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e5ada10b82aaab3df6a4763c96e9ffb"><td class="memItemLeft" align="right" valign="top"><a id="ga8e5ada10b82aaab3df6a4763c96e9ffb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CR_ERGA_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:ga8e5ada10b82aaab3df6a4763c96e9ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a87221df93cd96401e8774597b1fdd5"><td class="memItemLeft" align="right" valign="top"><a id="ga6a87221df93cd96401e8774597b1fdd5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CR_ERGA_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga6a87221df93cd96401e8774597b1fdd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21beab11fc1ec1513e2ed155c60da204"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga21beab11fc1ec1513e2ed155c60da204">DMA_CR_ERGA</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_ERGA_SHIFT)) &amp; DMA_CR_ERGA_MASK)</td></tr>
<tr class="separator:ga21beab11fc1ec1513e2ed155c60da204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6324cec54d0032bcc142e28f4e1b5978"><td class="memItemLeft" align="right" valign="top"><a id="ga6324cec54d0032bcc142e28f4e1b5978"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CR_HOE_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:ga6324cec54d0032bcc142e28f4e1b5978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddcd684abfce8db15928255dc243dbcb"><td class="memItemLeft" align="right" valign="top"><a id="gaddcd684abfce8db15928255dc243dbcb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CR_HOE_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaddcd684abfce8db15928255dc243dbcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada3b862eedf2924cbfce0cefa3dcb1ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gada3b862eedf2924cbfce0cefa3dcb1ad">DMA_CR_HOE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_HOE_SHIFT)) &amp; DMA_CR_HOE_MASK)</td></tr>
<tr class="separator:gada3b862eedf2924cbfce0cefa3dcb1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03242701b29af462fbfd276ea315dd54"><td class="memItemLeft" align="right" valign="top"><a id="ga03242701b29af462fbfd276ea315dd54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CR_HALT_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:ga03242701b29af462fbfd276ea315dd54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga268b8561e52e0582a789cd08fc36f7aa"><td class="memItemLeft" align="right" valign="top"><a id="ga268b8561e52e0582a789cd08fc36f7aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CR_HALT_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga268b8561e52e0582a789cd08fc36f7aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d8fbda7388328c4ae36489f6a2db15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga51d8fbda7388328c4ae36489f6a2db15">DMA_CR_HALT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_HALT_SHIFT)) &amp; DMA_CR_HALT_MASK)</td></tr>
<tr class="separator:ga51d8fbda7388328c4ae36489f6a2db15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e8cdd9f77e5dcda3154192addafa22b"><td class="memItemLeft" align="right" valign="top"><a id="ga5e8cdd9f77e5dcda3154192addafa22b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CR_CLM_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga5e8cdd9f77e5dcda3154192addafa22b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac55b6a95d5882bac595a95e5af39cf1c"><td class="memItemLeft" align="right" valign="top"><a id="gac55b6a95d5882bac595a95e5af39cf1c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CR_CLM_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gac55b6a95d5882bac595a95e5af39cf1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a06397aadc34810ebf5e690cae2e1f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga7a06397aadc34810ebf5e690cae2e1f9">DMA_CR_CLM</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_CLM_SHIFT)) &amp; DMA_CR_CLM_MASK)</td></tr>
<tr class="separator:ga7a06397aadc34810ebf5e690cae2e1f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6625e2c683e5f6d20e91d968dab61920"><td class="memItemLeft" align="right" valign="top"><a id="ga6625e2c683e5f6d20e91d968dab61920"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CR_EMLM_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga6625e2c683e5f6d20e91d968dab61920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c925604097c85b391b925d0d8ef6ae0"><td class="memItemLeft" align="right" valign="top"><a id="ga7c925604097c85b391b925d0d8ef6ae0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CR_EMLM_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga7c925604097c85b391b925d0d8ef6ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa27c8ea689528c876d2b229d04ca874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaaa27c8ea689528c876d2b229d04ca874">DMA_CR_EMLM</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_EMLM_SHIFT)) &amp; DMA_CR_EMLM_MASK)</td></tr>
<tr class="separator:gaaa27c8ea689528c876d2b229d04ca874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ffff1186872a765f55afe12feed96f1"><td class="memItemLeft" align="right" valign="top"><a id="ga7ffff1186872a765f55afe12feed96f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CR_GRP0PRI_MASK</b>&#160;&#160;&#160;(0x100U)</td></tr>
<tr class="separator:ga7ffff1186872a765f55afe12feed96f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43bd3bc2d5e07e161ddee8fa437482df"><td class="memItemLeft" align="right" valign="top"><a id="ga43bd3bc2d5e07e161ddee8fa437482df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CR_GRP0PRI_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga43bd3bc2d5e07e161ddee8fa437482df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11477f5e077f0f31284e98b68877870d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga11477f5e077f0f31284e98b68877870d">DMA_CR_GRP0PRI</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_GRP0PRI_SHIFT)) &amp; DMA_CR_GRP0PRI_MASK)</td></tr>
<tr class="separator:ga11477f5e077f0f31284e98b68877870d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4be289960b1ddd77da01933027527fa"><td class="memItemLeft" align="right" valign="top"><a id="gaf4be289960b1ddd77da01933027527fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CR_GRP1PRI_MASK</b>&#160;&#160;&#160;(0x400U)</td></tr>
<tr class="separator:gaf4be289960b1ddd77da01933027527fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7089d20c8b938fdd180b52a4aa9eada5"><td class="memItemLeft" align="right" valign="top"><a id="ga7089d20c8b938fdd180b52a4aa9eada5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CR_GRP1PRI_SHIFT</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga7089d20c8b938fdd180b52a4aa9eada5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga653158c0d6eb7232f7c5ddeaef6eb873"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga653158c0d6eb7232f7c5ddeaef6eb873">DMA_CR_GRP1PRI</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_GRP1PRI_SHIFT)) &amp; DMA_CR_GRP1PRI_MASK)</td></tr>
<tr class="separator:ga653158c0d6eb7232f7c5ddeaef6eb873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cd29e6014e34b164ffa8ebd3287291b"><td class="memItemLeft" align="right" valign="top"><a id="ga8cd29e6014e34b164ffa8ebd3287291b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CR_ECX_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:ga8cd29e6014e34b164ffa8ebd3287291b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga652ead499d504b771d8c4d036ff020a8"><td class="memItemLeft" align="right" valign="top"><a id="ga652ead499d504b771d8c4d036ff020a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CR_ECX_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga652ead499d504b771d8c4d036ff020a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34f3465d8d2aed7516f9ee01516a4acd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga34f3465d8d2aed7516f9ee01516a4acd">DMA_CR_ECX</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_ECX_SHIFT)) &amp; DMA_CR_ECX_MASK)</td></tr>
<tr class="separator:ga34f3465d8d2aed7516f9ee01516a4acd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ea20ed0397a7d48d51fd96b717534d1"><td class="memItemLeft" align="right" valign="top"><a id="ga8ea20ed0397a7d48d51fd96b717534d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CR_CX_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:ga8ea20ed0397a7d48d51fd96b717534d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga270e606ced175537eadb3762f1de1b9e"><td class="memItemLeft" align="right" valign="top"><a id="ga270e606ced175537eadb3762f1de1b9e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CR_CX_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga270e606ced175537eadb3762f1de1b9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace92741980f3ecf05009e19fb989baf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gace92741980f3ecf05009e19fb989baf5">DMA_CR_CX</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_CX_SHIFT)) &amp; DMA_CR_CX_MASK)</td></tr>
<tr class="separator:gace92741980f3ecf05009e19fb989baf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28e300731a6a8180b0921cb98830ac9d"><td class="memItemLeft" align="right" valign="top"><a id="ga28e300731a6a8180b0921cb98830ac9d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CR_VERSION_MASK</b>&#160;&#160;&#160;(0x7F000000U)</td></tr>
<tr class="separator:ga28e300731a6a8180b0921cb98830ac9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad25b306fd3b6b9fa56d59b1740e4406a"><td class="memItemLeft" align="right" valign="top"><a id="gad25b306fd3b6b9fa56d59b1740e4406a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CR_VERSION_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gad25b306fd3b6b9fa56d59b1740e4406a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f252149f21fbdc81af4c4bd15e4f36a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga6f252149f21fbdc81af4c4bd15e4f36a">DMA_CR_VERSION</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_VERSION_SHIFT)) &amp; DMA_CR_VERSION_MASK)</td></tr>
<tr class="separator:ga6f252149f21fbdc81af4c4bd15e4f36a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc6c9f88ec0f6c7135fcb2300f7d9fc3"><td class="memItemLeft" align="right" valign="top"><a id="gadc6c9f88ec0f6c7135fcb2300f7d9fc3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CR_ACTIVE_MASK</b>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:gadc6c9f88ec0f6c7135fcb2300f7d9fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc56ea1a7f9fc5eacff24f7a60b9b9a6"><td class="memItemLeft" align="right" valign="top"><a id="gadc56ea1a7f9fc5eacff24f7a60b9b9a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CR_ACTIVE_SHIFT</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gadc56ea1a7f9fc5eacff24f7a60b9b9a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd313842ca386096bc399789a6b3b1f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gacd313842ca386096bc399789a6b3b1f6">DMA_CR_ACTIVE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_ACTIVE_SHIFT)) &amp; DMA_CR_ACTIVE_MASK)</td></tr>
<tr class="separator:gacd313842ca386096bc399789a6b3b1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">ES - Error Status</h2></td></tr>
<tr class="memitem:ga9f9f3b164205ff0e8837dac47f0d79c2"><td class="memItemLeft" align="right" valign="top"><a id="ga9f9f3b164205ff0e8837dac47f0d79c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ES_DBE_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga9f9f3b164205ff0e8837dac47f0d79c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9dcb905c2d9eb68285fe0fdebf7f64"><td class="memItemLeft" align="right" valign="top"><a id="ga7a9dcb905c2d9eb68285fe0fdebf7f64"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ES_DBE_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7a9dcb905c2d9eb68285fe0fdebf7f64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23b74ecd43a92de727826fcf847548d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga23b74ecd43a92de727826fcf847548d1">DMA_ES_DBE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_DBE_SHIFT)) &amp; DMA_ES_DBE_MASK)</td></tr>
<tr class="separator:ga23b74ecd43a92de727826fcf847548d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73f04cd2c448f23f1157c7803d57973b"><td class="memItemLeft" align="right" valign="top"><a id="ga73f04cd2c448f23f1157c7803d57973b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ES_SBE_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga73f04cd2c448f23f1157c7803d57973b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad47f4bb417685a2e098d2c1c6cf80c81"><td class="memItemLeft" align="right" valign="top"><a id="gad47f4bb417685a2e098d2c1c6cf80c81"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ES_SBE_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gad47f4bb417685a2e098d2c1c6cf80c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a595507af4eb13a4d79ce82e2d7d7e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga3a595507af4eb13a4d79ce82e2d7d7e3">DMA_ES_SBE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_SBE_SHIFT)) &amp; DMA_ES_SBE_MASK)</td></tr>
<tr class="separator:ga3a595507af4eb13a4d79ce82e2d7d7e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga715f52ab979f3de95d541dc3e58d08aa"><td class="memItemLeft" align="right" valign="top"><a id="ga715f52ab979f3de95d541dc3e58d08aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ES_SGE_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga715f52ab979f3de95d541dc3e58d08aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac41f0a3ee7fad8b4f88466de93947c98"><td class="memItemLeft" align="right" valign="top"><a id="gac41f0a3ee7fad8b4f88466de93947c98"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ES_SGE_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gac41f0a3ee7fad8b4f88466de93947c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab984042e294046b1ddc36fb0427bfe99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gab984042e294046b1ddc36fb0427bfe99">DMA_ES_SGE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_SGE_SHIFT)) &amp; DMA_ES_SGE_MASK)</td></tr>
<tr class="separator:gab984042e294046b1ddc36fb0427bfe99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae85bc044553b192e68c04bf81ef1e9d6"><td class="memItemLeft" align="right" valign="top"><a id="gae85bc044553b192e68c04bf81ef1e9d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ES_NCE_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:gae85bc044553b192e68c04bf81ef1e9d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5ca249adf3fbfdbb88d906e4b89bd79"><td class="memItemLeft" align="right" valign="top"><a id="gae5ca249adf3fbfdbb88d906e4b89bd79"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ES_NCE_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gae5ca249adf3fbfdbb88d906e4b89bd79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25ced396f297fb7857ab1a6fcf27751f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga25ced396f297fb7857ab1a6fcf27751f">DMA_ES_NCE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_NCE_SHIFT)) &amp; DMA_ES_NCE_MASK)</td></tr>
<tr class="separator:ga25ced396f297fb7857ab1a6fcf27751f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a38a57d5f7381fe6e65cad9564311a3"><td class="memItemLeft" align="right" valign="top"><a id="ga6a38a57d5f7381fe6e65cad9564311a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ES_DOE_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:ga6a38a57d5f7381fe6e65cad9564311a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9853f8e3fc7f440fcfc0b1f098ffecc"><td class="memItemLeft" align="right" valign="top"><a id="gaa9853f8e3fc7f440fcfc0b1f098ffecc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ES_DOE_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaa9853f8e3fc7f440fcfc0b1f098ffecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c8f6a8464ada111def7e3deb460db02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga7c8f6a8464ada111def7e3deb460db02">DMA_ES_DOE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_DOE_SHIFT)) &amp; DMA_ES_DOE_MASK)</td></tr>
<tr class="separator:ga7c8f6a8464ada111def7e3deb460db02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62debcb73cec6b330300520172723ff6"><td class="memItemLeft" align="right" valign="top"><a id="ga62debcb73cec6b330300520172723ff6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ES_DAE_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:ga62debcb73cec6b330300520172723ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13c3980b6560b52840cd338f4970966f"><td class="memItemLeft" align="right" valign="top"><a id="ga13c3980b6560b52840cd338f4970966f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ES_DAE_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga13c3980b6560b52840cd338f4970966f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c12353d665c1f9a6283c1a7b0da781a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga7c12353d665c1f9a6283c1a7b0da781a">DMA_ES_DAE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_DAE_SHIFT)) &amp; DMA_ES_DAE_MASK)</td></tr>
<tr class="separator:ga7c12353d665c1f9a6283c1a7b0da781a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2b80aca760f9cbb20c913eac38db2c7"><td class="memItemLeft" align="right" valign="top"><a id="gad2b80aca760f9cbb20c913eac38db2c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ES_SOE_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:gad2b80aca760f9cbb20c913eac38db2c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3298918e14680c42e624d78d13dac2ba"><td class="memItemLeft" align="right" valign="top"><a id="ga3298918e14680c42e624d78d13dac2ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ES_SOE_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga3298918e14680c42e624d78d13dac2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d4b547d028756b26a5ad9dd42510fda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga5d4b547d028756b26a5ad9dd42510fda">DMA_ES_SOE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_SOE_SHIFT)) &amp; DMA_ES_SOE_MASK)</td></tr>
<tr class="separator:ga5d4b547d028756b26a5ad9dd42510fda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a0c75aa964d00ff152c804b9100701"><td class="memItemLeft" align="right" valign="top"><a id="gac5a0c75aa964d00ff152c804b9100701"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ES_SAE_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:gac5a0c75aa964d00ff152c804b9100701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8fcc55b025406188612ca7ea6fd4eb7"><td class="memItemLeft" align="right" valign="top"><a id="gab8fcc55b025406188612ca7ea6fd4eb7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ES_SAE_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gab8fcc55b025406188612ca7ea6fd4eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21615c728b2d565eefe3eb83b057636d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga21615c728b2d565eefe3eb83b057636d">DMA_ES_SAE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_SAE_SHIFT)) &amp; DMA_ES_SAE_MASK)</td></tr>
<tr class="separator:ga21615c728b2d565eefe3eb83b057636d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1706839a3ec91f2cd194526d1d5fc60e"><td class="memItemLeft" align="right" valign="top"><a id="ga1706839a3ec91f2cd194526d1d5fc60e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ES_ERRCHN_MASK</b>&#160;&#160;&#160;(0x1F00U)</td></tr>
<tr class="separator:ga1706839a3ec91f2cd194526d1d5fc60e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67f75f97e4bc971fa4044115d2831ede"><td class="memItemLeft" align="right" valign="top"><a id="ga67f75f97e4bc971fa4044115d2831ede"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ES_ERRCHN_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga67f75f97e4bc971fa4044115d2831ede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8110274a770ce169f7f5f3136b55431a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga8110274a770ce169f7f5f3136b55431a">DMA_ES_ERRCHN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_ERRCHN_SHIFT)) &amp; DMA_ES_ERRCHN_MASK)</td></tr>
<tr class="separator:ga8110274a770ce169f7f5f3136b55431a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49f6b77458101e61786c204ff60998cb"><td class="memItemLeft" align="right" valign="top"><a id="ga49f6b77458101e61786c204ff60998cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ES_CPE_MASK</b>&#160;&#160;&#160;(0x4000U)</td></tr>
<tr class="separator:ga49f6b77458101e61786c204ff60998cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58313d5021ff6e2f0c8a55652c10316b"><td class="memItemLeft" align="right" valign="top"><a id="ga58313d5021ff6e2f0c8a55652c10316b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ES_CPE_SHIFT</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga58313d5021ff6e2f0c8a55652c10316b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad26c8c6bf17a3fc21f72c9dda17f37a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gad26c8c6bf17a3fc21f72c9dda17f37a7">DMA_ES_CPE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_CPE_SHIFT)) &amp; DMA_ES_CPE_MASK)</td></tr>
<tr class="separator:gad26c8c6bf17a3fc21f72c9dda17f37a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a09e026c090189024afa6ac57a241aa"><td class="memItemLeft" align="right" valign="top"><a id="ga6a09e026c090189024afa6ac57a241aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ES_GPE_MASK</b>&#160;&#160;&#160;(0x8000U)</td></tr>
<tr class="separator:ga6a09e026c090189024afa6ac57a241aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21e0899cfe26444ad82228135256336f"><td class="memItemLeft" align="right" valign="top"><a id="ga21e0899cfe26444ad82228135256336f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ES_GPE_SHIFT</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga21e0899cfe26444ad82228135256336f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf584d72fc94dc197d7554ba718420f92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaf584d72fc94dc197d7554ba718420f92">DMA_ES_GPE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_GPE_SHIFT)) &amp; DMA_ES_GPE_MASK)</td></tr>
<tr class="separator:gaf584d72fc94dc197d7554ba718420f92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0781c93c4ce1aa7e73719e9679b6de77"><td class="memItemLeft" align="right" valign="top"><a id="ga0781c93c4ce1aa7e73719e9679b6de77"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ES_ECX_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:ga0781c93c4ce1aa7e73719e9679b6de77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga008fd21305ccc358efafd3c27e03c809"><td class="memItemLeft" align="right" valign="top"><a id="ga008fd21305ccc358efafd3c27e03c809"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ES_ECX_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga008fd21305ccc358efafd3c27e03c809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga809772fa9fbd00b4873ba02d3ee75d3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga809772fa9fbd00b4873ba02d3ee75d3b">DMA_ES_ECX</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_ECX_SHIFT)) &amp; DMA_ES_ECX_MASK)</td></tr>
<tr class="separator:ga809772fa9fbd00b4873ba02d3ee75d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01506c3abe9cad680a827d4157d09c75"><td class="memItemLeft" align="right" valign="top"><a id="ga01506c3abe9cad680a827d4157d09c75"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ES_VLD_MASK</b>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:ga01506c3abe9cad680a827d4157d09c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1e0a184778d19c1c48cc52f941b0d2c"><td class="memItemLeft" align="right" valign="top"><a id="gaa1e0a184778d19c1c48cc52f941b0d2c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ES_VLD_SHIFT</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gaa1e0a184778d19c1c48cc52f941b0d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae33ac178cf1b3a39586a14d489fb0f01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gae33ac178cf1b3a39586a14d489fb0f01">DMA_ES_VLD</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_VLD_SHIFT)) &amp; DMA_ES_VLD_MASK)</td></tr>
<tr class="separator:gae33ac178cf1b3a39586a14d489fb0f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">ERQ - Enable Request</h2></td></tr>
<tr class="memitem:ga0be17ff8fd5c65b049c533d5606d2231"><td class="memItemLeft" align="right" valign="top"><a id="ga0be17ff8fd5c65b049c533d5606d2231"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ0_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga0be17ff8fd5c65b049c533d5606d2231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2a8539f558af723e44dd20693d6f6df"><td class="memItemLeft" align="right" valign="top"><a id="gac2a8539f558af723e44dd20693d6f6df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ0_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac2a8539f558af723e44dd20693d6f6df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f60172ecb673853ff52916ee024c67d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga7f60172ecb673853ff52916ee024c67d">DMA_ERQ_ERQ0</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ0_SHIFT)) &amp; DMA_ERQ_ERQ0_MASK)</td></tr>
<tr class="separator:ga7f60172ecb673853ff52916ee024c67d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76c16a768a3f551712db28e2452be75d"><td class="memItemLeft" align="right" valign="top"><a id="ga76c16a768a3f551712db28e2452be75d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ1_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga76c16a768a3f551712db28e2452be75d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bb73e9ba811c7c597b7f407a0e964de"><td class="memItemLeft" align="right" valign="top"><a id="ga8bb73e9ba811c7c597b7f407a0e964de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ1_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga8bb73e9ba811c7c597b7f407a0e964de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89d796d7b37512cfe49d7c226ba0df6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga89d796d7b37512cfe49d7c226ba0df6e">DMA_ERQ_ERQ1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ1_SHIFT)) &amp; DMA_ERQ_ERQ1_MASK)</td></tr>
<tr class="separator:ga89d796d7b37512cfe49d7c226ba0df6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa851ac71085a14b3d7db10f642f3254c"><td class="memItemLeft" align="right" valign="top"><a id="gaa851ac71085a14b3d7db10f642f3254c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ2_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:gaa851ac71085a14b3d7db10f642f3254c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac02628eae8fb2e01bd5703bb1ae5f7d5"><td class="memItemLeft" align="right" valign="top"><a id="gac02628eae8fb2e01bd5703bb1ae5f7d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ2_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gac02628eae8fb2e01bd5703bb1ae5f7d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d78957bf7128fd79981dc13a2a83c29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga0d78957bf7128fd79981dc13a2a83c29">DMA_ERQ_ERQ2</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ2_SHIFT)) &amp; DMA_ERQ_ERQ2_MASK)</td></tr>
<tr class="separator:ga0d78957bf7128fd79981dc13a2a83c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga661adec66eab3b8f80f58a698dd96d34"><td class="memItemLeft" align="right" valign="top"><a id="ga661adec66eab3b8f80f58a698dd96d34"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ3_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:ga661adec66eab3b8f80f58a698dd96d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadccb4f8d8991e9749b00991df83efafd"><td class="memItemLeft" align="right" valign="top"><a id="gadccb4f8d8991e9749b00991df83efafd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ3_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gadccb4f8d8991e9749b00991df83efafd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ba6b06a0990416397d2a0095c40c6d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga8ba6b06a0990416397d2a0095c40c6d4">DMA_ERQ_ERQ3</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ3_SHIFT)) &amp; DMA_ERQ_ERQ3_MASK)</td></tr>
<tr class="separator:ga8ba6b06a0990416397d2a0095c40c6d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3549bcb3fe0b2c916b5ea6353b89b386"><td class="memItemLeft" align="right" valign="top"><a id="ga3549bcb3fe0b2c916b5ea6353b89b386"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ4_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:ga3549bcb3fe0b2c916b5ea6353b89b386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb5940584a239a8931e7b3ff4a2d0539"><td class="memItemLeft" align="right" valign="top"><a id="gaeb5940584a239a8931e7b3ff4a2d0539"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ4_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaeb5940584a239a8931e7b3ff4a2d0539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97ef88b13f140e6acdc39bef0a892469"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga97ef88b13f140e6acdc39bef0a892469">DMA_ERQ_ERQ4</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ4_SHIFT)) &amp; DMA_ERQ_ERQ4_MASK)</td></tr>
<tr class="separator:ga97ef88b13f140e6acdc39bef0a892469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga008e7d23e4eb7d513ba3ca1ae8754a92"><td class="memItemLeft" align="right" valign="top"><a id="ga008e7d23e4eb7d513ba3ca1ae8754a92"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ5_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:ga008e7d23e4eb7d513ba3ca1ae8754a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe66338dbf32060ec8560ea9af6e839d"><td class="memItemLeft" align="right" valign="top"><a id="gabe66338dbf32060ec8560ea9af6e839d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ5_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gabe66338dbf32060ec8560ea9af6e839d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91ab232e04a48ac810b6b1f681dbd3b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga91ab232e04a48ac810b6b1f681dbd3b9">DMA_ERQ_ERQ5</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ5_SHIFT)) &amp; DMA_ERQ_ERQ5_MASK)</td></tr>
<tr class="separator:ga91ab232e04a48ac810b6b1f681dbd3b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe13a7dbc660f535445894284b99f42a"><td class="memItemLeft" align="right" valign="top"><a id="gafe13a7dbc660f535445894284b99f42a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ6_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:gafe13a7dbc660f535445894284b99f42a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f41562ffa72f603d756431ff0444108"><td class="memItemLeft" align="right" valign="top"><a id="ga2f41562ffa72f603d756431ff0444108"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ6_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga2f41562ffa72f603d756431ff0444108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cf0b87d731a938fbe9872da7a0432c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga4cf0b87d731a938fbe9872da7a0432c5">DMA_ERQ_ERQ6</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ6_SHIFT)) &amp; DMA_ERQ_ERQ6_MASK)</td></tr>
<tr class="separator:ga4cf0b87d731a938fbe9872da7a0432c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5adc1a56c44c04a035dd9fa4ef7cc1a"><td class="memItemLeft" align="right" valign="top"><a id="gab5adc1a56c44c04a035dd9fa4ef7cc1a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ7_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:gab5adc1a56c44c04a035dd9fa4ef7cc1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5ca0339284ef742ef7f52d04284c25d"><td class="memItemLeft" align="right" valign="top"><a id="gae5ca0339284ef742ef7f52d04284c25d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ7_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gae5ca0339284ef742ef7f52d04284c25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b1e448260011a57d94ce40240443602"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga2b1e448260011a57d94ce40240443602">DMA_ERQ_ERQ7</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ7_SHIFT)) &amp; DMA_ERQ_ERQ7_MASK)</td></tr>
<tr class="separator:ga2b1e448260011a57d94ce40240443602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe80002471e36dbd6e1a27090d624f6b"><td class="memItemLeft" align="right" valign="top"><a id="gabe80002471e36dbd6e1a27090d624f6b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ8_MASK</b>&#160;&#160;&#160;(0x100U)</td></tr>
<tr class="separator:gabe80002471e36dbd6e1a27090d624f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48a71e6a1093b78a98f717f3276cf92c"><td class="memItemLeft" align="right" valign="top"><a id="ga48a71e6a1093b78a98f717f3276cf92c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ8_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga48a71e6a1093b78a98f717f3276cf92c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e93b0250e66f0b77def6bc30f39a213"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga0e93b0250e66f0b77def6bc30f39a213">DMA_ERQ_ERQ8</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ8_SHIFT)) &amp; DMA_ERQ_ERQ8_MASK)</td></tr>
<tr class="separator:ga0e93b0250e66f0b77def6bc30f39a213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0923ec11fdccd44e96f940f5c106ff7"><td class="memItemLeft" align="right" valign="top"><a id="gad0923ec11fdccd44e96f940f5c106ff7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ9_MASK</b>&#160;&#160;&#160;(0x200U)</td></tr>
<tr class="separator:gad0923ec11fdccd44e96f940f5c106ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d34d5c9d689bbb439ddcf01938823d1"><td class="memItemLeft" align="right" valign="top"><a id="ga3d34d5c9d689bbb439ddcf01938823d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ9_SHIFT</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga3d34d5c9d689bbb439ddcf01938823d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a137a4bac9b842443a98f669e339046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga8a137a4bac9b842443a98f669e339046">DMA_ERQ_ERQ9</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ9_SHIFT)) &amp; DMA_ERQ_ERQ9_MASK)</td></tr>
<tr class="separator:ga8a137a4bac9b842443a98f669e339046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf424f1dea25ca2ed40884f2b9db178de"><td class="memItemLeft" align="right" valign="top"><a id="gaf424f1dea25ca2ed40884f2b9db178de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ10_MASK</b>&#160;&#160;&#160;(0x400U)</td></tr>
<tr class="separator:gaf424f1dea25ca2ed40884f2b9db178de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga793d626130cfe448e0fcfa1379575bbc"><td class="memItemLeft" align="right" valign="top"><a id="ga793d626130cfe448e0fcfa1379575bbc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ10_SHIFT</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga793d626130cfe448e0fcfa1379575bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29ae93f3785e26dffc669e6a4b02b7a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga29ae93f3785e26dffc669e6a4b02b7a5">DMA_ERQ_ERQ10</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ10_SHIFT)) &amp; DMA_ERQ_ERQ10_MASK)</td></tr>
<tr class="separator:ga29ae93f3785e26dffc669e6a4b02b7a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga436df8136dd63b3043e2835a3c5e476d"><td class="memItemLeft" align="right" valign="top"><a id="ga436df8136dd63b3043e2835a3c5e476d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ11_MASK</b>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:ga436df8136dd63b3043e2835a3c5e476d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga549fd70b40eaeff781adf782edbb3cc5"><td class="memItemLeft" align="right" valign="top"><a id="ga549fd70b40eaeff781adf782edbb3cc5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ11_SHIFT</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga549fd70b40eaeff781adf782edbb3cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c8b157d524c1ecb23531e1c35edb2b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga5c8b157d524c1ecb23531e1c35edb2b4">DMA_ERQ_ERQ11</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ11_SHIFT)) &amp; DMA_ERQ_ERQ11_MASK)</td></tr>
<tr class="separator:ga5c8b157d524c1ecb23531e1c35edb2b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga136b8f9bbb77d594b4596419c575fc21"><td class="memItemLeft" align="right" valign="top"><a id="ga136b8f9bbb77d594b4596419c575fc21"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ12_MASK</b>&#160;&#160;&#160;(0x1000U)</td></tr>
<tr class="separator:ga136b8f9bbb77d594b4596419c575fc21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f2f4d160beb5c60a36f548f395e7287"><td class="memItemLeft" align="right" valign="top"><a id="ga1f2f4d160beb5c60a36f548f395e7287"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ12_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga1f2f4d160beb5c60a36f548f395e7287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe35fd5f939ba0182f7ccbba398692df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gabe35fd5f939ba0182f7ccbba398692df">DMA_ERQ_ERQ12</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ12_SHIFT)) &amp; DMA_ERQ_ERQ12_MASK)</td></tr>
<tr class="separator:gabe35fd5f939ba0182f7ccbba398692df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a3eafb337e2bbf64f8982e40949e61f"><td class="memItemLeft" align="right" valign="top"><a id="ga6a3eafb337e2bbf64f8982e40949e61f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ13_MASK</b>&#160;&#160;&#160;(0x2000U)</td></tr>
<tr class="separator:ga6a3eafb337e2bbf64f8982e40949e61f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f9c1d06b1178678800d9a14df8b79ba"><td class="memItemLeft" align="right" valign="top"><a id="ga6f9c1d06b1178678800d9a14df8b79ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ13_SHIFT</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga6f9c1d06b1178678800d9a14df8b79ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8e2ad2b7c27f1a9fecd4645d8165a78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gab8e2ad2b7c27f1a9fecd4645d8165a78">DMA_ERQ_ERQ13</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ13_SHIFT)) &amp; DMA_ERQ_ERQ13_MASK)</td></tr>
<tr class="separator:gab8e2ad2b7c27f1a9fecd4645d8165a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41e772c4e32bb0c2546bd32b9207aece"><td class="memItemLeft" align="right" valign="top"><a id="ga41e772c4e32bb0c2546bd32b9207aece"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ14_MASK</b>&#160;&#160;&#160;(0x4000U)</td></tr>
<tr class="separator:ga41e772c4e32bb0c2546bd32b9207aece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8b288df3c11c83516e460ec8f1c06b6"><td class="memItemLeft" align="right" valign="top"><a id="gaa8b288df3c11c83516e460ec8f1c06b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ14_SHIFT</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gaa8b288df3c11c83516e460ec8f1c06b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e60d0ef67148e8d6a9b2584e64cc3cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga3e60d0ef67148e8d6a9b2584e64cc3cb">DMA_ERQ_ERQ14</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ14_SHIFT)) &amp; DMA_ERQ_ERQ14_MASK)</td></tr>
<tr class="separator:ga3e60d0ef67148e8d6a9b2584e64cc3cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6152f3575742083b05d6df10bd9d09e5"><td class="memItemLeft" align="right" valign="top"><a id="ga6152f3575742083b05d6df10bd9d09e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ15_MASK</b>&#160;&#160;&#160;(0x8000U)</td></tr>
<tr class="separator:ga6152f3575742083b05d6df10bd9d09e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49ce30d8d6925a45dfc85fdf08b71bfd"><td class="memItemLeft" align="right" valign="top"><a id="ga49ce30d8d6925a45dfc85fdf08b71bfd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ15_SHIFT</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga49ce30d8d6925a45dfc85fdf08b71bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9b2091d09c41abda5d01383c39f62d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gae9b2091d09c41abda5d01383c39f62d8">DMA_ERQ_ERQ15</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ15_SHIFT)) &amp; DMA_ERQ_ERQ15_MASK)</td></tr>
<tr class="separator:gae9b2091d09c41abda5d01383c39f62d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab93247553793eeb56bdd955ffd8a3c73"><td class="memItemLeft" align="right" valign="top"><a id="gab93247553793eeb56bdd955ffd8a3c73"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ16_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:gab93247553793eeb56bdd955ffd8a3c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a81d0c32b30f42ae9e8da4fdca2fd18"><td class="memItemLeft" align="right" valign="top"><a id="ga2a81d0c32b30f42ae9e8da4fdca2fd18"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ16_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga2a81d0c32b30f42ae9e8da4fdca2fd18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3297471f93c121d912c8bf5aeb6e30de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga3297471f93c121d912c8bf5aeb6e30de">DMA_ERQ_ERQ16</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ16_SHIFT)) &amp; DMA_ERQ_ERQ16_MASK)</td></tr>
<tr class="separator:ga3297471f93c121d912c8bf5aeb6e30de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f58b809bdb50f83f66c1e814932eabd"><td class="memItemLeft" align="right" valign="top"><a id="ga7f58b809bdb50f83f66c1e814932eabd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ17_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:ga7f58b809bdb50f83f66c1e814932eabd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9ab98fe4de90dac5c7e48ee3538be24"><td class="memItemLeft" align="right" valign="top"><a id="gae9ab98fe4de90dac5c7e48ee3538be24"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ17_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gae9ab98fe4de90dac5c7e48ee3538be24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f9a01a06b21689c47518d6dae7efc61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga6f9a01a06b21689c47518d6dae7efc61">DMA_ERQ_ERQ17</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ17_SHIFT)) &amp; DMA_ERQ_ERQ17_MASK)</td></tr>
<tr class="separator:ga6f9a01a06b21689c47518d6dae7efc61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72cae77c914b1a6f8d8059c5cb1455b3"><td class="memItemLeft" align="right" valign="top"><a id="ga72cae77c914b1a6f8d8059c5cb1455b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ18_MASK</b>&#160;&#160;&#160;(0x40000U)</td></tr>
<tr class="separator:ga72cae77c914b1a6f8d8059c5cb1455b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12e1a4505f675b73fab96d8180e446ad"><td class="memItemLeft" align="right" valign="top"><a id="ga12e1a4505f675b73fab96d8180e446ad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ18_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga12e1a4505f675b73fab96d8180e446ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe9e5a82334fd2eeebe6ed10072845f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gafe9e5a82334fd2eeebe6ed10072845f9">DMA_ERQ_ERQ18</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ18_SHIFT)) &amp; DMA_ERQ_ERQ18_MASK)</td></tr>
<tr class="separator:gafe9e5a82334fd2eeebe6ed10072845f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0cb51a675f3f02b94a946114d41aaa4"><td class="memItemLeft" align="right" valign="top"><a id="gab0cb51a675f3f02b94a946114d41aaa4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ19_MASK</b>&#160;&#160;&#160;(0x80000U)</td></tr>
<tr class="separator:gab0cb51a675f3f02b94a946114d41aaa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga694e20a04831149fb0b201303e7f9eee"><td class="memItemLeft" align="right" valign="top"><a id="ga694e20a04831149fb0b201303e7f9eee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ19_SHIFT</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga694e20a04831149fb0b201303e7f9eee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7a109ba6d538431645de2297b477a2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gab7a109ba6d538431645de2297b477a2f">DMA_ERQ_ERQ19</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ19_SHIFT)) &amp; DMA_ERQ_ERQ19_MASK)</td></tr>
<tr class="separator:gab7a109ba6d538431645de2297b477a2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f31e183e2cdc28c486f154ebacc5e7e"><td class="memItemLeft" align="right" valign="top"><a id="ga2f31e183e2cdc28c486f154ebacc5e7e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ20_MASK</b>&#160;&#160;&#160;(0x100000U)</td></tr>
<tr class="separator:ga2f31e183e2cdc28c486f154ebacc5e7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22975c5ea7aaec6af95d70f61af1507f"><td class="memItemLeft" align="right" valign="top"><a id="ga22975c5ea7aaec6af95d70f61af1507f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ20_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga22975c5ea7aaec6af95d70f61af1507f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga676b2cd43d468b3a76aef2e07bc50e09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga676b2cd43d468b3a76aef2e07bc50e09">DMA_ERQ_ERQ20</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ20_SHIFT)) &amp; DMA_ERQ_ERQ20_MASK)</td></tr>
<tr class="separator:ga676b2cd43d468b3a76aef2e07bc50e09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ddd6ea28fc13c23a6ddfa8e5cec4dd3"><td class="memItemLeft" align="right" valign="top"><a id="ga0ddd6ea28fc13c23a6ddfa8e5cec4dd3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ21_MASK</b>&#160;&#160;&#160;(0x200000U)</td></tr>
<tr class="separator:ga0ddd6ea28fc13c23a6ddfa8e5cec4dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac5371a1ef28e145e6d2979453312ed5"><td class="memItemLeft" align="right" valign="top"><a id="gaac5371a1ef28e145e6d2979453312ed5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ21_SHIFT</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gaac5371a1ef28e145e6d2979453312ed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga203f737fb45e84567e2be38311881c2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga203f737fb45e84567e2be38311881c2c">DMA_ERQ_ERQ21</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ21_SHIFT)) &amp; DMA_ERQ_ERQ21_MASK)</td></tr>
<tr class="separator:ga203f737fb45e84567e2be38311881c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d3faead2123c62b96463dd7180ee87"><td class="memItemLeft" align="right" valign="top"><a id="ga90d3faead2123c62b96463dd7180ee87"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ22_MASK</b>&#160;&#160;&#160;(0x400000U)</td></tr>
<tr class="separator:ga90d3faead2123c62b96463dd7180ee87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63584d3b20178ea7bbabaf25668585e2"><td class="memItemLeft" align="right" valign="top"><a id="ga63584d3b20178ea7bbabaf25668585e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ22_SHIFT</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga63584d3b20178ea7bbabaf25668585e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea3e634c77866069ee981f70aa0dd39f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaea3e634c77866069ee981f70aa0dd39f">DMA_ERQ_ERQ22</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ22_SHIFT)) &amp; DMA_ERQ_ERQ22_MASK)</td></tr>
<tr class="separator:gaea3e634c77866069ee981f70aa0dd39f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a7a989be8c7ed0a4ebb84f760fc043b"><td class="memItemLeft" align="right" valign="top"><a id="ga0a7a989be8c7ed0a4ebb84f760fc043b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ23_MASK</b>&#160;&#160;&#160;(0x800000U)</td></tr>
<tr class="separator:ga0a7a989be8c7ed0a4ebb84f760fc043b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga652d7823588ada3f85f6fd3b5d37e788"><td class="memItemLeft" align="right" valign="top"><a id="ga652d7823588ada3f85f6fd3b5d37e788"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ23_SHIFT</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga652d7823588ada3f85f6fd3b5d37e788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga502f33501bbb4ded92c350ae9b4d84cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga502f33501bbb4ded92c350ae9b4d84cc">DMA_ERQ_ERQ23</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ23_SHIFT)) &amp; DMA_ERQ_ERQ23_MASK)</td></tr>
<tr class="separator:ga502f33501bbb4ded92c350ae9b4d84cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6b86fd986f3cb0852e836da34830ea6"><td class="memItemLeft" align="right" valign="top"><a id="gad6b86fd986f3cb0852e836da34830ea6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ24_MASK</b>&#160;&#160;&#160;(0x1000000U)</td></tr>
<tr class="separator:gad6b86fd986f3cb0852e836da34830ea6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e6d8545b04856138b6fd76d7f743fcc"><td class="memItemLeft" align="right" valign="top"><a id="ga7e6d8545b04856138b6fd76d7f743fcc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ24_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga7e6d8545b04856138b6fd76d7f743fcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacecb1d1985d2d0762bdc2456503d94cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gacecb1d1985d2d0762bdc2456503d94cb">DMA_ERQ_ERQ24</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ24_SHIFT)) &amp; DMA_ERQ_ERQ24_MASK)</td></tr>
<tr class="separator:gacecb1d1985d2d0762bdc2456503d94cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef4a880ed9cdebb4fc2d67cf5ac7a942"><td class="memItemLeft" align="right" valign="top"><a id="gaef4a880ed9cdebb4fc2d67cf5ac7a942"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ25_MASK</b>&#160;&#160;&#160;(0x2000000U)</td></tr>
<tr class="separator:gaef4a880ed9cdebb4fc2d67cf5ac7a942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2e7862434472062c952def46e8b2d10"><td class="memItemLeft" align="right" valign="top"><a id="gae2e7862434472062c952def46e8b2d10"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ25_SHIFT</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gae2e7862434472062c952def46e8b2d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebf7ee1f972ab47780f73894ba41bd84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaebf7ee1f972ab47780f73894ba41bd84">DMA_ERQ_ERQ25</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ25_SHIFT)) &amp; DMA_ERQ_ERQ25_MASK)</td></tr>
<tr class="separator:gaebf7ee1f972ab47780f73894ba41bd84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga647b28752c5b2333a6b59499b1d61f93"><td class="memItemLeft" align="right" valign="top"><a id="ga647b28752c5b2333a6b59499b1d61f93"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ26_MASK</b>&#160;&#160;&#160;(0x4000000U)</td></tr>
<tr class="separator:ga647b28752c5b2333a6b59499b1d61f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81e98e935ca848a262fb11232b3a7fe9"><td class="memItemLeft" align="right" valign="top"><a id="ga81e98e935ca848a262fb11232b3a7fe9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ26_SHIFT</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga81e98e935ca848a262fb11232b3a7fe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41556cd0f4eb462707abcbc7305bbe7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga41556cd0f4eb462707abcbc7305bbe7c">DMA_ERQ_ERQ26</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ26_SHIFT)) &amp; DMA_ERQ_ERQ26_MASK)</td></tr>
<tr class="separator:ga41556cd0f4eb462707abcbc7305bbe7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcedd5340a736da2328f195ae5c6462c"><td class="memItemLeft" align="right" valign="top"><a id="gabcedd5340a736da2328f195ae5c6462c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ27_MASK</b>&#160;&#160;&#160;(0x8000000U)</td></tr>
<tr class="separator:gabcedd5340a736da2328f195ae5c6462c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad30dd53c2b8feca6d039b77b0337382e"><td class="memItemLeft" align="right" valign="top"><a id="gad30dd53c2b8feca6d039b77b0337382e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ27_SHIFT</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:gad30dd53c2b8feca6d039b77b0337382e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41f4921a2b2b414d12469a56846569af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga41f4921a2b2b414d12469a56846569af">DMA_ERQ_ERQ27</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ27_SHIFT)) &amp; DMA_ERQ_ERQ27_MASK)</td></tr>
<tr class="separator:ga41f4921a2b2b414d12469a56846569af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1077b8e72a52951a033b2d0f80eff642"><td class="memItemLeft" align="right" valign="top"><a id="ga1077b8e72a52951a033b2d0f80eff642"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ28_MASK</b>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:ga1077b8e72a52951a033b2d0f80eff642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72eaa0dd85a3bf964b454150aee629be"><td class="memItemLeft" align="right" valign="top"><a id="ga72eaa0dd85a3bf964b454150aee629be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ28_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga72eaa0dd85a3bf964b454150aee629be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c969354835993d741abdfe2fc09adc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gab3c969354835993d741abdfe2fc09adc">DMA_ERQ_ERQ28</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ28_SHIFT)) &amp; DMA_ERQ_ERQ28_MASK)</td></tr>
<tr class="separator:gab3c969354835993d741abdfe2fc09adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75c9f3b14e0dfff8665fb9036b65fccb"><td class="memItemLeft" align="right" valign="top"><a id="ga75c9f3b14e0dfff8665fb9036b65fccb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ29_MASK</b>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:ga75c9f3b14e0dfff8665fb9036b65fccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffd5a3d1dc87e0319bee8ccc4fe99f57"><td class="memItemLeft" align="right" valign="top"><a id="gaffd5a3d1dc87e0319bee8ccc4fe99f57"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ29_SHIFT</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gaffd5a3d1dc87e0319bee8ccc4fe99f57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc66ed63698018bb44265acf46a1794b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gacc66ed63698018bb44265acf46a1794b">DMA_ERQ_ERQ29</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ29_SHIFT)) &amp; DMA_ERQ_ERQ29_MASK)</td></tr>
<tr class="separator:gacc66ed63698018bb44265acf46a1794b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb234616ad0f4a6c90070a3b9a4fefec"><td class="memItemLeft" align="right" valign="top"><a id="gadb234616ad0f4a6c90070a3b9a4fefec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ30_MASK</b>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:gadb234616ad0f4a6c90070a3b9a4fefec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga719fe2117fcfe92235c29015478f55d3"><td class="memItemLeft" align="right" valign="top"><a id="ga719fe2117fcfe92235c29015478f55d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ30_SHIFT</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga719fe2117fcfe92235c29015478f55d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f9807761b948718c835a7f9d551d6ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga8f9807761b948718c835a7f9d551d6ef">DMA_ERQ_ERQ30</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ30_SHIFT)) &amp; DMA_ERQ_ERQ30_MASK)</td></tr>
<tr class="separator:ga8f9807761b948718c835a7f9d551d6ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga725ce5d7f6bf2d069cfff6be1e7ab4b9"><td class="memItemLeft" align="right" valign="top"><a id="ga725ce5d7f6bf2d069cfff6be1e7ab4b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ31_MASK</b>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:ga725ce5d7f6bf2d069cfff6be1e7ab4b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f543801f376ff65e158a8d4faf2dd19"><td class="memItemLeft" align="right" valign="top"><a id="ga4f543801f376ff65e158a8d4faf2dd19"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERQ_ERQ31_SHIFT</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga4f543801f376ff65e158a8d4faf2dd19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3620e38741ff5047c945775039bf5c62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga3620e38741ff5047c945775039bf5c62">DMA_ERQ_ERQ31</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ31_SHIFT)) &amp; DMA_ERQ_ERQ31_MASK)</td></tr>
<tr class="separator:ga3620e38741ff5047c945775039bf5c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">EEI - Enable Error Interrupt</h2></td></tr>
<tr class="memitem:gaacd526dbbb455151535c6e8d7e371477"><td class="memItemLeft" align="right" valign="top"><a id="gaacd526dbbb455151535c6e8d7e371477"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI0_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gaacd526dbbb455151535c6e8d7e371477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4abb698bc75b24811557b2037d828c6"><td class="memItemLeft" align="right" valign="top"><a id="gac4abb698bc75b24811557b2037d828c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI0_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac4abb698bc75b24811557b2037d828c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga225960b9b72978580c4514cb9a49b99e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga225960b9b72978580c4514cb9a49b99e">DMA_EEI_EEI0</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI0_SHIFT)) &amp; DMA_EEI_EEI0_MASK)</td></tr>
<tr class="separator:ga225960b9b72978580c4514cb9a49b99e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb59616391e640e07162d0d33c0382d9"><td class="memItemLeft" align="right" valign="top"><a id="gabb59616391e640e07162d0d33c0382d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI1_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:gabb59616391e640e07162d0d33c0382d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c162765569a8cc74e648841337f09e2"><td class="memItemLeft" align="right" valign="top"><a id="ga9c162765569a8cc74e648841337f09e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI1_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga9c162765569a8cc74e648841337f09e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15f77103df38751a98da522a466096ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga15f77103df38751a98da522a466096ff">DMA_EEI_EEI1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI1_SHIFT)) &amp; DMA_EEI_EEI1_MASK)</td></tr>
<tr class="separator:ga15f77103df38751a98da522a466096ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24c1e04e6f4916148ed252a53df2055f"><td class="memItemLeft" align="right" valign="top"><a id="ga24c1e04e6f4916148ed252a53df2055f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI2_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga24c1e04e6f4916148ed252a53df2055f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1455b4521842d7f51307bd79c2524b4e"><td class="memItemLeft" align="right" valign="top"><a id="ga1455b4521842d7f51307bd79c2524b4e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI2_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga1455b4521842d7f51307bd79c2524b4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac81f32d98412b6586c24853736f29113"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gac81f32d98412b6586c24853736f29113">DMA_EEI_EEI2</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI2_SHIFT)) &amp; DMA_EEI_EEI2_MASK)</td></tr>
<tr class="separator:gac81f32d98412b6586c24853736f29113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4a71957c4a8f61de07af20b2ec2026b"><td class="memItemLeft" align="right" valign="top"><a id="gac4a71957c4a8f61de07af20b2ec2026b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI3_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:gac4a71957c4a8f61de07af20b2ec2026b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf042de0f122739453b8685fd3ccdef61"><td class="memItemLeft" align="right" valign="top"><a id="gaf042de0f122739453b8685fd3ccdef61"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI3_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaf042de0f122739453b8685fd3ccdef61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ecf52c202df2dc5819ee1ddaa19c5b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga5ecf52c202df2dc5819ee1ddaa19c5b2">DMA_EEI_EEI3</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI3_SHIFT)) &amp; DMA_EEI_EEI3_MASK)</td></tr>
<tr class="separator:ga5ecf52c202df2dc5819ee1ddaa19c5b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82cc585c2bd012b4339e34f3c5197b2d"><td class="memItemLeft" align="right" valign="top"><a id="ga82cc585c2bd012b4339e34f3c5197b2d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI4_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:ga82cc585c2bd012b4339e34f3c5197b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab5ae9bdb1a215ec5c884b880e746542"><td class="memItemLeft" align="right" valign="top"><a id="gaab5ae9bdb1a215ec5c884b880e746542"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI4_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaab5ae9bdb1a215ec5c884b880e746542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06773cb95c708e69120a1f3e3f7d2d52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga06773cb95c708e69120a1f3e3f7d2d52">DMA_EEI_EEI4</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI4_SHIFT)) &amp; DMA_EEI_EEI4_MASK)</td></tr>
<tr class="separator:ga06773cb95c708e69120a1f3e3f7d2d52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4b78d7eb6113d5715dd1b005370254b"><td class="memItemLeft" align="right" valign="top"><a id="gaa4b78d7eb6113d5715dd1b005370254b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI5_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:gaa4b78d7eb6113d5715dd1b005370254b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05224f0d80cf83809302d90b1c87bbeb"><td class="memItemLeft" align="right" valign="top"><a id="ga05224f0d80cf83809302d90b1c87bbeb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI5_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga05224f0d80cf83809302d90b1c87bbeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe71f3fa703be497c4e42f3fec98a824"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gafe71f3fa703be497c4e42f3fec98a824">DMA_EEI_EEI5</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI5_SHIFT)) &amp; DMA_EEI_EEI5_MASK)</td></tr>
<tr class="separator:gafe71f3fa703be497c4e42f3fec98a824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44a7a6fb709ddfc16bc99a5c4d1d0a73"><td class="memItemLeft" align="right" valign="top"><a id="ga44a7a6fb709ddfc16bc99a5c4d1d0a73"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI6_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga44a7a6fb709ddfc16bc99a5c4d1d0a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09392a3357d8a1111d4dabc722615ab5"><td class="memItemLeft" align="right" valign="top"><a id="ga09392a3357d8a1111d4dabc722615ab5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI6_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga09392a3357d8a1111d4dabc722615ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga146e9d20ed12ffc23fabc45ed3f146ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga146e9d20ed12ffc23fabc45ed3f146ea">DMA_EEI_EEI6</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI6_SHIFT)) &amp; DMA_EEI_EEI6_MASK)</td></tr>
<tr class="separator:ga146e9d20ed12ffc23fabc45ed3f146ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1b6d952ae65d11c23013e1b94b69fa1"><td class="memItemLeft" align="right" valign="top"><a id="gae1b6d952ae65d11c23013e1b94b69fa1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI7_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:gae1b6d952ae65d11c23013e1b94b69fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6505aae9a5c2abefb03fbfca69cf68b"><td class="memItemLeft" align="right" valign="top"><a id="gac6505aae9a5c2abefb03fbfca69cf68b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI7_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gac6505aae9a5c2abefb03fbfca69cf68b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafae6a8d506ffdde4f307b21df59ea6b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gafae6a8d506ffdde4f307b21df59ea6b7">DMA_EEI_EEI7</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI7_SHIFT)) &amp; DMA_EEI_EEI7_MASK)</td></tr>
<tr class="separator:gafae6a8d506ffdde4f307b21df59ea6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d338f7e6761f1d0d3847dbc6e83ac0b"><td class="memItemLeft" align="right" valign="top"><a id="ga2d338f7e6761f1d0d3847dbc6e83ac0b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI8_MASK</b>&#160;&#160;&#160;(0x100U)</td></tr>
<tr class="separator:ga2d338f7e6761f1d0d3847dbc6e83ac0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1611067f20ab64994e2373e0c7099ce"><td class="memItemLeft" align="right" valign="top"><a id="gab1611067f20ab64994e2373e0c7099ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI8_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gab1611067f20ab64994e2373e0c7099ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga367fc057120250a89e9b5ab0eb8bf33a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga367fc057120250a89e9b5ab0eb8bf33a">DMA_EEI_EEI8</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI8_SHIFT)) &amp; DMA_EEI_EEI8_MASK)</td></tr>
<tr class="separator:ga367fc057120250a89e9b5ab0eb8bf33a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3789c428724cae433322eb15fe30ffe0"><td class="memItemLeft" align="right" valign="top"><a id="ga3789c428724cae433322eb15fe30ffe0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI9_MASK</b>&#160;&#160;&#160;(0x200U)</td></tr>
<tr class="separator:ga3789c428724cae433322eb15fe30ffe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec3bcfcdfc500657a0d160409ec97c3b"><td class="memItemLeft" align="right" valign="top"><a id="gaec3bcfcdfc500657a0d160409ec97c3b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI9_SHIFT</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaec3bcfcdfc500657a0d160409ec97c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4dfac8b19e3295e1aeb91896ca58dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gab4dfac8b19e3295e1aeb91896ca58dbe">DMA_EEI_EEI9</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI9_SHIFT)) &amp; DMA_EEI_EEI9_MASK)</td></tr>
<tr class="separator:gab4dfac8b19e3295e1aeb91896ca58dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c481b0acfde2edc2b0b72b8e8639cfb"><td class="memItemLeft" align="right" valign="top"><a id="ga1c481b0acfde2edc2b0b72b8e8639cfb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI10_MASK</b>&#160;&#160;&#160;(0x400U)</td></tr>
<tr class="separator:ga1c481b0acfde2edc2b0b72b8e8639cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63dc550e1314188b965fd93adea213b8"><td class="memItemLeft" align="right" valign="top"><a id="ga63dc550e1314188b965fd93adea213b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI10_SHIFT</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga63dc550e1314188b965fd93adea213b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04c2d5c30c5c422df57b951afddfd5ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga04c2d5c30c5c422df57b951afddfd5ea">DMA_EEI_EEI10</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI10_SHIFT)) &amp; DMA_EEI_EEI10_MASK)</td></tr>
<tr class="separator:ga04c2d5c30c5c422df57b951afddfd5ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ab0a09ff735e2d48055b786b303603c"><td class="memItemLeft" align="right" valign="top"><a id="ga9ab0a09ff735e2d48055b786b303603c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI11_MASK</b>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:ga9ab0a09ff735e2d48055b786b303603c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70a9244df3a4fa300ec572855a18e169"><td class="memItemLeft" align="right" valign="top"><a id="ga70a9244df3a4fa300ec572855a18e169"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI11_SHIFT</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga70a9244df3a4fa300ec572855a18e169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fb05e44887f6fc70e2f4b991d097809"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga9fb05e44887f6fc70e2f4b991d097809">DMA_EEI_EEI11</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI11_SHIFT)) &amp; DMA_EEI_EEI11_MASK)</td></tr>
<tr class="separator:ga9fb05e44887f6fc70e2f4b991d097809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb0ae3eb5d1082c1558e872a8f5ab909"><td class="memItemLeft" align="right" valign="top"><a id="gacb0ae3eb5d1082c1558e872a8f5ab909"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI12_MASK</b>&#160;&#160;&#160;(0x1000U)</td></tr>
<tr class="separator:gacb0ae3eb5d1082c1558e872a8f5ab909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aa4edb749dea3add10f943d4988d175"><td class="memItemLeft" align="right" valign="top"><a id="ga3aa4edb749dea3add10f943d4988d175"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI12_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga3aa4edb749dea3add10f943d4988d175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed405bcdf008312a9c2bc6ac25c02fd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaed405bcdf008312a9c2bc6ac25c02fd2">DMA_EEI_EEI12</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI12_SHIFT)) &amp; DMA_EEI_EEI12_MASK)</td></tr>
<tr class="separator:gaed405bcdf008312a9c2bc6ac25c02fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c028af693caa3462e0ddb0a39c878e1"><td class="memItemLeft" align="right" valign="top"><a id="ga3c028af693caa3462e0ddb0a39c878e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI13_MASK</b>&#160;&#160;&#160;(0x2000U)</td></tr>
<tr class="separator:ga3c028af693caa3462e0ddb0a39c878e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga916879e99c79c962f3b7d63794b2da15"><td class="memItemLeft" align="right" valign="top"><a id="ga916879e99c79c962f3b7d63794b2da15"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI13_SHIFT</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga916879e99c79c962f3b7d63794b2da15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab41787abef7695d57992670039b599b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gab41787abef7695d57992670039b599b4">DMA_EEI_EEI13</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI13_SHIFT)) &amp; DMA_EEI_EEI13_MASK)</td></tr>
<tr class="separator:gab41787abef7695d57992670039b599b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17910b22c3157c4563e8542cb7b6474b"><td class="memItemLeft" align="right" valign="top"><a id="ga17910b22c3157c4563e8542cb7b6474b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI14_MASK</b>&#160;&#160;&#160;(0x4000U)</td></tr>
<tr class="separator:ga17910b22c3157c4563e8542cb7b6474b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd0dee555d66de9f6d01b314dac35d36"><td class="memItemLeft" align="right" valign="top"><a id="gafd0dee555d66de9f6d01b314dac35d36"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI14_SHIFT</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gafd0dee555d66de9f6d01b314dac35d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae30106020ea06d07695c58e947fd1a8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gae30106020ea06d07695c58e947fd1a8f">DMA_EEI_EEI14</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI14_SHIFT)) &amp; DMA_EEI_EEI14_MASK)</td></tr>
<tr class="separator:gae30106020ea06d07695c58e947fd1a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20dcfe45845f35970fa27f06f10c52a3"><td class="memItemLeft" align="right" valign="top"><a id="ga20dcfe45845f35970fa27f06f10c52a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI15_MASK</b>&#160;&#160;&#160;(0x8000U)</td></tr>
<tr class="separator:ga20dcfe45845f35970fa27f06f10c52a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga442bb0da667094767c2f8acc8fc5f4e7"><td class="memItemLeft" align="right" valign="top"><a id="ga442bb0da667094767c2f8acc8fc5f4e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI15_SHIFT</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga442bb0da667094767c2f8acc8fc5f4e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc79380b1d77f658583b7224f5c95851"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gadc79380b1d77f658583b7224f5c95851">DMA_EEI_EEI15</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI15_SHIFT)) &amp; DMA_EEI_EEI15_MASK)</td></tr>
<tr class="separator:gadc79380b1d77f658583b7224f5c95851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803dbf87cec22497b60b232b85257faf"><td class="memItemLeft" align="right" valign="top"><a id="ga803dbf87cec22497b60b232b85257faf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI16_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:ga803dbf87cec22497b60b232b85257faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d571dd6a99987ea254b3dbb3d4dc92f"><td class="memItemLeft" align="right" valign="top"><a id="ga0d571dd6a99987ea254b3dbb3d4dc92f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI16_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga0d571dd6a99987ea254b3dbb3d4dc92f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga986dbc8bacb0d22d6b63eb618bd8a2a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga986dbc8bacb0d22d6b63eb618bd8a2a8">DMA_EEI_EEI16</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI16_SHIFT)) &amp; DMA_EEI_EEI16_MASK)</td></tr>
<tr class="separator:ga986dbc8bacb0d22d6b63eb618bd8a2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab713e2f23f9845ae6120f17fbf08945a"><td class="memItemLeft" align="right" valign="top"><a id="gab713e2f23f9845ae6120f17fbf08945a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI17_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:gab713e2f23f9845ae6120f17fbf08945a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab96472eeec7946bd024626afc094047c"><td class="memItemLeft" align="right" valign="top"><a id="gab96472eeec7946bd024626afc094047c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI17_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gab96472eeec7946bd024626afc094047c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga519274b82fd3b854a50a8fdff237db2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga519274b82fd3b854a50a8fdff237db2d">DMA_EEI_EEI17</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI17_SHIFT)) &amp; DMA_EEI_EEI17_MASK)</td></tr>
<tr class="separator:ga519274b82fd3b854a50a8fdff237db2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7fc36c99e8fdb2c3927dd6e3573bec1"><td class="memItemLeft" align="right" valign="top"><a id="gac7fc36c99e8fdb2c3927dd6e3573bec1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI18_MASK</b>&#160;&#160;&#160;(0x40000U)</td></tr>
<tr class="separator:gac7fc36c99e8fdb2c3927dd6e3573bec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9adc7b89523f3e66d60936bd23714d11"><td class="memItemLeft" align="right" valign="top"><a id="ga9adc7b89523f3e66d60936bd23714d11"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI18_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga9adc7b89523f3e66d60936bd23714d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53e871c777f410469988073643840366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga53e871c777f410469988073643840366">DMA_EEI_EEI18</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI18_SHIFT)) &amp; DMA_EEI_EEI18_MASK)</td></tr>
<tr class="separator:ga53e871c777f410469988073643840366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga388dd997dd29f3bfe186012492f34ac3"><td class="memItemLeft" align="right" valign="top"><a id="ga388dd997dd29f3bfe186012492f34ac3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI19_MASK</b>&#160;&#160;&#160;(0x80000U)</td></tr>
<tr class="separator:ga388dd997dd29f3bfe186012492f34ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc4f8834ba4b09266c8a6a1fe58dffe0"><td class="memItemLeft" align="right" valign="top"><a id="gadc4f8834ba4b09266c8a6a1fe58dffe0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI19_SHIFT</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gadc4f8834ba4b09266c8a6a1fe58dffe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c934f538c6ad948527649c52a765224"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga4c934f538c6ad948527649c52a765224">DMA_EEI_EEI19</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI19_SHIFT)) &amp; DMA_EEI_EEI19_MASK)</td></tr>
<tr class="separator:ga4c934f538c6ad948527649c52a765224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga993b6ae4363a5c25be0583ac8c158405"><td class="memItemLeft" align="right" valign="top"><a id="ga993b6ae4363a5c25be0583ac8c158405"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI20_MASK</b>&#160;&#160;&#160;(0x100000U)</td></tr>
<tr class="separator:ga993b6ae4363a5c25be0583ac8c158405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc4256377688edcff9a3c45c4d0b92c2"><td class="memItemLeft" align="right" valign="top"><a id="gafc4256377688edcff9a3c45c4d0b92c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI20_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gafc4256377688edcff9a3c45c4d0b92c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46fe2569a343558efb93cd18f05b4418"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga46fe2569a343558efb93cd18f05b4418">DMA_EEI_EEI20</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI20_SHIFT)) &amp; DMA_EEI_EEI20_MASK)</td></tr>
<tr class="separator:ga46fe2569a343558efb93cd18f05b4418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga116331bebc29286aa41169b6040f592f"><td class="memItemLeft" align="right" valign="top"><a id="ga116331bebc29286aa41169b6040f592f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI21_MASK</b>&#160;&#160;&#160;(0x200000U)</td></tr>
<tr class="separator:ga116331bebc29286aa41169b6040f592f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5acb373a4b964d57a311274ac844ad12"><td class="memItemLeft" align="right" valign="top"><a id="ga5acb373a4b964d57a311274ac844ad12"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI21_SHIFT</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga5acb373a4b964d57a311274ac844ad12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6130df92fe247eabc408e493d7161d53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga6130df92fe247eabc408e493d7161d53">DMA_EEI_EEI21</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI21_SHIFT)) &amp; DMA_EEI_EEI21_MASK)</td></tr>
<tr class="separator:ga6130df92fe247eabc408e493d7161d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5c7dca03cf91de301361d880d3852c5"><td class="memItemLeft" align="right" valign="top"><a id="gaa5c7dca03cf91de301361d880d3852c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI22_MASK</b>&#160;&#160;&#160;(0x400000U)</td></tr>
<tr class="separator:gaa5c7dca03cf91de301361d880d3852c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ea49962e1ab459d7ad61ff6699a694c"><td class="memItemLeft" align="right" valign="top"><a id="ga1ea49962e1ab459d7ad61ff6699a694c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI22_SHIFT</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga1ea49962e1ab459d7ad61ff6699a694c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66356de79601576108f989346dae8015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga66356de79601576108f989346dae8015">DMA_EEI_EEI22</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI22_SHIFT)) &amp; DMA_EEI_EEI22_MASK)</td></tr>
<tr class="separator:ga66356de79601576108f989346dae8015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20234a5abfd4b346471204f43d33a130"><td class="memItemLeft" align="right" valign="top"><a id="ga20234a5abfd4b346471204f43d33a130"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI23_MASK</b>&#160;&#160;&#160;(0x800000U)</td></tr>
<tr class="separator:ga20234a5abfd4b346471204f43d33a130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8217a06faed89c0872aa38c79bfeea7"><td class="memItemLeft" align="right" valign="top"><a id="gad8217a06faed89c0872aa38c79bfeea7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI23_SHIFT</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gad8217a06faed89c0872aa38c79bfeea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e094a1de787ee973bfdd026ef3b6f1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga2e094a1de787ee973bfdd026ef3b6f1b">DMA_EEI_EEI23</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI23_SHIFT)) &amp; DMA_EEI_EEI23_MASK)</td></tr>
<tr class="separator:ga2e094a1de787ee973bfdd026ef3b6f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90f6b41dfae18228d792fdc9f38c429d"><td class="memItemLeft" align="right" valign="top"><a id="ga90f6b41dfae18228d792fdc9f38c429d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI24_MASK</b>&#160;&#160;&#160;(0x1000000U)</td></tr>
<tr class="separator:ga90f6b41dfae18228d792fdc9f38c429d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3a9f9eedb66df19af7fbaff9fecabfc"><td class="memItemLeft" align="right" valign="top"><a id="gad3a9f9eedb66df19af7fbaff9fecabfc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI24_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gad3a9f9eedb66df19af7fbaff9fecabfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa85a77776cb81a2ac2becfbd1898caa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaa85a77776cb81a2ac2becfbd1898caa0">DMA_EEI_EEI24</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI24_SHIFT)) &amp; DMA_EEI_EEI24_MASK)</td></tr>
<tr class="separator:gaa85a77776cb81a2ac2becfbd1898caa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1c5181118d772f9393dba12b38469b2"><td class="memItemLeft" align="right" valign="top"><a id="gae1c5181118d772f9393dba12b38469b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI25_MASK</b>&#160;&#160;&#160;(0x2000000U)</td></tr>
<tr class="separator:gae1c5181118d772f9393dba12b38469b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaf4f497c85d60d7ec529467ed697b77"><td class="memItemLeft" align="right" valign="top"><a id="gadaf4f497c85d60d7ec529467ed697b77"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI25_SHIFT</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gadaf4f497c85d60d7ec529467ed697b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafebbd9b450e2eaab740b733e22c15eb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gafebbd9b450e2eaab740b733e22c15eb3">DMA_EEI_EEI25</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI25_SHIFT)) &amp; DMA_EEI_EEI25_MASK)</td></tr>
<tr class="separator:gafebbd9b450e2eaab740b733e22c15eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga759d3e7cbae8ffe420bc38c8f4bdfec8"><td class="memItemLeft" align="right" valign="top"><a id="ga759d3e7cbae8ffe420bc38c8f4bdfec8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI26_MASK</b>&#160;&#160;&#160;(0x4000000U)</td></tr>
<tr class="separator:ga759d3e7cbae8ffe420bc38c8f4bdfec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1025848c9622dd5fa77f86363b99cbbd"><td class="memItemLeft" align="right" valign="top"><a id="ga1025848c9622dd5fa77f86363b99cbbd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI26_SHIFT</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga1025848c9622dd5fa77f86363b99cbbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56c5ba131a539e7fdf8c555aacfbce1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga56c5ba131a539e7fdf8c555aacfbce1d">DMA_EEI_EEI26</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI26_SHIFT)) &amp; DMA_EEI_EEI26_MASK)</td></tr>
<tr class="separator:ga56c5ba131a539e7fdf8c555aacfbce1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3cb55f89dfdfe0cd09bafe2e350600c"><td class="memItemLeft" align="right" valign="top"><a id="gac3cb55f89dfdfe0cd09bafe2e350600c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI27_MASK</b>&#160;&#160;&#160;(0x8000000U)</td></tr>
<tr class="separator:gac3cb55f89dfdfe0cd09bafe2e350600c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f8c0a8d827d218ce15ef4be6cdc7673"><td class="memItemLeft" align="right" valign="top"><a id="ga2f8c0a8d827d218ce15ef4be6cdc7673"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI27_SHIFT</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga2f8c0a8d827d218ce15ef4be6cdc7673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa00c940dda7d9c8e6eeb56f7311db16e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaa00c940dda7d9c8e6eeb56f7311db16e">DMA_EEI_EEI27</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI27_SHIFT)) &amp; DMA_EEI_EEI27_MASK)</td></tr>
<tr class="separator:gaa00c940dda7d9c8e6eeb56f7311db16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga987eb77c9426dc8c7023a85c35b8bce9"><td class="memItemLeft" align="right" valign="top"><a id="ga987eb77c9426dc8c7023a85c35b8bce9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI28_MASK</b>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:ga987eb77c9426dc8c7023a85c35b8bce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2538221edd613f08df3f7bfaa5407d00"><td class="memItemLeft" align="right" valign="top"><a id="ga2538221edd613f08df3f7bfaa5407d00"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI28_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga2538221edd613f08df3f7bfaa5407d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef707a065ec2ebf890dee0ca538051af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaef707a065ec2ebf890dee0ca538051af">DMA_EEI_EEI28</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI28_SHIFT)) &amp; DMA_EEI_EEI28_MASK)</td></tr>
<tr class="separator:gaef707a065ec2ebf890dee0ca538051af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7257b214ce99fae89901e45ac0a5492"><td class="memItemLeft" align="right" valign="top"><a id="gac7257b214ce99fae89901e45ac0a5492"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI29_MASK</b>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:gac7257b214ce99fae89901e45ac0a5492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ea3e7e660a5d17e901a4a677cef894"><td class="memItemLeft" align="right" valign="top"><a id="ga08ea3e7e660a5d17e901a4a677cef894"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI29_SHIFT</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga08ea3e7e660a5d17e901a4a677cef894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3464d87d3c028455f753548060c5a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaa3464d87d3c028455f753548060c5a80">DMA_EEI_EEI29</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI29_SHIFT)) &amp; DMA_EEI_EEI29_MASK)</td></tr>
<tr class="separator:gaa3464d87d3c028455f753548060c5a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c8268008b1e3486a4f0c50fa318bf3e"><td class="memItemLeft" align="right" valign="top"><a id="ga7c8268008b1e3486a4f0c50fa318bf3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI30_MASK</b>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:ga7c8268008b1e3486a4f0c50fa318bf3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac620caab75de2ca9e93c3b50db64e2bd"><td class="memItemLeft" align="right" valign="top"><a id="gac620caab75de2ca9e93c3b50db64e2bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI30_SHIFT</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gac620caab75de2ca9e93c3b50db64e2bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad479a0b92ca5220d71c8f359f4ce6598"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gad479a0b92ca5220d71c8f359f4ce6598">DMA_EEI_EEI30</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI30_SHIFT)) &amp; DMA_EEI_EEI30_MASK)</td></tr>
<tr class="separator:gad479a0b92ca5220d71c8f359f4ce6598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0853ae4220419319f94c83554f0104da"><td class="memItemLeft" align="right" valign="top"><a id="ga0853ae4220419319f94c83554f0104da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI31_MASK</b>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:ga0853ae4220419319f94c83554f0104da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d84c6aaa396f2073a5949f10e8e4736"><td class="memItemLeft" align="right" valign="top"><a id="ga5d84c6aaa396f2073a5949f10e8e4736"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EEI_EEI31_SHIFT</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga5d84c6aaa396f2073a5949f10e8e4736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2484719926f4584e7de4181526beb016"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga2484719926f4584e7de4181526beb016">DMA_EEI_EEI31</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI31_SHIFT)) &amp; DMA_EEI_EEI31_MASK)</td></tr>
<tr class="separator:ga2484719926f4584e7de4181526beb016"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">CEEI - Clear Enable Error Interrupt</h2></td></tr>
<tr class="memitem:gaac1e3fb6ff551f58fe6c43c5b10a6186"><td class="memItemLeft" align="right" valign="top"><a id="gaac1e3fb6ff551f58fe6c43c5b10a6186"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CEEI_CEEI_MASK</b>&#160;&#160;&#160;(0x1FU)</td></tr>
<tr class="separator:gaac1e3fb6ff551f58fe6c43c5b10a6186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66ffe3efeb446f55654d3ac90abf1cb6"><td class="memItemLeft" align="right" valign="top"><a id="ga66ffe3efeb446f55654d3ac90abf1cb6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CEEI_CEEI_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga66ffe3efeb446f55654d3ac90abf1cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1db6175a973e40e11a4ac87ee231096"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaf1db6175a973e40e11a4ac87ee231096">DMA_CEEI_CEEI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CEEI_CEEI_SHIFT)) &amp; DMA_CEEI_CEEI_MASK)</td></tr>
<tr class="separator:gaf1db6175a973e40e11a4ac87ee231096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga386c3018389f0adce8b163c90bc171b7"><td class="memItemLeft" align="right" valign="top"><a id="ga386c3018389f0adce8b163c90bc171b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CEEI_CAEE_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga386c3018389f0adce8b163c90bc171b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga389695175eaab975f78ed66669e467df"><td class="memItemLeft" align="right" valign="top"><a id="ga389695175eaab975f78ed66669e467df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CEEI_CAEE_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga389695175eaab975f78ed66669e467df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4d8578d0b4f25e873beb3311698ec19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gab4d8578d0b4f25e873beb3311698ec19">DMA_CEEI_CAEE</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CEEI_CAEE_SHIFT)) &amp; DMA_CEEI_CAEE_MASK)</td></tr>
<tr class="separator:gab4d8578d0b4f25e873beb3311698ec19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b85e28933ce4120f8a8542972b92115"><td class="memItemLeft" align="right" valign="top"><a id="ga5b85e28933ce4120f8a8542972b92115"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CEEI_NOP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga5b85e28933ce4120f8a8542972b92115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6681149d6d175500734c3ae71842eba"><td class="memItemLeft" align="right" valign="top"><a id="gaa6681149d6d175500734c3ae71842eba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CEEI_NOP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaa6681149d6d175500734c3ae71842eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a97cec137f51555ce182a676d0282f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga2a97cec137f51555ce182a676d0282f7">DMA_CEEI_NOP</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CEEI_NOP_SHIFT)) &amp; DMA_CEEI_NOP_MASK)</td></tr>
<tr class="separator:ga2a97cec137f51555ce182a676d0282f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SEEI - Set Enable Error Interrupt</h2></td></tr>
<tr class="memitem:ga67059eac1eff574cd4934a35a0476015"><td class="memItemLeft" align="right" valign="top"><a id="ga67059eac1eff574cd4934a35a0476015"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SEEI_SEEI_MASK</b>&#160;&#160;&#160;(0x1FU)</td></tr>
<tr class="separator:ga67059eac1eff574cd4934a35a0476015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d58d06faafb79d99b17b5694f3d18e5"><td class="memItemLeft" align="right" valign="top"><a id="ga8d58d06faafb79d99b17b5694f3d18e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SEEI_SEEI_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8d58d06faafb79d99b17b5694f3d18e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1057a8a3c0471a410d748cd532cce3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga5e1057a8a3c0471a410d748cd532cce3">DMA_SEEI_SEEI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_SEEI_SEEI_SHIFT)) &amp; DMA_SEEI_SEEI_MASK)</td></tr>
<tr class="separator:ga5e1057a8a3c0471a410d748cd532cce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d0a03f5b7e54876cc8a0af2251b1809"><td class="memItemLeft" align="right" valign="top"><a id="ga2d0a03f5b7e54876cc8a0af2251b1809"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SEEI_SAEE_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga2d0a03f5b7e54876cc8a0af2251b1809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga313d9b0f41aebf4cc2f6a5f1f730665b"><td class="memItemLeft" align="right" valign="top"><a id="ga313d9b0f41aebf4cc2f6a5f1f730665b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SEEI_SAEE_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga313d9b0f41aebf4cc2f6a5f1f730665b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac543ddd4b89f5d1bcdf3e01580fc89a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaac543ddd4b89f5d1bcdf3e01580fc89a">DMA_SEEI_SAEE</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_SEEI_SAEE_SHIFT)) &amp; DMA_SEEI_SAEE_MASK)</td></tr>
<tr class="separator:gaac543ddd4b89f5d1bcdf3e01580fc89a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4561a1738dbf8013bd619fad65b0e216"><td class="memItemLeft" align="right" valign="top"><a id="ga4561a1738dbf8013bd619fad65b0e216"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SEEI_NOP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga4561a1738dbf8013bd619fad65b0e216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga190051f9e53699e081f1b6f96f6890c8"><td class="memItemLeft" align="right" valign="top"><a id="ga190051f9e53699e081f1b6f96f6890c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SEEI_NOP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga190051f9e53699e081f1b6f96f6890c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga301325edcc8ae50aa17ff5914e9bca46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga301325edcc8ae50aa17ff5914e9bca46">DMA_SEEI_NOP</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_SEEI_NOP_SHIFT)) &amp; DMA_SEEI_NOP_MASK)</td></tr>
<tr class="separator:ga301325edcc8ae50aa17ff5914e9bca46"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">CERQ - Clear Enable Request</h2></td></tr>
<tr class="memitem:ga6c4e980f82778e0191670788d29dcb9e"><td class="memItemLeft" align="right" valign="top"><a id="ga6c4e980f82778e0191670788d29dcb9e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CERQ_CERQ_MASK</b>&#160;&#160;&#160;(0x1FU)</td></tr>
<tr class="separator:ga6c4e980f82778e0191670788d29dcb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca402b011bea1924acca0e1e708c6db6"><td class="memItemLeft" align="right" valign="top"><a id="gaca402b011bea1924acca0e1e708c6db6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CERQ_CERQ_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaca402b011bea1924acca0e1e708c6db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06bccf8bb52efa7918d7ba7648d30aa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga06bccf8bb52efa7918d7ba7648d30aa0">DMA_CERQ_CERQ</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CERQ_CERQ_SHIFT)) &amp; DMA_CERQ_CERQ_MASK)</td></tr>
<tr class="separator:ga06bccf8bb52efa7918d7ba7648d30aa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17f24999dd91f4ddc8f10ec2927da85b"><td class="memItemLeft" align="right" valign="top"><a id="ga17f24999dd91f4ddc8f10ec2927da85b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CERQ_CAER_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga17f24999dd91f4ddc8f10ec2927da85b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a6482d87d17b4fec19e2fd984323f54"><td class="memItemLeft" align="right" valign="top"><a id="ga8a6482d87d17b4fec19e2fd984323f54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CERQ_CAER_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga8a6482d87d17b4fec19e2fd984323f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada20fa2dafc6c7a33ce0fc216390d2ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gada20fa2dafc6c7a33ce0fc216390d2ce">DMA_CERQ_CAER</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CERQ_CAER_SHIFT)) &amp; DMA_CERQ_CAER_MASK)</td></tr>
<tr class="separator:gada20fa2dafc6c7a33ce0fc216390d2ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8c0c81a0c9cfc2e2bd4aaa42ee5b204"><td class="memItemLeft" align="right" valign="top"><a id="gae8c0c81a0c9cfc2e2bd4aaa42ee5b204"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CERQ_NOP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:gae8c0c81a0c9cfc2e2bd4aaa42ee5b204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68bc3b3f8e1fe22186c0e92e73a93c64"><td class="memItemLeft" align="right" valign="top"><a id="ga68bc3b3f8e1fe22186c0e92e73a93c64"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CERQ_NOP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga68bc3b3f8e1fe22186c0e92e73a93c64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c17adac0a84734a877eef48f53c204f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga4c17adac0a84734a877eef48f53c204f">DMA_CERQ_NOP</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CERQ_NOP_SHIFT)) &amp; DMA_CERQ_NOP_MASK)</td></tr>
<tr class="separator:ga4c17adac0a84734a877eef48f53c204f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SERQ - Set Enable Request</h2></td></tr>
<tr class="memitem:ga42b17276b88c86b34cabdbf64e4686c2"><td class="memItemLeft" align="right" valign="top"><a id="ga42b17276b88c86b34cabdbf64e4686c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SERQ_SERQ_MASK</b>&#160;&#160;&#160;(0x1FU)</td></tr>
<tr class="separator:ga42b17276b88c86b34cabdbf64e4686c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41f7ac5f6e15267810208ea0146bdcad"><td class="memItemLeft" align="right" valign="top"><a id="ga41f7ac5f6e15267810208ea0146bdcad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SERQ_SERQ_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga41f7ac5f6e15267810208ea0146bdcad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b5a7acb359bcc57dd725102edfd21f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga0b5a7acb359bcc57dd725102edfd21f9">DMA_SERQ_SERQ</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_SERQ_SERQ_SHIFT)) &amp; DMA_SERQ_SERQ_MASK)</td></tr>
<tr class="separator:ga0b5a7acb359bcc57dd725102edfd21f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad102371be9a2c3a971988f98297f85eb"><td class="memItemLeft" align="right" valign="top"><a id="gad102371be9a2c3a971988f98297f85eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SERQ_SAER_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:gad102371be9a2c3a971988f98297f85eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47c6cd05ecac5d87cdd944a6a3630571"><td class="memItemLeft" align="right" valign="top"><a id="ga47c6cd05ecac5d87cdd944a6a3630571"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SERQ_SAER_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga47c6cd05ecac5d87cdd944a6a3630571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a739afb83bbff124fdc17bfc9764372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga0a739afb83bbff124fdc17bfc9764372">DMA_SERQ_SAER</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_SERQ_SAER_SHIFT)) &amp; DMA_SERQ_SAER_MASK)</td></tr>
<tr class="separator:ga0a739afb83bbff124fdc17bfc9764372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga149895dd87ae0297478305fb26cc426e"><td class="memItemLeft" align="right" valign="top"><a id="ga149895dd87ae0297478305fb26cc426e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SERQ_NOP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga149895dd87ae0297478305fb26cc426e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aef1400cca514fe504a0f23b53bea33"><td class="memItemLeft" align="right" valign="top"><a id="ga2aef1400cca514fe504a0f23b53bea33"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SERQ_NOP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga2aef1400cca514fe504a0f23b53bea33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c20d8c3b9be8c549305fa13c96bd79b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga5c20d8c3b9be8c549305fa13c96bd79b">DMA_SERQ_NOP</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_SERQ_NOP_SHIFT)) &amp; DMA_SERQ_NOP_MASK)</td></tr>
<tr class="separator:ga5c20d8c3b9be8c549305fa13c96bd79b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">CDNE - Clear DONE Status Bit</h2></td></tr>
<tr class="memitem:ga42965bab0b0f5b27c28045c06f43d43d"><td class="memItemLeft" align="right" valign="top"><a id="ga42965bab0b0f5b27c28045c06f43d43d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CDNE_CDNE_MASK</b>&#160;&#160;&#160;(0x1FU)</td></tr>
<tr class="separator:ga42965bab0b0f5b27c28045c06f43d43d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4993325bdeae286074e4e8eace0e19ef"><td class="memItemLeft" align="right" valign="top"><a id="ga4993325bdeae286074e4e8eace0e19ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CDNE_CDNE_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4993325bdeae286074e4e8eace0e19ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad52359ad6d26f38404b2fffde7f9305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaad52359ad6d26f38404b2fffde7f9305">DMA_CDNE_CDNE</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CDNE_CDNE_SHIFT)) &amp; DMA_CDNE_CDNE_MASK)</td></tr>
<tr class="separator:gaad52359ad6d26f38404b2fffde7f9305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1c134ccb3874e42a53d9294e1b1366c"><td class="memItemLeft" align="right" valign="top"><a id="gae1c134ccb3874e42a53d9294e1b1366c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CDNE_CADN_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:gae1c134ccb3874e42a53d9294e1b1366c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45fa14dce342a18cb1ea15705a772671"><td class="memItemLeft" align="right" valign="top"><a id="ga45fa14dce342a18cb1ea15705a772671"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CDNE_CADN_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga45fa14dce342a18cb1ea15705a772671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabea38dcdc6bd2b4a2e3492fe8b2eb27d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gabea38dcdc6bd2b4a2e3492fe8b2eb27d">DMA_CDNE_CADN</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CDNE_CADN_SHIFT)) &amp; DMA_CDNE_CADN_MASK)</td></tr>
<tr class="separator:gabea38dcdc6bd2b4a2e3492fe8b2eb27d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f22bcbf69b1598d53d60b7667079655"><td class="memItemLeft" align="right" valign="top"><a id="ga8f22bcbf69b1598d53d60b7667079655"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CDNE_NOP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga8f22bcbf69b1598d53d60b7667079655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6e57536846087bab95bfb2f8895f626"><td class="memItemLeft" align="right" valign="top"><a id="gaa6e57536846087bab95bfb2f8895f626"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CDNE_NOP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaa6e57536846087bab95bfb2f8895f626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fc5b1a5dd45d819e3b8dc51c6e33db9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga9fc5b1a5dd45d819e3b8dc51c6e33db9">DMA_CDNE_NOP</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CDNE_NOP_SHIFT)) &amp; DMA_CDNE_NOP_MASK)</td></tr>
<tr class="separator:ga9fc5b1a5dd45d819e3b8dc51c6e33db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SSRT - Set START Bit</h2></td></tr>
<tr class="memitem:gad3b3959cb4d1e1db5bbb4cc6291a0390"><td class="memItemLeft" align="right" valign="top"><a id="gad3b3959cb4d1e1db5bbb4cc6291a0390"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SSRT_SSRT_MASK</b>&#160;&#160;&#160;(0x1FU)</td></tr>
<tr class="separator:gad3b3959cb4d1e1db5bbb4cc6291a0390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdadd55124a59d83a6b26976e85fb0ff"><td class="memItemLeft" align="right" valign="top"><a id="gacdadd55124a59d83a6b26976e85fb0ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SSRT_SSRT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gacdadd55124a59d83a6b26976e85fb0ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga381ae16ec1d637479a855f345d3e160f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga381ae16ec1d637479a855f345d3e160f">DMA_SSRT_SSRT</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_SSRT_SSRT_SHIFT)) &amp; DMA_SSRT_SSRT_MASK)</td></tr>
<tr class="separator:ga381ae16ec1d637479a855f345d3e160f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcecaad6474bd238180952527a63130b"><td class="memItemLeft" align="right" valign="top"><a id="gadcecaad6474bd238180952527a63130b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SSRT_SAST_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:gadcecaad6474bd238180952527a63130b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7f4ffa288a04ba1361b240caf7188d7"><td class="memItemLeft" align="right" valign="top"><a id="gac7f4ffa288a04ba1361b240caf7188d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SSRT_SAST_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gac7f4ffa288a04ba1361b240caf7188d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbd701ff1cc8f6b92855ab4b4bdf3358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gafbd701ff1cc8f6b92855ab4b4bdf3358">DMA_SSRT_SAST</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_SSRT_SAST_SHIFT)) &amp; DMA_SSRT_SAST_MASK)</td></tr>
<tr class="separator:gafbd701ff1cc8f6b92855ab4b4bdf3358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad515a6cb794fc947138fac918dedd068"><td class="memItemLeft" align="right" valign="top"><a id="gad515a6cb794fc947138fac918dedd068"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SSRT_NOP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:gad515a6cb794fc947138fac918dedd068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c698d2dc363fc0487cccc5dfbd4fed5"><td class="memItemLeft" align="right" valign="top"><a id="ga0c698d2dc363fc0487cccc5dfbd4fed5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SSRT_NOP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga0c698d2dc363fc0487cccc5dfbd4fed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d402c58eceb0d66d7cc42a63655756"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gab8d402c58eceb0d66d7cc42a63655756">DMA_SSRT_NOP</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_SSRT_NOP_SHIFT)) &amp; DMA_SSRT_NOP_MASK)</td></tr>
<tr class="separator:gab8d402c58eceb0d66d7cc42a63655756"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">CERR - Clear Error</h2></td></tr>
<tr class="memitem:ga291fce290f4fce77f31d4f210781a5cc"><td class="memItemLeft" align="right" valign="top"><a id="ga291fce290f4fce77f31d4f210781a5cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CERR_CERR_MASK</b>&#160;&#160;&#160;(0x1FU)</td></tr>
<tr class="separator:ga291fce290f4fce77f31d4f210781a5cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aed793831e2681ef8989bbe67ffaa17"><td class="memItemLeft" align="right" valign="top"><a id="ga3aed793831e2681ef8989bbe67ffaa17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CERR_CERR_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3aed793831e2681ef8989bbe67ffaa17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b912d2bceaf84a23183c7e93a862b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga8b912d2bceaf84a23183c7e93a862b1f">DMA_CERR_CERR</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CERR_CERR_SHIFT)) &amp; DMA_CERR_CERR_MASK)</td></tr>
<tr class="separator:ga8b912d2bceaf84a23183c7e93a862b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7998031f3e0e7906d352da54eb92a1a8"><td class="memItemLeft" align="right" valign="top"><a id="ga7998031f3e0e7906d352da54eb92a1a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CERR_CAEI_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga7998031f3e0e7906d352da54eb92a1a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04db9fa5c262642ad17f27d1cad24fba"><td class="memItemLeft" align="right" valign="top"><a id="ga04db9fa5c262642ad17f27d1cad24fba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CERR_CAEI_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga04db9fa5c262642ad17f27d1cad24fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadac363dc55d992510952d63726cfa7d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gadac363dc55d992510952d63726cfa7d3">DMA_CERR_CAEI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CERR_CAEI_SHIFT)) &amp; DMA_CERR_CAEI_MASK)</td></tr>
<tr class="separator:gadac363dc55d992510952d63726cfa7d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac284972d1fac094dd241e268d7a0ee17"><td class="memItemLeft" align="right" valign="top"><a id="gac284972d1fac094dd241e268d7a0ee17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CERR_NOP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:gac284972d1fac094dd241e268d7a0ee17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06ff2ec2da47380a89fcd01777bbe400"><td class="memItemLeft" align="right" valign="top"><a id="ga06ff2ec2da47380a89fcd01777bbe400"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CERR_NOP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga06ff2ec2da47380a89fcd01777bbe400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62536035145049195663fe6208d9a4a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga62536035145049195663fe6208d9a4a5">DMA_CERR_NOP</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CERR_NOP_SHIFT)) &amp; DMA_CERR_NOP_MASK)</td></tr>
<tr class="separator:ga62536035145049195663fe6208d9a4a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">CINT - Clear Interrupt Request</h2></td></tr>
<tr class="memitem:ga1edbbba2f0260e0467e0a43e04eaaa1d"><td class="memItemLeft" align="right" valign="top"><a id="ga1edbbba2f0260e0467e0a43e04eaaa1d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CINT_CINT_MASK</b>&#160;&#160;&#160;(0x1FU)</td></tr>
<tr class="separator:ga1edbbba2f0260e0467e0a43e04eaaa1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fd76123ada3ca8b762c83b344994a78"><td class="memItemLeft" align="right" valign="top"><a id="ga5fd76123ada3ca8b762c83b344994a78"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CINT_CINT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5fd76123ada3ca8b762c83b344994a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aba228e6eca0c2db8b375c15b38cdcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga2aba228e6eca0c2db8b375c15b38cdcb">DMA_CINT_CINT</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CINT_CINT_SHIFT)) &amp; DMA_CINT_CINT_MASK)</td></tr>
<tr class="separator:ga2aba228e6eca0c2db8b375c15b38cdcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5b3c0206e0a7af209d0e9e5e68d2526"><td class="memItemLeft" align="right" valign="top"><a id="gad5b3c0206e0a7af209d0e9e5e68d2526"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CINT_CAIR_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:gad5b3c0206e0a7af209d0e9e5e68d2526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7dd4a94c052317c29e7bd1bcb82532d"><td class="memItemLeft" align="right" valign="top"><a id="gaf7dd4a94c052317c29e7bd1bcb82532d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CINT_CAIR_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaf7dd4a94c052317c29e7bd1bcb82532d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48036f8fba089c6b2d46fdd83c792ba5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga48036f8fba089c6b2d46fdd83c792ba5">DMA_CINT_CAIR</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CINT_CAIR_SHIFT)) &amp; DMA_CINT_CAIR_MASK)</td></tr>
<tr class="separator:ga48036f8fba089c6b2d46fdd83c792ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46266d0d4343c952af65db101c5c9a61"><td class="memItemLeft" align="right" valign="top"><a id="ga46266d0d4343c952af65db101c5c9a61"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CINT_NOP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga46266d0d4343c952af65db101c5c9a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96d721360be562b2a0cf04acf72ebcf9"><td class="memItemLeft" align="right" valign="top"><a id="ga96d721360be562b2a0cf04acf72ebcf9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CINT_NOP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga96d721360be562b2a0cf04acf72ebcf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77294056288dccb5a54e7fb1a3ac984d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga77294056288dccb5a54e7fb1a3ac984d">DMA_CINT_NOP</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CINT_NOP_SHIFT)) &amp; DMA_CINT_NOP_MASK)</td></tr>
<tr class="separator:ga77294056288dccb5a54e7fb1a3ac984d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">INT - Interrupt Request</h2></td></tr>
<tr class="memitem:gae312b72bdf9e9e1921e2ecca14baf3a3"><td class="memItemLeft" align="right" valign="top"><a id="gae312b72bdf9e9e1921e2ecca14baf3a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT0_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gae312b72bdf9e9e1921e2ecca14baf3a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a077d1184fbdd123ab2044dd012b179"><td class="memItemLeft" align="right" valign="top"><a id="ga9a077d1184fbdd123ab2044dd012b179"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT0_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9a077d1184fbdd123ab2044dd012b179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79539e1f8334632c65c0ed141bd09f8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga79539e1f8334632c65c0ed141bd09f8a">DMA_INT_INT0</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT0_SHIFT)) &amp; DMA_INT_INT0_MASK)</td></tr>
<tr class="separator:ga79539e1f8334632c65c0ed141bd09f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f1f39a6b66719e6534899bff632438b"><td class="memItemLeft" align="right" valign="top"><a id="ga3f1f39a6b66719e6534899bff632438b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT1_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga3f1f39a6b66719e6534899bff632438b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74ab9b94250b76e40285f610153c55b9"><td class="memItemLeft" align="right" valign="top"><a id="ga74ab9b94250b76e40285f610153c55b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT1_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga74ab9b94250b76e40285f610153c55b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d7944ca2dca6b4fec8050998509e1f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga6d7944ca2dca6b4fec8050998509e1f7">DMA_INT_INT1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT1_SHIFT)) &amp; DMA_INT_INT1_MASK)</td></tr>
<tr class="separator:ga6d7944ca2dca6b4fec8050998509e1f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebc5eed7d9da43d58a7107731c4766dc"><td class="memItemLeft" align="right" valign="top"><a id="gaebc5eed7d9da43d58a7107731c4766dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT2_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:gaebc5eed7d9da43d58a7107731c4766dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad06728afa85b6e94aa8756fb96f40e11"><td class="memItemLeft" align="right" valign="top"><a id="gad06728afa85b6e94aa8756fb96f40e11"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT2_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gad06728afa85b6e94aa8756fb96f40e11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69f9822dcc6f437c7f2c6f70a4ed41df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga69f9822dcc6f437c7f2c6f70a4ed41df">DMA_INT_INT2</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT2_SHIFT)) &amp; DMA_INT_INT2_MASK)</td></tr>
<tr class="separator:ga69f9822dcc6f437c7f2c6f70a4ed41df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe809f1f2975a4851af4c671e6f2a3a5"><td class="memItemLeft" align="right" valign="top"><a id="gabe809f1f2975a4851af4c671e6f2a3a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT3_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:gabe809f1f2975a4851af4c671e6f2a3a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba8676e549d454d85e9ea4ed84a7d143"><td class="memItemLeft" align="right" valign="top"><a id="gaba8676e549d454d85e9ea4ed84a7d143"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT3_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaba8676e549d454d85e9ea4ed84a7d143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf17b431d0bf04546f1818f723bded5bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaf17b431d0bf04546f1818f723bded5bd">DMA_INT_INT3</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT3_SHIFT)) &amp; DMA_INT_INT3_MASK)</td></tr>
<tr class="separator:gaf17b431d0bf04546f1818f723bded5bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabae890b96a56c9aeae3cfc52370802e"><td class="memItemLeft" align="right" valign="top"><a id="gaabae890b96a56c9aeae3cfc52370802e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT4_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:gaabae890b96a56c9aeae3cfc52370802e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9a9fad542ba546abdd79542b30a5cb7"><td class="memItemLeft" align="right" valign="top"><a id="gad9a9fad542ba546abdd79542b30a5cb7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT4_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gad9a9fad542ba546abdd79542b30a5cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd60a1e4ad7d6371e0701194488ae74e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gafd60a1e4ad7d6371e0701194488ae74e">DMA_INT_INT4</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT4_SHIFT)) &amp; DMA_INT_INT4_MASK)</td></tr>
<tr class="separator:gafd60a1e4ad7d6371e0701194488ae74e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa64e6e390afc73afa32ca2326ecdd5a6"><td class="memItemLeft" align="right" valign="top"><a id="gaa64e6e390afc73afa32ca2326ecdd5a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT5_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:gaa64e6e390afc73afa32ca2326ecdd5a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf609a91cc07c3b09ed95cada69dbc6a6"><td class="memItemLeft" align="right" valign="top"><a id="gaf609a91cc07c3b09ed95cada69dbc6a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT5_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaf609a91cc07c3b09ed95cada69dbc6a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c02235c41780f97c7d40895dbccfcde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga2c02235c41780f97c7d40895dbccfcde">DMA_INT_INT5</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT5_SHIFT)) &amp; DMA_INT_INT5_MASK)</td></tr>
<tr class="separator:ga2c02235c41780f97c7d40895dbccfcde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c7aa72a4fdb36fb1cd021681fd614dc"><td class="memItemLeft" align="right" valign="top"><a id="ga9c7aa72a4fdb36fb1cd021681fd614dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT6_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga9c7aa72a4fdb36fb1cd021681fd614dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36389bc0fbd8e2a1cd4f9d0206fb4864"><td class="memItemLeft" align="right" valign="top"><a id="ga36389bc0fbd8e2a1cd4f9d0206fb4864"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT6_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga36389bc0fbd8e2a1cd4f9d0206fb4864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c1e1bfcb110c0a439567f3c43be020f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga0c1e1bfcb110c0a439567f3c43be020f">DMA_INT_INT6</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT6_SHIFT)) &amp; DMA_INT_INT6_MASK)</td></tr>
<tr class="separator:ga0c1e1bfcb110c0a439567f3c43be020f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab383fceb5ca03f3c063a4fad4d45f1bf"><td class="memItemLeft" align="right" valign="top"><a id="gab383fceb5ca03f3c063a4fad4d45f1bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT7_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:gab383fceb5ca03f3c063a4fad4d45f1bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1ddeb567f85007b787437b710a37037"><td class="memItemLeft" align="right" valign="top"><a id="gae1ddeb567f85007b787437b710a37037"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT7_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gae1ddeb567f85007b787437b710a37037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0097c2ca7d13b9776eef3bbec0852470"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga0097c2ca7d13b9776eef3bbec0852470">DMA_INT_INT7</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT7_SHIFT)) &amp; DMA_INT_INT7_MASK)</td></tr>
<tr class="separator:ga0097c2ca7d13b9776eef3bbec0852470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a45f6f8e317c84b71b2b84e08e75590"><td class="memItemLeft" align="right" valign="top"><a id="ga5a45f6f8e317c84b71b2b84e08e75590"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT8_MASK</b>&#160;&#160;&#160;(0x100U)</td></tr>
<tr class="separator:ga5a45f6f8e317c84b71b2b84e08e75590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86e6832eae10d9f3466e5ebeb58faaaa"><td class="memItemLeft" align="right" valign="top"><a id="ga86e6832eae10d9f3466e5ebeb58faaaa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT8_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga86e6832eae10d9f3466e5ebeb58faaaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef932d6db06715386ec85ae67206e907"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaef932d6db06715386ec85ae67206e907">DMA_INT_INT8</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT8_SHIFT)) &amp; DMA_INT_INT8_MASK)</td></tr>
<tr class="separator:gaef932d6db06715386ec85ae67206e907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04419b2d9cec9aa7487a9454d9fe828a"><td class="memItemLeft" align="right" valign="top"><a id="ga04419b2d9cec9aa7487a9454d9fe828a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT9_MASK</b>&#160;&#160;&#160;(0x200U)</td></tr>
<tr class="separator:ga04419b2d9cec9aa7487a9454d9fe828a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa00bba5d7e4d97f01920216f87d2a788"><td class="memItemLeft" align="right" valign="top"><a id="gaa00bba5d7e4d97f01920216f87d2a788"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT9_SHIFT</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaa00bba5d7e4d97f01920216f87d2a788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38172fd78ac4f0262304e9d0803c7bd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga38172fd78ac4f0262304e9d0803c7bd4">DMA_INT_INT9</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT9_SHIFT)) &amp; DMA_INT_INT9_MASK)</td></tr>
<tr class="separator:ga38172fd78ac4f0262304e9d0803c7bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabce1884c422b6ac489666e9cf6ae23ed"><td class="memItemLeft" align="right" valign="top"><a id="gabce1884c422b6ac489666e9cf6ae23ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT10_MASK</b>&#160;&#160;&#160;(0x400U)</td></tr>
<tr class="separator:gabce1884c422b6ac489666e9cf6ae23ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga434a37191c71ceb216fb9a641dbbba15"><td class="memItemLeft" align="right" valign="top"><a id="ga434a37191c71ceb216fb9a641dbbba15"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT10_SHIFT</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga434a37191c71ceb216fb9a641dbbba15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6329119f96f31d38163eba42b9cab92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gae6329119f96f31d38163eba42b9cab92">DMA_INT_INT10</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT10_SHIFT)) &amp; DMA_INT_INT10_MASK)</td></tr>
<tr class="separator:gae6329119f96f31d38163eba42b9cab92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0d89928d1b827242f4f2a5587a6c653"><td class="memItemLeft" align="right" valign="top"><a id="gac0d89928d1b827242f4f2a5587a6c653"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT11_MASK</b>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:gac0d89928d1b827242f4f2a5587a6c653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ad7339d6934beb8036637a85f4729d0"><td class="memItemLeft" align="right" valign="top"><a id="ga7ad7339d6934beb8036637a85f4729d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT11_SHIFT</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga7ad7339d6934beb8036637a85f4729d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ba333fdb3cca29c0c748a43b3f16185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga6ba333fdb3cca29c0c748a43b3f16185">DMA_INT_INT11</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT11_SHIFT)) &amp; DMA_INT_INT11_MASK)</td></tr>
<tr class="separator:ga6ba333fdb3cca29c0c748a43b3f16185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ab11b8910c789cfeac9b5cb668b73bf"><td class="memItemLeft" align="right" valign="top"><a id="ga4ab11b8910c789cfeac9b5cb668b73bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT12_MASK</b>&#160;&#160;&#160;(0x1000U)</td></tr>
<tr class="separator:ga4ab11b8910c789cfeac9b5cb668b73bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8880dc5f0d90459e8b43868287dc583e"><td class="memItemLeft" align="right" valign="top"><a id="ga8880dc5f0d90459e8b43868287dc583e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT12_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga8880dc5f0d90459e8b43868287dc583e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65a48a605ce95b06311bee8b07aacfae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga65a48a605ce95b06311bee8b07aacfae">DMA_INT_INT12</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT12_SHIFT)) &amp; DMA_INT_INT12_MASK)</td></tr>
<tr class="separator:ga65a48a605ce95b06311bee8b07aacfae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ade2a922a785acd92913ff36744257e"><td class="memItemLeft" align="right" valign="top"><a id="ga2ade2a922a785acd92913ff36744257e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT13_MASK</b>&#160;&#160;&#160;(0x2000U)</td></tr>
<tr class="separator:ga2ade2a922a785acd92913ff36744257e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34e5b0ba2f67c3276ac6292833292ebf"><td class="memItemLeft" align="right" valign="top"><a id="ga34e5b0ba2f67c3276ac6292833292ebf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT13_SHIFT</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga34e5b0ba2f67c3276ac6292833292ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8d3cd38403d33e066f9d19200fd6f05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaf8d3cd38403d33e066f9d19200fd6f05">DMA_INT_INT13</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT13_SHIFT)) &amp; DMA_INT_INT13_MASK)</td></tr>
<tr class="separator:gaf8d3cd38403d33e066f9d19200fd6f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba1fe3369c67b0c78b3d367dec815c35"><td class="memItemLeft" align="right" valign="top"><a id="gaba1fe3369c67b0c78b3d367dec815c35"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT14_MASK</b>&#160;&#160;&#160;(0x4000U)</td></tr>
<tr class="separator:gaba1fe3369c67b0c78b3d367dec815c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga248026e756c5719ee01b1c3e52728f07"><td class="memItemLeft" align="right" valign="top"><a id="ga248026e756c5719ee01b1c3e52728f07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT14_SHIFT</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga248026e756c5719ee01b1c3e52728f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaada4e06bd95d1839ad76727e0d3ae43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaaada4e06bd95d1839ad76727e0d3ae43">DMA_INT_INT14</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT14_SHIFT)) &amp; DMA_INT_INT14_MASK)</td></tr>
<tr class="separator:gaaada4e06bd95d1839ad76727e0d3ae43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga592c02e91817cad070da87935df7834d"><td class="memItemLeft" align="right" valign="top"><a id="ga592c02e91817cad070da87935df7834d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT15_MASK</b>&#160;&#160;&#160;(0x8000U)</td></tr>
<tr class="separator:ga592c02e91817cad070da87935df7834d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed1bff29b12027726c7d736adda1ce88"><td class="memItemLeft" align="right" valign="top"><a id="gaed1bff29b12027726c7d736adda1ce88"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT15_SHIFT</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gaed1bff29b12027726c7d736adda1ce88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eb5bb09f8ccf66c35c4bfbfe783066b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga9eb5bb09f8ccf66c35c4bfbfe783066b">DMA_INT_INT15</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT15_SHIFT)) &amp; DMA_INT_INT15_MASK)</td></tr>
<tr class="separator:ga9eb5bb09f8ccf66c35c4bfbfe783066b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd435848cef52665b81811239fcc17b0"><td class="memItemLeft" align="right" valign="top"><a id="gacd435848cef52665b81811239fcc17b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT16_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:gacd435848cef52665b81811239fcc17b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeec7535018803e65150d542f98f2c7b"><td class="memItemLeft" align="right" valign="top"><a id="gaaeec7535018803e65150d542f98f2c7b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT16_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaaeec7535018803e65150d542f98f2c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ae3604dfe85f7159e5b76d1f77abf46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga7ae3604dfe85f7159e5b76d1f77abf46">DMA_INT_INT16</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT16_SHIFT)) &amp; DMA_INT_INT16_MASK)</td></tr>
<tr class="separator:ga7ae3604dfe85f7159e5b76d1f77abf46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2a8887411b1d1f3e72d6cfc900517eb"><td class="memItemLeft" align="right" valign="top"><a id="gaf2a8887411b1d1f3e72d6cfc900517eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT17_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:gaf2a8887411b1d1f3e72d6cfc900517eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae98f6cf1b505fc46348fa0920a8dd968"><td class="memItemLeft" align="right" valign="top"><a id="gae98f6cf1b505fc46348fa0920a8dd968"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT17_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gae98f6cf1b505fc46348fa0920a8dd968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga358acf0403961ea79acced72e707643d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga358acf0403961ea79acced72e707643d">DMA_INT_INT17</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT17_SHIFT)) &amp; DMA_INT_INT17_MASK)</td></tr>
<tr class="separator:ga358acf0403961ea79acced72e707643d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b998ed9b30d86fdd09cadbae03947df"><td class="memItemLeft" align="right" valign="top"><a id="ga4b998ed9b30d86fdd09cadbae03947df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT18_MASK</b>&#160;&#160;&#160;(0x40000U)</td></tr>
<tr class="separator:ga4b998ed9b30d86fdd09cadbae03947df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga047a8c3d1f67ccb713d839dd157cc11c"><td class="memItemLeft" align="right" valign="top"><a id="ga047a8c3d1f67ccb713d839dd157cc11c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT18_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga047a8c3d1f67ccb713d839dd157cc11c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80dab7d6d0768693d66b0510ff74f1d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga80dab7d6d0768693d66b0510ff74f1d9">DMA_INT_INT18</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT18_SHIFT)) &amp; DMA_INT_INT18_MASK)</td></tr>
<tr class="separator:ga80dab7d6d0768693d66b0510ff74f1d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0107beedac96236756e65a65b1ba6ada"><td class="memItemLeft" align="right" valign="top"><a id="ga0107beedac96236756e65a65b1ba6ada"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT19_MASK</b>&#160;&#160;&#160;(0x80000U)</td></tr>
<tr class="separator:ga0107beedac96236756e65a65b1ba6ada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a26de5c68a5d5428ea3f06b3f30449a"><td class="memItemLeft" align="right" valign="top"><a id="ga9a26de5c68a5d5428ea3f06b3f30449a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT19_SHIFT</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga9a26de5c68a5d5428ea3f06b3f30449a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c231f0073849b62053280e14ba0b71a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga5c231f0073849b62053280e14ba0b71a">DMA_INT_INT19</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT19_SHIFT)) &amp; DMA_INT_INT19_MASK)</td></tr>
<tr class="separator:ga5c231f0073849b62053280e14ba0b71a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf1038791b70d74ae3fa1df8bc407504"><td class="memItemLeft" align="right" valign="top"><a id="gaaf1038791b70d74ae3fa1df8bc407504"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT20_MASK</b>&#160;&#160;&#160;(0x100000U)</td></tr>
<tr class="separator:gaaf1038791b70d74ae3fa1df8bc407504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6058cd74b5ef9f3b9a37a6179eebcb9"><td class="memItemLeft" align="right" valign="top"><a id="gae6058cd74b5ef9f3b9a37a6179eebcb9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT20_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gae6058cd74b5ef9f3b9a37a6179eebcb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b090892fa88486e29d263d02df7b6cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga1b090892fa88486e29d263d02df7b6cb">DMA_INT_INT20</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT20_SHIFT)) &amp; DMA_INT_INT20_MASK)</td></tr>
<tr class="separator:ga1b090892fa88486e29d263d02df7b6cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cef5448b9a0f17e3f69430efcedda6c"><td class="memItemLeft" align="right" valign="top"><a id="ga6cef5448b9a0f17e3f69430efcedda6c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT21_MASK</b>&#160;&#160;&#160;(0x200000U)</td></tr>
<tr class="separator:ga6cef5448b9a0f17e3f69430efcedda6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9608b5035282e419811e433dafebccf2"><td class="memItemLeft" align="right" valign="top"><a id="ga9608b5035282e419811e433dafebccf2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT21_SHIFT</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga9608b5035282e419811e433dafebccf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4261b24b23c9a86aa04a5e5a791d677"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gab4261b24b23c9a86aa04a5e5a791d677">DMA_INT_INT21</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT21_SHIFT)) &amp; DMA_INT_INT21_MASK)</td></tr>
<tr class="separator:gab4261b24b23c9a86aa04a5e5a791d677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ce74003a24c430bd6c13eede3678c57"><td class="memItemLeft" align="right" valign="top"><a id="ga8ce74003a24c430bd6c13eede3678c57"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT22_MASK</b>&#160;&#160;&#160;(0x400000U)</td></tr>
<tr class="separator:ga8ce74003a24c430bd6c13eede3678c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c7b42f560424c7b478c9cd425a56587"><td class="memItemLeft" align="right" valign="top"><a id="ga5c7b42f560424c7b478c9cd425a56587"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT22_SHIFT</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga5c7b42f560424c7b478c9cd425a56587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97200461a2e00f54b06d1d68e0ac4eb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga97200461a2e00f54b06d1d68e0ac4eb2">DMA_INT_INT22</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT22_SHIFT)) &amp; DMA_INT_INT22_MASK)</td></tr>
<tr class="separator:ga97200461a2e00f54b06d1d68e0ac4eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa911d2547c1a93dc42905a9538ae9479"><td class="memItemLeft" align="right" valign="top"><a id="gaa911d2547c1a93dc42905a9538ae9479"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT23_MASK</b>&#160;&#160;&#160;(0x800000U)</td></tr>
<tr class="separator:gaa911d2547c1a93dc42905a9538ae9479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4676b65bf8ef9e0066bc278d0ddf4413"><td class="memItemLeft" align="right" valign="top"><a id="ga4676b65bf8ef9e0066bc278d0ddf4413"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT23_SHIFT</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga4676b65bf8ef9e0066bc278d0ddf4413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga655e66b6cf5f6a93be50391b48d21d00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga655e66b6cf5f6a93be50391b48d21d00">DMA_INT_INT23</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT23_SHIFT)) &amp; DMA_INT_INT23_MASK)</td></tr>
<tr class="separator:ga655e66b6cf5f6a93be50391b48d21d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad03d48df86aa02d49ad612191cc03e9e"><td class="memItemLeft" align="right" valign="top"><a id="gad03d48df86aa02d49ad612191cc03e9e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT24_MASK</b>&#160;&#160;&#160;(0x1000000U)</td></tr>
<tr class="separator:gad03d48df86aa02d49ad612191cc03e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec70b03f5a8a05b0513995a53ebc31a5"><td class="memItemLeft" align="right" valign="top"><a id="gaec70b03f5a8a05b0513995a53ebc31a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT24_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gaec70b03f5a8a05b0513995a53ebc31a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac17ba2fbdfe2ef2407d1c42cd001b765"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gac17ba2fbdfe2ef2407d1c42cd001b765">DMA_INT_INT24</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT24_SHIFT)) &amp; DMA_INT_INT24_MASK)</td></tr>
<tr class="separator:gac17ba2fbdfe2ef2407d1c42cd001b765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9e8c0ab42f02f37c650950bc8b7cd01"><td class="memItemLeft" align="right" valign="top"><a id="gae9e8c0ab42f02f37c650950bc8b7cd01"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT25_MASK</b>&#160;&#160;&#160;(0x2000000U)</td></tr>
<tr class="separator:gae9e8c0ab42f02f37c650950bc8b7cd01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8c75bfd6c0a220713a1285efa4e46d9"><td class="memItemLeft" align="right" valign="top"><a id="gac8c75bfd6c0a220713a1285efa4e46d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT25_SHIFT</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gac8c75bfd6c0a220713a1285efa4e46d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2547d99563698d3401b08045facff639"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga2547d99563698d3401b08045facff639">DMA_INT_INT25</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT25_SHIFT)) &amp; DMA_INT_INT25_MASK)</td></tr>
<tr class="separator:ga2547d99563698d3401b08045facff639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0becbc7cb4cffcc359cc84198decec2"><td class="memItemLeft" align="right" valign="top"><a id="gac0becbc7cb4cffcc359cc84198decec2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT26_MASK</b>&#160;&#160;&#160;(0x4000000U)</td></tr>
<tr class="separator:gac0becbc7cb4cffcc359cc84198decec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad36977109eded30e705a7e219c751d1"><td class="memItemLeft" align="right" valign="top"><a id="gaad36977109eded30e705a7e219c751d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT26_SHIFT</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gaad36977109eded30e705a7e219c751d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1ee557edc2d357cce7fc06393b17cc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gac1ee557edc2d357cce7fc06393b17cc2">DMA_INT_INT26</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT26_SHIFT)) &amp; DMA_INT_INT26_MASK)</td></tr>
<tr class="separator:gac1ee557edc2d357cce7fc06393b17cc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0f51503d4b4ea13da0e66560c6bbf89"><td class="memItemLeft" align="right" valign="top"><a id="gab0f51503d4b4ea13da0e66560c6bbf89"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT27_MASK</b>&#160;&#160;&#160;(0x8000000U)</td></tr>
<tr class="separator:gab0f51503d4b4ea13da0e66560c6bbf89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d5e9663a4287507ef2fddc5714f67af"><td class="memItemLeft" align="right" valign="top"><a id="ga1d5e9663a4287507ef2fddc5714f67af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT27_SHIFT</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga1d5e9663a4287507ef2fddc5714f67af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f248e5c4fe4b9f79647909d6905d63a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga7f248e5c4fe4b9f79647909d6905d63a">DMA_INT_INT27</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT27_SHIFT)) &amp; DMA_INT_INT27_MASK)</td></tr>
<tr class="separator:ga7f248e5c4fe4b9f79647909d6905d63a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4281a10367114c879a95b37def506681"><td class="memItemLeft" align="right" valign="top"><a id="ga4281a10367114c879a95b37def506681"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT28_MASK</b>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:ga4281a10367114c879a95b37def506681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65a5b254a448f41e0c8450186776db81"><td class="memItemLeft" align="right" valign="top"><a id="ga65a5b254a448f41e0c8450186776db81"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT28_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga65a5b254a448f41e0c8450186776db81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bcc40fd31d5ea3bfa94c8e22ee38ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga3bcc40fd31d5ea3bfa94c8e22ee38ce9">DMA_INT_INT28</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT28_SHIFT)) &amp; DMA_INT_INT28_MASK)</td></tr>
<tr class="separator:ga3bcc40fd31d5ea3bfa94c8e22ee38ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6152b2dd7528afb93175299815099ed"><td class="memItemLeft" align="right" valign="top"><a id="gaf6152b2dd7528afb93175299815099ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT29_MASK</b>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:gaf6152b2dd7528afb93175299815099ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9a3b53bb8adc03ac4e85bd4edd57699"><td class="memItemLeft" align="right" valign="top"><a id="gac9a3b53bb8adc03ac4e85bd4edd57699"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT29_SHIFT</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gac9a3b53bb8adc03ac4e85bd4edd57699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ebeb45fda84fca1d9cf954bafc6175b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga8ebeb45fda84fca1d9cf954bafc6175b">DMA_INT_INT29</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT29_SHIFT)) &amp; DMA_INT_INT29_MASK)</td></tr>
<tr class="separator:ga8ebeb45fda84fca1d9cf954bafc6175b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2429ec27d009beb0bbf38caae359195"><td class="memItemLeft" align="right" valign="top"><a id="gac2429ec27d009beb0bbf38caae359195"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT30_MASK</b>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:gac2429ec27d009beb0bbf38caae359195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b01c8d195c536d2854b4db876426f04"><td class="memItemLeft" align="right" valign="top"><a id="ga7b01c8d195c536d2854b4db876426f04"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT30_SHIFT</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga7b01c8d195c536d2854b4db876426f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7bbaad8005f873058329c093b2dcdbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gad7bbaad8005f873058329c093b2dcdbc">DMA_INT_INT30</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT30_SHIFT)) &amp; DMA_INT_INT30_MASK)</td></tr>
<tr class="separator:gad7bbaad8005f873058329c093b2dcdbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad64ed0bdf0d1a72df798b4df39c08f57"><td class="memItemLeft" align="right" valign="top"><a id="gad64ed0bdf0d1a72df798b4df39c08f57"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT31_MASK</b>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:gad64ed0bdf0d1a72df798b4df39c08f57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa11d37cc12a49c9c30f71f3d002f8cd7"><td class="memItemLeft" align="right" valign="top"><a id="gaa11d37cc12a49c9c30f71f3d002f8cd7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_INT31_SHIFT</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gaa11d37cc12a49c9c30f71f3d002f8cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd582a19a6a4c6965bf4cc475522e42a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gacd582a19a6a4c6965bf4cc475522e42a">DMA_INT_INT31</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT31_SHIFT)) &amp; DMA_INT_INT31_MASK)</td></tr>
<tr class="separator:gacd582a19a6a4c6965bf4cc475522e42a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">ERR - Error</h2></td></tr>
<tr class="memitem:ga9101f17d9361d3e54fd4efdc051f9ec7"><td class="memItemLeft" align="right" valign="top"><a id="ga9101f17d9361d3e54fd4efdc051f9ec7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR0_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga9101f17d9361d3e54fd4efdc051f9ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b40ac186b1c6a1be5bf5497a901448a"><td class="memItemLeft" align="right" valign="top"><a id="ga0b40ac186b1c6a1be5bf5497a901448a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR0_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0b40ac186b1c6a1be5bf5497a901448a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5095a007ef1bd5e5d4fcf03376e262f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga5095a007ef1bd5e5d4fcf03376e262f7">DMA_ERR_ERR0</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR0_SHIFT)) &amp; DMA_ERR_ERR0_MASK)</td></tr>
<tr class="separator:ga5095a007ef1bd5e5d4fcf03376e262f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7499ec372d112f712c709c1a2e2abf86"><td class="memItemLeft" align="right" valign="top"><a id="ga7499ec372d112f712c709c1a2e2abf86"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR1_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga7499ec372d112f712c709c1a2e2abf86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f34d449d0ef98d8e06bcc52d8aef151"><td class="memItemLeft" align="right" valign="top"><a id="ga9f34d449d0ef98d8e06bcc52d8aef151"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR1_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga9f34d449d0ef98d8e06bcc52d8aef151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacda8fd2aaab8481980b1d90920a99b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaacda8fd2aaab8481980b1d90920a99b1">DMA_ERR_ERR1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR1_SHIFT)) &amp; DMA_ERR_ERR1_MASK)</td></tr>
<tr class="separator:gaacda8fd2aaab8481980b1d90920a99b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1951c1dbf65b90113283494a7f751606"><td class="memItemLeft" align="right" valign="top"><a id="ga1951c1dbf65b90113283494a7f751606"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR2_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga1951c1dbf65b90113283494a7f751606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b5f35f4d12bff35a729fae491b7c50e"><td class="memItemLeft" align="right" valign="top"><a id="ga0b5f35f4d12bff35a729fae491b7c50e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR2_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga0b5f35f4d12bff35a729fae491b7c50e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga846455307421616646ea397b277cca6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga846455307421616646ea397b277cca6d">DMA_ERR_ERR2</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR2_SHIFT)) &amp; DMA_ERR_ERR2_MASK)</td></tr>
<tr class="separator:ga846455307421616646ea397b277cca6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd75b06f746d41c3e5753356fe88c7d5"><td class="memItemLeft" align="right" valign="top"><a id="gacd75b06f746d41c3e5753356fe88c7d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR3_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:gacd75b06f746d41c3e5753356fe88c7d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ce969b44f6794b1514fca19857cefd2"><td class="memItemLeft" align="right" valign="top"><a id="ga3ce969b44f6794b1514fca19857cefd2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR3_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga3ce969b44f6794b1514fca19857cefd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa49d6df81bd5c660e6dc4b7eaa775339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaa49d6df81bd5c660e6dc4b7eaa775339">DMA_ERR_ERR3</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR3_SHIFT)) &amp; DMA_ERR_ERR3_MASK)</td></tr>
<tr class="separator:gaa49d6df81bd5c660e6dc4b7eaa775339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9d5b6f1d6608d9949c68a1eeea555d2"><td class="memItemLeft" align="right" valign="top"><a id="gab9d5b6f1d6608d9949c68a1eeea555d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR4_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:gab9d5b6f1d6608d9949c68a1eeea555d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac359bd7cc76f62c11333ff4c10de4a34"><td class="memItemLeft" align="right" valign="top"><a id="gac359bd7cc76f62c11333ff4c10de4a34"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR4_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gac359bd7cc76f62c11333ff4c10de4a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9e1fecaa9b190f1b741001d0e6209ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gac9e1fecaa9b190f1b741001d0e6209ae">DMA_ERR_ERR4</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR4_SHIFT)) &amp; DMA_ERR_ERR4_MASK)</td></tr>
<tr class="separator:gac9e1fecaa9b190f1b741001d0e6209ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d45ac13a2699e26fbe38ffab8cce416"><td class="memItemLeft" align="right" valign="top"><a id="ga7d45ac13a2699e26fbe38ffab8cce416"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR5_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:ga7d45ac13a2699e26fbe38ffab8cce416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6438acccecf5224c424255a79d43ff3f"><td class="memItemLeft" align="right" valign="top"><a id="ga6438acccecf5224c424255a79d43ff3f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR5_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga6438acccecf5224c424255a79d43ff3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e189e61b0873b877280091497b8e967"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga7e189e61b0873b877280091497b8e967">DMA_ERR_ERR5</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR5_SHIFT)) &amp; DMA_ERR_ERR5_MASK)</td></tr>
<tr class="separator:ga7e189e61b0873b877280091497b8e967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91c5a3a1f23688b499e815010332a8b6"><td class="memItemLeft" align="right" valign="top"><a id="ga91c5a3a1f23688b499e815010332a8b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR6_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga91c5a3a1f23688b499e815010332a8b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef44087bd9a7d5fa08f5143885f24426"><td class="memItemLeft" align="right" valign="top"><a id="gaef44087bd9a7d5fa08f5143885f24426"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR6_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaef44087bd9a7d5fa08f5143885f24426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19a520d0ea33e8c5be160cda0e68c548"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga19a520d0ea33e8c5be160cda0e68c548">DMA_ERR_ERR6</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR6_SHIFT)) &amp; DMA_ERR_ERR6_MASK)</td></tr>
<tr class="separator:ga19a520d0ea33e8c5be160cda0e68c548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf88c20213557f9b14d0461186c8ad9c"><td class="memItemLeft" align="right" valign="top"><a id="gacf88c20213557f9b14d0461186c8ad9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR7_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:gacf88c20213557f9b14d0461186c8ad9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba843bc164640b0bee694d06aec3ff5d"><td class="memItemLeft" align="right" valign="top"><a id="gaba843bc164640b0bee694d06aec3ff5d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR7_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaba843bc164640b0bee694d06aec3ff5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61b1e83971b09483bc5ce3e4c715c4b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga61b1e83971b09483bc5ce3e4c715c4b2">DMA_ERR_ERR7</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR7_SHIFT)) &amp; DMA_ERR_ERR7_MASK)</td></tr>
<tr class="separator:ga61b1e83971b09483bc5ce3e4c715c4b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26b3300af4c6056fde15d7ee464fe27b"><td class="memItemLeft" align="right" valign="top"><a id="ga26b3300af4c6056fde15d7ee464fe27b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR8_MASK</b>&#160;&#160;&#160;(0x100U)</td></tr>
<tr class="separator:ga26b3300af4c6056fde15d7ee464fe27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b65d94f8709efa99e181d39498bf7f8"><td class="memItemLeft" align="right" valign="top"><a id="ga4b65d94f8709efa99e181d39498bf7f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR8_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga4b65d94f8709efa99e181d39498bf7f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3bae51cc5b5632d5733c9c2476e7622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaf3bae51cc5b5632d5733c9c2476e7622">DMA_ERR_ERR8</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR8_SHIFT)) &amp; DMA_ERR_ERR8_MASK)</td></tr>
<tr class="separator:gaf3bae51cc5b5632d5733c9c2476e7622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbe1957b7eb3286c59843176e53f8db5"><td class="memItemLeft" align="right" valign="top"><a id="gadbe1957b7eb3286c59843176e53f8db5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR9_MASK</b>&#160;&#160;&#160;(0x200U)</td></tr>
<tr class="separator:gadbe1957b7eb3286c59843176e53f8db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23013d455c522ab79cea06ec7cb24f54"><td class="memItemLeft" align="right" valign="top"><a id="ga23013d455c522ab79cea06ec7cb24f54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR9_SHIFT</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga23013d455c522ab79cea06ec7cb24f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf3a94617e5c64d613786441ea318adb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gadf3a94617e5c64d613786441ea318adb">DMA_ERR_ERR9</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR9_SHIFT)) &amp; DMA_ERR_ERR9_MASK)</td></tr>
<tr class="separator:gadf3a94617e5c64d613786441ea318adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf262602fbf5a06efce5d26c049d799e6"><td class="memItemLeft" align="right" valign="top"><a id="gaf262602fbf5a06efce5d26c049d799e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR10_MASK</b>&#160;&#160;&#160;(0x400U)</td></tr>
<tr class="separator:gaf262602fbf5a06efce5d26c049d799e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga121c9024d0acc3936d38c00f707e94d9"><td class="memItemLeft" align="right" valign="top"><a id="ga121c9024d0acc3936d38c00f707e94d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR10_SHIFT</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga121c9024d0acc3936d38c00f707e94d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d102fb47042207c1824f41ccff61e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga5d102fb47042207c1824f41ccff61e53">DMA_ERR_ERR10</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR10_SHIFT)) &amp; DMA_ERR_ERR10_MASK)</td></tr>
<tr class="separator:ga5d102fb47042207c1824f41ccff61e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98e4393a5293b8777ae38028fee1ec5a"><td class="memItemLeft" align="right" valign="top"><a id="ga98e4393a5293b8777ae38028fee1ec5a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR11_MASK</b>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:ga98e4393a5293b8777ae38028fee1ec5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65fb2e0a33965f35b7475dcaf2168242"><td class="memItemLeft" align="right" valign="top"><a id="ga65fb2e0a33965f35b7475dcaf2168242"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR11_SHIFT</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga65fb2e0a33965f35b7475dcaf2168242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73124eb128e073e625712db8b1531f02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga73124eb128e073e625712db8b1531f02">DMA_ERR_ERR11</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR11_SHIFT)) &amp; DMA_ERR_ERR11_MASK)</td></tr>
<tr class="separator:ga73124eb128e073e625712db8b1531f02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a1d9073ce637ecb9af7ee182818a808"><td class="memItemLeft" align="right" valign="top"><a id="ga1a1d9073ce637ecb9af7ee182818a808"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR12_MASK</b>&#160;&#160;&#160;(0x1000U)</td></tr>
<tr class="separator:ga1a1d9073ce637ecb9af7ee182818a808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac964942fa1bfa36d4d85ceb8d7659091"><td class="memItemLeft" align="right" valign="top"><a id="gac964942fa1bfa36d4d85ceb8d7659091"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR12_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gac964942fa1bfa36d4d85ceb8d7659091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7a124d430ebd5ad67408141f313c36a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gad7a124d430ebd5ad67408141f313c36a">DMA_ERR_ERR12</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR12_SHIFT)) &amp; DMA_ERR_ERR12_MASK)</td></tr>
<tr class="separator:gad7a124d430ebd5ad67408141f313c36a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea7b3a588a4980e7c46c95a4a3796d2b"><td class="memItemLeft" align="right" valign="top"><a id="gaea7b3a588a4980e7c46c95a4a3796d2b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR13_MASK</b>&#160;&#160;&#160;(0x2000U)</td></tr>
<tr class="separator:gaea7b3a588a4980e7c46c95a4a3796d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace70e2ada6826e2ed8ac61868a3c9ace"><td class="memItemLeft" align="right" valign="top"><a id="gace70e2ada6826e2ed8ac61868a3c9ace"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR13_SHIFT</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gace70e2ada6826e2ed8ac61868a3c9ace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4065c99f1449faf9bee30316156daa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gac4065c99f1449faf9bee30316156daa4">DMA_ERR_ERR13</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR13_SHIFT)) &amp; DMA_ERR_ERR13_MASK)</td></tr>
<tr class="separator:gac4065c99f1449faf9bee30316156daa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75221d150ac8723e86b606a11d0afa4b"><td class="memItemLeft" align="right" valign="top"><a id="ga75221d150ac8723e86b606a11d0afa4b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR14_MASK</b>&#160;&#160;&#160;(0x4000U)</td></tr>
<tr class="separator:ga75221d150ac8723e86b606a11d0afa4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga007cfb975ad771415fc6ff30ec5e0ff8"><td class="memItemLeft" align="right" valign="top"><a id="ga007cfb975ad771415fc6ff30ec5e0ff8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR14_SHIFT</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga007cfb975ad771415fc6ff30ec5e0ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50f9243ae8a01f9bfabb50ff17a5bf07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga50f9243ae8a01f9bfabb50ff17a5bf07">DMA_ERR_ERR14</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR14_SHIFT)) &amp; DMA_ERR_ERR14_MASK)</td></tr>
<tr class="separator:ga50f9243ae8a01f9bfabb50ff17a5bf07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3b260afe4db53c9e602f1f6a5201fff"><td class="memItemLeft" align="right" valign="top"><a id="gaa3b260afe4db53c9e602f1f6a5201fff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR15_MASK</b>&#160;&#160;&#160;(0x8000U)</td></tr>
<tr class="separator:gaa3b260afe4db53c9e602f1f6a5201fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2045ddbd1bc78466e6fa9b2ac4202ef1"><td class="memItemLeft" align="right" valign="top"><a id="ga2045ddbd1bc78466e6fa9b2ac4202ef1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR15_SHIFT</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga2045ddbd1bc78466e6fa9b2ac4202ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b9b9856ad9859c86375ac2d6ede7e25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga3b9b9856ad9859c86375ac2d6ede7e25">DMA_ERR_ERR15</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR15_SHIFT)) &amp; DMA_ERR_ERR15_MASK)</td></tr>
<tr class="separator:ga3b9b9856ad9859c86375ac2d6ede7e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c220c5db8224c45d7653ef7380c8583"><td class="memItemLeft" align="right" valign="top"><a id="ga4c220c5db8224c45d7653ef7380c8583"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR16_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:ga4c220c5db8224c45d7653ef7380c8583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga822df853837e803e3c3a3019ca29f4f4"><td class="memItemLeft" align="right" valign="top"><a id="ga822df853837e803e3c3a3019ca29f4f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR16_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga822df853837e803e3c3a3019ca29f4f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga782753c02ca94b50668f47ad73eaa481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga782753c02ca94b50668f47ad73eaa481">DMA_ERR_ERR16</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR16_SHIFT)) &amp; DMA_ERR_ERR16_MASK)</td></tr>
<tr class="separator:ga782753c02ca94b50668f47ad73eaa481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12b6026395d510077e844b30490d9c15"><td class="memItemLeft" align="right" valign="top"><a id="ga12b6026395d510077e844b30490d9c15"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR17_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:ga12b6026395d510077e844b30490d9c15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73df87a11fcab5a6fa6edac52b55af01"><td class="memItemLeft" align="right" valign="top"><a id="ga73df87a11fcab5a6fa6edac52b55af01"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR17_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga73df87a11fcab5a6fa6edac52b55af01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89fb48e6264b852e56d5218bd8592b55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga89fb48e6264b852e56d5218bd8592b55">DMA_ERR_ERR17</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR17_SHIFT)) &amp; DMA_ERR_ERR17_MASK)</td></tr>
<tr class="separator:ga89fb48e6264b852e56d5218bd8592b55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c30f5acbed1bfabf0aef105704c9f94"><td class="memItemLeft" align="right" valign="top"><a id="ga8c30f5acbed1bfabf0aef105704c9f94"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR18_MASK</b>&#160;&#160;&#160;(0x40000U)</td></tr>
<tr class="separator:ga8c30f5acbed1bfabf0aef105704c9f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcb57e5df81b2b2474949b0506b739e6"><td class="memItemLeft" align="right" valign="top"><a id="gafcb57e5df81b2b2474949b0506b739e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR18_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gafcb57e5df81b2b2474949b0506b739e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aded2b7549f39fff55dd62a1ed9fdaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga1aded2b7549f39fff55dd62a1ed9fdaa">DMA_ERR_ERR18</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR18_SHIFT)) &amp; DMA_ERR_ERR18_MASK)</td></tr>
<tr class="separator:ga1aded2b7549f39fff55dd62a1ed9fdaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae51e4e45cbf8c289c61e039a96b65616"><td class="memItemLeft" align="right" valign="top"><a id="gae51e4e45cbf8c289c61e039a96b65616"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR19_MASK</b>&#160;&#160;&#160;(0x80000U)</td></tr>
<tr class="separator:gae51e4e45cbf8c289c61e039a96b65616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2749310de8671ce201952b5f514a59c8"><td class="memItemLeft" align="right" valign="top"><a id="ga2749310de8671ce201952b5f514a59c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR19_SHIFT</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga2749310de8671ce201952b5f514a59c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44cb224d3d3cbeaf83871b40d1c2e644"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga44cb224d3d3cbeaf83871b40d1c2e644">DMA_ERR_ERR19</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR19_SHIFT)) &amp; DMA_ERR_ERR19_MASK)</td></tr>
<tr class="separator:ga44cb224d3d3cbeaf83871b40d1c2e644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada51cf752298ff20b2b70ac401b5f365"><td class="memItemLeft" align="right" valign="top"><a id="gada51cf752298ff20b2b70ac401b5f365"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR20_MASK</b>&#160;&#160;&#160;(0x100000U)</td></tr>
<tr class="separator:gada51cf752298ff20b2b70ac401b5f365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab94be81bd05b5a6364657a9a16e71d3f"><td class="memItemLeft" align="right" valign="top"><a id="gab94be81bd05b5a6364657a9a16e71d3f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR20_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gab94be81bd05b5a6364657a9a16e71d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2be109ab4f9dd101fcd3523099c2ec8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga2be109ab4f9dd101fcd3523099c2ec8a">DMA_ERR_ERR20</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR20_SHIFT)) &amp; DMA_ERR_ERR20_MASK)</td></tr>
<tr class="separator:ga2be109ab4f9dd101fcd3523099c2ec8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga022f37d2b26cbbceef40e5ba6af6a18f"><td class="memItemLeft" align="right" valign="top"><a id="ga022f37d2b26cbbceef40e5ba6af6a18f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR21_MASK</b>&#160;&#160;&#160;(0x200000U)</td></tr>
<tr class="separator:ga022f37d2b26cbbceef40e5ba6af6a18f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56cce87bb88e37e67730d8f8eff19a2d"><td class="memItemLeft" align="right" valign="top"><a id="ga56cce87bb88e37e67730d8f8eff19a2d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR21_SHIFT</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga56cce87bb88e37e67730d8f8eff19a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70e0357d3b96dd9966ecef94d4e9f4a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga70e0357d3b96dd9966ecef94d4e9f4a6">DMA_ERR_ERR21</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR21_SHIFT)) &amp; DMA_ERR_ERR21_MASK)</td></tr>
<tr class="separator:ga70e0357d3b96dd9966ecef94d4e9f4a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fc26b8368d0be508af2d481b60bd1f4"><td class="memItemLeft" align="right" valign="top"><a id="ga7fc26b8368d0be508af2d481b60bd1f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR22_MASK</b>&#160;&#160;&#160;(0x400000U)</td></tr>
<tr class="separator:ga7fc26b8368d0be508af2d481b60bd1f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf767f3e40d1d8e3c1d8a35be268ae4e4"><td class="memItemLeft" align="right" valign="top"><a id="gaf767f3e40d1d8e3c1d8a35be268ae4e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR22_SHIFT</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gaf767f3e40d1d8e3c1d8a35be268ae4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20851a8f0e01a69711f831b7ba224a9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga20851a8f0e01a69711f831b7ba224a9e">DMA_ERR_ERR22</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR22_SHIFT)) &amp; DMA_ERR_ERR22_MASK)</td></tr>
<tr class="separator:ga20851a8f0e01a69711f831b7ba224a9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga725a3552d4a15047399b0d3ce68a205f"><td class="memItemLeft" align="right" valign="top"><a id="ga725a3552d4a15047399b0d3ce68a205f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR23_MASK</b>&#160;&#160;&#160;(0x800000U)</td></tr>
<tr class="separator:ga725a3552d4a15047399b0d3ce68a205f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga330516c84a22b171807f80610928ec0d"><td class="memItemLeft" align="right" valign="top"><a id="ga330516c84a22b171807f80610928ec0d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR23_SHIFT</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga330516c84a22b171807f80610928ec0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafe5d73260968a7daab44642da1ae50b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaafe5d73260968a7daab44642da1ae50b">DMA_ERR_ERR23</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR23_SHIFT)) &amp; DMA_ERR_ERR23_MASK)</td></tr>
<tr class="separator:gaafe5d73260968a7daab44642da1ae50b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a0822c4ae00c1b88ba0bec2b9aa8866"><td class="memItemLeft" align="right" valign="top"><a id="ga4a0822c4ae00c1b88ba0bec2b9aa8866"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR24_MASK</b>&#160;&#160;&#160;(0x1000000U)</td></tr>
<tr class="separator:ga4a0822c4ae00c1b88ba0bec2b9aa8866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga792ceba822c60c30a77d15a7f038a42a"><td class="memItemLeft" align="right" valign="top"><a id="ga792ceba822c60c30a77d15a7f038a42a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR24_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga792ceba822c60c30a77d15a7f038a42a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e7396d1410291e5a548bd4374249d73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga1e7396d1410291e5a548bd4374249d73">DMA_ERR_ERR24</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR24_SHIFT)) &amp; DMA_ERR_ERR24_MASK)</td></tr>
<tr class="separator:ga1e7396d1410291e5a548bd4374249d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d435f869189e213bdd67a24d06ef85d"><td class="memItemLeft" align="right" valign="top"><a id="ga2d435f869189e213bdd67a24d06ef85d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR25_MASK</b>&#160;&#160;&#160;(0x2000000U)</td></tr>
<tr class="separator:ga2d435f869189e213bdd67a24d06ef85d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga030218b61e12207759c2b7475cbb0ca1"><td class="memItemLeft" align="right" valign="top"><a id="ga030218b61e12207759c2b7475cbb0ca1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR25_SHIFT</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga030218b61e12207759c2b7475cbb0ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaabf240d6009344201cf9a379cfb89db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaaabf240d6009344201cf9a379cfb89db">DMA_ERR_ERR25</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR25_SHIFT)) &amp; DMA_ERR_ERR25_MASK)</td></tr>
<tr class="separator:gaaabf240d6009344201cf9a379cfb89db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa09e165a2a35320e042424492a0fcd1c"><td class="memItemLeft" align="right" valign="top"><a id="gaa09e165a2a35320e042424492a0fcd1c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR26_MASK</b>&#160;&#160;&#160;(0x4000000U)</td></tr>
<tr class="separator:gaa09e165a2a35320e042424492a0fcd1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c85c4482375181e8678b86ba3746cac"><td class="memItemLeft" align="right" valign="top"><a id="ga4c85c4482375181e8678b86ba3746cac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR26_SHIFT</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga4c85c4482375181e8678b86ba3746cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd5483a829ad2024cd8775926157bae1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gabd5483a829ad2024cd8775926157bae1">DMA_ERR_ERR26</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR26_SHIFT)) &amp; DMA_ERR_ERR26_MASK)</td></tr>
<tr class="separator:gabd5483a829ad2024cd8775926157bae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c9bb3f2389411da2550c3760427c507"><td class="memItemLeft" align="right" valign="top"><a id="ga2c9bb3f2389411da2550c3760427c507"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR27_MASK</b>&#160;&#160;&#160;(0x8000000U)</td></tr>
<tr class="separator:ga2c9bb3f2389411da2550c3760427c507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga392e9132cb5ba6f55e025d15bd593dd8"><td class="memItemLeft" align="right" valign="top"><a id="ga392e9132cb5ba6f55e025d15bd593dd8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR27_SHIFT</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga392e9132cb5ba6f55e025d15bd593dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad18c6efadf01d26b57cd87ccc79160e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gad18c6efadf01d26b57cd87ccc79160e5">DMA_ERR_ERR27</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR27_SHIFT)) &amp; DMA_ERR_ERR27_MASK)</td></tr>
<tr class="separator:gad18c6efadf01d26b57cd87ccc79160e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f28941f1b8c214737d02f0ed45a615e"><td class="memItemLeft" align="right" valign="top"><a id="ga7f28941f1b8c214737d02f0ed45a615e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR28_MASK</b>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:ga7f28941f1b8c214737d02f0ed45a615e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac28ff5e1c02fcfe7773e20094e6e376d"><td class="memItemLeft" align="right" valign="top"><a id="gac28ff5e1c02fcfe7773e20094e6e376d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR28_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gac28ff5e1c02fcfe7773e20094e6e376d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8d883ac550ae82bb6f1cbec72797abe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gac8d883ac550ae82bb6f1cbec72797abe">DMA_ERR_ERR28</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR28_SHIFT)) &amp; DMA_ERR_ERR28_MASK)</td></tr>
<tr class="separator:gac8d883ac550ae82bb6f1cbec72797abe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4843ceb432822b25679556ce182f1c9"><td class="memItemLeft" align="right" valign="top"><a id="gaf4843ceb432822b25679556ce182f1c9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR29_MASK</b>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:gaf4843ceb432822b25679556ce182f1c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d49e17b63fada690d79cb548fae04de"><td class="memItemLeft" align="right" valign="top"><a id="ga2d49e17b63fada690d79cb548fae04de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR29_SHIFT</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga2d49e17b63fada690d79cb548fae04de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3451a9798dba64bfc07b7ec62ba82b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gae3451a9798dba64bfc07b7ec62ba82b7">DMA_ERR_ERR29</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR29_SHIFT)) &amp; DMA_ERR_ERR29_MASK)</td></tr>
<tr class="separator:gae3451a9798dba64bfc07b7ec62ba82b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaae0d47cf29f0aa3386f098c3b0c714b"><td class="memItemLeft" align="right" valign="top"><a id="gaaae0d47cf29f0aa3386f098c3b0c714b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR30_MASK</b>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:gaaae0d47cf29f0aa3386f098c3b0c714b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf6dbecaac6ce13c626d798ad85900c5"><td class="memItemLeft" align="right" valign="top"><a id="gadf6dbecaac6ce13c626d798ad85900c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR30_SHIFT</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gadf6dbecaac6ce13c626d798ad85900c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a7e9dc8c176f57222c060e52e8427ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga7a7e9dc8c176f57222c060e52e8427ac">DMA_ERR_ERR30</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR30_SHIFT)) &amp; DMA_ERR_ERR30_MASK)</td></tr>
<tr class="separator:ga7a7e9dc8c176f57222c060e52e8427ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga622d3cfc491e0529a023a3f0edc8a0fa"><td class="memItemLeft" align="right" valign="top"><a id="ga622d3cfc491e0529a023a3f0edc8a0fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR31_MASK</b>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:ga622d3cfc491e0529a023a3f0edc8a0fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65a44c8ef5c1673fc5537eae98a948c0"><td class="memItemLeft" align="right" valign="top"><a id="ga65a44c8ef5c1673fc5537eae98a948c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ERR_ERR31_SHIFT</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga65a44c8ef5c1673fc5537eae98a948c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bfa72e9172c39619f715d6f2faafb7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga5bfa72e9172c39619f715d6f2faafb7f">DMA_ERR_ERR31</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR31_SHIFT)) &amp; DMA_ERR_ERR31_MASK)</td></tr>
<tr class="separator:ga5bfa72e9172c39619f715d6f2faafb7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">HRS - Hardware Request Status</h2></td></tr>
<tr class="memitem:ga39ace553ace4ea0f1da0f2e418ea1cc7"><td class="memItemLeft" align="right" valign="top"><a id="ga39ace553ace4ea0f1da0f2e418ea1cc7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS0_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga39ace553ace4ea0f1da0f2e418ea1cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68978d004a9c81063869d7d59553f3e9"><td class="memItemLeft" align="right" valign="top"><a id="ga68978d004a9c81063869d7d59553f3e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS0_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga68978d004a9c81063869d7d59553f3e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace83a59e5cbcd17430edf2764d3926de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gace83a59e5cbcd17430edf2764d3926de">DMA_HRS_HRS0</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS0_SHIFT)) &amp; DMA_HRS_HRS0_MASK)</td></tr>
<tr class="separator:gace83a59e5cbcd17430edf2764d3926de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga260c7de3089f87d08b58f8c2874dcb2a"><td class="memItemLeft" align="right" valign="top"><a id="ga260c7de3089f87d08b58f8c2874dcb2a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS1_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga260c7de3089f87d08b58f8c2874dcb2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33181a585c24a5532e4756d6f7080a74"><td class="memItemLeft" align="right" valign="top"><a id="ga33181a585c24a5532e4756d6f7080a74"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS1_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga33181a585c24a5532e4756d6f7080a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga863ae3ddb412303755f11c03db95a99c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga863ae3ddb412303755f11c03db95a99c">DMA_HRS_HRS1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS1_SHIFT)) &amp; DMA_HRS_HRS1_MASK)</td></tr>
<tr class="separator:ga863ae3ddb412303755f11c03db95a99c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab172f0aec10459f57a424abf8218201"><td class="memItemLeft" align="right" valign="top"><a id="gaab172f0aec10459f57a424abf8218201"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS2_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:gaab172f0aec10459f57a424abf8218201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ce6312c610677e9fd618e58cf5db4be"><td class="memItemLeft" align="right" valign="top"><a id="ga5ce6312c610677e9fd618e58cf5db4be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS2_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga5ce6312c610677e9fd618e58cf5db4be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae814a212f214cf999ccc03f0f7a868e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gae814a212f214cf999ccc03f0f7a868e6">DMA_HRS_HRS2</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS2_SHIFT)) &amp; DMA_HRS_HRS2_MASK)</td></tr>
<tr class="separator:gae814a212f214cf999ccc03f0f7a868e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab38eb6178d982a70880d2540c8d21533"><td class="memItemLeft" align="right" valign="top"><a id="gab38eb6178d982a70880d2540c8d21533"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS3_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:gab38eb6178d982a70880d2540c8d21533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga354d385e3e760a2808ba5320f58a17e9"><td class="memItemLeft" align="right" valign="top"><a id="ga354d385e3e760a2808ba5320f58a17e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS3_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga354d385e3e760a2808ba5320f58a17e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b5552ec14f5867d89d80b22a4dc25f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga6b5552ec14f5867d89d80b22a4dc25f1">DMA_HRS_HRS3</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS3_SHIFT)) &amp; DMA_HRS_HRS3_MASK)</td></tr>
<tr class="separator:ga6b5552ec14f5867d89d80b22a4dc25f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79a7d99729d1515c973892e2ba70e448"><td class="memItemLeft" align="right" valign="top"><a id="ga79a7d99729d1515c973892e2ba70e448"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS4_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:ga79a7d99729d1515c973892e2ba70e448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4268fab708cc31dc6f6cd138785be5f3"><td class="memItemLeft" align="right" valign="top"><a id="ga4268fab708cc31dc6f6cd138785be5f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS4_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga4268fab708cc31dc6f6cd138785be5f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90248faf69617103792134ffd5fd6f6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga90248faf69617103792134ffd5fd6f6d">DMA_HRS_HRS4</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS4_SHIFT)) &amp; DMA_HRS_HRS4_MASK)</td></tr>
<tr class="separator:ga90248faf69617103792134ffd5fd6f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfc3b3c3d28ca9bfefaa6709e9909508"><td class="memItemLeft" align="right" valign="top"><a id="gacfc3b3c3d28ca9bfefaa6709e9909508"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS5_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:gacfc3b3c3d28ca9bfefaa6709e9909508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90ea769ef1cbc54afc275c1e991d1d78"><td class="memItemLeft" align="right" valign="top"><a id="ga90ea769ef1cbc54afc275c1e991d1d78"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS5_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga90ea769ef1cbc54afc275c1e991d1d78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02c573d253b73464cbc7bb3917b8e737"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga02c573d253b73464cbc7bb3917b8e737">DMA_HRS_HRS5</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS5_SHIFT)) &amp; DMA_HRS_HRS5_MASK)</td></tr>
<tr class="separator:ga02c573d253b73464cbc7bb3917b8e737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44d55de50c7c80d678981951826f0081"><td class="memItemLeft" align="right" valign="top"><a id="ga44d55de50c7c80d678981951826f0081"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS6_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga44d55de50c7c80d678981951826f0081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3682df9c3a8e95125a6b8c535354f30"><td class="memItemLeft" align="right" valign="top"><a id="gae3682df9c3a8e95125a6b8c535354f30"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS6_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gae3682df9c3a8e95125a6b8c535354f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82270d2b0f2be471ebd4462a975e6e81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga82270d2b0f2be471ebd4462a975e6e81">DMA_HRS_HRS6</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS6_SHIFT)) &amp; DMA_HRS_HRS6_MASK)</td></tr>
<tr class="separator:ga82270d2b0f2be471ebd4462a975e6e81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18c91c3c8141da6f187a33b29a88e824"><td class="memItemLeft" align="right" valign="top"><a id="ga18c91c3c8141da6f187a33b29a88e824"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS7_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga18c91c3c8141da6f187a33b29a88e824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga974308a1a9c35933b15c56569b09fff1"><td class="memItemLeft" align="right" valign="top"><a id="ga974308a1a9c35933b15c56569b09fff1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS7_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga974308a1a9c35933b15c56569b09fff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45595e2b1a61411198eee7bfaf7e4409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga45595e2b1a61411198eee7bfaf7e4409">DMA_HRS_HRS7</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS7_SHIFT)) &amp; DMA_HRS_HRS7_MASK)</td></tr>
<tr class="separator:ga45595e2b1a61411198eee7bfaf7e4409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ac1e668583047830217733a86cb5282"><td class="memItemLeft" align="right" valign="top"><a id="ga1ac1e668583047830217733a86cb5282"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS8_MASK</b>&#160;&#160;&#160;(0x100U)</td></tr>
<tr class="separator:ga1ac1e668583047830217733a86cb5282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2ad334ca6ffd1da266db7274904744b"><td class="memItemLeft" align="right" valign="top"><a id="gac2ad334ca6ffd1da266db7274904744b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS8_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gac2ad334ca6ffd1da266db7274904744b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c4afcc9768ed5f8c4aa13bcd2c9f689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga7c4afcc9768ed5f8c4aa13bcd2c9f689">DMA_HRS_HRS8</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS8_SHIFT)) &amp; DMA_HRS_HRS8_MASK)</td></tr>
<tr class="separator:ga7c4afcc9768ed5f8c4aa13bcd2c9f689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74fabb7978d0300a9a53ce9623cd4ec0"><td class="memItemLeft" align="right" valign="top"><a id="ga74fabb7978d0300a9a53ce9623cd4ec0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS9_MASK</b>&#160;&#160;&#160;(0x200U)</td></tr>
<tr class="separator:ga74fabb7978d0300a9a53ce9623cd4ec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf0fb7b7d09669eb6d9494cbd820283"><td class="memItemLeft" align="right" valign="top"><a id="ga0bf0fb7b7d09669eb6d9494cbd820283"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS9_SHIFT</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga0bf0fb7b7d09669eb6d9494cbd820283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga924385d59b42400e7e74ac7937a5d658"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga924385d59b42400e7e74ac7937a5d658">DMA_HRS_HRS9</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS9_SHIFT)) &amp; DMA_HRS_HRS9_MASK)</td></tr>
<tr class="separator:ga924385d59b42400e7e74ac7937a5d658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f6a957f6d04efec97e3b3a3e69cb393"><td class="memItemLeft" align="right" valign="top"><a id="ga3f6a957f6d04efec97e3b3a3e69cb393"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS10_MASK</b>&#160;&#160;&#160;(0x400U)</td></tr>
<tr class="separator:ga3f6a957f6d04efec97e3b3a3e69cb393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga778c5e6d66d2e4f37e16b2ec8f27ec60"><td class="memItemLeft" align="right" valign="top"><a id="ga778c5e6d66d2e4f37e16b2ec8f27ec60"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS10_SHIFT</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga778c5e6d66d2e4f37e16b2ec8f27ec60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga741fa4de4c929f3c094c14e29040996d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga741fa4de4c929f3c094c14e29040996d">DMA_HRS_HRS10</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS10_SHIFT)) &amp; DMA_HRS_HRS10_MASK)</td></tr>
<tr class="separator:ga741fa4de4c929f3c094c14e29040996d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9772ae843b9700e32fe8080273138259"><td class="memItemLeft" align="right" valign="top"><a id="ga9772ae843b9700e32fe8080273138259"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS11_MASK</b>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:ga9772ae843b9700e32fe8080273138259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2ec495a4cf3b439ad0ff924cba41218"><td class="memItemLeft" align="right" valign="top"><a id="gad2ec495a4cf3b439ad0ff924cba41218"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS11_SHIFT</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gad2ec495a4cf3b439ad0ff924cba41218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdf7ae6e051a82dd3f2e4c825caadfdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gafdf7ae6e051a82dd3f2e4c825caadfdf">DMA_HRS_HRS11</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS11_SHIFT)) &amp; DMA_HRS_HRS11_MASK)</td></tr>
<tr class="separator:gafdf7ae6e051a82dd3f2e4c825caadfdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1378581b5a4f4ea1dc0756d813cb5fd8"><td class="memItemLeft" align="right" valign="top"><a id="ga1378581b5a4f4ea1dc0756d813cb5fd8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS12_MASK</b>&#160;&#160;&#160;(0x1000U)</td></tr>
<tr class="separator:ga1378581b5a4f4ea1dc0756d813cb5fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d9f2a43a4fe7a7ad7f1a74547ba895d"><td class="memItemLeft" align="right" valign="top"><a id="ga1d9f2a43a4fe7a7ad7f1a74547ba895d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS12_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga1d9f2a43a4fe7a7ad7f1a74547ba895d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01954a29fc506722fe49ff44e1edc7c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga01954a29fc506722fe49ff44e1edc7c1">DMA_HRS_HRS12</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS12_SHIFT)) &amp; DMA_HRS_HRS12_MASK)</td></tr>
<tr class="separator:ga01954a29fc506722fe49ff44e1edc7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga918fc7b0985cbe11be58212390f1c816"><td class="memItemLeft" align="right" valign="top"><a id="ga918fc7b0985cbe11be58212390f1c816"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS13_MASK</b>&#160;&#160;&#160;(0x2000U)</td></tr>
<tr class="separator:ga918fc7b0985cbe11be58212390f1c816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadffc24f95572e6aab3e33fefe1c1806c"><td class="memItemLeft" align="right" valign="top"><a id="gadffc24f95572e6aab3e33fefe1c1806c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS13_SHIFT</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gadffc24f95572e6aab3e33fefe1c1806c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga393b9a6cfc820d021406a16797b566df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga393b9a6cfc820d021406a16797b566df">DMA_HRS_HRS13</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS13_SHIFT)) &amp; DMA_HRS_HRS13_MASK)</td></tr>
<tr class="separator:ga393b9a6cfc820d021406a16797b566df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70ee6df2c5cce431c6b9d3e3f958bd69"><td class="memItemLeft" align="right" valign="top"><a id="ga70ee6df2c5cce431c6b9d3e3f958bd69"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS14_MASK</b>&#160;&#160;&#160;(0x4000U)</td></tr>
<tr class="separator:ga70ee6df2c5cce431c6b9d3e3f958bd69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183e6503c7ed5e4b07f9df2bf47d46a9"><td class="memItemLeft" align="right" valign="top"><a id="ga183e6503c7ed5e4b07f9df2bf47d46a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS14_SHIFT</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga183e6503c7ed5e4b07f9df2bf47d46a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0765f0b86365326900b7623e166519a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaa0765f0b86365326900b7623e166519a">DMA_HRS_HRS14</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS14_SHIFT)) &amp; DMA_HRS_HRS14_MASK)</td></tr>
<tr class="separator:gaa0765f0b86365326900b7623e166519a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95ddced80fcb33b665fa1b6aad38210b"><td class="memItemLeft" align="right" valign="top"><a id="ga95ddced80fcb33b665fa1b6aad38210b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS15_MASK</b>&#160;&#160;&#160;(0x8000U)</td></tr>
<tr class="separator:ga95ddced80fcb33b665fa1b6aad38210b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac91c063a84c76a6cf385cd3bda8f244a"><td class="memItemLeft" align="right" valign="top"><a id="gac91c063a84c76a6cf385cd3bda8f244a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS15_SHIFT</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gac91c063a84c76a6cf385cd3bda8f244a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a58ea4983750062cd57f36cf91e3083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga2a58ea4983750062cd57f36cf91e3083">DMA_HRS_HRS15</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS15_SHIFT)) &amp; DMA_HRS_HRS15_MASK)</td></tr>
<tr class="separator:ga2a58ea4983750062cd57f36cf91e3083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf27cdd898398cd38539d7e257f93a17d"><td class="memItemLeft" align="right" valign="top"><a id="gaf27cdd898398cd38539d7e257f93a17d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS16_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:gaf27cdd898398cd38539d7e257f93a17d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe91c2ca6b83138cbba572c98e510a56"><td class="memItemLeft" align="right" valign="top"><a id="gabe91c2ca6b83138cbba572c98e510a56"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS16_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gabe91c2ca6b83138cbba572c98e510a56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8c57b1b84cb071c17788f684a584e17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gad8c57b1b84cb071c17788f684a584e17">DMA_HRS_HRS16</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS16_SHIFT)) &amp; DMA_HRS_HRS16_MASK)</td></tr>
<tr class="separator:gad8c57b1b84cb071c17788f684a584e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c266fced78c2bb7a0e2840e6c9b0d10"><td class="memItemLeft" align="right" valign="top"><a id="ga7c266fced78c2bb7a0e2840e6c9b0d10"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS17_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:ga7c266fced78c2bb7a0e2840e6c9b0d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b858a03a2519dde16b6fc554c7d5886"><td class="memItemLeft" align="right" valign="top"><a id="ga8b858a03a2519dde16b6fc554c7d5886"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS17_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga8b858a03a2519dde16b6fc554c7d5886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02020eea1ffb9dc6944ac209745ddc2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga02020eea1ffb9dc6944ac209745ddc2e">DMA_HRS_HRS17</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS17_SHIFT)) &amp; DMA_HRS_HRS17_MASK)</td></tr>
<tr class="separator:ga02020eea1ffb9dc6944ac209745ddc2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1b3296a48f5b7d2d4bddf30b5cdac39"><td class="memItemLeft" align="right" valign="top"><a id="gae1b3296a48f5b7d2d4bddf30b5cdac39"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS18_MASK</b>&#160;&#160;&#160;(0x40000U)</td></tr>
<tr class="separator:gae1b3296a48f5b7d2d4bddf30b5cdac39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbc7cce291f5addeccdbb3e6df7f9250"><td class="memItemLeft" align="right" valign="top"><a id="gadbc7cce291f5addeccdbb3e6df7f9250"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS18_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gadbc7cce291f5addeccdbb3e6df7f9250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9cfc563e7cc4c21bae0dd8984f85dd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaf9cfc563e7cc4c21bae0dd8984f85dd6">DMA_HRS_HRS18</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS18_SHIFT)) &amp; DMA_HRS_HRS18_MASK)</td></tr>
<tr class="separator:gaf9cfc563e7cc4c21bae0dd8984f85dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8663fb02d97b7b2c9de106b3c5e051c5"><td class="memItemLeft" align="right" valign="top"><a id="ga8663fb02d97b7b2c9de106b3c5e051c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS19_MASK</b>&#160;&#160;&#160;(0x80000U)</td></tr>
<tr class="separator:ga8663fb02d97b7b2c9de106b3c5e051c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf06479e004dbdb6f58931c3105990fa9"><td class="memItemLeft" align="right" valign="top"><a id="gaf06479e004dbdb6f58931c3105990fa9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS19_SHIFT</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gaf06479e004dbdb6f58931c3105990fa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2fef0c721b6083d8242f42f2f962159"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gad2fef0c721b6083d8242f42f2f962159">DMA_HRS_HRS19</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS19_SHIFT)) &amp; DMA_HRS_HRS19_MASK)</td></tr>
<tr class="separator:gad2fef0c721b6083d8242f42f2f962159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53a03b62b8cdb9d74565a6c3aa942155"><td class="memItemLeft" align="right" valign="top"><a id="ga53a03b62b8cdb9d74565a6c3aa942155"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS20_MASK</b>&#160;&#160;&#160;(0x100000U)</td></tr>
<tr class="separator:ga53a03b62b8cdb9d74565a6c3aa942155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63f2090b671245dc3ce8dd0ad88cd1f3"><td class="memItemLeft" align="right" valign="top"><a id="ga63f2090b671245dc3ce8dd0ad88cd1f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS20_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga63f2090b671245dc3ce8dd0ad88cd1f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2b61ef5c04313ecb9d1cea1ea8722f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gac2b61ef5c04313ecb9d1cea1ea8722f8">DMA_HRS_HRS20</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS20_SHIFT)) &amp; DMA_HRS_HRS20_MASK)</td></tr>
<tr class="separator:gac2b61ef5c04313ecb9d1cea1ea8722f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb284cf07bee6d2e8c3ebddbd82916de"><td class="memItemLeft" align="right" valign="top"><a id="gafb284cf07bee6d2e8c3ebddbd82916de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS21_MASK</b>&#160;&#160;&#160;(0x200000U)</td></tr>
<tr class="separator:gafb284cf07bee6d2e8c3ebddbd82916de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16cb9b1c728a945ce949ee45da9199fa"><td class="memItemLeft" align="right" valign="top"><a id="ga16cb9b1c728a945ce949ee45da9199fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS21_SHIFT</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga16cb9b1c728a945ce949ee45da9199fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga112747caa96a8eb03690b8e921ba212c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga112747caa96a8eb03690b8e921ba212c">DMA_HRS_HRS21</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS21_SHIFT)) &amp; DMA_HRS_HRS21_MASK)</td></tr>
<tr class="separator:ga112747caa96a8eb03690b8e921ba212c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c1ab6b8c4a246eced1c289704ed8109"><td class="memItemLeft" align="right" valign="top"><a id="ga5c1ab6b8c4a246eced1c289704ed8109"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS22_MASK</b>&#160;&#160;&#160;(0x400000U)</td></tr>
<tr class="separator:ga5c1ab6b8c4a246eced1c289704ed8109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5133c9a2c93c9f058d928667b477e443"><td class="memItemLeft" align="right" valign="top"><a id="ga5133c9a2c93c9f058d928667b477e443"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS22_SHIFT</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga5133c9a2c93c9f058d928667b477e443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2140173cae7d1fe2b7c0c34f7ccf394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gad2140173cae7d1fe2b7c0c34f7ccf394">DMA_HRS_HRS22</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS22_SHIFT)) &amp; DMA_HRS_HRS22_MASK)</td></tr>
<tr class="separator:gad2140173cae7d1fe2b7c0c34f7ccf394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa354a1cc690071c4a04775c601d74a0d"><td class="memItemLeft" align="right" valign="top"><a id="gaa354a1cc690071c4a04775c601d74a0d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS23_MASK</b>&#160;&#160;&#160;(0x800000U)</td></tr>
<tr class="separator:gaa354a1cc690071c4a04775c601d74a0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga572727569bf04812bf880ed05524d9e7"><td class="memItemLeft" align="right" valign="top"><a id="ga572727569bf04812bf880ed05524d9e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS23_SHIFT</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga572727569bf04812bf880ed05524d9e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4371e53024f0b0c29be5b20f29077a5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga4371e53024f0b0c29be5b20f29077a5f">DMA_HRS_HRS23</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS23_SHIFT)) &amp; DMA_HRS_HRS23_MASK)</td></tr>
<tr class="separator:ga4371e53024f0b0c29be5b20f29077a5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1dd0085e9c2aeea50ff63003196af59"><td class="memItemLeft" align="right" valign="top"><a id="gad1dd0085e9c2aeea50ff63003196af59"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS24_MASK</b>&#160;&#160;&#160;(0x1000000U)</td></tr>
<tr class="separator:gad1dd0085e9c2aeea50ff63003196af59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga681547efd130ba09b33496a5a24772ef"><td class="memItemLeft" align="right" valign="top"><a id="ga681547efd130ba09b33496a5a24772ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS24_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga681547efd130ba09b33496a5a24772ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1acb003f26eee769e76e15d80a8aa4a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga1acb003f26eee769e76e15d80a8aa4a3">DMA_HRS_HRS24</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS24_SHIFT)) &amp; DMA_HRS_HRS24_MASK)</td></tr>
<tr class="separator:ga1acb003f26eee769e76e15d80a8aa4a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26191fdffef2cd12cbe740ddc6b2ef6d"><td class="memItemLeft" align="right" valign="top"><a id="ga26191fdffef2cd12cbe740ddc6b2ef6d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS25_MASK</b>&#160;&#160;&#160;(0x2000000U)</td></tr>
<tr class="separator:ga26191fdffef2cd12cbe740ddc6b2ef6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef1231e8c4f15581fbec6f5fe78f073e"><td class="memItemLeft" align="right" valign="top"><a id="gaef1231e8c4f15581fbec6f5fe78f073e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS25_SHIFT</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gaef1231e8c4f15581fbec6f5fe78f073e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eca081206ba4dad93cfcf1ad7959361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga0eca081206ba4dad93cfcf1ad7959361">DMA_HRS_HRS25</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS25_SHIFT)) &amp; DMA_HRS_HRS25_MASK)</td></tr>
<tr class="separator:ga0eca081206ba4dad93cfcf1ad7959361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga999acd79682fddc19ad5506c7514db35"><td class="memItemLeft" align="right" valign="top"><a id="ga999acd79682fddc19ad5506c7514db35"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS26_MASK</b>&#160;&#160;&#160;(0x4000000U)</td></tr>
<tr class="separator:ga999acd79682fddc19ad5506c7514db35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace786de64c3d4fab547778fd57e428c2"><td class="memItemLeft" align="right" valign="top"><a id="gace786de64c3d4fab547778fd57e428c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS26_SHIFT</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gace786de64c3d4fab547778fd57e428c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaf796f9234c4e6e7a2458dbcc253926"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaeaf796f9234c4e6e7a2458dbcc253926">DMA_HRS_HRS26</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS26_SHIFT)) &amp; DMA_HRS_HRS26_MASK)</td></tr>
<tr class="separator:gaeaf796f9234c4e6e7a2458dbcc253926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafae44fc1ed65c524dbf1095cb9e62b22"><td class="memItemLeft" align="right" valign="top"><a id="gafae44fc1ed65c524dbf1095cb9e62b22"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS27_MASK</b>&#160;&#160;&#160;(0x8000000U)</td></tr>
<tr class="separator:gafae44fc1ed65c524dbf1095cb9e62b22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad80fc3f1cb0344f28c7bb26f6a8f6580"><td class="memItemLeft" align="right" valign="top"><a id="gad80fc3f1cb0344f28c7bb26f6a8f6580"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS27_SHIFT</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:gad80fc3f1cb0344f28c7bb26f6a8f6580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12920ea6a2c851854fef23a50d8f49cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga12920ea6a2c851854fef23a50d8f49cb">DMA_HRS_HRS27</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS27_SHIFT)) &amp; DMA_HRS_HRS27_MASK)</td></tr>
<tr class="separator:ga12920ea6a2c851854fef23a50d8f49cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30cb5de2067987167661c1529085f915"><td class="memItemLeft" align="right" valign="top"><a id="ga30cb5de2067987167661c1529085f915"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS28_MASK</b>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:ga30cb5de2067987167661c1529085f915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18f3aaa7c7fb454aa71a9a8a502afd1e"><td class="memItemLeft" align="right" valign="top"><a id="ga18f3aaa7c7fb454aa71a9a8a502afd1e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS28_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga18f3aaa7c7fb454aa71a9a8a502afd1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b8b444566b7e064969b1b64e62c20b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gac7b8b444566b7e064969b1b64e62c20b">DMA_HRS_HRS28</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS28_SHIFT)) &amp; DMA_HRS_HRS28_MASK)</td></tr>
<tr class="separator:gac7b8b444566b7e064969b1b64e62c20b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaf043c9e81ae00a7f1d2522a8f2723a"><td class="memItemLeft" align="right" valign="top"><a id="gaeaf043c9e81ae00a7f1d2522a8f2723a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS29_MASK</b>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:gaeaf043c9e81ae00a7f1d2522a8f2723a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga535882593ea952e2b681626e4a8cd19f"><td class="memItemLeft" align="right" valign="top"><a id="ga535882593ea952e2b681626e4a8cd19f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS29_SHIFT</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga535882593ea952e2b681626e4a8cd19f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f1a47b639eadedf3ee1074145c41ac1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga3f1a47b639eadedf3ee1074145c41ac1">DMA_HRS_HRS29</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS29_SHIFT)) &amp; DMA_HRS_HRS29_MASK)</td></tr>
<tr class="separator:ga3f1a47b639eadedf3ee1074145c41ac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88e7a718c482e67fd578fb6fad2b0eb4"><td class="memItemLeft" align="right" valign="top"><a id="ga88e7a718c482e67fd578fb6fad2b0eb4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS30_MASK</b>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:ga88e7a718c482e67fd578fb6fad2b0eb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a353ee73d9c48a687ec33339e0a1905"><td class="memItemLeft" align="right" valign="top"><a id="ga9a353ee73d9c48a687ec33339e0a1905"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS30_SHIFT</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga9a353ee73d9c48a687ec33339e0a1905"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1c7ec8675195059a1d4e1f075eedf51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gac1c7ec8675195059a1d4e1f075eedf51">DMA_HRS_HRS30</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS30_SHIFT)) &amp; DMA_HRS_HRS30_MASK)</td></tr>
<tr class="separator:gac1c7ec8675195059a1d4e1f075eedf51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1b2af9c82cbc7859e12339dd20a116c"><td class="memItemLeft" align="right" valign="top"><a id="gab1b2af9c82cbc7859e12339dd20a116c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS31_MASK</b>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:gab1b2af9c82cbc7859e12339dd20a116c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga720e9a6cfdc63b4a6ddf2e84f7a48e54"><td class="memItemLeft" align="right" valign="top"><a id="ga720e9a6cfdc63b4a6ddf2e84f7a48e54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HRS_HRS31_SHIFT</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga720e9a6cfdc63b4a6ddf2e84f7a48e54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00729f71351b1038850ac706dc85c315"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga00729f71351b1038850ac706dc85c315">DMA_HRS_HRS31</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS31_SHIFT)) &amp; DMA_HRS_HRS31_MASK)</td></tr>
<tr class="separator:ga00729f71351b1038850ac706dc85c315"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">EARS - Enable Asynchronous Request in Stop</h2></td></tr>
<tr class="memitem:gab6368234862b48e0a7f2309ace3992f6"><td class="memItemLeft" align="right" valign="top"><a id="gab6368234862b48e0a7f2309ace3992f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_0_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gab6368234862b48e0a7f2309ace3992f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2934be6fd7ed7a0fb93f5c6ffc4ce38"><td class="memItemLeft" align="right" valign="top"><a id="gaa2934be6fd7ed7a0fb93f5c6ffc4ce38"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_0_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa2934be6fd7ed7a0fb93f5c6ffc4ce38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72f3e5f95d4d0d3291a63b5a7024a2d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga72f3e5f95d4d0d3291a63b5a7024a2d1">DMA_EARS_EDREQ_0</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_0_SHIFT)) &amp; DMA_EARS_EDREQ_0_MASK)</td></tr>
<tr class="separator:ga72f3e5f95d4d0d3291a63b5a7024a2d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f4f201c43591c12109badab8cd908b6"><td class="memItemLeft" align="right" valign="top"><a id="ga2f4f201c43591c12109badab8cd908b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_1_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga2f4f201c43591c12109badab8cd908b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80e9c1ecdf42de0952acd104790bcd12"><td class="memItemLeft" align="right" valign="top"><a id="ga80e9c1ecdf42de0952acd104790bcd12"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_1_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga80e9c1ecdf42de0952acd104790bcd12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cd72931fb9fe07b3096599fe973bc91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga8cd72931fb9fe07b3096599fe973bc91">DMA_EARS_EDREQ_1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_1_SHIFT)) &amp; DMA_EARS_EDREQ_1_MASK)</td></tr>
<tr class="separator:ga8cd72931fb9fe07b3096599fe973bc91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab52d20c71ef34a10709a060142251eac"><td class="memItemLeft" align="right" valign="top"><a id="gab52d20c71ef34a10709a060142251eac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_2_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:gab52d20c71ef34a10709a060142251eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa11c04279e8f3466fd66448de4eed7a8"><td class="memItemLeft" align="right" valign="top"><a id="gaa11c04279e8f3466fd66448de4eed7a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_2_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaa11c04279e8f3466fd66448de4eed7a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3901709282f4409de1f9664178a3d2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaa3901709282f4409de1f9664178a3d2c">DMA_EARS_EDREQ_2</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_2_SHIFT)) &amp; DMA_EARS_EDREQ_2_MASK)</td></tr>
<tr class="separator:gaa3901709282f4409de1f9664178a3d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcc3ec794a6b31e13b47fef4adbf2ed9"><td class="memItemLeft" align="right" valign="top"><a id="gadcc3ec794a6b31e13b47fef4adbf2ed9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_3_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:gadcc3ec794a6b31e13b47fef4adbf2ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89c310ce60ebfeea4c454f5f5dfa5879"><td class="memItemLeft" align="right" valign="top"><a id="ga89c310ce60ebfeea4c454f5f5dfa5879"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_3_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga89c310ce60ebfeea4c454f5f5dfa5879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6838cbc18a2f6de5cdfe07c0458f21af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga6838cbc18a2f6de5cdfe07c0458f21af">DMA_EARS_EDREQ_3</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_3_SHIFT)) &amp; DMA_EARS_EDREQ_3_MASK)</td></tr>
<tr class="separator:ga6838cbc18a2f6de5cdfe07c0458f21af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab29c7b06f5edb4edb63c5e3614e8d718"><td class="memItemLeft" align="right" valign="top"><a id="gab29c7b06f5edb4edb63c5e3614e8d718"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_4_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:gab29c7b06f5edb4edb63c5e3614e8d718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fb3fb24ae3c092893631ffd60e894a1"><td class="memItemLeft" align="right" valign="top"><a id="ga3fb3fb24ae3c092893631ffd60e894a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_4_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga3fb3fb24ae3c092893631ffd60e894a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b74490487ea3886444540bec9abd72c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga9b74490487ea3886444540bec9abd72c">DMA_EARS_EDREQ_4</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_4_SHIFT)) &amp; DMA_EARS_EDREQ_4_MASK)</td></tr>
<tr class="separator:ga9b74490487ea3886444540bec9abd72c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e57bb7a869960c7f3d6f2d8fc0b2d5c"><td class="memItemLeft" align="right" valign="top"><a id="ga5e57bb7a869960c7f3d6f2d8fc0b2d5c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_5_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:ga5e57bb7a869960c7f3d6f2d8fc0b2d5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc98af3e13f43799f53ec1acc1903667"><td class="memItemLeft" align="right" valign="top"><a id="gacc98af3e13f43799f53ec1acc1903667"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_5_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gacc98af3e13f43799f53ec1acc1903667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9c9c9eefea5b5215f19d56c696b2d78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaf9c9c9eefea5b5215f19d56c696b2d78">DMA_EARS_EDREQ_5</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_5_SHIFT)) &amp; DMA_EARS_EDREQ_5_MASK)</td></tr>
<tr class="separator:gaf9c9c9eefea5b5215f19d56c696b2d78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa233c6b7127cdd38bcdf9ef71f574575"><td class="memItemLeft" align="right" valign="top"><a id="gaa233c6b7127cdd38bcdf9ef71f574575"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_6_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:gaa233c6b7127cdd38bcdf9ef71f574575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0ea87a0b191bc5a85ff3ebbf78dcffb"><td class="memItemLeft" align="right" valign="top"><a id="gac0ea87a0b191bc5a85ff3ebbf78dcffb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_6_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gac0ea87a0b191bc5a85ff3ebbf78dcffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc5f9047cae374e7819b3aac5d18b34f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gadc5f9047cae374e7819b3aac5d18b34f">DMA_EARS_EDREQ_6</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_6_SHIFT)) &amp; DMA_EARS_EDREQ_6_MASK)</td></tr>
<tr class="separator:gadc5f9047cae374e7819b3aac5d18b34f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3a8ad0b289fa805571238c78f6a4285"><td class="memItemLeft" align="right" valign="top"><a id="gac3a8ad0b289fa805571238c78f6a4285"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_7_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:gac3a8ad0b289fa805571238c78f6a4285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe24d2652ff932eb06e0badb341ba3f4"><td class="memItemLeft" align="right" valign="top"><a id="gafe24d2652ff932eb06e0badb341ba3f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_7_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gafe24d2652ff932eb06e0badb341ba3f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95d0b529335a2139185de2d5cd3d515e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga95d0b529335a2139185de2d5cd3d515e">DMA_EARS_EDREQ_7</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_7_SHIFT)) &amp; DMA_EARS_EDREQ_7_MASK)</td></tr>
<tr class="separator:ga95d0b529335a2139185de2d5cd3d515e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa75d13226c0b4b6308451a14bd26eb0f"><td class="memItemLeft" align="right" valign="top"><a id="gaa75d13226c0b4b6308451a14bd26eb0f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_8_MASK</b>&#160;&#160;&#160;(0x100U)</td></tr>
<tr class="separator:gaa75d13226c0b4b6308451a14bd26eb0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f21ceb61e9b49f1385aea095a5b5672"><td class="memItemLeft" align="right" valign="top"><a id="ga2f21ceb61e9b49f1385aea095a5b5672"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_8_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga2f21ceb61e9b49f1385aea095a5b5672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac57bb0f1fa14cb57f0ac78c0a0c2c1cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gac57bb0f1fa14cb57f0ac78c0a0c2c1cf">DMA_EARS_EDREQ_8</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_8_SHIFT)) &amp; DMA_EARS_EDREQ_8_MASK)</td></tr>
<tr class="separator:gac57bb0f1fa14cb57f0ac78c0a0c2c1cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga101a72c18c9c8e1a409a25d980b97b42"><td class="memItemLeft" align="right" valign="top"><a id="ga101a72c18c9c8e1a409a25d980b97b42"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_9_MASK</b>&#160;&#160;&#160;(0x200U)</td></tr>
<tr class="separator:ga101a72c18c9c8e1a409a25d980b97b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad43f294f13a97f5d16b8c641ea6c1d5"><td class="memItemLeft" align="right" valign="top"><a id="gaad43f294f13a97f5d16b8c641ea6c1d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_9_SHIFT</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaad43f294f13a97f5d16b8c641ea6c1d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36212bbfea5fa4a3c1c5ea5628895a14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga36212bbfea5fa4a3c1c5ea5628895a14">DMA_EARS_EDREQ_9</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_9_SHIFT)) &amp; DMA_EARS_EDREQ_9_MASK)</td></tr>
<tr class="separator:ga36212bbfea5fa4a3c1c5ea5628895a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb93be5954840c5797c8ff81498262a7"><td class="memItemLeft" align="right" valign="top"><a id="gafb93be5954840c5797c8ff81498262a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_10_MASK</b>&#160;&#160;&#160;(0x400U)</td></tr>
<tr class="separator:gafb93be5954840c5797c8ff81498262a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bbdac4ba4edca777b86b42b525296b5"><td class="memItemLeft" align="right" valign="top"><a id="ga2bbdac4ba4edca777b86b42b525296b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_10_SHIFT</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga2bbdac4ba4edca777b86b42b525296b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8060d65394d5daf5eaedf6c405ccb9e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga8060d65394d5daf5eaedf6c405ccb9e7">DMA_EARS_EDREQ_10</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_10_SHIFT)) &amp; DMA_EARS_EDREQ_10_MASK)</td></tr>
<tr class="separator:ga8060d65394d5daf5eaedf6c405ccb9e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25e899e4308db5ec4890571702be37dc"><td class="memItemLeft" align="right" valign="top"><a id="ga25e899e4308db5ec4890571702be37dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_11_MASK</b>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:ga25e899e4308db5ec4890571702be37dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d3ea7b6b1f934e59bed821d89d2516c"><td class="memItemLeft" align="right" valign="top"><a id="ga4d3ea7b6b1f934e59bed821d89d2516c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_11_SHIFT</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga4d3ea7b6b1f934e59bed821d89d2516c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac38f94cf8f41be1a3fa630eb27d95a54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gac38f94cf8f41be1a3fa630eb27d95a54">DMA_EARS_EDREQ_11</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_11_SHIFT)) &amp; DMA_EARS_EDREQ_11_MASK)</td></tr>
<tr class="separator:gac38f94cf8f41be1a3fa630eb27d95a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6893686f6bd26fd494135e9c0306757c"><td class="memItemLeft" align="right" valign="top"><a id="ga6893686f6bd26fd494135e9c0306757c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_12_MASK</b>&#160;&#160;&#160;(0x1000U)</td></tr>
<tr class="separator:ga6893686f6bd26fd494135e9c0306757c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a3e7b4b587df75736f3950487f3e8f5"><td class="memItemLeft" align="right" valign="top"><a id="ga2a3e7b4b587df75736f3950487f3e8f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_12_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga2a3e7b4b587df75736f3950487f3e8f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61a73ab5ae436b7b7cc1d80eded41b09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga61a73ab5ae436b7b7cc1d80eded41b09">DMA_EARS_EDREQ_12</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_12_SHIFT)) &amp; DMA_EARS_EDREQ_12_MASK)</td></tr>
<tr class="separator:ga61a73ab5ae436b7b7cc1d80eded41b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41e94533f76fe05d2080bd2dbaf4249c"><td class="memItemLeft" align="right" valign="top"><a id="ga41e94533f76fe05d2080bd2dbaf4249c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_13_MASK</b>&#160;&#160;&#160;(0x2000U)</td></tr>
<tr class="separator:ga41e94533f76fe05d2080bd2dbaf4249c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b583aeedb5eb011a75b9796217e249f"><td class="memItemLeft" align="right" valign="top"><a id="ga5b583aeedb5eb011a75b9796217e249f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_13_SHIFT</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga5b583aeedb5eb011a75b9796217e249f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1543592902f12373ff48279c28fdf449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga1543592902f12373ff48279c28fdf449">DMA_EARS_EDREQ_13</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_13_SHIFT)) &amp; DMA_EARS_EDREQ_13_MASK)</td></tr>
<tr class="separator:ga1543592902f12373ff48279c28fdf449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0a97352cbe7d309c5df45beb2c6ae03"><td class="memItemLeft" align="right" valign="top"><a id="gab0a97352cbe7d309c5df45beb2c6ae03"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_14_MASK</b>&#160;&#160;&#160;(0x4000U)</td></tr>
<tr class="separator:gab0a97352cbe7d309c5df45beb2c6ae03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f665dc1e4a25f3cc4b7f0431c51f6fc"><td class="memItemLeft" align="right" valign="top"><a id="ga8f665dc1e4a25f3cc4b7f0431c51f6fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_14_SHIFT</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga8f665dc1e4a25f3cc4b7f0431c51f6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a7301247f0aabbdc6a442ea86c07db6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga8a7301247f0aabbdc6a442ea86c07db6">DMA_EARS_EDREQ_14</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_14_SHIFT)) &amp; DMA_EARS_EDREQ_14_MASK)</td></tr>
<tr class="separator:ga8a7301247f0aabbdc6a442ea86c07db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga005e0a088e53af42d5ecff720874670f"><td class="memItemLeft" align="right" valign="top"><a id="ga005e0a088e53af42d5ecff720874670f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_15_MASK</b>&#160;&#160;&#160;(0x8000U)</td></tr>
<tr class="separator:ga005e0a088e53af42d5ecff720874670f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e80af552cd87f2da888bd74ead17bae"><td class="memItemLeft" align="right" valign="top"><a id="ga1e80af552cd87f2da888bd74ead17bae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_15_SHIFT</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga1e80af552cd87f2da888bd74ead17bae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad62907ba38eb8c258d4cd7cf7c573d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaad62907ba38eb8c258d4cd7cf7c573d1">DMA_EARS_EDREQ_15</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_15_SHIFT)) &amp; DMA_EARS_EDREQ_15_MASK)</td></tr>
<tr class="separator:gaad62907ba38eb8c258d4cd7cf7c573d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35f91331fa02fe8ad656471d3622bb40"><td class="memItemLeft" align="right" valign="top"><a id="ga35f91331fa02fe8ad656471d3622bb40"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_16_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:ga35f91331fa02fe8ad656471d3622bb40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97573be11c8c86ae912081376ea86d14"><td class="memItemLeft" align="right" valign="top"><a id="ga97573be11c8c86ae912081376ea86d14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_16_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga97573be11c8c86ae912081376ea86d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga671b7911584a33420c3495c6f447b9f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga671b7911584a33420c3495c6f447b9f3">DMA_EARS_EDREQ_16</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_16_SHIFT)) &amp; DMA_EARS_EDREQ_16_MASK)</td></tr>
<tr class="separator:ga671b7911584a33420c3495c6f447b9f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga632048e94e74a3c88c52b1a791e20153"><td class="memItemLeft" align="right" valign="top"><a id="ga632048e94e74a3c88c52b1a791e20153"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_17_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:ga632048e94e74a3c88c52b1a791e20153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65b6f4905d35f0d0bffd6e927ba9b1a0"><td class="memItemLeft" align="right" valign="top"><a id="ga65b6f4905d35f0d0bffd6e927ba9b1a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_17_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga65b6f4905d35f0d0bffd6e927ba9b1a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76a9072fac59a7375c9abee5b125255e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga76a9072fac59a7375c9abee5b125255e">DMA_EARS_EDREQ_17</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_17_SHIFT)) &amp; DMA_EARS_EDREQ_17_MASK)</td></tr>
<tr class="separator:ga76a9072fac59a7375c9abee5b125255e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99bcd31c0ef12603296215a3a106beed"><td class="memItemLeft" align="right" valign="top"><a id="ga99bcd31c0ef12603296215a3a106beed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_18_MASK</b>&#160;&#160;&#160;(0x40000U)</td></tr>
<tr class="separator:ga99bcd31c0ef12603296215a3a106beed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6a22e12d641f82f79225f0db6b62b17"><td class="memItemLeft" align="right" valign="top"><a id="gaa6a22e12d641f82f79225f0db6b62b17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_18_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gaa6a22e12d641f82f79225f0db6b62b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1b04f974cb38a3f5b8a49ef8ee7be1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga4b1b04f974cb38a3f5b8a49ef8ee7be1">DMA_EARS_EDREQ_18</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_18_SHIFT)) &amp; DMA_EARS_EDREQ_18_MASK)</td></tr>
<tr class="separator:ga4b1b04f974cb38a3f5b8a49ef8ee7be1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b1efc928519d5764c5c801f0331b389"><td class="memItemLeft" align="right" valign="top"><a id="ga6b1efc928519d5764c5c801f0331b389"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_19_MASK</b>&#160;&#160;&#160;(0x80000U)</td></tr>
<tr class="separator:ga6b1efc928519d5764c5c801f0331b389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00a9e1ab8f3a984391cc1beb21e614d1"><td class="memItemLeft" align="right" valign="top"><a id="ga00a9e1ab8f3a984391cc1beb21e614d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_19_SHIFT</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga00a9e1ab8f3a984391cc1beb21e614d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47cb58d6b60ec2d066fef941af644d20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga47cb58d6b60ec2d066fef941af644d20">DMA_EARS_EDREQ_19</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_19_SHIFT)) &amp; DMA_EARS_EDREQ_19_MASK)</td></tr>
<tr class="separator:ga47cb58d6b60ec2d066fef941af644d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eb8110452baf523656ce20aab73fe66"><td class="memItemLeft" align="right" valign="top"><a id="ga1eb8110452baf523656ce20aab73fe66"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_20_MASK</b>&#160;&#160;&#160;(0x100000U)</td></tr>
<tr class="separator:ga1eb8110452baf523656ce20aab73fe66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58f822da62d299f99678233d3a9e7940"><td class="memItemLeft" align="right" valign="top"><a id="ga58f822da62d299f99678233d3a9e7940"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_20_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga58f822da62d299f99678233d3a9e7940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad594471086867f33f471bf3e8418fd62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gad594471086867f33f471bf3e8418fd62">DMA_EARS_EDREQ_20</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_20_SHIFT)) &amp; DMA_EARS_EDREQ_20_MASK)</td></tr>
<tr class="separator:gad594471086867f33f471bf3e8418fd62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e0cfffbb73f967682ab9d2578d6bf52"><td class="memItemLeft" align="right" valign="top"><a id="ga9e0cfffbb73f967682ab9d2578d6bf52"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_21_MASK</b>&#160;&#160;&#160;(0x200000U)</td></tr>
<tr class="separator:ga9e0cfffbb73f967682ab9d2578d6bf52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad237124d991b70db7b66d4212e3bc966"><td class="memItemLeft" align="right" valign="top"><a id="gad237124d991b70db7b66d4212e3bc966"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_21_SHIFT</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gad237124d991b70db7b66d4212e3bc966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c0ce1676a52507b3509e25c23fe7c4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga2c0ce1676a52507b3509e25c23fe7c4d">DMA_EARS_EDREQ_21</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_21_SHIFT)) &amp; DMA_EARS_EDREQ_21_MASK)</td></tr>
<tr class="separator:ga2c0ce1676a52507b3509e25c23fe7c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8c4aac76caaae381b17fc8885f3a561"><td class="memItemLeft" align="right" valign="top"><a id="gaf8c4aac76caaae381b17fc8885f3a561"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_22_MASK</b>&#160;&#160;&#160;(0x400000U)</td></tr>
<tr class="separator:gaf8c4aac76caaae381b17fc8885f3a561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad421fa102b9004bb0fcec945e22c43c8"><td class="memItemLeft" align="right" valign="top"><a id="gad421fa102b9004bb0fcec945e22c43c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_22_SHIFT</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gad421fa102b9004bb0fcec945e22c43c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac13bb6b0e959007f82fc24922c97b53d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gac13bb6b0e959007f82fc24922c97b53d">DMA_EARS_EDREQ_22</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_22_SHIFT)) &amp; DMA_EARS_EDREQ_22_MASK)</td></tr>
<tr class="separator:gac13bb6b0e959007f82fc24922c97b53d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45c63ced0f679c0ad7d17a955d9fe48a"><td class="memItemLeft" align="right" valign="top"><a id="ga45c63ced0f679c0ad7d17a955d9fe48a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_23_MASK</b>&#160;&#160;&#160;(0x800000U)</td></tr>
<tr class="separator:ga45c63ced0f679c0ad7d17a955d9fe48a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga399c6c885c4454a0b085988683a273fa"><td class="memItemLeft" align="right" valign="top"><a id="ga399c6c885c4454a0b085988683a273fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_23_SHIFT</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga399c6c885c4454a0b085988683a273fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18cf77308b9c4128f1a7aae48835e513"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga18cf77308b9c4128f1a7aae48835e513">DMA_EARS_EDREQ_23</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_23_SHIFT)) &amp; DMA_EARS_EDREQ_23_MASK)</td></tr>
<tr class="separator:ga18cf77308b9c4128f1a7aae48835e513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad95bc71f1d774fcedbdef34b4ed94356"><td class="memItemLeft" align="right" valign="top"><a id="gad95bc71f1d774fcedbdef34b4ed94356"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_24_MASK</b>&#160;&#160;&#160;(0x1000000U)</td></tr>
<tr class="separator:gad95bc71f1d774fcedbdef34b4ed94356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb895e2148ec5850822fd23cd35809dd"><td class="memItemLeft" align="right" valign="top"><a id="gadb895e2148ec5850822fd23cd35809dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_24_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gadb895e2148ec5850822fd23cd35809dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e1796b30f433fbc283df1af4f887947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga9e1796b30f433fbc283df1af4f887947">DMA_EARS_EDREQ_24</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_24_SHIFT)) &amp; DMA_EARS_EDREQ_24_MASK)</td></tr>
<tr class="separator:ga9e1796b30f433fbc283df1af4f887947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dfb52c5ea547b97625b9dbcde525242"><td class="memItemLeft" align="right" valign="top"><a id="ga1dfb52c5ea547b97625b9dbcde525242"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_25_MASK</b>&#160;&#160;&#160;(0x2000000U)</td></tr>
<tr class="separator:ga1dfb52c5ea547b97625b9dbcde525242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga860973053268625d6c6d8a61e259cba7"><td class="memItemLeft" align="right" valign="top"><a id="ga860973053268625d6c6d8a61e259cba7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_25_SHIFT</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga860973053268625d6c6d8a61e259cba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e2393eca0f62150727c81da7bccac19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga9e2393eca0f62150727c81da7bccac19">DMA_EARS_EDREQ_25</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_25_SHIFT)) &amp; DMA_EARS_EDREQ_25_MASK)</td></tr>
<tr class="separator:ga9e2393eca0f62150727c81da7bccac19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec9bf05d87db0f18d3c662a3330a5ad2"><td class="memItemLeft" align="right" valign="top"><a id="gaec9bf05d87db0f18d3c662a3330a5ad2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_26_MASK</b>&#160;&#160;&#160;(0x4000000U)</td></tr>
<tr class="separator:gaec9bf05d87db0f18d3c662a3330a5ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39adec87450a76326954ad9f19deb082"><td class="memItemLeft" align="right" valign="top"><a id="ga39adec87450a76326954ad9f19deb082"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_26_SHIFT</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga39adec87450a76326954ad9f19deb082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae45919e7347230ba177b1646e17b5d57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gae45919e7347230ba177b1646e17b5d57">DMA_EARS_EDREQ_26</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_26_SHIFT)) &amp; DMA_EARS_EDREQ_26_MASK)</td></tr>
<tr class="separator:gae45919e7347230ba177b1646e17b5d57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd5c2b8bda91cf1984f4544a4c16e909"><td class="memItemLeft" align="right" valign="top"><a id="gacd5c2b8bda91cf1984f4544a4c16e909"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_27_MASK</b>&#160;&#160;&#160;(0x8000000U)</td></tr>
<tr class="separator:gacd5c2b8bda91cf1984f4544a4c16e909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga335c17a87e64215c3161d4e673430654"><td class="memItemLeft" align="right" valign="top"><a id="ga335c17a87e64215c3161d4e673430654"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_27_SHIFT</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga335c17a87e64215c3161d4e673430654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga711532e4de7b27f9bfa4015960b2583e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga711532e4de7b27f9bfa4015960b2583e">DMA_EARS_EDREQ_27</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_27_SHIFT)) &amp; DMA_EARS_EDREQ_27_MASK)</td></tr>
<tr class="separator:ga711532e4de7b27f9bfa4015960b2583e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e323e437dcaec0aede738419720a376"><td class="memItemLeft" align="right" valign="top"><a id="ga0e323e437dcaec0aede738419720a376"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_28_MASK</b>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:ga0e323e437dcaec0aede738419720a376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d705e4a8ec9c111f11e7ac2decf7b63"><td class="memItemLeft" align="right" valign="top"><a id="ga6d705e4a8ec9c111f11e7ac2decf7b63"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_28_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga6d705e4a8ec9c111f11e7ac2decf7b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5aef2f1e0273e7bde43594e074596df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gae5aef2f1e0273e7bde43594e074596df">DMA_EARS_EDREQ_28</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_28_SHIFT)) &amp; DMA_EARS_EDREQ_28_MASK)</td></tr>
<tr class="separator:gae5aef2f1e0273e7bde43594e074596df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569c4d38a69c70a45187aaec0e0a1235"><td class="memItemLeft" align="right" valign="top"><a id="ga569c4d38a69c70a45187aaec0e0a1235"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_29_MASK</b>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:ga569c4d38a69c70a45187aaec0e0a1235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7edc1e39c185d82b05fe1140cfe5bc5f"><td class="memItemLeft" align="right" valign="top"><a id="ga7edc1e39c185d82b05fe1140cfe5bc5f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_29_SHIFT</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga7edc1e39c185d82b05fe1140cfe5bc5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c1b4b1b0019f62cc6e4204c665c4d29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga1c1b4b1b0019f62cc6e4204c665c4d29">DMA_EARS_EDREQ_29</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_29_SHIFT)) &amp; DMA_EARS_EDREQ_29_MASK)</td></tr>
<tr class="separator:ga1c1b4b1b0019f62cc6e4204c665c4d29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cbbb1747260ed81a1ac9366374a05d9"><td class="memItemLeft" align="right" valign="top"><a id="ga8cbbb1747260ed81a1ac9366374a05d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_30_MASK</b>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:ga8cbbb1747260ed81a1ac9366374a05d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ae8d5b14a57ee561a51a694e995af5d"><td class="memItemLeft" align="right" valign="top"><a id="ga9ae8d5b14a57ee561a51a694e995af5d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_30_SHIFT</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga9ae8d5b14a57ee561a51a694e995af5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a021396ae7816485525028b1ec21641"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga6a021396ae7816485525028b1ec21641">DMA_EARS_EDREQ_30</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_30_SHIFT)) &amp; DMA_EARS_EDREQ_30_MASK)</td></tr>
<tr class="separator:ga6a021396ae7816485525028b1ec21641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8475a307e13de4a2cb4432a1dec8037e"><td class="memItemLeft" align="right" valign="top"><a id="ga8475a307e13de4a2cb4432a1dec8037e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_31_MASK</b>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:ga8475a307e13de4a2cb4432a1dec8037e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga277f1e50d7e2daaa20ecd309f5298cb2"><td class="memItemLeft" align="right" valign="top"><a id="ga277f1e50d7e2daaa20ecd309f5298cb2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_EARS_EDREQ_31_SHIFT</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga277f1e50d7e2daaa20ecd309f5298cb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9453d391255afe0f8a491f37e46abc8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga9453d391255afe0f8a491f37e46abc8d">DMA_EARS_EDREQ_31</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_31_SHIFT)) &amp; DMA_EARS_EDREQ_31_MASK)</td></tr>
<tr class="separator:ga9453d391255afe0f8a491f37e46abc8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DCHPRI3 - Channel Priority</h2></td></tr>
<tr class="memitem:ga4d1165f5fe24dfa63c7496f07b15e5e2"><td class="memItemLeft" align="right" valign="top"><a id="ga4d1165f5fe24dfa63c7496f07b15e5e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI3_CHPRI_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:ga4d1165f5fe24dfa63c7496f07b15e5e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacae7dcb7b9055f80ce91ce52e36d57b6"><td class="memItemLeft" align="right" valign="top"><a id="gacae7dcb7b9055f80ce91ce52e36d57b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI3_CHPRI_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gacae7dcb7b9055f80ce91ce52e36d57b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabac1032f1fad2a3a27d92490812c6eb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gabac1032f1fad2a3a27d92490812c6eb3">DMA_DCHPRI3_CHPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI3_CHPRI_SHIFT)) &amp; DMA_DCHPRI3_CHPRI_MASK)</td></tr>
<tr class="separator:gabac1032f1fad2a3a27d92490812c6eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga120facd8a702cdb02a92a8bc4fe465ee"><td class="memItemLeft" align="right" valign="top"><a id="ga120facd8a702cdb02a92a8bc4fe465ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI3_GRPPRI_MASK</b>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="separator:ga120facd8a702cdb02a92a8bc4fe465ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga945f2b4e697b41ad7b92544b8ee67461"><td class="memItemLeft" align="right" valign="top"><a id="ga945f2b4e697b41ad7b92544b8ee67461"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI3_GRPPRI_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga945f2b4e697b41ad7b92544b8ee67461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e59e5bf1d4c39f2213af87135713875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga1e59e5bf1d4c39f2213af87135713875">DMA_DCHPRI3_GRPPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI3_GRPPRI_SHIFT)) &amp; DMA_DCHPRI3_GRPPRI_MASK)</td></tr>
<tr class="separator:ga1e59e5bf1d4c39f2213af87135713875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef70570689d5f3d820526668a189e615"><td class="memItemLeft" align="right" valign="top"><a id="gaef70570689d5f3d820526668a189e615"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI3_DPA_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:gaef70570689d5f3d820526668a189e615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3efa0a806b45176edb7f736daf5ee774"><td class="memItemLeft" align="right" valign="top"><a id="ga3efa0a806b45176edb7f736daf5ee774"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI3_DPA_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga3efa0a806b45176edb7f736daf5ee774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfab91518690d10b7513d2250f10f152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gadfab91518690d10b7513d2250f10f152">DMA_DCHPRI3_DPA</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI3_DPA_SHIFT)) &amp; DMA_DCHPRI3_DPA_MASK)</td></tr>
<tr class="separator:gadfab91518690d10b7513d2250f10f152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb8c04abc8cce4060af92862f34ed168"><td class="memItemLeft" align="right" valign="top"><a id="gabb8c04abc8cce4060af92862f34ed168"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI3_ECP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:gabb8c04abc8cce4060af92862f34ed168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35828808080f8f51927f8731cf8be7bd"><td class="memItemLeft" align="right" valign="top"><a id="ga35828808080f8f51927f8731cf8be7bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI3_ECP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga35828808080f8f51927f8731cf8be7bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eb319ebed83594926c12f8d9d5a3d80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga7eb319ebed83594926c12f8d9d5a3d80">DMA_DCHPRI3_ECP</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI3_ECP_SHIFT)) &amp; DMA_DCHPRI3_ECP_MASK)</td></tr>
<tr class="separator:ga7eb319ebed83594926c12f8d9d5a3d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DCHPRI2 - Channel Priority</h2></td></tr>
<tr class="memitem:gaa13f7f19a25ff7ec4c566803d9ab48b8"><td class="memItemLeft" align="right" valign="top"><a id="gaa13f7f19a25ff7ec4c566803d9ab48b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI2_CHPRI_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:gaa13f7f19a25ff7ec4c566803d9ab48b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8e134ae4fb5fe5af8e99f78b9e7d958"><td class="memItemLeft" align="right" valign="top"><a id="gaf8e134ae4fb5fe5af8e99f78b9e7d958"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI2_CHPRI_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf8e134ae4fb5fe5af8e99f78b9e7d958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbc9d1829aeacdc6f53ebc706cbff015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gadbc9d1829aeacdc6f53ebc706cbff015">DMA_DCHPRI2_CHPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI2_CHPRI_SHIFT)) &amp; DMA_DCHPRI2_CHPRI_MASK)</td></tr>
<tr class="separator:gadbc9d1829aeacdc6f53ebc706cbff015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bf59123a630f3aee60c7368310fbead"><td class="memItemLeft" align="right" valign="top"><a id="ga6bf59123a630f3aee60c7368310fbead"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI2_GRPPRI_MASK</b>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="separator:ga6bf59123a630f3aee60c7368310fbead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga460108d76849581e0af5aa7a757e967d"><td class="memItemLeft" align="right" valign="top"><a id="ga460108d76849581e0af5aa7a757e967d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI2_GRPPRI_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga460108d76849581e0af5aa7a757e967d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ea7f9eac65b2ea49dd643773863d99b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga0ea7f9eac65b2ea49dd643773863d99b">DMA_DCHPRI2_GRPPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI2_GRPPRI_SHIFT)) &amp; DMA_DCHPRI2_GRPPRI_MASK)</td></tr>
<tr class="separator:ga0ea7f9eac65b2ea49dd643773863d99b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb7c0ad697d56ee419d906f85515f222"><td class="memItemLeft" align="right" valign="top"><a id="gabb7c0ad697d56ee419d906f85515f222"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI2_DPA_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:gabb7c0ad697d56ee419d906f85515f222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bb0bb4e70fc28664327a789d7b3f174"><td class="memItemLeft" align="right" valign="top"><a id="ga1bb0bb4e70fc28664327a789d7b3f174"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI2_DPA_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga1bb0bb4e70fc28664327a789d7b3f174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68759e0471203071fda3fbc54c8d050f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga68759e0471203071fda3fbc54c8d050f">DMA_DCHPRI2_DPA</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI2_DPA_SHIFT)) &amp; DMA_DCHPRI2_DPA_MASK)</td></tr>
<tr class="separator:ga68759e0471203071fda3fbc54c8d050f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d73d5f6aae29465206f72cda9bccde6"><td class="memItemLeft" align="right" valign="top"><a id="ga5d73d5f6aae29465206f72cda9bccde6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI2_ECP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga5d73d5f6aae29465206f72cda9bccde6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga139a8b64a74b8009c858a68687a388aa"><td class="memItemLeft" align="right" valign="top"><a id="ga139a8b64a74b8009c858a68687a388aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI2_ECP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga139a8b64a74b8009c858a68687a388aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef33fef078d0f5ec8a9517628b47b23d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaef33fef078d0f5ec8a9517628b47b23d">DMA_DCHPRI2_ECP</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI2_ECP_SHIFT)) &amp; DMA_DCHPRI2_ECP_MASK)</td></tr>
<tr class="separator:gaef33fef078d0f5ec8a9517628b47b23d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DCHPRI1 - Channel Priority</h2></td></tr>
<tr class="memitem:ga5a655b5899c5da64b36029329ff25fb8"><td class="memItemLeft" align="right" valign="top"><a id="ga5a655b5899c5da64b36029329ff25fb8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI1_CHPRI_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:ga5a655b5899c5da64b36029329ff25fb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3270315532805b61a878d4ab0e96045f"><td class="memItemLeft" align="right" valign="top"><a id="ga3270315532805b61a878d4ab0e96045f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI1_CHPRI_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3270315532805b61a878d4ab0e96045f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddf04b7fae51a71b6e019f4b9394d156"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaddf04b7fae51a71b6e019f4b9394d156">DMA_DCHPRI1_CHPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI1_CHPRI_SHIFT)) &amp; DMA_DCHPRI1_CHPRI_MASK)</td></tr>
<tr class="separator:gaddf04b7fae51a71b6e019f4b9394d156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga127060b5a31ad685c195f403188e40d0"><td class="memItemLeft" align="right" valign="top"><a id="ga127060b5a31ad685c195f403188e40d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI1_GRPPRI_MASK</b>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="separator:ga127060b5a31ad685c195f403188e40d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11359860fa3933ea24859e6d7a13c7ed"><td class="memItemLeft" align="right" valign="top"><a id="ga11359860fa3933ea24859e6d7a13c7ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI1_GRPPRI_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga11359860fa3933ea24859e6d7a13c7ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga036ebd7b464e1a89d3587ecadcf67698"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga036ebd7b464e1a89d3587ecadcf67698">DMA_DCHPRI1_GRPPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI1_GRPPRI_SHIFT)) &amp; DMA_DCHPRI1_GRPPRI_MASK)</td></tr>
<tr class="separator:ga036ebd7b464e1a89d3587ecadcf67698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a463897cc661b31a11d35fa0f31671a"><td class="memItemLeft" align="right" valign="top"><a id="ga6a463897cc661b31a11d35fa0f31671a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI1_DPA_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga6a463897cc661b31a11d35fa0f31671a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88db9a46c344a07de9dc96e527e97e4f"><td class="memItemLeft" align="right" valign="top"><a id="ga88db9a46c344a07de9dc96e527e97e4f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI1_DPA_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga88db9a46c344a07de9dc96e527e97e4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25f34f2a39b6899ae03366a798e3bad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga25f34f2a39b6899ae03366a798e3bad8">DMA_DCHPRI1_DPA</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI1_DPA_SHIFT)) &amp; DMA_DCHPRI1_DPA_MASK)</td></tr>
<tr class="separator:ga25f34f2a39b6899ae03366a798e3bad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14d7f4364a392f0b23a4effdf3f04f4a"><td class="memItemLeft" align="right" valign="top"><a id="ga14d7f4364a392f0b23a4effdf3f04f4a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI1_ECP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga14d7f4364a392f0b23a4effdf3f04f4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga404b79e3e633ecb770dbf283d8b5fccd"><td class="memItemLeft" align="right" valign="top"><a id="ga404b79e3e633ecb770dbf283d8b5fccd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI1_ECP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga404b79e3e633ecb770dbf283d8b5fccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c870d320064c8b7e4e17beab86f6d7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga7c870d320064c8b7e4e17beab86f6d7c">DMA_DCHPRI1_ECP</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI1_ECP_SHIFT)) &amp; DMA_DCHPRI1_ECP_MASK)</td></tr>
<tr class="separator:ga7c870d320064c8b7e4e17beab86f6d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DCHPRI0 - Channel Priority</h2></td></tr>
<tr class="memitem:ga5d1b7f82e1bbdb7b8e2f15cb88712022"><td class="memItemLeft" align="right" valign="top"><a id="ga5d1b7f82e1bbdb7b8e2f15cb88712022"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI0_CHPRI_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:ga5d1b7f82e1bbdb7b8e2f15cb88712022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae28baaa3d91720906d6880186c20f7c0"><td class="memItemLeft" align="right" valign="top"><a id="gae28baaa3d91720906d6880186c20f7c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI0_CHPRI_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae28baaa3d91720906d6880186c20f7c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64abfb2d5a1388fd8e110117715685a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga64abfb2d5a1388fd8e110117715685a6">DMA_DCHPRI0_CHPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI0_CHPRI_SHIFT)) &amp; DMA_DCHPRI0_CHPRI_MASK)</td></tr>
<tr class="separator:ga64abfb2d5a1388fd8e110117715685a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad79314f97ac9eb4b46ac75b15ce8b216"><td class="memItemLeft" align="right" valign="top"><a id="gad79314f97ac9eb4b46ac75b15ce8b216"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI0_GRPPRI_MASK</b>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="separator:gad79314f97ac9eb4b46ac75b15ce8b216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b622d9c2d6d36c74c5974adac367b1b"><td class="memItemLeft" align="right" valign="top"><a id="ga0b622d9c2d6d36c74c5974adac367b1b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI0_GRPPRI_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga0b622d9c2d6d36c74c5974adac367b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7813f085d6481737de0aa2d1c70700a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga7813f085d6481737de0aa2d1c70700a2">DMA_DCHPRI0_GRPPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI0_GRPPRI_SHIFT)) &amp; DMA_DCHPRI0_GRPPRI_MASK)</td></tr>
<tr class="separator:ga7813f085d6481737de0aa2d1c70700a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad746dcaccbad5591a4c76f397bced727"><td class="memItemLeft" align="right" valign="top"><a id="gad746dcaccbad5591a4c76f397bced727"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI0_DPA_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:gad746dcaccbad5591a4c76f397bced727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58cc686267da58f32d00143ba6aa5044"><td class="memItemLeft" align="right" valign="top"><a id="ga58cc686267da58f32d00143ba6aa5044"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI0_DPA_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga58cc686267da58f32d00143ba6aa5044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a81ebbe7f8e047140e1a4b0669a459f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga9a81ebbe7f8e047140e1a4b0669a459f">DMA_DCHPRI0_DPA</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI0_DPA_SHIFT)) &amp; DMA_DCHPRI0_DPA_MASK)</td></tr>
<tr class="separator:ga9a81ebbe7f8e047140e1a4b0669a459f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga691357e0e7e7aea1147f26d3e7b39ad7"><td class="memItemLeft" align="right" valign="top"><a id="ga691357e0e7e7aea1147f26d3e7b39ad7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI0_ECP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga691357e0e7e7aea1147f26d3e7b39ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77a342f1130e8d8aaccfd88774100b38"><td class="memItemLeft" align="right" valign="top"><a id="ga77a342f1130e8d8aaccfd88774100b38"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI0_ECP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga77a342f1130e8d8aaccfd88774100b38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b75052efb763afd1bbebaf39399d694"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga1b75052efb763afd1bbebaf39399d694">DMA_DCHPRI0_ECP</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI0_ECP_SHIFT)) &amp; DMA_DCHPRI0_ECP_MASK)</td></tr>
<tr class="separator:ga1b75052efb763afd1bbebaf39399d694"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DCHPRI7 - Channel Priority</h2></td></tr>
<tr class="memitem:ga105d024654066128f4e62f32f8ca830d"><td class="memItemLeft" align="right" valign="top"><a id="ga105d024654066128f4e62f32f8ca830d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI7_CHPRI_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:ga105d024654066128f4e62f32f8ca830d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ae4f29819a1dfb16bbffee2db4d558e"><td class="memItemLeft" align="right" valign="top"><a id="ga0ae4f29819a1dfb16bbffee2db4d558e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI7_CHPRI_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0ae4f29819a1dfb16bbffee2db4d558e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae06b4c8f0c37e7dc457e9a43673cbe4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gae06b4c8f0c37e7dc457e9a43673cbe4e">DMA_DCHPRI7_CHPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI7_CHPRI_SHIFT)) &amp; DMA_DCHPRI7_CHPRI_MASK)</td></tr>
<tr class="separator:gae06b4c8f0c37e7dc457e9a43673cbe4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac914cbd42737edba06c24d0d5a7eef9e"><td class="memItemLeft" align="right" valign="top"><a id="gac914cbd42737edba06c24d0d5a7eef9e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI7_GRPPRI_MASK</b>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="separator:gac914cbd42737edba06c24d0d5a7eef9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb1531c5925bf60d6ede9a7872fcbe9"><td class="memItemLeft" align="right" valign="top"><a id="gaedb1531c5925bf60d6ede9a7872fcbe9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI7_GRPPRI_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaedb1531c5925bf60d6ede9a7872fcbe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b01568a058a265146777e15c33b4f5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga0b01568a058a265146777e15c33b4f5c">DMA_DCHPRI7_GRPPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI7_GRPPRI_SHIFT)) &amp; DMA_DCHPRI7_GRPPRI_MASK)</td></tr>
<tr class="separator:ga0b01568a058a265146777e15c33b4f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab10ff916f8dfc06df312689bd2dd36f5"><td class="memItemLeft" align="right" valign="top"><a id="gab10ff916f8dfc06df312689bd2dd36f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI7_DPA_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:gab10ff916f8dfc06df312689bd2dd36f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga531216c2edb80108b8c4cd13883aef06"><td class="memItemLeft" align="right" valign="top"><a id="ga531216c2edb80108b8c4cd13883aef06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI7_DPA_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga531216c2edb80108b8c4cd13883aef06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fcecaadbddf8da68c130b483adf4243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga4fcecaadbddf8da68c130b483adf4243">DMA_DCHPRI7_DPA</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI7_DPA_SHIFT)) &amp; DMA_DCHPRI7_DPA_MASK)</td></tr>
<tr class="separator:ga4fcecaadbddf8da68c130b483adf4243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga544768122b9d6cea0945411c14c5f79f"><td class="memItemLeft" align="right" valign="top"><a id="ga544768122b9d6cea0945411c14c5f79f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI7_ECP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga544768122b9d6cea0945411c14c5f79f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2c636360eb68d654d17b99db5d849d6"><td class="memItemLeft" align="right" valign="top"><a id="gad2c636360eb68d654d17b99db5d849d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI7_ECP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gad2c636360eb68d654d17b99db5d849d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae12d948360b30e44009387391625fe88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gae12d948360b30e44009387391625fe88">DMA_DCHPRI7_ECP</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI7_ECP_SHIFT)) &amp; DMA_DCHPRI7_ECP_MASK)</td></tr>
<tr class="separator:gae12d948360b30e44009387391625fe88"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DCHPRI6 - Channel Priority</h2></td></tr>
<tr class="memitem:ga30dc9b09d09c54838004e9c23a16c6b7"><td class="memItemLeft" align="right" valign="top"><a id="ga30dc9b09d09c54838004e9c23a16c6b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI6_CHPRI_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:ga30dc9b09d09c54838004e9c23a16c6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac12a93574812e9019f2e7dc31e844205"><td class="memItemLeft" align="right" valign="top"><a id="gac12a93574812e9019f2e7dc31e844205"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI6_CHPRI_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac12a93574812e9019f2e7dc31e844205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc1596123bcd7d1c8072729515b44d0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gabc1596123bcd7d1c8072729515b44d0f">DMA_DCHPRI6_CHPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI6_CHPRI_SHIFT)) &amp; DMA_DCHPRI6_CHPRI_MASK)</td></tr>
<tr class="separator:gabc1596123bcd7d1c8072729515b44d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d779105f37687b3223a0b9b356f7ad"><td class="memItemLeft" align="right" valign="top"><a id="gab2d779105f37687b3223a0b9b356f7ad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI6_GRPPRI_MASK</b>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="separator:gab2d779105f37687b3223a0b9b356f7ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab23c78d97f636c4d3ad2e02fde5b106"><td class="memItemLeft" align="right" valign="top"><a id="gaab23c78d97f636c4d3ad2e02fde5b106"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI6_GRPPRI_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaab23c78d97f636c4d3ad2e02fde5b106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga305d8411321c7a0fe65fd3a72c23e2b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga305d8411321c7a0fe65fd3a72c23e2b1">DMA_DCHPRI6_GRPPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI6_GRPPRI_SHIFT)) &amp; DMA_DCHPRI6_GRPPRI_MASK)</td></tr>
<tr class="separator:ga305d8411321c7a0fe65fd3a72c23e2b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4b1d9494691bb0d118593c119789378"><td class="memItemLeft" align="right" valign="top"><a id="gaf4b1d9494691bb0d118593c119789378"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI6_DPA_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:gaf4b1d9494691bb0d118593c119789378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb900ebd7efd790f06ce39a68735defa"><td class="memItemLeft" align="right" valign="top"><a id="gaeb900ebd7efd790f06ce39a68735defa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI6_DPA_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaeb900ebd7efd790f06ce39a68735defa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga092dd6da993a741820d44bc18aca9f91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga092dd6da993a741820d44bc18aca9f91">DMA_DCHPRI6_DPA</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI6_DPA_SHIFT)) &amp; DMA_DCHPRI6_DPA_MASK)</td></tr>
<tr class="separator:ga092dd6da993a741820d44bc18aca9f91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5c231f95cecf67801dc43ea987a5caf"><td class="memItemLeft" align="right" valign="top"><a id="gaa5c231f95cecf67801dc43ea987a5caf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI6_ECP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:gaa5c231f95cecf67801dc43ea987a5caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga467da6c912746a19226a13ba1d2ff1c1"><td class="memItemLeft" align="right" valign="top"><a id="ga467da6c912746a19226a13ba1d2ff1c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI6_ECP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga467da6c912746a19226a13ba1d2ff1c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaada37f0083cde5840d1849bf771eb9a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaada37f0083cde5840d1849bf771eb9a7">DMA_DCHPRI6_ECP</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI6_ECP_SHIFT)) &amp; DMA_DCHPRI6_ECP_MASK)</td></tr>
<tr class="separator:gaada37f0083cde5840d1849bf771eb9a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DCHPRI5 - Channel Priority</h2></td></tr>
<tr class="memitem:ga4f7ea16f3982b598833ea289b6af08e1"><td class="memItemLeft" align="right" valign="top"><a id="ga4f7ea16f3982b598833ea289b6af08e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI5_CHPRI_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:ga4f7ea16f3982b598833ea289b6af08e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad92d72515f8f70aeaa7035139b95021e"><td class="memItemLeft" align="right" valign="top"><a id="gad92d72515f8f70aeaa7035139b95021e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI5_CHPRI_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad92d72515f8f70aeaa7035139b95021e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66cfbbc9f5e4f86305937b1fffdc77df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga66cfbbc9f5e4f86305937b1fffdc77df">DMA_DCHPRI5_CHPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI5_CHPRI_SHIFT)) &amp; DMA_DCHPRI5_CHPRI_MASK)</td></tr>
<tr class="separator:ga66cfbbc9f5e4f86305937b1fffdc77df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3733a9af1b3a3bdca0e5a75d43aa9ed3"><td class="memItemLeft" align="right" valign="top"><a id="ga3733a9af1b3a3bdca0e5a75d43aa9ed3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI5_GRPPRI_MASK</b>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="separator:ga3733a9af1b3a3bdca0e5a75d43aa9ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26d3f5d80beae6953014d94c116ddb63"><td class="memItemLeft" align="right" valign="top"><a id="ga26d3f5d80beae6953014d94c116ddb63"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI5_GRPPRI_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga26d3f5d80beae6953014d94c116ddb63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33a8d9a07e6de726211222be28b8e12a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga33a8d9a07e6de726211222be28b8e12a">DMA_DCHPRI5_GRPPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI5_GRPPRI_SHIFT)) &amp; DMA_DCHPRI5_GRPPRI_MASK)</td></tr>
<tr class="separator:ga33a8d9a07e6de726211222be28b8e12a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b37f0484175d7e23fd9827d59487a9b"><td class="memItemLeft" align="right" valign="top"><a id="ga7b37f0484175d7e23fd9827d59487a9b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI5_DPA_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga7b37f0484175d7e23fd9827d59487a9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b735d044c9d0e93aeed7f848065dabd"><td class="memItemLeft" align="right" valign="top"><a id="ga7b735d044c9d0e93aeed7f848065dabd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI5_DPA_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga7b735d044c9d0e93aeed7f848065dabd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4954e35c4177fa66f5f80fb7e211d22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gae4954e35c4177fa66f5f80fb7e211d22">DMA_DCHPRI5_DPA</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI5_DPA_SHIFT)) &amp; DMA_DCHPRI5_DPA_MASK)</td></tr>
<tr class="separator:gae4954e35c4177fa66f5f80fb7e211d22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d8a7a23ba67b0dd3830251a3ce561d3"><td class="memItemLeft" align="right" valign="top"><a id="ga8d8a7a23ba67b0dd3830251a3ce561d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI5_ECP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga8d8a7a23ba67b0dd3830251a3ce561d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3872194e99a98cdae0e7378a3570774c"><td class="memItemLeft" align="right" valign="top"><a id="ga3872194e99a98cdae0e7378a3570774c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI5_ECP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga3872194e99a98cdae0e7378a3570774c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5843358c508708fe912e05951322725d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga5843358c508708fe912e05951322725d">DMA_DCHPRI5_ECP</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI5_ECP_SHIFT)) &amp; DMA_DCHPRI5_ECP_MASK)</td></tr>
<tr class="separator:ga5843358c508708fe912e05951322725d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DCHPRI4 - Channel Priority</h2></td></tr>
<tr class="memitem:ga87796e0046313ec4aaf1b839a5e60dcf"><td class="memItemLeft" align="right" valign="top"><a id="ga87796e0046313ec4aaf1b839a5e60dcf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI4_CHPRI_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:ga87796e0046313ec4aaf1b839a5e60dcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad164e5f8091a94ef38abd6570d97b761"><td class="memItemLeft" align="right" valign="top"><a id="gad164e5f8091a94ef38abd6570d97b761"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI4_CHPRI_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad164e5f8091a94ef38abd6570d97b761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd84d94a94b70b261a2a49660f0035e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gabd84d94a94b70b261a2a49660f0035e9">DMA_DCHPRI4_CHPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI4_CHPRI_SHIFT)) &amp; DMA_DCHPRI4_CHPRI_MASK)</td></tr>
<tr class="separator:gabd84d94a94b70b261a2a49660f0035e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga849870b781f1f436469a7bbbae9e8cbc"><td class="memItemLeft" align="right" valign="top"><a id="ga849870b781f1f436469a7bbbae9e8cbc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI4_GRPPRI_MASK</b>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="separator:ga849870b781f1f436469a7bbbae9e8cbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14a5948325d94a783194a09feebded9d"><td class="memItemLeft" align="right" valign="top"><a id="ga14a5948325d94a783194a09feebded9d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI4_GRPPRI_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga14a5948325d94a783194a09feebded9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15543ac24c612411bc71f57e034170e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga15543ac24c612411bc71f57e034170e4">DMA_DCHPRI4_GRPPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI4_GRPPRI_SHIFT)) &amp; DMA_DCHPRI4_GRPPRI_MASK)</td></tr>
<tr class="separator:ga15543ac24c612411bc71f57e034170e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4a7bab4a376e47cbcc44e02cff09748"><td class="memItemLeft" align="right" valign="top"><a id="gaf4a7bab4a376e47cbcc44e02cff09748"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI4_DPA_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:gaf4a7bab4a376e47cbcc44e02cff09748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62b07715af664512e04bc2b02ca12993"><td class="memItemLeft" align="right" valign="top"><a id="ga62b07715af664512e04bc2b02ca12993"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI4_DPA_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga62b07715af664512e04bc2b02ca12993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga833ecda0d298c388f8a05bde546acba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga833ecda0d298c388f8a05bde546acba9">DMA_DCHPRI4_DPA</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI4_DPA_SHIFT)) &amp; DMA_DCHPRI4_DPA_MASK)</td></tr>
<tr class="separator:ga833ecda0d298c388f8a05bde546acba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d848e32bb5131ea22811b9165d83d44"><td class="memItemLeft" align="right" valign="top"><a id="ga1d848e32bb5131ea22811b9165d83d44"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI4_ECP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga1d848e32bb5131ea22811b9165d83d44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5f10de0dfe7e5561053741e9e38e371"><td class="memItemLeft" align="right" valign="top"><a id="gac5f10de0dfe7e5561053741e9e38e371"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI4_ECP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gac5f10de0dfe7e5561053741e9e38e371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07151b2dd48701e4ce261d4301215cee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga07151b2dd48701e4ce261d4301215cee">DMA_DCHPRI4_ECP</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI4_ECP_SHIFT)) &amp; DMA_DCHPRI4_ECP_MASK)</td></tr>
<tr class="separator:ga07151b2dd48701e4ce261d4301215cee"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DCHPRI11 - Channel Priority</h2></td></tr>
<tr class="memitem:ga4b7b6d2e60a016af53e079b20cad7b99"><td class="memItemLeft" align="right" valign="top"><a id="ga4b7b6d2e60a016af53e079b20cad7b99"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI11_CHPRI_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:ga4b7b6d2e60a016af53e079b20cad7b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga832f65fc63433161ecd5d5ffdfbd125d"><td class="memItemLeft" align="right" valign="top"><a id="ga832f65fc63433161ecd5d5ffdfbd125d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI11_CHPRI_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga832f65fc63433161ecd5d5ffdfbd125d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec1d6da6f74d6a49cc3499e451acb9d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaec1d6da6f74d6a49cc3499e451acb9d6">DMA_DCHPRI11_CHPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI11_CHPRI_SHIFT)) &amp; DMA_DCHPRI11_CHPRI_MASK)</td></tr>
<tr class="separator:gaec1d6da6f74d6a49cc3499e451acb9d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fb604035cbe565f96a3c99db5bbcdb3"><td class="memItemLeft" align="right" valign="top"><a id="ga2fb604035cbe565f96a3c99db5bbcdb3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI11_GRPPRI_MASK</b>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="separator:ga2fb604035cbe565f96a3c99db5bbcdb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae385e238a8ab7c24b7e752192a6efaf6"><td class="memItemLeft" align="right" valign="top"><a id="gae385e238a8ab7c24b7e752192a6efaf6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI11_GRPPRI_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae385e238a8ab7c24b7e752192a6efaf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade9211e4296e5903a8957239d39a97a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gade9211e4296e5903a8957239d39a97a8">DMA_DCHPRI11_GRPPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI11_GRPPRI_SHIFT)) &amp; DMA_DCHPRI11_GRPPRI_MASK)</td></tr>
<tr class="separator:gade9211e4296e5903a8957239d39a97a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd5fcd0b0589ce541af05db3c94cf62e"><td class="memItemLeft" align="right" valign="top"><a id="gabd5fcd0b0589ce541af05db3c94cf62e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI11_DPA_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:gabd5fcd0b0589ce541af05db3c94cf62e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d922595ae26b09e86e4c7a86a0a476f"><td class="memItemLeft" align="right" valign="top"><a id="ga9d922595ae26b09e86e4c7a86a0a476f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI11_DPA_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga9d922595ae26b09e86e4c7a86a0a476f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05822002a47654b31fb1d236e1ad91fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga05822002a47654b31fb1d236e1ad91fe">DMA_DCHPRI11_DPA</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI11_DPA_SHIFT)) &amp; DMA_DCHPRI11_DPA_MASK)</td></tr>
<tr class="separator:ga05822002a47654b31fb1d236e1ad91fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fa3fd877caf7576aa86d45cd74c2f14"><td class="memItemLeft" align="right" valign="top"><a id="ga0fa3fd877caf7576aa86d45cd74c2f14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI11_ECP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga0fa3fd877caf7576aa86d45cd74c2f14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd7793c7e5fb49aed57108e5fef14683"><td class="memItemLeft" align="right" valign="top"><a id="gadd7793c7e5fb49aed57108e5fef14683"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI11_ECP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gadd7793c7e5fb49aed57108e5fef14683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacd7984022f4961ff504a7fea12cbd72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaacd7984022f4961ff504a7fea12cbd72">DMA_DCHPRI11_ECP</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI11_ECP_SHIFT)) &amp; DMA_DCHPRI11_ECP_MASK)</td></tr>
<tr class="separator:gaacd7984022f4961ff504a7fea12cbd72"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DCHPRI10 - Channel Priority</h2></td></tr>
<tr class="memitem:ga3b501306e4d14b013245e0cc3b4758dc"><td class="memItemLeft" align="right" valign="top"><a id="ga3b501306e4d14b013245e0cc3b4758dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI10_CHPRI_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:ga3b501306e4d14b013245e0cc3b4758dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5932de8a8d3c8b2b657f415258c430d9"><td class="memItemLeft" align="right" valign="top"><a id="ga5932de8a8d3c8b2b657f415258c430d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI10_CHPRI_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5932de8a8d3c8b2b657f415258c430d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ee0614761b3613aab2fce3979145c3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga7ee0614761b3613aab2fce3979145c3a">DMA_DCHPRI10_CHPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI10_CHPRI_SHIFT)) &amp; DMA_DCHPRI10_CHPRI_MASK)</td></tr>
<tr class="separator:ga7ee0614761b3613aab2fce3979145c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga925a70536e71a5d4f9571f506ada8ffb"><td class="memItemLeft" align="right" valign="top"><a id="ga925a70536e71a5d4f9571f506ada8ffb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI10_GRPPRI_MASK</b>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="separator:ga925a70536e71a5d4f9571f506ada8ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52a88d28c6fbc973a50d22853b5735ad"><td class="memItemLeft" align="right" valign="top"><a id="ga52a88d28c6fbc973a50d22853b5735ad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI10_GRPPRI_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga52a88d28c6fbc973a50d22853b5735ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga430e225379ece1dab732cad441c88155"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga430e225379ece1dab732cad441c88155">DMA_DCHPRI10_GRPPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI10_GRPPRI_SHIFT)) &amp; DMA_DCHPRI10_GRPPRI_MASK)</td></tr>
<tr class="separator:ga430e225379ece1dab732cad441c88155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf20edd13f4d37134819d152681b34b4e"><td class="memItemLeft" align="right" valign="top"><a id="gaf20edd13f4d37134819d152681b34b4e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI10_DPA_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:gaf20edd13f4d37134819d152681b34b4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81809b2ae57f16cec20cb50f1a4a8b1e"><td class="memItemLeft" align="right" valign="top"><a id="ga81809b2ae57f16cec20cb50f1a4a8b1e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI10_DPA_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga81809b2ae57f16cec20cb50f1a4a8b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1b5578e5333be1a5a8e6b2a5a2920b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gab1b5578e5333be1a5a8e6b2a5a2920b4">DMA_DCHPRI10_DPA</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI10_DPA_SHIFT)) &amp; DMA_DCHPRI10_DPA_MASK)</td></tr>
<tr class="separator:gab1b5578e5333be1a5a8e6b2a5a2920b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9d675356e6d5951279c4781bb5a1c7"><td class="memItemLeft" align="right" valign="top"><a id="ga7a9d675356e6d5951279c4781bb5a1c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI10_ECP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga7a9d675356e6d5951279c4781bb5a1c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d6bb10c4809a0eb5120c5e7cdf6adfc"><td class="memItemLeft" align="right" valign="top"><a id="ga9d6bb10c4809a0eb5120c5e7cdf6adfc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI10_ECP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga9d6bb10c4809a0eb5120c5e7cdf6adfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecb1fba6068af661ee3bb6d599e694db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaecb1fba6068af661ee3bb6d599e694db">DMA_DCHPRI10_ECP</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI10_ECP_SHIFT)) &amp; DMA_DCHPRI10_ECP_MASK)</td></tr>
<tr class="separator:gaecb1fba6068af661ee3bb6d599e694db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DCHPRI9 - Channel Priority</h2></td></tr>
<tr class="memitem:gac782f5e68a3eef4653396b11311fc41b"><td class="memItemLeft" align="right" valign="top"><a id="gac782f5e68a3eef4653396b11311fc41b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI9_CHPRI_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:gac782f5e68a3eef4653396b11311fc41b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga673fcc8804637150719453e55168fc66"><td class="memItemLeft" align="right" valign="top"><a id="ga673fcc8804637150719453e55168fc66"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI9_CHPRI_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga673fcc8804637150719453e55168fc66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga891fccde7e5bc5c0708b5f06996a7814"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga891fccde7e5bc5c0708b5f06996a7814">DMA_DCHPRI9_CHPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI9_CHPRI_SHIFT)) &amp; DMA_DCHPRI9_CHPRI_MASK)</td></tr>
<tr class="separator:ga891fccde7e5bc5c0708b5f06996a7814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga955c86f3c3426195fd3a51eb4d2b2ff0"><td class="memItemLeft" align="right" valign="top"><a id="ga955c86f3c3426195fd3a51eb4d2b2ff0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI9_GRPPRI_MASK</b>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="separator:ga955c86f3c3426195fd3a51eb4d2b2ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef495d5bd0330e55726a563f62ed7088"><td class="memItemLeft" align="right" valign="top"><a id="gaef495d5bd0330e55726a563f62ed7088"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI9_GRPPRI_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaef495d5bd0330e55726a563f62ed7088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2087599d70183b53d5b885fd296d873a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga2087599d70183b53d5b885fd296d873a">DMA_DCHPRI9_GRPPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI9_GRPPRI_SHIFT)) &amp; DMA_DCHPRI9_GRPPRI_MASK)</td></tr>
<tr class="separator:ga2087599d70183b53d5b885fd296d873a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6b71f66ce2e3113012b094e339c2c97"><td class="memItemLeft" align="right" valign="top"><a id="gaf6b71f66ce2e3113012b094e339c2c97"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI9_DPA_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:gaf6b71f66ce2e3113012b094e339c2c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga369577ef8e1c3d9eb3756e1a37abe070"><td class="memItemLeft" align="right" valign="top"><a id="ga369577ef8e1c3d9eb3756e1a37abe070"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI9_DPA_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga369577ef8e1c3d9eb3756e1a37abe070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga431782356226307744ad4e6dc6a1ff6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga431782356226307744ad4e6dc6a1ff6d">DMA_DCHPRI9_DPA</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI9_DPA_SHIFT)) &amp; DMA_DCHPRI9_DPA_MASK)</td></tr>
<tr class="separator:ga431782356226307744ad4e6dc6a1ff6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc613e99a97309c8ca4526630226676a"><td class="memItemLeft" align="right" valign="top"><a id="gadc613e99a97309c8ca4526630226676a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI9_ECP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:gadc613e99a97309c8ca4526630226676a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafabc45696d405cdb5aa873607867d490"><td class="memItemLeft" align="right" valign="top"><a id="gafabc45696d405cdb5aa873607867d490"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI9_ECP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gafabc45696d405cdb5aa873607867d490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76452f532b845f2e58c7403813b6b13c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga76452f532b845f2e58c7403813b6b13c">DMA_DCHPRI9_ECP</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI9_ECP_SHIFT)) &amp; DMA_DCHPRI9_ECP_MASK)</td></tr>
<tr class="separator:ga76452f532b845f2e58c7403813b6b13c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DCHPRI8 - Channel Priority</h2></td></tr>
<tr class="memitem:ga44efc2d24b92142a4be64cae219e4313"><td class="memItemLeft" align="right" valign="top"><a id="ga44efc2d24b92142a4be64cae219e4313"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI8_CHPRI_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:ga44efc2d24b92142a4be64cae219e4313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9ee24ab908f6a1a3551e5ae4bf0bcad"><td class="memItemLeft" align="right" valign="top"><a id="gae9ee24ab908f6a1a3551e5ae4bf0bcad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI8_CHPRI_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae9ee24ab908f6a1a3551e5ae4bf0bcad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2368732a13adfa212beaf45f72e6ee0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaa2368732a13adfa212beaf45f72e6ee0">DMA_DCHPRI8_CHPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI8_CHPRI_SHIFT)) &amp; DMA_DCHPRI8_CHPRI_MASK)</td></tr>
<tr class="separator:gaa2368732a13adfa212beaf45f72e6ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac976aaaffb445309d7e86a0a00a2cdba"><td class="memItemLeft" align="right" valign="top"><a id="gac976aaaffb445309d7e86a0a00a2cdba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI8_GRPPRI_MASK</b>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="separator:gac976aaaffb445309d7e86a0a00a2cdba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f9a216879c474a1677b1b364879ede7"><td class="memItemLeft" align="right" valign="top"><a id="ga4f9a216879c474a1677b1b364879ede7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI8_GRPPRI_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga4f9a216879c474a1677b1b364879ede7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga289a3fdcde4de592ae2db2435c01862b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga289a3fdcde4de592ae2db2435c01862b">DMA_DCHPRI8_GRPPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI8_GRPPRI_SHIFT)) &amp; DMA_DCHPRI8_GRPPRI_MASK)</td></tr>
<tr class="separator:ga289a3fdcde4de592ae2db2435c01862b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65d73b58fdc371391eba07e59bec1292"><td class="memItemLeft" align="right" valign="top"><a id="ga65d73b58fdc371391eba07e59bec1292"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI8_DPA_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga65d73b58fdc371391eba07e59bec1292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb506e73fabed6916d50868ca9189bf4"><td class="memItemLeft" align="right" valign="top"><a id="gafb506e73fabed6916d50868ca9189bf4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI8_DPA_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gafb506e73fabed6916d50868ca9189bf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ad52e6ce3ddec63e99fe776fb01a263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga4ad52e6ce3ddec63e99fe776fb01a263">DMA_DCHPRI8_DPA</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI8_DPA_SHIFT)) &amp; DMA_DCHPRI8_DPA_MASK)</td></tr>
<tr class="separator:ga4ad52e6ce3ddec63e99fe776fb01a263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga853ddcde9ef1ca6dcdb2a5742bb4c081"><td class="memItemLeft" align="right" valign="top"><a id="ga853ddcde9ef1ca6dcdb2a5742bb4c081"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI8_ECP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga853ddcde9ef1ca6dcdb2a5742bb4c081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0717f20f481144abf2d14c7d9c67e289"><td class="memItemLeft" align="right" valign="top"><a id="ga0717f20f481144abf2d14c7d9c67e289"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI8_ECP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga0717f20f481144abf2d14c7d9c67e289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8f9916ed4ff72b4fe71646866f78946"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gac8f9916ed4ff72b4fe71646866f78946">DMA_DCHPRI8_ECP</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI8_ECP_SHIFT)) &amp; DMA_DCHPRI8_ECP_MASK)</td></tr>
<tr class="separator:gac8f9916ed4ff72b4fe71646866f78946"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DCHPRI15 - Channel Priority</h2></td></tr>
<tr class="memitem:ga9dff6549497c3518454e82bb9f5c88a9"><td class="memItemLeft" align="right" valign="top"><a id="ga9dff6549497c3518454e82bb9f5c88a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI15_CHPRI_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:ga9dff6549497c3518454e82bb9f5c88a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e81f55c9806dcfa91352c763197b4cd"><td class="memItemLeft" align="right" valign="top"><a id="ga5e81f55c9806dcfa91352c763197b4cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI15_CHPRI_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5e81f55c9806dcfa91352c763197b4cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6deef7b34df8edee0b7ad30775cefbbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga6deef7b34df8edee0b7ad30775cefbbe">DMA_DCHPRI15_CHPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI15_CHPRI_SHIFT)) &amp; DMA_DCHPRI15_CHPRI_MASK)</td></tr>
<tr class="separator:ga6deef7b34df8edee0b7ad30775cefbbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf10165f68ef55f0b71602a010e087679"><td class="memItemLeft" align="right" valign="top"><a id="gaf10165f68ef55f0b71602a010e087679"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI15_GRPPRI_MASK</b>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="separator:gaf10165f68ef55f0b71602a010e087679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga668564fb6272c4cdf6b7261105afa12a"><td class="memItemLeft" align="right" valign="top"><a id="ga668564fb6272c4cdf6b7261105afa12a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI15_GRPPRI_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga668564fb6272c4cdf6b7261105afa12a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b25550f97fc34da401ca6c86de1f35e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga8b25550f97fc34da401ca6c86de1f35e">DMA_DCHPRI15_GRPPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI15_GRPPRI_SHIFT)) &amp; DMA_DCHPRI15_GRPPRI_MASK)</td></tr>
<tr class="separator:ga8b25550f97fc34da401ca6c86de1f35e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b39c6e0610362d59e6ff055e29f0192"><td class="memItemLeft" align="right" valign="top"><a id="ga3b39c6e0610362d59e6ff055e29f0192"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI15_DPA_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga3b39c6e0610362d59e6ff055e29f0192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad352f5ccc0fe19ea638ea2430ccc3afb"><td class="memItemLeft" align="right" valign="top"><a id="gad352f5ccc0fe19ea638ea2430ccc3afb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI15_DPA_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gad352f5ccc0fe19ea638ea2430ccc3afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f2f4873fdaba82199ec5b665629fbf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga3f2f4873fdaba82199ec5b665629fbf6">DMA_DCHPRI15_DPA</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI15_DPA_SHIFT)) &amp; DMA_DCHPRI15_DPA_MASK)</td></tr>
<tr class="separator:ga3f2f4873fdaba82199ec5b665629fbf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61fa9d2c60ec0993ecf63e1a3ed62e79"><td class="memItemLeft" align="right" valign="top"><a id="ga61fa9d2c60ec0993ecf63e1a3ed62e79"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI15_ECP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga61fa9d2c60ec0993ecf63e1a3ed62e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54aaf25e501504bf8a36a571670118c2"><td class="memItemLeft" align="right" valign="top"><a id="ga54aaf25e501504bf8a36a571670118c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI15_ECP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga54aaf25e501504bf8a36a571670118c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d8816ad290858fed972884f771dc4ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga8d8816ad290858fed972884f771dc4ce">DMA_DCHPRI15_ECP</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI15_ECP_SHIFT)) &amp; DMA_DCHPRI15_ECP_MASK)</td></tr>
<tr class="separator:ga8d8816ad290858fed972884f771dc4ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DCHPRI14 - Channel Priority</h2></td></tr>
<tr class="memitem:ga908ef8df8e7d76968f5aec7100551634"><td class="memItemLeft" align="right" valign="top"><a id="ga908ef8df8e7d76968f5aec7100551634"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI14_CHPRI_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:ga908ef8df8e7d76968f5aec7100551634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga160b69c2c8a275120fefd8970b4731f5"><td class="memItemLeft" align="right" valign="top"><a id="ga160b69c2c8a275120fefd8970b4731f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI14_CHPRI_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga160b69c2c8a275120fefd8970b4731f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24845399db7f9ae5525e83c66afb7223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga24845399db7f9ae5525e83c66afb7223">DMA_DCHPRI14_CHPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI14_CHPRI_SHIFT)) &amp; DMA_DCHPRI14_CHPRI_MASK)</td></tr>
<tr class="separator:ga24845399db7f9ae5525e83c66afb7223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59ab1978fe99d3fa2e5b7da5bfd9935c"><td class="memItemLeft" align="right" valign="top"><a id="ga59ab1978fe99d3fa2e5b7da5bfd9935c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI14_GRPPRI_MASK</b>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="separator:ga59ab1978fe99d3fa2e5b7da5bfd9935c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7cd37ff8918e793c9d6a29d4a60496c"><td class="memItemLeft" align="right" valign="top"><a id="gaa7cd37ff8918e793c9d6a29d4a60496c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI14_GRPPRI_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaa7cd37ff8918e793c9d6a29d4a60496c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc3bf587516c7393b12907db143998de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gabc3bf587516c7393b12907db143998de">DMA_DCHPRI14_GRPPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI14_GRPPRI_SHIFT)) &amp; DMA_DCHPRI14_GRPPRI_MASK)</td></tr>
<tr class="separator:gabc3bf587516c7393b12907db143998de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73cb4f5a8c28574c6d7b9548811bde25"><td class="memItemLeft" align="right" valign="top"><a id="ga73cb4f5a8c28574c6d7b9548811bde25"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI14_DPA_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga73cb4f5a8c28574c6d7b9548811bde25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dd167f78a3ed39d0858085f54286371"><td class="memItemLeft" align="right" valign="top"><a id="ga1dd167f78a3ed39d0858085f54286371"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI14_DPA_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga1dd167f78a3ed39d0858085f54286371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24685cf64488773cf58df2428a91a1db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga24685cf64488773cf58df2428a91a1db">DMA_DCHPRI14_DPA</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI14_DPA_SHIFT)) &amp; DMA_DCHPRI14_DPA_MASK)</td></tr>
<tr class="separator:ga24685cf64488773cf58df2428a91a1db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcb3065c2c242e3728282cb36d891952"><td class="memItemLeft" align="right" valign="top"><a id="gadcb3065c2c242e3728282cb36d891952"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI14_ECP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:gadcb3065c2c242e3728282cb36d891952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7495718e9a8dc1cf79def8e6053472f"><td class="memItemLeft" align="right" valign="top"><a id="gaa7495718e9a8dc1cf79def8e6053472f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI14_ECP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaa7495718e9a8dc1cf79def8e6053472f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac340e6f28100e49a92e603daf4bcab42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gac340e6f28100e49a92e603daf4bcab42">DMA_DCHPRI14_ECP</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI14_ECP_SHIFT)) &amp; DMA_DCHPRI14_ECP_MASK)</td></tr>
<tr class="separator:gac340e6f28100e49a92e603daf4bcab42"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DCHPRI13 - Channel Priority</h2></td></tr>
<tr class="memitem:gad9e91383771ebbcea15c43585eada037"><td class="memItemLeft" align="right" valign="top"><a id="gad9e91383771ebbcea15c43585eada037"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI13_CHPRI_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:gad9e91383771ebbcea15c43585eada037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71e8be2fe53b3e57287a73d382467140"><td class="memItemLeft" align="right" valign="top"><a id="ga71e8be2fe53b3e57287a73d382467140"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI13_CHPRI_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga71e8be2fe53b3e57287a73d382467140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1db4316293e7eda20fa296e51681172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gab1db4316293e7eda20fa296e51681172">DMA_DCHPRI13_CHPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI13_CHPRI_SHIFT)) &amp; DMA_DCHPRI13_CHPRI_MASK)</td></tr>
<tr class="separator:gab1db4316293e7eda20fa296e51681172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga716ca76c204fc3099e92fa072841bfd4"><td class="memItemLeft" align="right" valign="top"><a id="ga716ca76c204fc3099e92fa072841bfd4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI13_GRPPRI_MASK</b>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="separator:ga716ca76c204fc3099e92fa072841bfd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga060bcf0c75d4e8fd7303b3c5a5555820"><td class="memItemLeft" align="right" valign="top"><a id="ga060bcf0c75d4e8fd7303b3c5a5555820"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI13_GRPPRI_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga060bcf0c75d4e8fd7303b3c5a5555820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffcd526052d39d6a2ef9e0a20812bb61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaffcd526052d39d6a2ef9e0a20812bb61">DMA_DCHPRI13_GRPPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI13_GRPPRI_SHIFT)) &amp; DMA_DCHPRI13_GRPPRI_MASK)</td></tr>
<tr class="separator:gaffcd526052d39d6a2ef9e0a20812bb61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d0dba9a621669e28a8c6c557d962502"><td class="memItemLeft" align="right" valign="top"><a id="ga7d0dba9a621669e28a8c6c557d962502"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI13_DPA_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga7d0dba9a621669e28a8c6c557d962502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94fae69ff7774aa7d1f24fd8b2387a40"><td class="memItemLeft" align="right" valign="top"><a id="ga94fae69ff7774aa7d1f24fd8b2387a40"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI13_DPA_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga94fae69ff7774aa7d1f24fd8b2387a40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1937b0b5f4d5d608d18604bbe1386f7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga1937b0b5f4d5d608d18604bbe1386f7d">DMA_DCHPRI13_DPA</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI13_DPA_SHIFT)) &amp; DMA_DCHPRI13_DPA_MASK)</td></tr>
<tr class="separator:ga1937b0b5f4d5d608d18604bbe1386f7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74ad97c0ca8dfdd5152b2db375389908"><td class="memItemLeft" align="right" valign="top"><a id="ga74ad97c0ca8dfdd5152b2db375389908"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI13_ECP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga74ad97c0ca8dfdd5152b2db375389908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga462e7c666fbe9d355893654f7fe52cd9"><td class="memItemLeft" align="right" valign="top"><a id="ga462e7c666fbe9d355893654f7fe52cd9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI13_ECP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga462e7c666fbe9d355893654f7fe52cd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9fbec1b8987dd4a22e3466008ab5eb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gae9fbec1b8987dd4a22e3466008ab5eb7">DMA_DCHPRI13_ECP</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI13_ECP_SHIFT)) &amp; DMA_DCHPRI13_ECP_MASK)</td></tr>
<tr class="separator:gae9fbec1b8987dd4a22e3466008ab5eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DCHPRI12 - Channel Priority</h2></td></tr>
<tr class="memitem:gae4a41c199e83720c8912622f921f3993"><td class="memItemLeft" align="right" valign="top"><a id="gae4a41c199e83720c8912622f921f3993"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI12_CHPRI_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:gae4a41c199e83720c8912622f921f3993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga463e67297f7a0d3b1c7c6799ac90fb15"><td class="memItemLeft" align="right" valign="top"><a id="ga463e67297f7a0d3b1c7c6799ac90fb15"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI12_CHPRI_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga463e67297f7a0d3b1c7c6799ac90fb15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ecccb191b6a4cd797b6353bba497f4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga6ecccb191b6a4cd797b6353bba497f4e">DMA_DCHPRI12_CHPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI12_CHPRI_SHIFT)) &amp; DMA_DCHPRI12_CHPRI_MASK)</td></tr>
<tr class="separator:ga6ecccb191b6a4cd797b6353bba497f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace455e402403bb49f3d5a49e74e73e74"><td class="memItemLeft" align="right" valign="top"><a id="gace455e402403bb49f3d5a49e74e73e74"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI12_GRPPRI_MASK</b>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="separator:gace455e402403bb49f3d5a49e74e73e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8e0040db74ca4d05d58c2d1922dad2e"><td class="memItemLeft" align="right" valign="top"><a id="gac8e0040db74ca4d05d58c2d1922dad2e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI12_GRPPRI_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gac8e0040db74ca4d05d58c2d1922dad2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67af21baab3cf9593f0a3407d2525d30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga67af21baab3cf9593f0a3407d2525d30">DMA_DCHPRI12_GRPPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI12_GRPPRI_SHIFT)) &amp; DMA_DCHPRI12_GRPPRI_MASK)</td></tr>
<tr class="separator:ga67af21baab3cf9593f0a3407d2525d30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73ff6289479b47b9e3fd209fb447ef3a"><td class="memItemLeft" align="right" valign="top"><a id="ga73ff6289479b47b9e3fd209fb447ef3a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI12_DPA_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga73ff6289479b47b9e3fd209fb447ef3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2542343fffad88b0445eaa1d2db1e56f"><td class="memItemLeft" align="right" valign="top"><a id="ga2542343fffad88b0445eaa1d2db1e56f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI12_DPA_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga2542343fffad88b0445eaa1d2db1e56f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb51b24a96601e63cd3b68afd220a56b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gafb51b24a96601e63cd3b68afd220a56b">DMA_DCHPRI12_DPA</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI12_DPA_SHIFT)) &amp; DMA_DCHPRI12_DPA_MASK)</td></tr>
<tr class="separator:gafb51b24a96601e63cd3b68afd220a56b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6670cd9c6c3dba8c53f330f44c6ca328"><td class="memItemLeft" align="right" valign="top"><a id="ga6670cd9c6c3dba8c53f330f44c6ca328"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI12_ECP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga6670cd9c6c3dba8c53f330f44c6ca328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5331565714ddd597bad4518d1c5317e4"><td class="memItemLeft" align="right" valign="top"><a id="ga5331565714ddd597bad4518d1c5317e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI12_ECP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga5331565714ddd597bad4518d1c5317e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1805981671d3a4803d8109f15c726bea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga1805981671d3a4803d8109f15c726bea">DMA_DCHPRI12_ECP</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI12_ECP_SHIFT)) &amp; DMA_DCHPRI12_ECP_MASK)</td></tr>
<tr class="separator:ga1805981671d3a4803d8109f15c726bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DCHPRI19 - Channel Priority</h2></td></tr>
<tr class="memitem:gaed8ef209a0eaf08ab66d6edfc0a602a7"><td class="memItemLeft" align="right" valign="top"><a id="gaed8ef209a0eaf08ab66d6edfc0a602a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI19_CHPRI_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:gaed8ef209a0eaf08ab66d6edfc0a602a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd7e214d6e9b176c371e5009a4c294b6"><td class="memItemLeft" align="right" valign="top"><a id="gafd7e214d6e9b176c371e5009a4c294b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI19_CHPRI_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafd7e214d6e9b176c371e5009a4c294b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fb3bc90df8c368ab929b6061037bfbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga3fb3bc90df8c368ab929b6061037bfbc">DMA_DCHPRI19_CHPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI19_CHPRI_SHIFT)) &amp; DMA_DCHPRI19_CHPRI_MASK)</td></tr>
<tr class="separator:ga3fb3bc90df8c368ab929b6061037bfbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3c3e7d296b45bf899a2dae8c9ef0a84"><td class="memItemLeft" align="right" valign="top"><a id="gac3c3e7d296b45bf899a2dae8c9ef0a84"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI19_GRPPRI_MASK</b>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="separator:gac3c3e7d296b45bf899a2dae8c9ef0a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7775ae055500c9d187517086430fee09"><td class="memItemLeft" align="right" valign="top"><a id="ga7775ae055500c9d187517086430fee09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI19_GRPPRI_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga7775ae055500c9d187517086430fee09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga420552d8247faf16b86907824e573f7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga420552d8247faf16b86907824e573f7f">DMA_DCHPRI19_GRPPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI19_GRPPRI_SHIFT)) &amp; DMA_DCHPRI19_GRPPRI_MASK)</td></tr>
<tr class="separator:ga420552d8247faf16b86907824e573f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad40f0b974abde27e3e24e901a07a9f4"><td class="memItemLeft" align="right" valign="top"><a id="gaad40f0b974abde27e3e24e901a07a9f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI19_DPA_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:gaad40f0b974abde27e3e24e901a07a9f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga603cab4753d681013d3cd726845de0ce"><td class="memItemLeft" align="right" valign="top"><a id="ga603cab4753d681013d3cd726845de0ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI19_DPA_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga603cab4753d681013d3cd726845de0ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f52be498a6b4ab769a84aabb5e5b7fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga2f52be498a6b4ab769a84aabb5e5b7fe">DMA_DCHPRI19_DPA</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI19_DPA_SHIFT)) &amp; DMA_DCHPRI19_DPA_MASK)</td></tr>
<tr class="separator:ga2f52be498a6b4ab769a84aabb5e5b7fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga816b4f826083486d4c67b6a71b9d7473"><td class="memItemLeft" align="right" valign="top"><a id="ga816b4f826083486d4c67b6a71b9d7473"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI19_ECP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga816b4f826083486d4c67b6a71b9d7473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadcc1e39e378c077a5b493c6b56d9b04"><td class="memItemLeft" align="right" valign="top"><a id="gaadcc1e39e378c077a5b493c6b56d9b04"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI19_ECP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaadcc1e39e378c077a5b493c6b56d9b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fe9a692a731b359dd6979e8f6957ca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga9fe9a692a731b359dd6979e8f6957ca9">DMA_DCHPRI19_ECP</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI19_ECP_SHIFT)) &amp; DMA_DCHPRI19_ECP_MASK)</td></tr>
<tr class="separator:ga9fe9a692a731b359dd6979e8f6957ca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DCHPRI18 - Channel Priority</h2></td></tr>
<tr class="memitem:gae50e649f7c5bc2e62b38d5e78783c3e7"><td class="memItemLeft" align="right" valign="top"><a id="gae50e649f7c5bc2e62b38d5e78783c3e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI18_CHPRI_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:gae50e649f7c5bc2e62b38d5e78783c3e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cb7a65b4eafbfeffb25cd52d8e816a4"><td class="memItemLeft" align="right" valign="top"><a id="ga2cb7a65b4eafbfeffb25cd52d8e816a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI18_CHPRI_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2cb7a65b4eafbfeffb25cd52d8e816a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b15535e0b19d73fd73bf3624bcc5784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga5b15535e0b19d73fd73bf3624bcc5784">DMA_DCHPRI18_CHPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI18_CHPRI_SHIFT)) &amp; DMA_DCHPRI18_CHPRI_MASK)</td></tr>
<tr class="separator:ga5b15535e0b19d73fd73bf3624bcc5784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1abbfe2726060e4d3aa5baeb51b2addd"><td class="memItemLeft" align="right" valign="top"><a id="ga1abbfe2726060e4d3aa5baeb51b2addd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI18_GRPPRI_MASK</b>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="separator:ga1abbfe2726060e4d3aa5baeb51b2addd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d5fb9916393653444d328e6e7e48b74"><td class="memItemLeft" align="right" valign="top"><a id="ga8d5fb9916393653444d328e6e7e48b74"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI18_GRPPRI_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga8d5fb9916393653444d328e6e7e48b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f77643f52316bd155380721debc3d6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga6f77643f52316bd155380721debc3d6b">DMA_DCHPRI18_GRPPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI18_GRPPRI_SHIFT)) &amp; DMA_DCHPRI18_GRPPRI_MASK)</td></tr>
<tr class="separator:ga6f77643f52316bd155380721debc3d6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f1f511be29826bdd25701a3098cb95c"><td class="memItemLeft" align="right" valign="top"><a id="ga4f1f511be29826bdd25701a3098cb95c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI18_DPA_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga4f1f511be29826bdd25701a3098cb95c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cc00462ae09f107e3dbf3a9881462c5"><td class="memItemLeft" align="right" valign="top"><a id="ga0cc00462ae09f107e3dbf3a9881462c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI18_DPA_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga0cc00462ae09f107e3dbf3a9881462c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2605858bd079b8f94197d83b2990c89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gae2605858bd079b8f94197d83b2990c89">DMA_DCHPRI18_DPA</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI18_DPA_SHIFT)) &amp; DMA_DCHPRI18_DPA_MASK)</td></tr>
<tr class="separator:gae2605858bd079b8f94197d83b2990c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6e4b0349ea8da0cf4455561a8bdf95e"><td class="memItemLeft" align="right" valign="top"><a id="gaf6e4b0349ea8da0cf4455561a8bdf95e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI18_ECP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:gaf6e4b0349ea8da0cf4455561a8bdf95e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga720d12f68dd86fc53a0ce03f0a56ae54"><td class="memItemLeft" align="right" valign="top"><a id="ga720d12f68dd86fc53a0ce03f0a56ae54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI18_ECP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga720d12f68dd86fc53a0ce03f0a56ae54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92bbd28853462f2228753b07f6749d6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga92bbd28853462f2228753b07f6749d6b">DMA_DCHPRI18_ECP</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI18_ECP_SHIFT)) &amp; DMA_DCHPRI18_ECP_MASK)</td></tr>
<tr class="separator:ga92bbd28853462f2228753b07f6749d6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DCHPRI17 - Channel Priority</h2></td></tr>
<tr class="memitem:gafd1ca54f2477d8fd57aa02e15f76e6ff"><td class="memItemLeft" align="right" valign="top"><a id="gafd1ca54f2477d8fd57aa02e15f76e6ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI17_CHPRI_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:gafd1ca54f2477d8fd57aa02e15f76e6ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b89e29cf6af5eef4d1d2e5c91a554fe"><td class="memItemLeft" align="right" valign="top"><a id="ga0b89e29cf6af5eef4d1d2e5c91a554fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI17_CHPRI_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0b89e29cf6af5eef4d1d2e5c91a554fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ffde101f9d6449c9e4bbf8e9638238e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga0ffde101f9d6449c9e4bbf8e9638238e">DMA_DCHPRI17_CHPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI17_CHPRI_SHIFT)) &amp; DMA_DCHPRI17_CHPRI_MASK)</td></tr>
<tr class="separator:ga0ffde101f9d6449c9e4bbf8e9638238e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7c9dc16e4c699f73015c0f1307aa9a0"><td class="memItemLeft" align="right" valign="top"><a id="gad7c9dc16e4c699f73015c0f1307aa9a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI17_GRPPRI_MASK</b>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="separator:gad7c9dc16e4c699f73015c0f1307aa9a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ad6b25288a19dfd280473daecf147de"><td class="memItemLeft" align="right" valign="top"><a id="ga4ad6b25288a19dfd280473daecf147de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI17_GRPPRI_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga4ad6b25288a19dfd280473daecf147de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25adc7d29f48cb3ebb7066853adfd28d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga25adc7d29f48cb3ebb7066853adfd28d">DMA_DCHPRI17_GRPPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI17_GRPPRI_SHIFT)) &amp; DMA_DCHPRI17_GRPPRI_MASK)</td></tr>
<tr class="separator:ga25adc7d29f48cb3ebb7066853adfd28d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f4f0581c67b95efae97d5654b424684"><td class="memItemLeft" align="right" valign="top"><a id="ga8f4f0581c67b95efae97d5654b424684"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI17_DPA_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga8f4f0581c67b95efae97d5654b424684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab33eb9aa88153662d13ec604a41192ee"><td class="memItemLeft" align="right" valign="top"><a id="gab33eb9aa88153662d13ec604a41192ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI17_DPA_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gab33eb9aa88153662d13ec604a41192ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga030cece943ab2a1ca9dddb51f35b8434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga030cece943ab2a1ca9dddb51f35b8434">DMA_DCHPRI17_DPA</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI17_DPA_SHIFT)) &amp; DMA_DCHPRI17_DPA_MASK)</td></tr>
<tr class="separator:ga030cece943ab2a1ca9dddb51f35b8434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc268962e0ea23f09c8041255bb6c4d5"><td class="memItemLeft" align="right" valign="top"><a id="gafc268962e0ea23f09c8041255bb6c4d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI17_ECP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:gafc268962e0ea23f09c8041255bb6c4d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9508a7395892f23dce16e285d3698432"><td class="memItemLeft" align="right" valign="top"><a id="ga9508a7395892f23dce16e285d3698432"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI17_ECP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga9508a7395892f23dce16e285d3698432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3ed7858a0bc4b33a4d24b34b9650b10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gab3ed7858a0bc4b33a4d24b34b9650b10">DMA_DCHPRI17_ECP</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI17_ECP_SHIFT)) &amp; DMA_DCHPRI17_ECP_MASK)</td></tr>
<tr class="separator:gab3ed7858a0bc4b33a4d24b34b9650b10"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DCHPRI16 - Channel Priority</h2></td></tr>
<tr class="memitem:ga96aec3a7b7284bb549599c861061211a"><td class="memItemLeft" align="right" valign="top"><a id="ga96aec3a7b7284bb549599c861061211a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI16_CHPRI_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:ga96aec3a7b7284bb549599c861061211a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b6787bf163d5897483a972f41c05960"><td class="memItemLeft" align="right" valign="top"><a id="ga7b6787bf163d5897483a972f41c05960"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI16_CHPRI_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7b6787bf163d5897483a972f41c05960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98fbb1bc41b16abf832dd9ddc587351a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga98fbb1bc41b16abf832dd9ddc587351a">DMA_DCHPRI16_CHPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI16_CHPRI_SHIFT)) &amp; DMA_DCHPRI16_CHPRI_MASK)</td></tr>
<tr class="separator:ga98fbb1bc41b16abf832dd9ddc587351a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92dc82e2a30200989f5cc2e3fe69d463"><td class="memItemLeft" align="right" valign="top"><a id="ga92dc82e2a30200989f5cc2e3fe69d463"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI16_GRPPRI_MASK</b>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="separator:ga92dc82e2a30200989f5cc2e3fe69d463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7848f680f49ac10462978f4b6a20ce66"><td class="memItemLeft" align="right" valign="top"><a id="ga7848f680f49ac10462978f4b6a20ce66"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI16_GRPPRI_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga7848f680f49ac10462978f4b6a20ce66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4f9f581bd8ebcc1d1758ed95800ff34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gad4f9f581bd8ebcc1d1758ed95800ff34">DMA_DCHPRI16_GRPPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI16_GRPPRI_SHIFT)) &amp; DMA_DCHPRI16_GRPPRI_MASK)</td></tr>
<tr class="separator:gad4f9f581bd8ebcc1d1758ed95800ff34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga302407a0494b3ef4be9c27bc90f02b7c"><td class="memItemLeft" align="right" valign="top"><a id="ga302407a0494b3ef4be9c27bc90f02b7c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI16_DPA_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga302407a0494b3ef4be9c27bc90f02b7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50bb33b8ac84912ea34ad6b60417f85a"><td class="memItemLeft" align="right" valign="top"><a id="ga50bb33b8ac84912ea34ad6b60417f85a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI16_DPA_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga50bb33b8ac84912ea34ad6b60417f85a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dd3c44d287b39491b38ca8336206753"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga4dd3c44d287b39491b38ca8336206753">DMA_DCHPRI16_DPA</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI16_DPA_SHIFT)) &amp; DMA_DCHPRI16_DPA_MASK)</td></tr>
<tr class="separator:ga4dd3c44d287b39491b38ca8336206753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16543c0bd33d84e083d5c2f6bdc07971"><td class="memItemLeft" align="right" valign="top"><a id="ga16543c0bd33d84e083d5c2f6bdc07971"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI16_ECP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga16543c0bd33d84e083d5c2f6bdc07971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b5fe8a251ff0c45004ce5ad14fdfc34"><td class="memItemLeft" align="right" valign="top"><a id="ga6b5fe8a251ff0c45004ce5ad14fdfc34"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI16_ECP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga6b5fe8a251ff0c45004ce5ad14fdfc34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf7152966ee6eaea13cbed666628f6e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gacf7152966ee6eaea13cbed666628f6e0">DMA_DCHPRI16_ECP</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI16_ECP_SHIFT)) &amp; DMA_DCHPRI16_ECP_MASK)</td></tr>
<tr class="separator:gacf7152966ee6eaea13cbed666628f6e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DCHPRI23 - Channel Priority</h2></td></tr>
<tr class="memitem:ga41d74ad4669aa5953e2df3a7cc37f41d"><td class="memItemLeft" align="right" valign="top"><a id="ga41d74ad4669aa5953e2df3a7cc37f41d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI23_CHPRI_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:ga41d74ad4669aa5953e2df3a7cc37f41d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03381d386d0574388052124796754e0b"><td class="memItemLeft" align="right" valign="top"><a id="ga03381d386d0574388052124796754e0b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI23_CHPRI_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga03381d386d0574388052124796754e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga662d29853bd3c4a59bc45501c348c4ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga662d29853bd3c4a59bc45501c348c4ee">DMA_DCHPRI23_CHPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI23_CHPRI_SHIFT)) &amp; DMA_DCHPRI23_CHPRI_MASK)</td></tr>
<tr class="separator:ga662d29853bd3c4a59bc45501c348c4ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga105f5b5bce27499455e47dede0bd58a5"><td class="memItemLeft" align="right" valign="top"><a id="ga105f5b5bce27499455e47dede0bd58a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI23_GRPPRI_MASK</b>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="separator:ga105f5b5bce27499455e47dede0bd58a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4624de025809eb2668bbe9af6a0e1d0"><td class="memItemLeft" align="right" valign="top"><a id="gae4624de025809eb2668bbe9af6a0e1d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI23_GRPPRI_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae4624de025809eb2668bbe9af6a0e1d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf37bef4fc044d479dc4713b01a8b88c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaf37bef4fc044d479dc4713b01a8b88c2">DMA_DCHPRI23_GRPPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI23_GRPPRI_SHIFT)) &amp; DMA_DCHPRI23_GRPPRI_MASK)</td></tr>
<tr class="separator:gaf37bef4fc044d479dc4713b01a8b88c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee8d0b6a13a4d1d9da98d642ab2274ef"><td class="memItemLeft" align="right" valign="top"><a id="gaee8d0b6a13a4d1d9da98d642ab2274ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI23_DPA_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:gaee8d0b6a13a4d1d9da98d642ab2274ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga154fc7e26867b766a88cb7c035a60ee9"><td class="memItemLeft" align="right" valign="top"><a id="ga154fc7e26867b766a88cb7c035a60ee9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI23_DPA_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga154fc7e26867b766a88cb7c035a60ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd8953c8ef1200e477e58aed86b387c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gafd8953c8ef1200e477e58aed86b387c2">DMA_DCHPRI23_DPA</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI23_DPA_SHIFT)) &amp; DMA_DCHPRI23_DPA_MASK)</td></tr>
<tr class="separator:gafd8953c8ef1200e477e58aed86b387c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadc3b4bbbf6bd0b647c8dc051e240a77"><td class="memItemLeft" align="right" valign="top"><a id="gaadc3b4bbbf6bd0b647c8dc051e240a77"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI23_ECP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:gaadc3b4bbbf6bd0b647c8dc051e240a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga131d3266935c1cb77f2699d8eeb64dd1"><td class="memItemLeft" align="right" valign="top"><a id="ga131d3266935c1cb77f2699d8eeb64dd1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI23_ECP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga131d3266935c1cb77f2699d8eeb64dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae091868319d21b3ff0e7d561f082fc69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gae091868319d21b3ff0e7d561f082fc69">DMA_DCHPRI23_ECP</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI23_ECP_SHIFT)) &amp; DMA_DCHPRI23_ECP_MASK)</td></tr>
<tr class="separator:gae091868319d21b3ff0e7d561f082fc69"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DCHPRI22 - Channel Priority</h2></td></tr>
<tr class="memitem:gac7625cd807978d1a54666084feb12943"><td class="memItemLeft" align="right" valign="top"><a id="gac7625cd807978d1a54666084feb12943"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI22_CHPRI_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:gac7625cd807978d1a54666084feb12943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ec949807b0dd578dec17805437fecd1"><td class="memItemLeft" align="right" valign="top"><a id="ga3ec949807b0dd578dec17805437fecd1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI22_CHPRI_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3ec949807b0dd578dec17805437fecd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c22b59d66ab46e8586926e4a64cca07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga7c22b59d66ab46e8586926e4a64cca07">DMA_DCHPRI22_CHPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI22_CHPRI_SHIFT)) &amp; DMA_DCHPRI22_CHPRI_MASK)</td></tr>
<tr class="separator:ga7c22b59d66ab46e8586926e4a64cca07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5df95af673345f6647ca2bd90685cfe"><td class="memItemLeft" align="right" valign="top"><a id="gab5df95af673345f6647ca2bd90685cfe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI22_GRPPRI_MASK</b>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="separator:gab5df95af673345f6647ca2bd90685cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52ca7a328026b99e0e7220004a6c5920"><td class="memItemLeft" align="right" valign="top"><a id="ga52ca7a328026b99e0e7220004a6c5920"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI22_GRPPRI_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga52ca7a328026b99e0e7220004a6c5920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga998f4745a5667fbcb1bb8c5f9b4d2ae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga998f4745a5667fbcb1bb8c5f9b4d2ae3">DMA_DCHPRI22_GRPPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI22_GRPPRI_SHIFT)) &amp; DMA_DCHPRI22_GRPPRI_MASK)</td></tr>
<tr class="separator:ga998f4745a5667fbcb1bb8c5f9b4d2ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6a48e19eaeae83eef34bc09942d00f9"><td class="memItemLeft" align="right" valign="top"><a id="gab6a48e19eaeae83eef34bc09942d00f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI22_DPA_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:gab6a48e19eaeae83eef34bc09942d00f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f45fa13a7addabf63f97358a5efd2de"><td class="memItemLeft" align="right" valign="top"><a id="ga5f45fa13a7addabf63f97358a5efd2de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI22_DPA_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga5f45fa13a7addabf63f97358a5efd2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad28a338b57fd3a31b174ce4dd6ca0879"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gad28a338b57fd3a31b174ce4dd6ca0879">DMA_DCHPRI22_DPA</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI22_DPA_SHIFT)) &amp; DMA_DCHPRI22_DPA_MASK)</td></tr>
<tr class="separator:gad28a338b57fd3a31b174ce4dd6ca0879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d9ddd9dd3a4b6be7da07d85cc2c1a9c"><td class="memItemLeft" align="right" valign="top"><a id="ga6d9ddd9dd3a4b6be7da07d85cc2c1a9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI22_ECP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga6d9ddd9dd3a4b6be7da07d85cc2c1a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98dc08e247169b98340c054a3150fe33"><td class="memItemLeft" align="right" valign="top"><a id="ga98dc08e247169b98340c054a3150fe33"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI22_ECP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga98dc08e247169b98340c054a3150fe33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53105182c146c4be04bc7507437696ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga53105182c146c4be04bc7507437696ed">DMA_DCHPRI22_ECP</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI22_ECP_SHIFT)) &amp; DMA_DCHPRI22_ECP_MASK)</td></tr>
<tr class="separator:ga53105182c146c4be04bc7507437696ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DCHPRI21 - Channel Priority</h2></td></tr>
<tr class="memitem:gaa4dd6a7d3b1bcdb442b568af2321c4d5"><td class="memItemLeft" align="right" valign="top"><a id="gaa4dd6a7d3b1bcdb442b568af2321c4d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI21_CHPRI_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:gaa4dd6a7d3b1bcdb442b568af2321c4d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f0db4c23f203f24fe97b7716d61fff3"><td class="memItemLeft" align="right" valign="top"><a id="ga7f0db4c23f203f24fe97b7716d61fff3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI21_CHPRI_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7f0db4c23f203f24fe97b7716d61fff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9db78c41232fdd56468e35f31d139f69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga9db78c41232fdd56468e35f31d139f69">DMA_DCHPRI21_CHPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI21_CHPRI_SHIFT)) &amp; DMA_DCHPRI21_CHPRI_MASK)</td></tr>
<tr class="separator:ga9db78c41232fdd56468e35f31d139f69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b7fb8fafa0dd0753c17627ab18612d5"><td class="memItemLeft" align="right" valign="top"><a id="ga8b7fb8fafa0dd0753c17627ab18612d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI21_GRPPRI_MASK</b>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="separator:ga8b7fb8fafa0dd0753c17627ab18612d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cd1b0903b98f1810ef30bbb700c95cb"><td class="memItemLeft" align="right" valign="top"><a id="ga7cd1b0903b98f1810ef30bbb700c95cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI21_GRPPRI_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga7cd1b0903b98f1810ef30bbb700c95cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f684b1daafa5764d79ea7a5f8e2fc3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga8f684b1daafa5764d79ea7a5f8e2fc3d">DMA_DCHPRI21_GRPPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI21_GRPPRI_SHIFT)) &amp; DMA_DCHPRI21_GRPPRI_MASK)</td></tr>
<tr class="separator:ga8f684b1daafa5764d79ea7a5f8e2fc3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92fa1471830bd86192aff0553eeee393"><td class="memItemLeft" align="right" valign="top"><a id="ga92fa1471830bd86192aff0553eeee393"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI21_DPA_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga92fa1471830bd86192aff0553eeee393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36648f5b8354ee0b7fef1ddb43b1f963"><td class="memItemLeft" align="right" valign="top"><a id="ga36648f5b8354ee0b7fef1ddb43b1f963"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI21_DPA_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga36648f5b8354ee0b7fef1ddb43b1f963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89a7959a9af29e22b18ef28367cc185b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga89a7959a9af29e22b18ef28367cc185b">DMA_DCHPRI21_DPA</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI21_DPA_SHIFT)) &amp; DMA_DCHPRI21_DPA_MASK)</td></tr>
<tr class="separator:ga89a7959a9af29e22b18ef28367cc185b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad102468b77c4b86b9357bb6af4b982e7"><td class="memItemLeft" align="right" valign="top"><a id="gad102468b77c4b86b9357bb6af4b982e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI21_ECP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:gad102468b77c4b86b9357bb6af4b982e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga741e7971e27f1be4aeb5d4d0b94de299"><td class="memItemLeft" align="right" valign="top"><a id="ga741e7971e27f1be4aeb5d4d0b94de299"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI21_ECP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga741e7971e27f1be4aeb5d4d0b94de299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga657f5d01662a00ea0b44927465a4b54d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga657f5d01662a00ea0b44927465a4b54d">DMA_DCHPRI21_ECP</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI21_ECP_SHIFT)) &amp; DMA_DCHPRI21_ECP_MASK)</td></tr>
<tr class="separator:ga657f5d01662a00ea0b44927465a4b54d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DCHPRI20 - Channel Priority</h2></td></tr>
<tr class="memitem:gadcb0d5592cbd7c2e606fadb869b5904c"><td class="memItemLeft" align="right" valign="top"><a id="gadcb0d5592cbd7c2e606fadb869b5904c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI20_CHPRI_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:gadcb0d5592cbd7c2e606fadb869b5904c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79bcea20a5498ab941b746392d3baf9a"><td class="memItemLeft" align="right" valign="top"><a id="ga79bcea20a5498ab941b746392d3baf9a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI20_CHPRI_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga79bcea20a5498ab941b746392d3baf9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2354dbc8769fbcabe8126ff20a732181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga2354dbc8769fbcabe8126ff20a732181">DMA_DCHPRI20_CHPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI20_CHPRI_SHIFT)) &amp; DMA_DCHPRI20_CHPRI_MASK)</td></tr>
<tr class="separator:ga2354dbc8769fbcabe8126ff20a732181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga857d4d291ad3f4bd8dbe977927f8f0f5"><td class="memItemLeft" align="right" valign="top"><a id="ga857d4d291ad3f4bd8dbe977927f8f0f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI20_GRPPRI_MASK</b>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="separator:ga857d4d291ad3f4bd8dbe977927f8f0f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a5d910068ef7e4d1545459f8d3d8a16"><td class="memItemLeft" align="right" valign="top"><a id="ga8a5d910068ef7e4d1545459f8d3d8a16"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI20_GRPPRI_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga8a5d910068ef7e4d1545459f8d3d8a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4178949b288d05d3cb463c0558ebcd39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga4178949b288d05d3cb463c0558ebcd39">DMA_DCHPRI20_GRPPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI20_GRPPRI_SHIFT)) &amp; DMA_DCHPRI20_GRPPRI_MASK)</td></tr>
<tr class="separator:ga4178949b288d05d3cb463c0558ebcd39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabe189f346693f26bf185f4e58273c73"><td class="memItemLeft" align="right" valign="top"><a id="gaabe189f346693f26bf185f4e58273c73"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI20_DPA_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:gaabe189f346693f26bf185f4e58273c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f6ce698822cb5a97909045b2f2cf7de"><td class="memItemLeft" align="right" valign="top"><a id="ga6f6ce698822cb5a97909045b2f2cf7de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI20_DPA_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga6f6ce698822cb5a97909045b2f2cf7de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f65e03bbd4f8d312658c6cd45d5083e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga7f65e03bbd4f8d312658c6cd45d5083e">DMA_DCHPRI20_DPA</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI20_DPA_SHIFT)) &amp; DMA_DCHPRI20_DPA_MASK)</td></tr>
<tr class="separator:ga7f65e03bbd4f8d312658c6cd45d5083e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadba858fdbb0961327be929d2effdfa2"><td class="memItemLeft" align="right" valign="top"><a id="gaadba858fdbb0961327be929d2effdfa2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI20_ECP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:gaadba858fdbb0961327be929d2effdfa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fc9d49f35c900780b9896009da17faa"><td class="memItemLeft" align="right" valign="top"><a id="ga1fc9d49f35c900780b9896009da17faa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI20_ECP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga1fc9d49f35c900780b9896009da17faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a4ae8b35c97027c33586ed543d110c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga5a4ae8b35c97027c33586ed543d110c4">DMA_DCHPRI20_ECP</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI20_ECP_SHIFT)) &amp; DMA_DCHPRI20_ECP_MASK)</td></tr>
<tr class="separator:ga5a4ae8b35c97027c33586ed543d110c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DCHPRI27 - Channel Priority</h2></td></tr>
<tr class="memitem:ga6598bacec4905b2f036c8e38cb375d88"><td class="memItemLeft" align="right" valign="top"><a id="ga6598bacec4905b2f036c8e38cb375d88"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI27_CHPRI_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:ga6598bacec4905b2f036c8e38cb375d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga633ded5db8e8c78805513b56cdc61d06"><td class="memItemLeft" align="right" valign="top"><a id="ga633ded5db8e8c78805513b56cdc61d06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI27_CHPRI_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga633ded5db8e8c78805513b56cdc61d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1115038a1d5ec47b54831b006b0a04ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga1115038a1d5ec47b54831b006b0a04ea">DMA_DCHPRI27_CHPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI27_CHPRI_SHIFT)) &amp; DMA_DCHPRI27_CHPRI_MASK)</td></tr>
<tr class="separator:ga1115038a1d5ec47b54831b006b0a04ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ec5889434521b2060e01ad03d73ffc0"><td class="memItemLeft" align="right" valign="top"><a id="ga3ec5889434521b2060e01ad03d73ffc0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI27_GRPPRI_MASK</b>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="separator:ga3ec5889434521b2060e01ad03d73ffc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae18ec9a0fa33664e01ed1abcd0b7bd83"><td class="memItemLeft" align="right" valign="top"><a id="gae18ec9a0fa33664e01ed1abcd0b7bd83"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI27_GRPPRI_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae18ec9a0fa33664e01ed1abcd0b7bd83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d3e7a9326806adb005d8191c7a981b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga9d3e7a9326806adb005d8191c7a981b2">DMA_DCHPRI27_GRPPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI27_GRPPRI_SHIFT)) &amp; DMA_DCHPRI27_GRPPRI_MASK)</td></tr>
<tr class="separator:ga9d3e7a9326806adb005d8191c7a981b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac55b1f915a2930f6e854663ad4814869"><td class="memItemLeft" align="right" valign="top"><a id="gac55b1f915a2930f6e854663ad4814869"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI27_DPA_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:gac55b1f915a2930f6e854663ad4814869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eedb97cceb63c4c3069a3e026c5cc38"><td class="memItemLeft" align="right" valign="top"><a id="ga4eedb97cceb63c4c3069a3e026c5cc38"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI27_DPA_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga4eedb97cceb63c4c3069a3e026c5cc38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga927cb4ddb6b194f7b403bf9e8c446506"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga927cb4ddb6b194f7b403bf9e8c446506">DMA_DCHPRI27_DPA</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI27_DPA_SHIFT)) &amp; DMA_DCHPRI27_DPA_MASK)</td></tr>
<tr class="separator:ga927cb4ddb6b194f7b403bf9e8c446506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga036790ae10dbd2955d50361130be80a8"><td class="memItemLeft" align="right" valign="top"><a id="ga036790ae10dbd2955d50361130be80a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI27_ECP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga036790ae10dbd2955d50361130be80a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87cc7c7e3bed96fbc1790b40410f8542"><td class="memItemLeft" align="right" valign="top"><a id="ga87cc7c7e3bed96fbc1790b40410f8542"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI27_ECP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga87cc7c7e3bed96fbc1790b40410f8542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga022634b82b5ed42c6aa6a20c89950ff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga022634b82b5ed42c6aa6a20c89950ff3">DMA_DCHPRI27_ECP</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI27_ECP_SHIFT)) &amp; DMA_DCHPRI27_ECP_MASK)</td></tr>
<tr class="separator:ga022634b82b5ed42c6aa6a20c89950ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DCHPRI26 - Channel Priority</h2></td></tr>
<tr class="memitem:gaf82eafce155eb9905efba3706f4b63af"><td class="memItemLeft" align="right" valign="top"><a id="gaf82eafce155eb9905efba3706f4b63af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI26_CHPRI_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:gaf82eafce155eb9905efba3706f4b63af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae85401152e683d9fbbaecacd40b2d75f"><td class="memItemLeft" align="right" valign="top"><a id="gae85401152e683d9fbbaecacd40b2d75f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI26_CHPRI_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae85401152e683d9fbbaecacd40b2d75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ad7d15921d92f30b2806fd413123ad4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga7ad7d15921d92f30b2806fd413123ad4">DMA_DCHPRI26_CHPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI26_CHPRI_SHIFT)) &amp; DMA_DCHPRI26_CHPRI_MASK)</td></tr>
<tr class="separator:ga7ad7d15921d92f30b2806fd413123ad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23d4fe848bd829d13e83d880599d02cf"><td class="memItemLeft" align="right" valign="top"><a id="ga23d4fe848bd829d13e83d880599d02cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI26_GRPPRI_MASK</b>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="separator:ga23d4fe848bd829d13e83d880599d02cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4750ffd4a20cef5b7b2801275bab6bed"><td class="memItemLeft" align="right" valign="top"><a id="ga4750ffd4a20cef5b7b2801275bab6bed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI26_GRPPRI_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga4750ffd4a20cef5b7b2801275bab6bed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad07d5ce52a6b68da7d26200d3f430965"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gad07d5ce52a6b68da7d26200d3f430965">DMA_DCHPRI26_GRPPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI26_GRPPRI_SHIFT)) &amp; DMA_DCHPRI26_GRPPRI_MASK)</td></tr>
<tr class="separator:gad07d5ce52a6b68da7d26200d3f430965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga815be759295d01eb25d8258dc38de4fd"><td class="memItemLeft" align="right" valign="top"><a id="ga815be759295d01eb25d8258dc38de4fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI26_DPA_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga815be759295d01eb25d8258dc38de4fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81793951625beb8517af89024f49b106"><td class="memItemLeft" align="right" valign="top"><a id="ga81793951625beb8517af89024f49b106"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI26_DPA_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga81793951625beb8517af89024f49b106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1261a74e2c4707589ead7a2f8fb8dc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gae1261a74e2c4707589ead7a2f8fb8dc6">DMA_DCHPRI26_DPA</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI26_DPA_SHIFT)) &amp; DMA_DCHPRI26_DPA_MASK)</td></tr>
<tr class="separator:gae1261a74e2c4707589ead7a2f8fb8dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ae05e971298fbfe09ad6355f2c5c4d6"><td class="memItemLeft" align="right" valign="top"><a id="ga1ae05e971298fbfe09ad6355f2c5c4d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI26_ECP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga1ae05e971298fbfe09ad6355f2c5c4d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1988ed421e3fb098291d0c7811603939"><td class="memItemLeft" align="right" valign="top"><a id="ga1988ed421e3fb098291d0c7811603939"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI26_ECP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga1988ed421e3fb098291d0c7811603939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4905b39974b8487345a394018e8f26b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga4905b39974b8487345a394018e8f26b1">DMA_DCHPRI26_ECP</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI26_ECP_SHIFT)) &amp; DMA_DCHPRI26_ECP_MASK)</td></tr>
<tr class="separator:ga4905b39974b8487345a394018e8f26b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DCHPRI25 - Channel Priority</h2></td></tr>
<tr class="memitem:gaf6f7c485261a9a01d8f5ca7e2cc4c5c4"><td class="memItemLeft" align="right" valign="top"><a id="gaf6f7c485261a9a01d8f5ca7e2cc4c5c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI25_CHPRI_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:gaf6f7c485261a9a01d8f5ca7e2cc4c5c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga828a8a9725129e2017a0dd65a953ac46"><td class="memItemLeft" align="right" valign="top"><a id="ga828a8a9725129e2017a0dd65a953ac46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI25_CHPRI_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga828a8a9725129e2017a0dd65a953ac46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e30bd18e9b8373a92899980dde71ff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga0e30bd18e9b8373a92899980dde71ff3">DMA_DCHPRI25_CHPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI25_CHPRI_SHIFT)) &amp; DMA_DCHPRI25_CHPRI_MASK)</td></tr>
<tr class="separator:ga0e30bd18e9b8373a92899980dde71ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace45525b1f3b3aac2dd8c052f23f53c3"><td class="memItemLeft" align="right" valign="top"><a id="gace45525b1f3b3aac2dd8c052f23f53c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI25_GRPPRI_MASK</b>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="separator:gace45525b1f3b3aac2dd8c052f23f53c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2872078bc092ed52d5e7af657be4d9b8"><td class="memItemLeft" align="right" valign="top"><a id="ga2872078bc092ed52d5e7af657be4d9b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI25_GRPPRI_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga2872078bc092ed52d5e7af657be4d9b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe5943f12bff998eb1fa84a412b12e8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gafe5943f12bff998eb1fa84a412b12e8e">DMA_DCHPRI25_GRPPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI25_GRPPRI_SHIFT)) &amp; DMA_DCHPRI25_GRPPRI_MASK)</td></tr>
<tr class="separator:gafe5943f12bff998eb1fa84a412b12e8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd39c610ee103ee8d2e20bb7c5236c9b"><td class="memItemLeft" align="right" valign="top"><a id="gafd39c610ee103ee8d2e20bb7c5236c9b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI25_DPA_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:gafd39c610ee103ee8d2e20bb7c5236c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadea2b05025dd12a4cf5c118a4b04a6c0"><td class="memItemLeft" align="right" valign="top"><a id="gadea2b05025dd12a4cf5c118a4b04a6c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI25_DPA_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gadea2b05025dd12a4cf5c118a4b04a6c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga731839344669771eb00e9efded634539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga731839344669771eb00e9efded634539">DMA_DCHPRI25_DPA</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI25_DPA_SHIFT)) &amp; DMA_DCHPRI25_DPA_MASK)</td></tr>
<tr class="separator:ga731839344669771eb00e9efded634539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfef1a8f6352498df718a42f1c6eec76"><td class="memItemLeft" align="right" valign="top"><a id="gabfef1a8f6352498df718a42f1c6eec76"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI25_ECP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:gabfef1a8f6352498df718a42f1c6eec76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5208b492320b60adfdc141575fba481"><td class="memItemLeft" align="right" valign="top"><a id="gaf5208b492320b60adfdc141575fba481"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI25_ECP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaf5208b492320b60adfdc141575fba481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35c1743e5c8902f98ff8e07d7bf8f304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga35c1743e5c8902f98ff8e07d7bf8f304">DMA_DCHPRI25_ECP</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI25_ECP_SHIFT)) &amp; DMA_DCHPRI25_ECP_MASK)</td></tr>
<tr class="separator:ga35c1743e5c8902f98ff8e07d7bf8f304"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DCHPRI24 - Channel Priority</h2></td></tr>
<tr class="memitem:ga495d36d466cbe6aba3957e131705b3be"><td class="memItemLeft" align="right" valign="top"><a id="ga495d36d466cbe6aba3957e131705b3be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI24_CHPRI_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:ga495d36d466cbe6aba3957e131705b3be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05466c1c585e76ce5a394d94e5300853"><td class="memItemLeft" align="right" valign="top"><a id="ga05466c1c585e76ce5a394d94e5300853"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI24_CHPRI_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga05466c1c585e76ce5a394d94e5300853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadadca07087a02e1d03ef82442fe3cda2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gadadca07087a02e1d03ef82442fe3cda2">DMA_DCHPRI24_CHPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI24_CHPRI_SHIFT)) &amp; DMA_DCHPRI24_CHPRI_MASK)</td></tr>
<tr class="separator:gadadca07087a02e1d03ef82442fe3cda2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d99faadacb7a29b60cb0084eccc0214"><td class="memItemLeft" align="right" valign="top"><a id="ga3d99faadacb7a29b60cb0084eccc0214"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI24_GRPPRI_MASK</b>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="separator:ga3d99faadacb7a29b60cb0084eccc0214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0100a46e1bc805b4bda82d019824420"><td class="memItemLeft" align="right" valign="top"><a id="gae0100a46e1bc805b4bda82d019824420"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI24_GRPPRI_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae0100a46e1bc805b4bda82d019824420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae02368d89f09db099030738c5c9bdb59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gae02368d89f09db099030738c5c9bdb59">DMA_DCHPRI24_GRPPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI24_GRPPRI_SHIFT)) &amp; DMA_DCHPRI24_GRPPRI_MASK)</td></tr>
<tr class="separator:gae02368d89f09db099030738c5c9bdb59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa633bc01ad2fd770ea7592a5e2543e59"><td class="memItemLeft" align="right" valign="top"><a id="gaa633bc01ad2fd770ea7592a5e2543e59"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI24_DPA_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:gaa633bc01ad2fd770ea7592a5e2543e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97fd206df393e8dcead66d5e045d2f15"><td class="memItemLeft" align="right" valign="top"><a id="ga97fd206df393e8dcead66d5e045d2f15"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI24_DPA_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga97fd206df393e8dcead66d5e045d2f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b1818e2d8f909a64f674c5a7d413ada"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga6b1818e2d8f909a64f674c5a7d413ada">DMA_DCHPRI24_DPA</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI24_DPA_SHIFT)) &amp; DMA_DCHPRI24_DPA_MASK)</td></tr>
<tr class="separator:ga6b1818e2d8f909a64f674c5a7d413ada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab51b5933e6c790902a55a68be57c4868"><td class="memItemLeft" align="right" valign="top"><a id="gab51b5933e6c790902a55a68be57c4868"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI24_ECP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:gab51b5933e6c790902a55a68be57c4868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c8611d55fcded011a0ee28f9ac3ae9"><td class="memItemLeft" align="right" valign="top"><a id="gaa3c8611d55fcded011a0ee28f9ac3ae9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI24_ECP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaa3c8611d55fcded011a0ee28f9ac3ae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4900ba673676f90f74568396350f71f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gad4900ba673676f90f74568396350f71f">DMA_DCHPRI24_ECP</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI24_ECP_SHIFT)) &amp; DMA_DCHPRI24_ECP_MASK)</td></tr>
<tr class="separator:gad4900ba673676f90f74568396350f71f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DCHPRI31 - Channel Priority</h2></td></tr>
<tr class="memitem:ga2bbb6a19ae9494615995153e17658fdd"><td class="memItemLeft" align="right" valign="top"><a id="ga2bbb6a19ae9494615995153e17658fdd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI31_CHPRI_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:ga2bbb6a19ae9494615995153e17658fdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eec89c278cd8c360303ef845fb68bb4"><td class="memItemLeft" align="right" valign="top"><a id="ga5eec89c278cd8c360303ef845fb68bb4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI31_CHPRI_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5eec89c278cd8c360303ef845fb68bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83d2eefb323b8b8c1b0f188c9d8bacab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga83d2eefb323b8b8c1b0f188c9d8bacab">DMA_DCHPRI31_CHPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI31_CHPRI_SHIFT)) &amp; DMA_DCHPRI31_CHPRI_MASK)</td></tr>
<tr class="separator:ga83d2eefb323b8b8c1b0f188c9d8bacab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a04a3388ccc91a5962691c08822d836"><td class="memItemLeft" align="right" valign="top"><a id="ga3a04a3388ccc91a5962691c08822d836"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI31_GRPPRI_MASK</b>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="separator:ga3a04a3388ccc91a5962691c08822d836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28aaa5368919e4e1d6de1c8479c3081c"><td class="memItemLeft" align="right" valign="top"><a id="ga28aaa5368919e4e1d6de1c8479c3081c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI31_GRPPRI_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga28aaa5368919e4e1d6de1c8479c3081c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbfd11faf7efd4d189673850fee3010f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gadbfd11faf7efd4d189673850fee3010f">DMA_DCHPRI31_GRPPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI31_GRPPRI_SHIFT)) &amp; DMA_DCHPRI31_GRPPRI_MASK)</td></tr>
<tr class="separator:gadbfd11faf7efd4d189673850fee3010f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d3b8c13ff41cdcea7fa2a69d88e461"><td class="memItemLeft" align="right" valign="top"><a id="gaa7d3b8c13ff41cdcea7fa2a69d88e461"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI31_DPA_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:gaa7d3b8c13ff41cdcea7fa2a69d88e461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga053dfb1fc4fe18251a7998cc43a2bf14"><td class="memItemLeft" align="right" valign="top"><a id="ga053dfb1fc4fe18251a7998cc43a2bf14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI31_DPA_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga053dfb1fc4fe18251a7998cc43a2bf14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc7530d2fe41e3eb2f91eddbf4356a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gafc7530d2fe41e3eb2f91eddbf4356a63">DMA_DCHPRI31_DPA</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI31_DPA_SHIFT)) &amp; DMA_DCHPRI31_DPA_MASK)</td></tr>
<tr class="separator:gafc7530d2fe41e3eb2f91eddbf4356a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9c6c09abec22296be96c61e2d5e1183"><td class="memItemLeft" align="right" valign="top"><a id="gae9c6c09abec22296be96c61e2d5e1183"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI31_ECP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:gae9c6c09abec22296be96c61e2d5e1183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6038aaca00ea7d75fdbbd053a0055ac"><td class="memItemLeft" align="right" valign="top"><a id="gac6038aaca00ea7d75fdbbd053a0055ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI31_ECP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gac6038aaca00ea7d75fdbbd053a0055ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga545b0564ac333bdc55a21a50e141e538"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga545b0564ac333bdc55a21a50e141e538">DMA_DCHPRI31_ECP</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI31_ECP_SHIFT)) &amp; DMA_DCHPRI31_ECP_MASK)</td></tr>
<tr class="separator:ga545b0564ac333bdc55a21a50e141e538"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DCHPRI30 - Channel Priority</h2></td></tr>
<tr class="memitem:gac2e56dfb56e3249a3e380bc58a276090"><td class="memItemLeft" align="right" valign="top"><a id="gac2e56dfb56e3249a3e380bc58a276090"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI30_CHPRI_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:gac2e56dfb56e3249a3e380bc58a276090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga339c2f309f6957aa285dd7ce63143cbc"><td class="memItemLeft" align="right" valign="top"><a id="ga339c2f309f6957aa285dd7ce63143cbc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI30_CHPRI_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga339c2f309f6957aa285dd7ce63143cbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga222c513e0a2e789710d5792b109fe896"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga222c513e0a2e789710d5792b109fe896">DMA_DCHPRI30_CHPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI30_CHPRI_SHIFT)) &amp; DMA_DCHPRI30_CHPRI_MASK)</td></tr>
<tr class="separator:ga222c513e0a2e789710d5792b109fe896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga129372e4053542710c19bbef02f499e7"><td class="memItemLeft" align="right" valign="top"><a id="ga129372e4053542710c19bbef02f499e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI30_GRPPRI_MASK</b>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="separator:ga129372e4053542710c19bbef02f499e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac833ab4f37fd71da8c7f046d6e2b6520"><td class="memItemLeft" align="right" valign="top"><a id="gac833ab4f37fd71da8c7f046d6e2b6520"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI30_GRPPRI_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gac833ab4f37fd71da8c7f046d6e2b6520"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga058f3ff57cea3df29aad6261531b5017"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga058f3ff57cea3df29aad6261531b5017">DMA_DCHPRI30_GRPPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI30_GRPPRI_SHIFT)) &amp; DMA_DCHPRI30_GRPPRI_MASK)</td></tr>
<tr class="separator:ga058f3ff57cea3df29aad6261531b5017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4d058657f56eb73f7fe1a9e299ad094"><td class="memItemLeft" align="right" valign="top"><a id="gac4d058657f56eb73f7fe1a9e299ad094"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI30_DPA_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:gac4d058657f56eb73f7fe1a9e299ad094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cb41f7e419512eee9f5788c18dd059e"><td class="memItemLeft" align="right" valign="top"><a id="ga4cb41f7e419512eee9f5788c18dd059e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI30_DPA_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga4cb41f7e419512eee9f5788c18dd059e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4722e15daa5d94f1f44d9707fce078a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga4722e15daa5d94f1f44d9707fce078a8">DMA_DCHPRI30_DPA</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI30_DPA_SHIFT)) &amp; DMA_DCHPRI30_DPA_MASK)</td></tr>
<tr class="separator:ga4722e15daa5d94f1f44d9707fce078a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe16663555ce592570a938132b828878"><td class="memItemLeft" align="right" valign="top"><a id="gabe16663555ce592570a938132b828878"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI30_ECP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:gabe16663555ce592570a938132b828878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdee377aecd43feed1f7dd458f548a35"><td class="memItemLeft" align="right" valign="top"><a id="gabdee377aecd43feed1f7dd458f548a35"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI30_ECP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gabdee377aecd43feed1f7dd458f548a35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e1c4092ef387fba4a732f4f984496c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga9e1c4092ef387fba4a732f4f984496c0">DMA_DCHPRI30_ECP</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI30_ECP_SHIFT)) &amp; DMA_DCHPRI30_ECP_MASK)</td></tr>
<tr class="separator:ga9e1c4092ef387fba4a732f4f984496c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DCHPRI29 - Channel Priority</h2></td></tr>
<tr class="memitem:gab60691c1ac77f1cd956f5b78a0584322"><td class="memItemLeft" align="right" valign="top"><a id="gab60691c1ac77f1cd956f5b78a0584322"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI29_CHPRI_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:gab60691c1ac77f1cd956f5b78a0584322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eb6fe9007e6f8b3c26278b358bead00"><td class="memItemLeft" align="right" valign="top"><a id="ga3eb6fe9007e6f8b3c26278b358bead00"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI29_CHPRI_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3eb6fe9007e6f8b3c26278b358bead00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd127eb5b39af54fcefbf48e0c51450c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gafd127eb5b39af54fcefbf48e0c51450c">DMA_DCHPRI29_CHPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI29_CHPRI_SHIFT)) &amp; DMA_DCHPRI29_CHPRI_MASK)</td></tr>
<tr class="separator:gafd127eb5b39af54fcefbf48e0c51450c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fffc256dae7c4c810d8e72f2bb422b2"><td class="memItemLeft" align="right" valign="top"><a id="ga2fffc256dae7c4c810d8e72f2bb422b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI29_GRPPRI_MASK</b>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="separator:ga2fffc256dae7c4c810d8e72f2bb422b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9299745ba9ac23145224b838a3e7752f"><td class="memItemLeft" align="right" valign="top"><a id="ga9299745ba9ac23145224b838a3e7752f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI29_GRPPRI_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga9299745ba9ac23145224b838a3e7752f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb362eb6f62d5b623f675a7ddb21bfe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gadb362eb6f62d5b623f675a7ddb21bfe3">DMA_DCHPRI29_GRPPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI29_GRPPRI_SHIFT)) &amp; DMA_DCHPRI29_GRPPRI_MASK)</td></tr>
<tr class="separator:gadb362eb6f62d5b623f675a7ddb21bfe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga209c649011508a88213a60d6629d8e33"><td class="memItemLeft" align="right" valign="top"><a id="ga209c649011508a88213a60d6629d8e33"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI29_DPA_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga209c649011508a88213a60d6629d8e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcc1a7e6607627202fddf3119f54a47b"><td class="memItemLeft" align="right" valign="top"><a id="gadcc1a7e6607627202fddf3119f54a47b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI29_DPA_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gadcc1a7e6607627202fddf3119f54a47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25870966c7868efb5c0dbf023df5c43e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga25870966c7868efb5c0dbf023df5c43e">DMA_DCHPRI29_DPA</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI29_DPA_SHIFT)) &amp; DMA_DCHPRI29_DPA_MASK)</td></tr>
<tr class="separator:ga25870966c7868efb5c0dbf023df5c43e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb66621ace7dbafd0af7bdb810d96698"><td class="memItemLeft" align="right" valign="top"><a id="gabb66621ace7dbafd0af7bdb810d96698"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI29_ECP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:gabb66621ace7dbafd0af7bdb810d96698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga823e9d42f059b1fb8f583159f3689a88"><td class="memItemLeft" align="right" valign="top"><a id="ga823e9d42f059b1fb8f583159f3689a88"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI29_ECP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga823e9d42f059b1fb8f583159f3689a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf31ecbcad11968fd3018bc26ec170709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaf31ecbcad11968fd3018bc26ec170709">DMA_DCHPRI29_ECP</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI29_ECP_SHIFT)) &amp; DMA_DCHPRI29_ECP_MASK)</td></tr>
<tr class="separator:gaf31ecbcad11968fd3018bc26ec170709"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DCHPRI28 - Channel Priority</h2></td></tr>
<tr class="memitem:gae1ab5f55d817b43b3fec245d69b2b877"><td class="memItemLeft" align="right" valign="top"><a id="gae1ab5f55d817b43b3fec245d69b2b877"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI28_CHPRI_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:gae1ab5f55d817b43b3fec245d69b2b877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c29973c42741e285c3e2b941eb7d7ff"><td class="memItemLeft" align="right" valign="top"><a id="ga8c29973c42741e285c3e2b941eb7d7ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI28_CHPRI_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8c29973c42741e285c3e2b941eb7d7ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4cf412fac394749fe384806cef5a222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gac4cf412fac394749fe384806cef5a222">DMA_DCHPRI28_CHPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI28_CHPRI_SHIFT)) &amp; DMA_DCHPRI28_CHPRI_MASK)</td></tr>
<tr class="separator:gac4cf412fac394749fe384806cef5a222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d071247a9d5efd0a2e4309af0668cd7"><td class="memItemLeft" align="right" valign="top"><a id="ga0d071247a9d5efd0a2e4309af0668cd7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI28_GRPPRI_MASK</b>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="separator:ga0d071247a9d5efd0a2e4309af0668cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3e2a3073d2f8a6c8f1bad55620f362f"><td class="memItemLeft" align="right" valign="top"><a id="gad3e2a3073d2f8a6c8f1bad55620f362f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI28_GRPPRI_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gad3e2a3073d2f8a6c8f1bad55620f362f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f73c3602df018b863b07cd7cadf063b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga6f73c3602df018b863b07cd7cadf063b">DMA_DCHPRI28_GRPPRI</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI28_GRPPRI_SHIFT)) &amp; DMA_DCHPRI28_GRPPRI_MASK)</td></tr>
<tr class="separator:ga6f73c3602df018b863b07cd7cadf063b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85efa389a66661ef393bdee9ff124046"><td class="memItemLeft" align="right" valign="top"><a id="ga85efa389a66661ef393bdee9ff124046"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI28_DPA_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga85efa389a66661ef393bdee9ff124046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga939d68abba7c7cbb67fda55c45eaed43"><td class="memItemLeft" align="right" valign="top"><a id="ga939d68abba7c7cbb67fda55c45eaed43"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI28_DPA_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga939d68abba7c7cbb67fda55c45eaed43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab97451c1dadfaf4a213ddda82852ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaab97451c1dadfaf4a213ddda82852ec4">DMA_DCHPRI28_DPA</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI28_DPA_SHIFT)) &amp; DMA_DCHPRI28_DPA_MASK)</td></tr>
<tr class="separator:gaab97451c1dadfaf4a213ddda82852ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bbf116152cd0b12cb2aa09c177f3efb"><td class="memItemLeft" align="right" valign="top"><a id="ga7bbf116152cd0b12cb2aa09c177f3efb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI28_ECP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga7bbf116152cd0b12cb2aa09c177f3efb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3558f81ad5e6803ae39f6e0fe11f2b32"><td class="memItemLeft" align="right" valign="top"><a id="ga3558f81ad5e6803ae39f6e0fe11f2b32"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DCHPRI28_ECP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga3558f81ad5e6803ae39f6e0fe11f2b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aae610047bfeefc0223c4e64136823c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga8aae610047bfeefc0223c4e64136823c">DMA_DCHPRI28_ECP</a>(x)&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI28_ECP_SHIFT)) &amp; DMA_DCHPRI28_ECP_MASK)</td></tr>
<tr class="separator:ga8aae610047bfeefc0223c4e64136823c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SADDR - TCD Source Address</h2></td></tr>
<tr class="memitem:ga3dbf7c2ee61861c859e0cb3a420a77f8"><td class="memItemLeft" align="right" valign="top"><a id="ga3dbf7c2ee61861c859e0cb3a420a77f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SADDR_SADDR_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:ga3dbf7c2ee61861c859e0cb3a420a77f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02af13fd09f7b39e0fbbbb8e28ddcf4d"><td class="memItemLeft" align="right" valign="top"><a id="ga02af13fd09f7b39e0fbbbb8e28ddcf4d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SADDR_SADDR_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga02af13fd09f7b39e0fbbbb8e28ddcf4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed2c0dfa4b40da7d754af68651980303"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaed2c0dfa4b40da7d754af68651980303">DMA_SADDR_SADDR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_SADDR_SADDR_SHIFT)) &amp; DMA_SADDR_SADDR_MASK)</td></tr>
<tr class="separator:gaed2c0dfa4b40da7d754af68651980303"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SOFF - TCD Signed Source Address Offset</h2></td></tr>
<tr class="memitem:ga2bca88a49fda82f9a61bb3d832a9c156"><td class="memItemLeft" align="right" valign="top"><a id="ga2bca88a49fda82f9a61bb3d832a9c156"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SOFF_SOFF_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga2bca88a49fda82f9a61bb3d832a9c156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79f435a1aaf18a307644638b20599a9e"><td class="memItemLeft" align="right" valign="top"><a id="ga79f435a1aaf18a307644638b20599a9e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SOFF_SOFF_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga79f435a1aaf18a307644638b20599a9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17c965464f8707b527e21600d136c450"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga17c965464f8707b527e21600d136c450">DMA_SOFF_SOFF</a>(x)&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_SOFF_SOFF_SHIFT)) &amp; DMA_SOFF_SOFF_MASK)</td></tr>
<tr class="separator:ga17c965464f8707b527e21600d136c450"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">ATTR - TCD Transfer Attributes</h2></td></tr>
<tr class="memitem:ga2093ce5434ffef34988c7e74999edbee"><td class="memItemLeft" align="right" valign="top"><a id="ga2093ce5434ffef34988c7e74999edbee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ATTR_DSIZE_MASK</b>&#160;&#160;&#160;(0x7U)</td></tr>
<tr class="separator:ga2093ce5434ffef34988c7e74999edbee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24d7778d89bba4e048649cfa85bbc2d3"><td class="memItemLeft" align="right" valign="top"><a id="ga24d7778d89bba4e048649cfa85bbc2d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ATTR_DSIZE_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga24d7778d89bba4e048649cfa85bbc2d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f2bffdadee81034ea85759111dfc711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga6f2bffdadee81034ea85759111dfc711">DMA_ATTR_DSIZE</a>(x)&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_ATTR_DSIZE_SHIFT)) &amp; DMA_ATTR_DSIZE_MASK)</td></tr>
<tr class="separator:ga6f2bffdadee81034ea85759111dfc711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa09f9ea822cc0cfe20270611cf522cc"><td class="memItemLeft" align="right" valign="top"><a id="gaaa09f9ea822cc0cfe20270611cf522cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ATTR_DMOD_MASK</b>&#160;&#160;&#160;(0xF8U)</td></tr>
<tr class="separator:gaaa09f9ea822cc0cfe20270611cf522cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9f08d507f579493d605780d854404d6"><td class="memItemLeft" align="right" valign="top"><a id="gab9f08d507f579493d605780d854404d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ATTR_DMOD_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gab9f08d507f579493d605780d854404d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga817a104659b44c38da980ccf0ca4f594"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga817a104659b44c38da980ccf0ca4f594">DMA_ATTR_DMOD</a>(x)&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_ATTR_DMOD_SHIFT)) &amp; DMA_ATTR_DMOD_MASK)</td></tr>
<tr class="separator:ga817a104659b44c38da980ccf0ca4f594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30f2f09fb581b8c9619414125cf3045b"><td class="memItemLeft" align="right" valign="top"><a id="ga30f2f09fb581b8c9619414125cf3045b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ATTR_SSIZE_MASK</b>&#160;&#160;&#160;(0x700U)</td></tr>
<tr class="separator:ga30f2f09fb581b8c9619414125cf3045b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga815c285ac74667a99f2a7ce5e686641b"><td class="memItemLeft" align="right" valign="top"><a id="ga815c285ac74667a99f2a7ce5e686641b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ATTR_SSIZE_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga815c285ac74667a99f2a7ce5e686641b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab86855f2aff624b11942ebf79dbcb1b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gab86855f2aff624b11942ebf79dbcb1b6">DMA_ATTR_SSIZE</a>(x)&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_ATTR_SSIZE_SHIFT)) &amp; DMA_ATTR_SSIZE_MASK)</td></tr>
<tr class="separator:gab86855f2aff624b11942ebf79dbcb1b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga288d7e465abd4be34477ae308a9b0982"><td class="memItemLeft" align="right" valign="top"><a id="ga288d7e465abd4be34477ae308a9b0982"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ATTR_SMOD_MASK</b>&#160;&#160;&#160;(0xF800U)</td></tr>
<tr class="separator:ga288d7e465abd4be34477ae308a9b0982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebf723df7b7cad164714583c0876a378"><td class="memItemLeft" align="right" valign="top"><a id="gaebf723df7b7cad164714583c0876a378"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ATTR_SMOD_SHIFT</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaebf723df7b7cad164714583c0876a378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga820fb5655da874e3672c8608b18ecfc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga820fb5655da874e3672c8608b18ecfc9">DMA_ATTR_SMOD</a>(x)&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_ATTR_SMOD_SHIFT)) &amp; DMA_ATTR_SMOD_MASK)</td></tr>
<tr class="separator:ga820fb5655da874e3672c8608b18ecfc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">NBYTES_MLNO - TCD Minor Byte Count (Minor Loop Mapping Disabled)</h2></td></tr>
<tr class="memitem:ga5898074fa37efdc15af6621cd8daa450"><td class="memItemLeft" align="right" valign="top"><a id="ga5898074fa37efdc15af6621cd8daa450"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_NBYTES_MLNO_NBYTES_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:ga5898074fa37efdc15af6621cd8daa450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98cb66e15329c07a5b38d3d10c0d3dbe"><td class="memItemLeft" align="right" valign="top"><a id="ga98cb66e15329c07a5b38d3d10c0d3dbe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_NBYTES_MLNO_NBYTES_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga98cb66e15329c07a5b38d3d10c0d3dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga955150e5aaff65cceeb0e2fb0f08d6c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga955150e5aaff65cceeb0e2fb0f08d6c6">DMA_NBYTES_MLNO_NBYTES</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_NBYTES_MLNO_NBYTES_SHIFT)) &amp; DMA_NBYTES_MLNO_NBYTES_MASK)</td></tr>
<tr class="separator:ga955150e5aaff65cceeb0e2fb0f08d6c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">NBYTES_MLOFFNO - TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)</h2></td></tr>
<tr class="memitem:ga7c3faf561a42d91448404d94823535ff"><td class="memItemLeft" align="right" valign="top"><a id="ga7c3faf561a42d91448404d94823535ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_NBYTES_MLOFFNO_NBYTES_MASK</b>&#160;&#160;&#160;(0x3FFFFFFFU)</td></tr>
<tr class="separator:ga7c3faf561a42d91448404d94823535ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ce6afd8f00fcbe8d7dee4fcefa8ffdf"><td class="memItemLeft" align="right" valign="top"><a id="ga0ce6afd8f00fcbe8d7dee4fcefa8ffdf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_NBYTES_MLOFFNO_NBYTES_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0ce6afd8f00fcbe8d7dee4fcefa8ffdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ade3a2121a12d70dd34e978f92465e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga6ade3a2121a12d70dd34e978f92465e3">DMA_NBYTES_MLOFFNO_NBYTES</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_NBYTES_MLOFFNO_NBYTES_SHIFT)) &amp; DMA_NBYTES_MLOFFNO_NBYTES_MASK)</td></tr>
<tr class="separator:ga6ade3a2121a12d70dd34e978f92465e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3059dc9418c2806216aa96ef75adb3fe"><td class="memItemLeft" align="right" valign="top"><a id="ga3059dc9418c2806216aa96ef75adb3fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_NBYTES_MLOFFNO_DMLOE_MASK</b>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:ga3059dc9418c2806216aa96ef75adb3fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga761f3f81137087b195be0750f33d7c5a"><td class="memItemLeft" align="right" valign="top"><a id="ga761f3f81137087b195be0750f33d7c5a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_NBYTES_MLOFFNO_DMLOE_SHIFT</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga761f3f81137087b195be0750f33d7c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga279995630f704fa55780fff62f590aaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga279995630f704fa55780fff62f590aaa">DMA_NBYTES_MLOFFNO_DMLOE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_NBYTES_MLOFFNO_DMLOE_SHIFT)) &amp; DMA_NBYTES_MLOFFNO_DMLOE_MASK)</td></tr>
<tr class="separator:ga279995630f704fa55780fff62f590aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafda1d79fea3353361f7ae8b49c44e20f"><td class="memItemLeft" align="right" valign="top"><a id="gafda1d79fea3353361f7ae8b49c44e20f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_NBYTES_MLOFFNO_SMLOE_MASK</b>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:gafda1d79fea3353361f7ae8b49c44e20f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fe83f71aff1752703f2ec145d70571a"><td class="memItemLeft" align="right" valign="top"><a id="ga7fe83f71aff1752703f2ec145d70571a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_NBYTES_MLOFFNO_SMLOE_SHIFT</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga7fe83f71aff1752703f2ec145d70571a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf24c9cd00e8d1e2f980a3129f48d06e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaf24c9cd00e8d1e2f980a3129f48d06e2">DMA_NBYTES_MLOFFNO_SMLOE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_NBYTES_MLOFFNO_SMLOE_SHIFT)) &amp; DMA_NBYTES_MLOFFNO_SMLOE_MASK)</td></tr>
<tr class="separator:gaf24c9cd00e8d1e2f980a3129f48d06e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">NBYTES_MLOFFYES - TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)</h2></td></tr>
<tr class="memitem:ga83bbf68562a7ac3e45fb940a1a7f18f8"><td class="memItemLeft" align="right" valign="top"><a id="ga83bbf68562a7ac3e45fb940a1a7f18f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_NBYTES_MLOFFYES_NBYTES_MASK</b>&#160;&#160;&#160;(0x3FFU)</td></tr>
<tr class="separator:ga83bbf68562a7ac3e45fb940a1a7f18f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30c39f4b863f96ab4563e05480f0c63e"><td class="memItemLeft" align="right" valign="top"><a id="ga30c39f4b863f96ab4563e05480f0c63e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_NBYTES_MLOFFYES_NBYTES_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga30c39f4b863f96ab4563e05480f0c63e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab46ecd8c1a7d2849248ee5ea3271873"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaab46ecd8c1a7d2849248ee5ea3271873">DMA_NBYTES_MLOFFYES_NBYTES</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_NBYTES_MLOFFYES_NBYTES_SHIFT)) &amp; DMA_NBYTES_MLOFFYES_NBYTES_MASK)</td></tr>
<tr class="separator:gaab46ecd8c1a7d2849248ee5ea3271873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac07412f8b58bca6703cf427a9ce2bbcb"><td class="memItemLeft" align="right" valign="top"><a id="gac07412f8b58bca6703cf427a9ce2bbcb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_NBYTES_MLOFFYES_MLOFF_MASK</b>&#160;&#160;&#160;(0x3FFFFC00U)</td></tr>
<tr class="separator:gac07412f8b58bca6703cf427a9ce2bbcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeebd8fdf6a54f6511b5bc65a6b139545"><td class="memItemLeft" align="right" valign="top"><a id="gaeebd8fdf6a54f6511b5bc65a6b139545"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_NBYTES_MLOFFYES_MLOFF_SHIFT</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaeebd8fdf6a54f6511b5bc65a6b139545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f73c3351f2fff2e2c04b2a03fabd506"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga9f73c3351f2fff2e2c04b2a03fabd506">DMA_NBYTES_MLOFFYES_MLOFF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_NBYTES_MLOFFYES_MLOFF_SHIFT)) &amp; DMA_NBYTES_MLOFFYES_MLOFF_MASK)</td></tr>
<tr class="separator:ga9f73c3351f2fff2e2c04b2a03fabd506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76a7714303966593beffe85120eb3620"><td class="memItemLeft" align="right" valign="top"><a id="ga76a7714303966593beffe85120eb3620"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_NBYTES_MLOFFYES_DMLOE_MASK</b>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:ga76a7714303966593beffe85120eb3620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a2d840f400f7f2e0bff92c1696d933b"><td class="memItemLeft" align="right" valign="top"><a id="ga6a2d840f400f7f2e0bff92c1696d933b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_NBYTES_MLOFFYES_DMLOE_SHIFT</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga6a2d840f400f7f2e0bff92c1696d933b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae59c79342f2b0707a2e7a49fe4ea6944"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gae59c79342f2b0707a2e7a49fe4ea6944">DMA_NBYTES_MLOFFYES_DMLOE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_NBYTES_MLOFFYES_DMLOE_SHIFT)) &amp; DMA_NBYTES_MLOFFYES_DMLOE_MASK)</td></tr>
<tr class="separator:gae59c79342f2b0707a2e7a49fe4ea6944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fc0c1eff32a41d0111c33ae3ba4c130"><td class="memItemLeft" align="right" valign="top"><a id="ga3fc0c1eff32a41d0111c33ae3ba4c130"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_NBYTES_MLOFFYES_SMLOE_MASK</b>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:ga3fc0c1eff32a41d0111c33ae3ba4c130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35f2f83a6af667046813440107156960"><td class="memItemLeft" align="right" valign="top"><a id="ga35f2f83a6af667046813440107156960"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_NBYTES_MLOFFYES_SMLOE_SHIFT</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga35f2f83a6af667046813440107156960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b5f1e12aa0fe559344707840a841b06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga4b5f1e12aa0fe559344707840a841b06">DMA_NBYTES_MLOFFYES_SMLOE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_NBYTES_MLOFFYES_SMLOE_SHIFT)) &amp; DMA_NBYTES_MLOFFYES_SMLOE_MASK)</td></tr>
<tr class="separator:ga4b5f1e12aa0fe559344707840a841b06"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SLAST - TCD Last Source Address Adjustment</h2></td></tr>
<tr class="memitem:ga5bf83d5a89fb81000526efccd2390490"><td class="memItemLeft" align="right" valign="top"><a id="ga5bf83d5a89fb81000526efccd2390490"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SLAST_SLAST_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:ga5bf83d5a89fb81000526efccd2390490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cfd6e1dd2ee3e538fe847f51c51e9e9"><td class="memItemLeft" align="right" valign="top"><a id="ga3cfd6e1dd2ee3e538fe847f51c51e9e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SLAST_SLAST_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3cfd6e1dd2ee3e538fe847f51c51e9e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf7074ad8d4f6d4e0787cdd621f34212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaaf7074ad8d4f6d4e0787cdd621f34212">DMA_SLAST_SLAST</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_SLAST_SLAST_SHIFT)) &amp; DMA_SLAST_SLAST_MASK)</td></tr>
<tr class="separator:gaaf7074ad8d4f6d4e0787cdd621f34212"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DADDR - TCD Destination Address</h2></td></tr>
<tr class="memitem:ga48e5c0ccc5f7c71ee28906182a7ff94c"><td class="memItemLeft" align="right" valign="top"><a id="ga48e5c0ccc5f7c71ee28906182a7ff94c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DADDR_DADDR_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:ga48e5c0ccc5f7c71ee28906182a7ff94c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga807c49b547c5b45c106ddc9f99a791c3"><td class="memItemLeft" align="right" valign="top"><a id="ga807c49b547c5b45c106ddc9f99a791c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DADDR_DADDR_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga807c49b547c5b45c106ddc9f99a791c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5ee85425c606207db16f18c9d16320d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gaa5ee85425c606207db16f18c9d16320d">DMA_DADDR_DADDR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DADDR_DADDR_SHIFT)) &amp; DMA_DADDR_DADDR_MASK)</td></tr>
<tr class="separator:gaa5ee85425c606207db16f18c9d16320d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DOFF - TCD Signed Destination Address Offset</h2></td></tr>
<tr class="memitem:gac1132370cf369d1591e78a45fca94abc"><td class="memItemLeft" align="right" valign="top"><a id="gac1132370cf369d1591e78a45fca94abc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DOFF_DOFF_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:gac1132370cf369d1591e78a45fca94abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeef657c3fd58c5d70e0d4934da146eb2"><td class="memItemLeft" align="right" valign="top"><a id="gaeef657c3fd58c5d70e0d4934da146eb2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DOFF_DOFF_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaeef657c3fd58c5d70e0d4934da146eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7265c52e974590b80f54802562c12b40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga7265c52e974590b80f54802562c12b40">DMA_DOFF_DOFF</a>(x)&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_DOFF_DOFF_SHIFT)) &amp; DMA_DOFF_DOFF_MASK)</td></tr>
<tr class="separator:ga7265c52e974590b80f54802562c12b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">CITER_ELINKNO - TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)</h2></td></tr>
<tr class="memitem:ga2e735a50b1a3e8dd35e863ccb9932dc2"><td class="memItemLeft" align="right" valign="top"><a id="ga2e735a50b1a3e8dd35e863ccb9932dc2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CITER_ELINKNO_CITER_MASK</b>&#160;&#160;&#160;(0x7FFFU)</td></tr>
<tr class="separator:ga2e735a50b1a3e8dd35e863ccb9932dc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f8d80baa5e4e362665d8eb9781b09da"><td class="memItemLeft" align="right" valign="top"><a id="ga8f8d80baa5e4e362665d8eb9781b09da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CITER_ELINKNO_CITER_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8f8d80baa5e4e362665d8eb9781b09da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f14dceacc2f8924097e69b1770cbff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga7f14dceacc2f8924097e69b1770cbff3">DMA_CITER_ELINKNO_CITER</a>(x)&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CITER_ELINKNO_CITER_SHIFT)) &amp; DMA_CITER_ELINKNO_CITER_MASK)</td></tr>
<tr class="separator:ga7f14dceacc2f8924097e69b1770cbff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97ca9c4d99839ee12bc10c712101038a"><td class="memItemLeft" align="right" valign="top"><a id="ga97ca9c4d99839ee12bc10c712101038a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CITER_ELINKNO_ELINK_MASK</b>&#160;&#160;&#160;(0x8000U)</td></tr>
<tr class="separator:ga97ca9c4d99839ee12bc10c712101038a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70c898d132a15d1d18b5a2d5863188a3"><td class="memItemLeft" align="right" valign="top"><a id="ga70c898d132a15d1d18b5a2d5863188a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CITER_ELINKNO_ELINK_SHIFT</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga70c898d132a15d1d18b5a2d5863188a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90da234a92b743da263644fec6fb9b22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga90da234a92b743da263644fec6fb9b22">DMA_CITER_ELINKNO_ELINK</a>(x)&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CITER_ELINKNO_ELINK_SHIFT)) &amp; DMA_CITER_ELINKNO_ELINK_MASK)</td></tr>
<tr class="separator:ga90da234a92b743da263644fec6fb9b22"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">CITER_ELINKYES - TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)</h2></td></tr>
<tr class="memitem:ga6d3dc490db41703ee3444ab83abd49fc"><td class="memItemLeft" align="right" valign="top"><a id="ga6d3dc490db41703ee3444ab83abd49fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CITER_ELINKYES_CITER_MASK</b>&#160;&#160;&#160;(0x1FFU)</td></tr>
<tr class="separator:ga6d3dc490db41703ee3444ab83abd49fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73c42915d2235324c9b45698eabb87b4"><td class="memItemLeft" align="right" valign="top"><a id="ga73c42915d2235324c9b45698eabb87b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CITER_ELINKYES_CITER_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga73c42915d2235324c9b45698eabb87b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1175f3bd26aae1cad208710bdef5c4d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga1175f3bd26aae1cad208710bdef5c4d4">DMA_CITER_ELINKYES_CITER</a>(x)&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CITER_ELINKYES_CITER_SHIFT)) &amp; DMA_CITER_ELINKYES_CITER_MASK)</td></tr>
<tr class="separator:ga1175f3bd26aae1cad208710bdef5c4d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cd979a0efa9045304d49655f57747ef"><td class="memItemLeft" align="right" valign="top"><a id="ga2cd979a0efa9045304d49655f57747ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CITER_ELINKYES_LINKCH_MASK</b>&#160;&#160;&#160;(0x3E00U)</td></tr>
<tr class="separator:ga2cd979a0efa9045304d49655f57747ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c85ee95c023b3a2705bc1b393d8261e"><td class="memItemLeft" align="right" valign="top"><a id="ga2c85ee95c023b3a2705bc1b393d8261e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CITER_ELINKYES_LINKCH_SHIFT</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga2c85ee95c023b3a2705bc1b393d8261e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33cdcc8c02ec5cf42a01b86c0c2c6b52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga33cdcc8c02ec5cf42a01b86c0c2c6b52">DMA_CITER_ELINKYES_LINKCH</a>(x)&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CITER_ELINKYES_LINKCH_SHIFT)) &amp; DMA_CITER_ELINKYES_LINKCH_MASK)</td></tr>
<tr class="separator:ga33cdcc8c02ec5cf42a01b86c0c2c6b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f0a2f5fd8eaf8a52fcea91e57e48c11"><td class="memItemLeft" align="right" valign="top"><a id="ga1f0a2f5fd8eaf8a52fcea91e57e48c11"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CITER_ELINKYES_ELINK_MASK</b>&#160;&#160;&#160;(0x8000U)</td></tr>
<tr class="separator:ga1f0a2f5fd8eaf8a52fcea91e57e48c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8934a876cf4971db85286742f46b1ddb"><td class="memItemLeft" align="right" valign="top"><a id="ga8934a876cf4971db85286742f46b1ddb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CITER_ELINKYES_ELINK_SHIFT</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga8934a876cf4971db85286742f46b1ddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7abdef93f27ca27de55598908e89727"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gac7abdef93f27ca27de55598908e89727">DMA_CITER_ELINKYES_ELINK</a>(x)&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CITER_ELINKYES_ELINK_SHIFT)) &amp; DMA_CITER_ELINKYES_ELINK_MASK)</td></tr>
<tr class="separator:gac7abdef93f27ca27de55598908e89727"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DLAST_SGA - TCD Last Destination Address Adjustment/Scatter Gather Address</h2></td></tr>
<tr class="memitem:gaf1fd5a37254e4699b6c8a52601ae30d9"><td class="memItemLeft" align="right" valign="top"><a id="gaf1fd5a37254e4699b6c8a52601ae30d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DLAST_SGA_DLASTSGA_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:gaf1fd5a37254e4699b6c8a52601ae30d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7f56cf638102a09cb466aaa5b477a3d"><td class="memItemLeft" align="right" valign="top"><a id="gac7f56cf638102a09cb466aaa5b477a3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DLAST_SGA_DLASTSGA_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac7f56cf638102a09cb466aaa5b477a3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga358ed52ff86816c240491d35576a8183"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga358ed52ff86816c240491d35576a8183">DMA_DLAST_SGA_DLASTSGA</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DLAST_SGA_DLASTSGA_SHIFT)) &amp; DMA_DLAST_SGA_DLASTSGA_MASK)</td></tr>
<tr class="separator:ga358ed52ff86816c240491d35576a8183"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">CSR - TCD Control and Status</h2></td></tr>
<tr class="memitem:gac9356cdce4f3a2f7986ce84cbb0cd31f"><td class="memItemLeft" align="right" valign="top"><a id="gac9356cdce4f3a2f7986ce84cbb0cd31f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CSR_START_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gac9356cdce4f3a2f7986ce84cbb0cd31f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga195c81979f073c246c7cfd65eb5beeba"><td class="memItemLeft" align="right" valign="top"><a id="ga195c81979f073c246c7cfd65eb5beeba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CSR_START_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga195c81979f073c246c7cfd65eb5beeba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf8b3046d6c4f6a4577bd841c287a058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gadf8b3046d6c4f6a4577bd841c287a058">DMA_CSR_START</a>(x)&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CSR_START_SHIFT)) &amp; DMA_CSR_START_MASK)</td></tr>
<tr class="separator:gadf8b3046d6c4f6a4577bd841c287a058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d41b8ec510ae91e64c21d13721a272d"><td class="memItemLeft" align="right" valign="top"><a id="ga8d41b8ec510ae91e64c21d13721a272d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CSR_INTMAJOR_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga8d41b8ec510ae91e64c21d13721a272d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e62ac93fd0c7b4f8a78612dc83d67a4"><td class="memItemLeft" align="right" valign="top"><a id="ga3e62ac93fd0c7b4f8a78612dc83d67a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CSR_INTMAJOR_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga3e62ac93fd0c7b4f8a78612dc83d67a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19f9948f07166ffacc6c4eca2aa16368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga19f9948f07166ffacc6c4eca2aa16368">DMA_CSR_INTMAJOR</a>(x)&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CSR_INTMAJOR_SHIFT)) &amp; DMA_CSR_INTMAJOR_MASK)</td></tr>
<tr class="separator:ga19f9948f07166ffacc6c4eca2aa16368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65d795eca7173289b56fc862abbf6703"><td class="memItemLeft" align="right" valign="top"><a id="ga65d795eca7173289b56fc862abbf6703"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CSR_INTHALF_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga65d795eca7173289b56fc862abbf6703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72ab8889d41c8ab88cea74dcb81d0f00"><td class="memItemLeft" align="right" valign="top"><a id="ga72ab8889d41c8ab88cea74dcb81d0f00"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CSR_INTHALF_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga72ab8889d41c8ab88cea74dcb81d0f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a8d521afcd31c2eec47dca10971eb76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga9a8d521afcd31c2eec47dca10971eb76">DMA_CSR_INTHALF</a>(x)&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CSR_INTHALF_SHIFT)) &amp; DMA_CSR_INTHALF_MASK)</td></tr>
<tr class="separator:ga9a8d521afcd31c2eec47dca10971eb76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c490f9434d06e1bf11f5d5701dd546e"><td class="memItemLeft" align="right" valign="top"><a id="ga5c490f9434d06e1bf11f5d5701dd546e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CSR_DREQ_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:ga5c490f9434d06e1bf11f5d5701dd546e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5932e5b14fcfbde57315d875dc3288fd"><td class="memItemLeft" align="right" valign="top"><a id="ga5932e5b14fcfbde57315d875dc3288fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CSR_DREQ_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga5932e5b14fcfbde57315d875dc3288fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad12e18848970d071c8cf82ff61030f90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gad12e18848970d071c8cf82ff61030f90">DMA_CSR_DREQ</a>(x)&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CSR_DREQ_SHIFT)) &amp; DMA_CSR_DREQ_MASK)</td></tr>
<tr class="separator:gad12e18848970d071c8cf82ff61030f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58c5b388126424c012533eec1020e15d"><td class="memItemLeft" align="right" valign="top"><a id="ga58c5b388126424c012533eec1020e15d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CSR_ESG_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:ga58c5b388126424c012533eec1020e15d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac36360d5090fc436e557ad8859046c4"><td class="memItemLeft" align="right" valign="top"><a id="gaac36360d5090fc436e557ad8859046c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CSR_ESG_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaac36360d5090fc436e557ad8859046c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b00c35b778f76a80485ed53f4a0402f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga7b00c35b778f76a80485ed53f4a0402f">DMA_CSR_ESG</a>(x)&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CSR_ESG_SHIFT)) &amp; DMA_CSR_ESG_MASK)</td></tr>
<tr class="separator:ga7b00c35b778f76a80485ed53f4a0402f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb6466fd98e1ae2a8f7a682124192b97"><td class="memItemLeft" align="right" valign="top"><a id="gaeb6466fd98e1ae2a8f7a682124192b97"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CSR_MAJORELINK_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:gaeb6466fd98e1ae2a8f7a682124192b97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga661ffd80f2647e1b9494de637a8a89bf"><td class="memItemLeft" align="right" valign="top"><a id="ga661ffd80f2647e1b9494de637a8a89bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CSR_MAJORELINK_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga661ffd80f2647e1b9494de637a8a89bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6957a0a73cc2d6495b419dfc3a975b7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga6957a0a73cc2d6495b419dfc3a975b7a">DMA_CSR_MAJORELINK</a>(x)&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CSR_MAJORELINK_SHIFT)) &amp; DMA_CSR_MAJORELINK_MASK)</td></tr>
<tr class="separator:ga6957a0a73cc2d6495b419dfc3a975b7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e57ad208a3340d3f00b4470e5d039ff"><td class="memItemLeft" align="right" valign="top"><a id="ga1e57ad208a3340d3f00b4470e5d039ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CSR_ACTIVE_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga1e57ad208a3340d3f00b4470e5d039ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74b734e2edf221545bb66ade093a8875"><td class="memItemLeft" align="right" valign="top"><a id="ga74b734e2edf221545bb66ade093a8875"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CSR_ACTIVE_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga74b734e2edf221545bb66ade093a8875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eaa92544d743afc0bc68979a995c6bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga5eaa92544d743afc0bc68979a995c6bd">DMA_CSR_ACTIVE</a>(x)&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CSR_ACTIVE_SHIFT)) &amp; DMA_CSR_ACTIVE_MASK)</td></tr>
<tr class="separator:ga5eaa92544d743afc0bc68979a995c6bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63a7af3b93217908bd0f7e6aa569b0b5"><td class="memItemLeft" align="right" valign="top"><a id="ga63a7af3b93217908bd0f7e6aa569b0b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CSR_DONE_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga63a7af3b93217908bd0f7e6aa569b0b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb03d2516c82508167b19a28d81055a3"><td class="memItemLeft" align="right" valign="top"><a id="gacb03d2516c82508167b19a28d81055a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CSR_DONE_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gacb03d2516c82508167b19a28d81055a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dfbd4e13ff51c4f5bf1851d43af6bb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga1dfbd4e13ff51c4f5bf1851d43af6bb0">DMA_CSR_DONE</a>(x)&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CSR_DONE_SHIFT)) &amp; DMA_CSR_DONE_MASK)</td></tr>
<tr class="separator:ga1dfbd4e13ff51c4f5bf1851d43af6bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46d684508f50948c307efc8c3411345f"><td class="memItemLeft" align="right" valign="top"><a id="ga46d684508f50948c307efc8c3411345f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CSR_MAJORLINKCH_MASK</b>&#160;&#160;&#160;(0x1F00U)</td></tr>
<tr class="separator:ga46d684508f50948c307efc8c3411345f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab34f787f2b2a3a927614699cfe50051d"><td class="memItemLeft" align="right" valign="top"><a id="gab34f787f2b2a3a927614699cfe50051d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CSR_MAJORLINKCH_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gab34f787f2b2a3a927614699cfe50051d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6215f32eef477970761eb917884b6fa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga6215f32eef477970761eb917884b6fa7">DMA_CSR_MAJORLINKCH</a>(x)&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CSR_MAJORLINKCH_SHIFT)) &amp; DMA_CSR_MAJORLINKCH_MASK)</td></tr>
<tr class="separator:ga6215f32eef477970761eb917884b6fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ff3a4e1294d6ea9b00b675241d79a60"><td class="memItemLeft" align="right" valign="top"><a id="ga1ff3a4e1294d6ea9b00b675241d79a60"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CSR_BWC_MASK</b>&#160;&#160;&#160;(0xC000U)</td></tr>
<tr class="separator:ga1ff3a4e1294d6ea9b00b675241d79a60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c958b45ed9544b9877d50b330f2115"><td class="memItemLeft" align="right" valign="top"><a id="gaf5c958b45ed9544b9877d50b330f2115"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CSR_BWC_SHIFT</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gaf5c958b45ed9544b9877d50b330f2115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf096c1882a693d928756d1dbaba8ece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#gabf096c1882a693d928756d1dbaba8ece">DMA_CSR_BWC</a>(x)&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CSR_BWC_SHIFT)) &amp; DMA_CSR_BWC_MASK)</td></tr>
<tr class="separator:gabf096c1882a693d928756d1dbaba8ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">BITER_ELINKNO - TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)</h2></td></tr>
<tr class="memitem:gae018437bb5b22efe7ef42c909c0ddc3e"><td class="memItemLeft" align="right" valign="top"><a id="gae018437bb5b22efe7ef42c909c0ddc3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_BITER_ELINKNO_BITER_MASK</b>&#160;&#160;&#160;(0x7FFFU)</td></tr>
<tr class="separator:gae018437bb5b22efe7ef42c909c0ddc3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac759c623fdfd96b0bb47471802d9dba8"><td class="memItemLeft" align="right" valign="top"><a id="gac759c623fdfd96b0bb47471802d9dba8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_BITER_ELINKNO_BITER_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac759c623fdfd96b0bb47471802d9dba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga380cdfa3ebd8d6413ebefa25de22b4de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga380cdfa3ebd8d6413ebefa25de22b4de">DMA_BITER_ELINKNO_BITER</a>(x)&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_BITER_ELINKNO_BITER_SHIFT)) &amp; DMA_BITER_ELINKNO_BITER_MASK)</td></tr>
<tr class="separator:ga380cdfa3ebd8d6413ebefa25de22b4de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ae8b9da1a0c899d39608bc0b92ddd43"><td class="memItemLeft" align="right" valign="top"><a id="ga3ae8b9da1a0c899d39608bc0b92ddd43"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_BITER_ELINKNO_ELINK_MASK</b>&#160;&#160;&#160;(0x8000U)</td></tr>
<tr class="separator:ga3ae8b9da1a0c899d39608bc0b92ddd43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd481ef160447f9125c779d6483649f0"><td class="memItemLeft" align="right" valign="top"><a id="gabd481ef160447f9125c779d6483649f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_BITER_ELINKNO_ELINK_SHIFT</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gabd481ef160447f9125c779d6483649f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d189552eb2ef437cbed5bfc5658560d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga1d189552eb2ef437cbed5bfc5658560d">DMA_BITER_ELINKNO_ELINK</a>(x)&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_BITER_ELINKNO_ELINK_SHIFT)) &amp; DMA_BITER_ELINKNO_ELINK_MASK)</td></tr>
<tr class="separator:ga1d189552eb2ef437cbed5bfc5658560d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">BITER_ELINKYES - TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)</h2></td></tr>
<tr class="memitem:ga6e5cea6df954df3bc7501c0074e7c52b"><td class="memItemLeft" align="right" valign="top"><a id="ga6e5cea6df954df3bc7501c0074e7c52b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_BITER_ELINKYES_BITER_MASK</b>&#160;&#160;&#160;(0x1FFU)</td></tr>
<tr class="separator:ga6e5cea6df954df3bc7501c0074e7c52b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6528aadc37f35d20d63354f8b755d11e"><td class="memItemLeft" align="right" valign="top"><a id="ga6528aadc37f35d20d63354f8b755d11e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_BITER_ELINKYES_BITER_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6528aadc37f35d20d63354f8b755d11e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03d7581566df49ec66bd0f49c364ef6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga03d7581566df49ec66bd0f49c364ef6c">DMA_BITER_ELINKYES_BITER</a>(x)&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_BITER_ELINKYES_BITER_SHIFT)) &amp; DMA_BITER_ELINKYES_BITER_MASK)</td></tr>
<tr class="separator:ga03d7581566df49ec66bd0f49c364ef6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae29d9573a40f548fb59ef26557d43df"><td class="memItemLeft" align="right" valign="top"><a id="gaae29d9573a40f548fb59ef26557d43df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_BITER_ELINKYES_LINKCH_MASK</b>&#160;&#160;&#160;(0x3E00U)</td></tr>
<tr class="separator:gaae29d9573a40f548fb59ef26557d43df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac10d4afb5b6f8caa42e7ef897b700cd6"><td class="memItemLeft" align="right" valign="top"><a id="gac10d4afb5b6f8caa42e7ef897b700cd6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_BITER_ELINKYES_LINKCH_SHIFT</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gac10d4afb5b6f8caa42e7ef897b700cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90c0049ad1dc4dc1ea3f546e4cf6ccf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga90c0049ad1dc4dc1ea3f546e4cf6ccf8">DMA_BITER_ELINKYES_LINKCH</a>(x)&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_BITER_ELINKYES_LINKCH_SHIFT)) &amp; DMA_BITER_ELINKYES_LINKCH_MASK)</td></tr>
<tr class="separator:ga90c0049ad1dc4dc1ea3f546e4cf6ccf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga778135a3df3e1f1696c74d53062dbe27"><td class="memItemLeft" align="right" valign="top"><a id="ga778135a3df3e1f1696c74d53062dbe27"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_BITER_ELINKYES_ELINK_MASK</b>&#160;&#160;&#160;(0x8000U)</td></tr>
<tr class="separator:ga778135a3df3e1f1696c74d53062dbe27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga140716200d5f09b3f8819f8794444008"><td class="memItemLeft" align="right" valign="top"><a id="ga140716200d5f09b3f8819f8794444008"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_BITER_ELINKYES_ELINK_SHIFT</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga140716200d5f09b3f8819f8794444008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80d7b6ead1e9a1a3c5b285ce90e576be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Register__Masks.html#ga80d7b6ead1e9a1a3c5b285ce90e576be">DMA_BITER_ELINKYES_ELINK</a>(x)&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_BITER_ELINKYES_ELINK_SHIFT)) &amp; DMA_BITER_ELINKYES_ELINK_MASK)</td></tr>
<tr class="separator:ga80d7b6ead1e9a1a3c5b285ce90e576be"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga817a104659b44c38da980ccf0ca4f594"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga817a104659b44c38da980ccf0ca4f594">&#9670;&nbsp;</a></span>DMA_ATTR_DMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ATTR_DMOD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_ATTR_DMOD_SHIFT)) &amp; DMA_ATTR_DMOD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMOD - Destination Address Modulo </p>

</div>
</div>
<a id="ga6f2bffdadee81034ea85759111dfc711"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f2bffdadee81034ea85759111dfc711">&#9670;&nbsp;</a></span>DMA_ATTR_DSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ATTR_DSIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_ATTR_DSIZE_SHIFT)) &amp; DMA_ATTR_DSIZE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSIZE - Destination data transfer size </p>

</div>
</div>
<a id="ga820fb5655da874e3672c8608b18ecfc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga820fb5655da874e3672c8608b18ecfc9">&#9670;&nbsp;</a></span>DMA_ATTR_SMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ATTR_SMOD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_ATTR_SMOD_SHIFT)) &amp; DMA_ATTR_SMOD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMOD - Source Address Modulo 0b00000..Source address modulo feature is disabled 0b00001-0b11111..Value defines address range used to set up circular data queue </p>

</div>
</div>
<a id="gab86855f2aff624b11942ebf79dbcb1b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab86855f2aff624b11942ebf79dbcb1b6">&#9670;&nbsp;</a></span>DMA_ATTR_SSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ATTR_SSIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_ATTR_SSIZE_SHIFT)) &amp; DMA_ATTR_SSIZE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSIZE - Source data transfer size 0b000..8-bit 0b001..16-bit 0b010..32-bit 0b011..64-bit 0b100..Reserved 0b101..32-byte burst (4 beats of 64 bits) 0b110..Reserved 0b111..Reserved </p>

</div>
</div>
<a id="ga380cdfa3ebd8d6413ebefa25de22b4de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga380cdfa3ebd8d6413ebefa25de22b4de">&#9670;&nbsp;</a></span>DMA_BITER_ELINKNO_BITER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_BITER_ELINKNO_BITER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_BITER_ELINKNO_BITER_SHIFT)) &amp; DMA_BITER_ELINKNO_BITER_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BITER - Starting Major Iteration Count </p>

</div>
</div>
<a id="ga1d189552eb2ef437cbed5bfc5658560d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d189552eb2ef437cbed5bfc5658560d">&#9670;&nbsp;</a></span>DMA_BITER_ELINKNO_ELINK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_BITER_ELINKNO_ELINK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_BITER_ELINKNO_ELINK_SHIFT)) &amp; DMA_BITER_ELINKNO_ELINK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ELINK - Enables channel-to-channel linking on minor loop complete 0b0..Channel-to-channel linking is disabled 0b1..Channel-to-channel linking is enabled </p>

</div>
</div>
<a id="ga03d7581566df49ec66bd0f49c364ef6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03d7581566df49ec66bd0f49c364ef6c">&#9670;&nbsp;</a></span>DMA_BITER_ELINKYES_BITER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_BITER_ELINKYES_BITER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_BITER_ELINKYES_BITER_SHIFT)) &amp; DMA_BITER_ELINKYES_BITER_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BITER - Starting major iteration count </p>

</div>
</div>
<a id="ga80d7b6ead1e9a1a3c5b285ce90e576be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80d7b6ead1e9a1a3c5b285ce90e576be">&#9670;&nbsp;</a></span>DMA_BITER_ELINKYES_ELINK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_BITER_ELINKYES_ELINK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_BITER_ELINKYES_ELINK_SHIFT)) &amp; DMA_BITER_ELINKYES_ELINK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ELINK - Enables channel-to-channel linking on minor loop complete 0b0..Channel-to-channel linking is disabled 0b1..Channel-to-channel linking is enabled </p>

</div>
</div>
<a id="ga90c0049ad1dc4dc1ea3f546e4cf6ccf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90c0049ad1dc4dc1ea3f546e4cf6ccf8">&#9670;&nbsp;</a></span>DMA_BITER_ELINKYES_LINKCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_BITER_ELINKYES_LINKCH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_BITER_ELINKYES_LINKCH_SHIFT)) &amp; DMA_BITER_ELINKYES_LINKCH_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LINKCH - Link Channel Number </p>

</div>
</div>
<a id="gabea38dcdc6bd2b4a2e3492fe8b2eb27d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabea38dcdc6bd2b4a2e3492fe8b2eb27d">&#9670;&nbsp;</a></span>DMA_CDNE_CADN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CDNE_CADN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CDNE_CADN_SHIFT)) &amp; DMA_CDNE_CADN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CADN - Clears All DONE fields 0b0..Writes 0 to only the TCDn_CSR[DONE] field specified in the CDNE field 0b1..Writes 0 to all bits in TCDn_CSR[DONE] </p>

</div>
</div>
<a id="gaad52359ad6d26f38404b2fffde7f9305"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad52359ad6d26f38404b2fffde7f9305">&#9670;&nbsp;</a></span>DMA_CDNE_CDNE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CDNE_CDNE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CDNE_CDNE_SHIFT)) &amp; DMA_CDNE_CDNE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CDNE - Clear DONE field </p>

</div>
</div>
<a id="ga9fc5b1a5dd45d819e3b8dc51c6e33db9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fc5b1a5dd45d819e3b8dc51c6e33db9">&#9670;&nbsp;</a></span>DMA_CDNE_NOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CDNE_NOP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CDNE_NOP_SHIFT)) &amp; DMA_CDNE_NOP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NOP - No Op Enable 0b0..Normal operation 0b1..No operation; all other fields in this register are ignored. </p>

</div>
</div>
<a id="gab4d8578d0b4f25e873beb3311698ec19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4d8578d0b4f25e873beb3311698ec19">&#9670;&nbsp;</a></span>DMA_CEEI_CAEE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CEEI_CAEE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CEEI_CAEE_SHIFT)) &amp; DMA_CEEI_CAEE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAEE - Clear All Enable Error Interrupts 0b0..Write 0 only to the EEI field specified in the CEEI field 0b1..Write 0 to all fields in EEI </p>

</div>
</div>
<a id="gaf1db6175a973e40e11a4ac87ee231096"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1db6175a973e40e11a4ac87ee231096">&#9670;&nbsp;</a></span>DMA_CEEI_CEEI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CEEI_CEEI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CEEI_CEEI_SHIFT)) &amp; DMA_CEEI_CEEI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CEEI - Clear Enable Error Interrupt </p>

</div>
</div>
<a id="ga2a97cec137f51555ce182a676d0282f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a97cec137f51555ce182a676d0282f7">&#9670;&nbsp;</a></span>DMA_CEEI_NOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CEEI_NOP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CEEI_NOP_SHIFT)) &amp; DMA_CEEI_NOP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NOP - No Op Enable 0b0..Normal operation 0b1..No operation, ignore the other fields in this register </p>

</div>
</div>
<a id="gada20fa2dafc6c7a33ce0fc216390d2ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada20fa2dafc6c7a33ce0fc216390d2ce">&#9670;&nbsp;</a></span>DMA_CERQ_CAER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CERQ_CAER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CERQ_CAER_SHIFT)) &amp; DMA_CERQ_CAER_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAER - Clear All Enable Requests 0b0..Write 0 to only the ERQ field specified in the CERQ field 0b1..Write 0 to all fields in ERQ </p>

</div>
</div>
<a id="ga06bccf8bb52efa7918d7ba7648d30aa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06bccf8bb52efa7918d7ba7648d30aa0">&#9670;&nbsp;</a></span>DMA_CERQ_CERQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CERQ_CERQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CERQ_CERQ_SHIFT)) &amp; DMA_CERQ_CERQ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CERQ - Clear Enable Request </p>

</div>
</div>
<a id="ga4c17adac0a84734a877eef48f53c204f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c17adac0a84734a877eef48f53c204f">&#9670;&nbsp;</a></span>DMA_CERQ_NOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CERQ_NOP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CERQ_NOP_SHIFT)) &amp; DMA_CERQ_NOP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NOP - No Op Enable 0b0..Normal operation 0b1..No operation, ignore the other fields in this register </p>

</div>
</div>
<a id="gadac363dc55d992510952d63726cfa7d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadac363dc55d992510952d63726cfa7d3">&#9670;&nbsp;</a></span>DMA_CERR_CAEI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CERR_CAEI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CERR_CAEI_SHIFT)) &amp; DMA_CERR_CAEI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAEI - Clear All Error Indicators 0b0..Write 0 to only the ERR field specified in the CERR field 0b1..Write 0 to all fields in ERR </p>

</div>
</div>
<a id="ga8b912d2bceaf84a23183c7e93a862b1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b912d2bceaf84a23183c7e93a862b1f">&#9670;&nbsp;</a></span>DMA_CERR_CERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CERR_CERR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CERR_CERR_SHIFT)) &amp; DMA_CERR_CERR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CERR - Clear Error Indicator </p>

</div>
</div>
<a id="ga62536035145049195663fe6208d9a4a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62536035145049195663fe6208d9a4a5">&#9670;&nbsp;</a></span>DMA_CERR_NOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CERR_NOP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CERR_NOP_SHIFT)) &amp; DMA_CERR_NOP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NOP - No Op Enable 0b0..Normal operation 0b1..No operation; all other fields in this register are ignored. </p>

</div>
</div>
<a id="ga48036f8fba089c6b2d46fdd83c792ba5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48036f8fba089c6b2d46fdd83c792ba5">&#9670;&nbsp;</a></span>DMA_CINT_CAIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CINT_CAIR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CINT_CAIR_SHIFT)) &amp; DMA_CINT_CAIR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAIR - Clear All Interrupt Requests 0b0..Clear only the INT field specified in the CINT field 0b1..Clear all bits in INT </p>

</div>
</div>
<a id="ga2aba228e6eca0c2db8b375c15b38cdcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2aba228e6eca0c2db8b375c15b38cdcb">&#9670;&nbsp;</a></span>DMA_CINT_CINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CINT_CINT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CINT_CINT_SHIFT)) &amp; DMA_CINT_CINT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CINT - Clear Interrupt Request </p>

</div>
</div>
<a id="ga77294056288dccb5a54e7fb1a3ac984d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77294056288dccb5a54e7fb1a3ac984d">&#9670;&nbsp;</a></span>DMA_CINT_NOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CINT_NOP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CINT_NOP_SHIFT)) &amp; DMA_CINT_NOP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NOP - No Op Enable 0b0..Normal operation 0b1..No operation; all other fields in this register are ignored. </p>

</div>
</div>
<a id="ga7f14dceacc2f8924097e69b1770cbff3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f14dceacc2f8924097e69b1770cbff3">&#9670;&nbsp;</a></span>DMA_CITER_ELINKNO_CITER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CITER_ELINKNO_CITER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CITER_ELINKNO_CITER_SHIFT)) &amp; DMA_CITER_ELINKNO_CITER_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CITER - Current Major Iteration Count </p>

</div>
</div>
<a id="ga90da234a92b743da263644fec6fb9b22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90da234a92b743da263644fec6fb9b22">&#9670;&nbsp;</a></span>DMA_CITER_ELINKNO_ELINK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CITER_ELINKNO_ELINK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CITER_ELINKNO_ELINK_SHIFT)) &amp; DMA_CITER_ELINKNO_ELINK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ELINK - Enable channel-to-channel linking on minor-loop complete 0b0..Channel-to-channel linking is disabled 0b1..Channel-to-channel linking is enabled </p>

</div>
</div>
<a id="ga1175f3bd26aae1cad208710bdef5c4d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1175f3bd26aae1cad208710bdef5c4d4">&#9670;&nbsp;</a></span>DMA_CITER_ELINKYES_CITER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CITER_ELINKYES_CITER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CITER_ELINKYES_CITER_SHIFT)) &amp; DMA_CITER_ELINKYES_CITER_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CITER - Current Major Iteration Count </p>

</div>
</div>
<a id="gac7abdef93f27ca27de55598908e89727"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7abdef93f27ca27de55598908e89727">&#9670;&nbsp;</a></span>DMA_CITER_ELINKYES_ELINK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CITER_ELINKYES_ELINK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CITER_ELINKYES_ELINK_SHIFT)) &amp; DMA_CITER_ELINKYES_ELINK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ELINK - Enable channel-to-channel linking on minor-loop complete 0b0..Channel-to-channel linking is disabled 0b1..Channel-to-channel linking is enabled </p>

</div>
</div>
<a id="ga33cdcc8c02ec5cf42a01b86c0c2c6b52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33cdcc8c02ec5cf42a01b86c0c2c6b52">&#9670;&nbsp;</a></span>DMA_CITER_ELINKYES_LINKCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CITER_ELINKYES_LINKCH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CITER_ELINKYES_LINKCH_SHIFT)) &amp; DMA_CITER_ELINKYES_LINKCH_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LINKCH - Minor Loop Link Channel Number </p>

</div>
</div>
<a id="gacd313842ca386096bc399789a6b3b1f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd313842ca386096bc399789a6b3b1f6">&#9670;&nbsp;</a></span>DMA_CR_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CR_ACTIVE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_ACTIVE_SHIFT)) &amp; DMA_CR_ACTIVE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACTIVE - eDMA Active Status 0b0..eDMA is idle 0b1..eDMA is executing a channel </p>

</div>
</div>
<a id="ga7a06397aadc34810ebf5e690cae2e1f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a06397aadc34810ebf5e690cae2e1f9">&#9670;&nbsp;</a></span>DMA_CR_CLM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CR_CLM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_CLM_SHIFT)) &amp; DMA_CR_CLM_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLM - Continuous Link Mode 0b0..Continuous link mode is off 0b1..Continuous link mode is on </p>

</div>
</div>
<a id="gace92741980f3ecf05009e19fb989baf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace92741980f3ecf05009e19fb989baf5">&#9670;&nbsp;</a></span>DMA_CR_CX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CR_CX</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_CX_SHIFT)) &amp; DMA_CR_CX_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CX - Cancel Transfer 0b0..Normal operation 0b1..Cancel the remaining data transfer </p>

</div>
</div>
<a id="ga34f3465d8d2aed7516f9ee01516a4acd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34f3465d8d2aed7516f9ee01516a4acd">&#9670;&nbsp;</a></span>DMA_CR_ECX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CR_ECX</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_ECX_SHIFT)) &amp; DMA_CR_ECX_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECX - Error Cancel Transfer 0b0..Normal operation 0b1..Cancel the remaining data transfer </p>

</div>
</div>
<a id="gaffa31ab52dd718d4a766970cdd5d29b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffa31ab52dd718d4a766970cdd5d29b7">&#9670;&nbsp;</a></span>DMA_CR_EDBG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CR_EDBG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_EDBG_SHIFT)) &amp; DMA_CR_EDBG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EDBG - Enable Debug 0b0..When the chip is in Debug mode, the eDMA continues to operate. 0b1..Entry of the chip into Debug mode is effective </p>

</div>
</div>
<a id="gaaa27c8ea689528c876d2b229d04ca874"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa27c8ea689528c876d2b229d04ca874">&#9670;&nbsp;</a></span>DMA_CR_EMLM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CR_EMLM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_EMLM_SHIFT)) &amp; DMA_CR_EMLM_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EMLM - Enable Minor Loop Mapping 0b0..Disabled 0b1..Enabled </p>

</div>
</div>
<a id="ga483a234dc3d8a4464870d008358d6db2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga483a234dc3d8a4464870d008358d6db2">&#9670;&nbsp;</a></span>DMA_CR_ERCA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CR_ERCA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_ERCA_SHIFT)) &amp; DMA_CR_ERCA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERCA - Enable Round Robin Channel Arbitration 0b0..Fixed priority arbitration within each group 0b1..Round robin arbitration within each group </p>

</div>
</div>
<a id="ga21beab11fc1ec1513e2ed155c60da204"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21beab11fc1ec1513e2ed155c60da204">&#9670;&nbsp;</a></span>DMA_CR_ERGA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CR_ERGA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_ERGA_SHIFT)) &amp; DMA_CR_ERGA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERGA - Enable Round Robin Group Arbitration 0b0..Fixed priority arbitration 0b1..Round robin arbitration </p>

</div>
</div>
<a id="ga11477f5e077f0f31284e98b68877870d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11477f5e077f0f31284e98b68877870d">&#9670;&nbsp;</a></span>DMA_CR_GRP0PRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CR_GRP0PRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_GRP0PRI_SHIFT)) &amp; DMA_CR_GRP0PRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GRP0PRI - Channel Group 0 Priority </p>

</div>
</div>
<a id="ga653158c0d6eb7232f7c5ddeaef6eb873"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga653158c0d6eb7232f7c5ddeaef6eb873">&#9670;&nbsp;</a></span>DMA_CR_GRP1PRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CR_GRP1PRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_GRP1PRI_SHIFT)) &amp; DMA_CR_GRP1PRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GRP1PRI - Channel Group 1 Priority </p>

</div>
</div>
<a id="ga51d8fbda7388328c4ae36489f6a2db15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51d8fbda7388328c4ae36489f6a2db15">&#9670;&nbsp;</a></span>DMA_CR_HALT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CR_HALT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_HALT_SHIFT)) &amp; DMA_CR_HALT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HALT - Halt eDMA Operations 0b0..Normal operation 0b1..eDMA operations halted </p>

</div>
</div>
<a id="gada3b862eedf2924cbfce0cefa3dcb1ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada3b862eedf2924cbfce0cefa3dcb1ad">&#9670;&nbsp;</a></span>DMA_CR_HOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CR_HOE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_HOE_SHIFT)) &amp; DMA_CR_HOE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HOE - Halt On Error 0b0..Normal operation 0b1..Error causes HALT field to be automatically set to 1 </p>

</div>
</div>
<a id="ga6f252149f21fbdc81af4c4bd15e4f36a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f252149f21fbdc81af4c4bd15e4f36a">&#9670;&nbsp;</a></span>DMA_CR_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CR_VERSION</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_VERSION_SHIFT)) &amp; DMA_CR_VERSION_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VERSION - eDMA version number </p>

</div>
</div>
<a id="ga5eaa92544d743afc0bc68979a995c6bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5eaa92544d743afc0bc68979a995c6bd">&#9670;&nbsp;</a></span>DMA_CSR_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CSR_ACTIVE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CSR_ACTIVE_SHIFT)) &amp; DMA_CSR_ACTIVE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACTIVE - Channel Active </p>

</div>
</div>
<a id="gabf096c1882a693d928756d1dbaba8ece"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf096c1882a693d928756d1dbaba8ece">&#9670;&nbsp;</a></span>DMA_CSR_BWC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CSR_BWC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CSR_BWC_SHIFT)) &amp; DMA_CSR_BWC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BWC - Bandwidth Control 0b00..No eDMA engine stalls 0b01..Reserved 0b10..eDMA engine stalls for 4 cycles after each R/W 0b11..eDMA engine stalls for 8 cycles after each R/W </p>

</div>
</div>
<a id="ga1dfbd4e13ff51c4f5bf1851d43af6bb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1dfbd4e13ff51c4f5bf1851d43af6bb0">&#9670;&nbsp;</a></span>DMA_CSR_DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CSR_DONE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CSR_DONE_SHIFT)) &amp; DMA_CSR_DONE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DONE - Channel Done </p>

</div>
</div>
<a id="gad12e18848970d071c8cf82ff61030f90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad12e18848970d071c8cf82ff61030f90">&#9670;&nbsp;</a></span>DMA_CSR_DREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CSR_DREQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CSR_DREQ_SHIFT)) &amp; DMA_CSR_DREQ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DREQ - Disable Request 0b0..The channel's ERQ field is not affected 0b1..The channel's ERQ field value changes to 0 when the major loop is complete </p>

</div>
</div>
<a id="ga7b00c35b778f76a80485ed53f4a0402f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b00c35b778f76a80485ed53f4a0402f">&#9670;&nbsp;</a></span>DMA_CSR_ESG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CSR_ESG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CSR_ESG_SHIFT)) &amp; DMA_CSR_ESG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ESG - Enable Scatter/Gather Processing 0b0..The current channel's TCD is normal format 0b1..The current channel's TCD specifies a scatter gather format </p>

</div>
</div>
<a id="ga9a8d521afcd31c2eec47dca10971eb76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a8d521afcd31c2eec47dca10971eb76">&#9670;&nbsp;</a></span>DMA_CSR_INTHALF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CSR_INTHALF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CSR_INTHALF_SHIFT)) &amp; DMA_CSR_INTHALF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INTHALF - Enable an interrupt when major counter is half complete. 0b0..Half-point interrupt is disabled 0b1..Half-point interrupt is enabled </p>

</div>
</div>
<a id="ga19f9948f07166ffacc6c4eca2aa16368"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19f9948f07166ffacc6c4eca2aa16368">&#9670;&nbsp;</a></span>DMA_CSR_INTMAJOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CSR_INTMAJOR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CSR_INTMAJOR_SHIFT)) &amp; DMA_CSR_INTMAJOR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INTMAJOR - Enable an interrupt when major iteration count completes. 0b0..End of major loop interrupt is disabled 0b1..End of major loop interrupt is enabled </p>

</div>
</div>
<a id="ga6957a0a73cc2d6495b419dfc3a975b7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6957a0a73cc2d6495b419dfc3a975b7a">&#9670;&nbsp;</a></span>DMA_CSR_MAJORELINK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CSR_MAJORELINK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CSR_MAJORELINK_SHIFT)) &amp; DMA_CSR_MAJORELINK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MAJORELINK - Enable channel-to-channel linking on major loop complete 0b0..Channel-to-channel linking is disabled 0b1..Channel-to-channel linking is enabled </p>

</div>
</div>
<a id="ga6215f32eef477970761eb917884b6fa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6215f32eef477970761eb917884b6fa7">&#9670;&nbsp;</a></span>DMA_CSR_MAJORLINKCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CSR_MAJORLINKCH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CSR_MAJORLINKCH_SHIFT)) &amp; DMA_CSR_MAJORLINKCH_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MAJORLINKCH - Major Loop Link Channel Number </p>

</div>
</div>
<a id="gadf8b3046d6c4f6a4577bd841c287a058"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf8b3046d6c4f6a4577bd841c287a058">&#9670;&nbsp;</a></span>DMA_CSR_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CSR_START</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CSR_START_SHIFT)) &amp; DMA_CSR_START_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>START - Channel Start 0b0..Channel is not explicitly started 0b1..Channel is explicitly started via a software initiated service request </p>

</div>
</div>
<a id="gaa5ee85425c606207db16f18c9d16320d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5ee85425c606207db16f18c9d16320d">&#9670;&nbsp;</a></span>DMA_DADDR_DADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DADDR_DADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DADDR_DADDR_SHIFT)) &amp; DMA_DADDR_DADDR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DADDR - Destination Address </p>

</div>
</div>
<a id="ga64abfb2d5a1388fd8e110117715685a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64abfb2d5a1388fd8e110117715685a6">&#9670;&nbsp;</a></span>DMA_DCHPRI0_CHPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI0_CHPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI0_CHPRI_SHIFT)) &amp; DMA_DCHPRI0_CHPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHPRI - Channel n Arbitration Priority </p>

</div>
</div>
<a id="ga9a81ebbe7f8e047140e1a4b0669a459f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a81ebbe7f8e047140e1a4b0669a459f">&#9670;&nbsp;</a></span>DMA_DCHPRI0_DPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI0_DPA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI0_DPA_SHIFT)) &amp; DMA_DCHPRI0_DPA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DPA - Disable Preempt Ability. This field resets to 0. 0b0..Channel n can suspend a lower priority channel 0b1..Channel n cannot suspend any channel, regardless of channel priority </p>

</div>
</div>
<a id="ga1b75052efb763afd1bbebaf39399d694"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b75052efb763afd1bbebaf39399d694">&#9670;&nbsp;</a></span>DMA_DCHPRI0_ECP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI0_ECP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI0_ECP_SHIFT)) &amp; DMA_DCHPRI0_ECP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECP - Enable Channel Preemption. This field resets to 0. 0b0..Channel n cannot be suspended by a higher priority channel's service request 0b1..Channel n can be temporarily suspended by the service request of a higher priority channel </p>

</div>
</div>
<a id="ga7813f085d6481737de0aa2d1c70700a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7813f085d6481737de0aa2d1c70700a2">&#9670;&nbsp;</a></span>DMA_DCHPRI0_GRPPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI0_GRPPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI0_GRPPRI_SHIFT)) &amp; DMA_DCHPRI0_GRPPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GRPPRI - Channel n Current Group Priority </p>

</div>
</div>
<a id="ga7ee0614761b3613aab2fce3979145c3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ee0614761b3613aab2fce3979145c3a">&#9670;&nbsp;</a></span>DMA_DCHPRI10_CHPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI10_CHPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI10_CHPRI_SHIFT)) &amp; DMA_DCHPRI10_CHPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHPRI - Channel n Arbitration Priority </p>

</div>
</div>
<a id="gab1b5578e5333be1a5a8e6b2a5a2920b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1b5578e5333be1a5a8e6b2a5a2920b4">&#9670;&nbsp;</a></span>DMA_DCHPRI10_DPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI10_DPA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI10_DPA_SHIFT)) &amp; DMA_DCHPRI10_DPA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DPA - Disable Preempt Ability. This field resets to 0. 0b0..Channel n can suspend a lower priority channel 0b1..Channel n cannot suspend any channel, regardless of channel priority </p>

</div>
</div>
<a id="gaecb1fba6068af661ee3bb6d599e694db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecb1fba6068af661ee3bb6d599e694db">&#9670;&nbsp;</a></span>DMA_DCHPRI10_ECP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI10_ECP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI10_ECP_SHIFT)) &amp; DMA_DCHPRI10_ECP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECP - Enable Channel Preemption. This field resets to 0. 0b0..Channel n cannot be suspended by a higher priority channel's service request 0b1..Channel n can be temporarily suspended by the service request of a higher priority channel </p>

</div>
</div>
<a id="ga430e225379ece1dab732cad441c88155"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga430e225379ece1dab732cad441c88155">&#9670;&nbsp;</a></span>DMA_DCHPRI10_GRPPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI10_GRPPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI10_GRPPRI_SHIFT)) &amp; DMA_DCHPRI10_GRPPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GRPPRI - Channel n Current Group Priority </p>

</div>
</div>
<a id="gaec1d6da6f74d6a49cc3499e451acb9d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec1d6da6f74d6a49cc3499e451acb9d6">&#9670;&nbsp;</a></span>DMA_DCHPRI11_CHPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI11_CHPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI11_CHPRI_SHIFT)) &amp; DMA_DCHPRI11_CHPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHPRI - Channel n Arbitration Priority </p>

</div>
</div>
<a id="ga05822002a47654b31fb1d236e1ad91fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05822002a47654b31fb1d236e1ad91fe">&#9670;&nbsp;</a></span>DMA_DCHPRI11_DPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI11_DPA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI11_DPA_SHIFT)) &amp; DMA_DCHPRI11_DPA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DPA - Disable Preempt Ability. This field resets to 0. 0b0..Channel n can suspend a lower priority channel 0b1..Channel n cannot suspend any channel, regardless of channel priority </p>

</div>
</div>
<a id="gaacd7984022f4961ff504a7fea12cbd72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacd7984022f4961ff504a7fea12cbd72">&#9670;&nbsp;</a></span>DMA_DCHPRI11_ECP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI11_ECP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI11_ECP_SHIFT)) &amp; DMA_DCHPRI11_ECP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECP - Enable Channel Preemption. This field resets to 0. 0b0..Channel n cannot be suspended by a higher priority channel's service request 0b1..Channel n can be temporarily suspended by the service request of a higher priority channel </p>

</div>
</div>
<a id="gade9211e4296e5903a8957239d39a97a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade9211e4296e5903a8957239d39a97a8">&#9670;&nbsp;</a></span>DMA_DCHPRI11_GRPPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI11_GRPPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI11_GRPPRI_SHIFT)) &amp; DMA_DCHPRI11_GRPPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GRPPRI - Channel n Current Group Priority </p>

</div>
</div>
<a id="ga6ecccb191b6a4cd797b6353bba497f4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ecccb191b6a4cd797b6353bba497f4e">&#9670;&nbsp;</a></span>DMA_DCHPRI12_CHPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI12_CHPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI12_CHPRI_SHIFT)) &amp; DMA_DCHPRI12_CHPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHPRI - Channel n Arbitration Priority </p>

</div>
</div>
<a id="gafb51b24a96601e63cd3b68afd220a56b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb51b24a96601e63cd3b68afd220a56b">&#9670;&nbsp;</a></span>DMA_DCHPRI12_DPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI12_DPA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI12_DPA_SHIFT)) &amp; DMA_DCHPRI12_DPA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DPA - Disable Preempt Ability. This field resets to 0. 0b0..Channel n can suspend a lower priority channel 0b1..Channel n cannot suspend any channel, regardless of channel priority </p>

</div>
</div>
<a id="ga1805981671d3a4803d8109f15c726bea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1805981671d3a4803d8109f15c726bea">&#9670;&nbsp;</a></span>DMA_DCHPRI12_ECP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI12_ECP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI12_ECP_SHIFT)) &amp; DMA_DCHPRI12_ECP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECP - Enable Channel Preemption. This field resets to 0. 0b0..Channel n cannot be suspended by a higher priority channel's service request 0b1..Channel n can be temporarily suspended by the service request of a higher priority channel </p>

</div>
</div>
<a id="ga67af21baab3cf9593f0a3407d2525d30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67af21baab3cf9593f0a3407d2525d30">&#9670;&nbsp;</a></span>DMA_DCHPRI12_GRPPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI12_GRPPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI12_GRPPRI_SHIFT)) &amp; DMA_DCHPRI12_GRPPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GRPPRI - Channel n Current Group Priority </p>

</div>
</div>
<a id="gab1db4316293e7eda20fa296e51681172"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1db4316293e7eda20fa296e51681172">&#9670;&nbsp;</a></span>DMA_DCHPRI13_CHPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI13_CHPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI13_CHPRI_SHIFT)) &amp; DMA_DCHPRI13_CHPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHPRI - Channel n Arbitration Priority </p>

</div>
</div>
<a id="ga1937b0b5f4d5d608d18604bbe1386f7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1937b0b5f4d5d608d18604bbe1386f7d">&#9670;&nbsp;</a></span>DMA_DCHPRI13_DPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI13_DPA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI13_DPA_SHIFT)) &amp; DMA_DCHPRI13_DPA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DPA - Disable Preempt Ability. This field resets to 0. 0b0..Channel n can suspend a lower priority channel 0b1..Channel n cannot suspend any channel, regardless of channel priority </p>

</div>
</div>
<a id="gae9fbec1b8987dd4a22e3466008ab5eb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9fbec1b8987dd4a22e3466008ab5eb7">&#9670;&nbsp;</a></span>DMA_DCHPRI13_ECP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI13_ECP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI13_ECP_SHIFT)) &amp; DMA_DCHPRI13_ECP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECP - Enable Channel Preemption. This field resets to 0. 0b0..Channel n cannot be suspended by a higher priority channel's service request 0b1..Channel n can be temporarily suspended by the service request of a higher priority channel </p>

</div>
</div>
<a id="gaffcd526052d39d6a2ef9e0a20812bb61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffcd526052d39d6a2ef9e0a20812bb61">&#9670;&nbsp;</a></span>DMA_DCHPRI13_GRPPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI13_GRPPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI13_GRPPRI_SHIFT)) &amp; DMA_DCHPRI13_GRPPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GRPPRI - Channel n Current Group Priority </p>

</div>
</div>
<a id="ga24845399db7f9ae5525e83c66afb7223"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24845399db7f9ae5525e83c66afb7223">&#9670;&nbsp;</a></span>DMA_DCHPRI14_CHPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI14_CHPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI14_CHPRI_SHIFT)) &amp; DMA_DCHPRI14_CHPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHPRI - Channel n Arbitration Priority </p>

</div>
</div>
<a id="ga24685cf64488773cf58df2428a91a1db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24685cf64488773cf58df2428a91a1db">&#9670;&nbsp;</a></span>DMA_DCHPRI14_DPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI14_DPA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI14_DPA_SHIFT)) &amp; DMA_DCHPRI14_DPA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DPA - Disable Preempt Ability. This field resets to 0. 0b0..Channel n can suspend a lower priority channel 0b1..Channel n cannot suspend any channel, regardless of channel priority </p>

</div>
</div>
<a id="gac340e6f28100e49a92e603daf4bcab42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac340e6f28100e49a92e603daf4bcab42">&#9670;&nbsp;</a></span>DMA_DCHPRI14_ECP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI14_ECP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI14_ECP_SHIFT)) &amp; DMA_DCHPRI14_ECP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECP - Enable Channel Preemption. This field resets to 0. 0b0..Channel n cannot be suspended by a higher priority channel's service request 0b1..Channel n can be temporarily suspended by the service request of a higher priority channel </p>

</div>
</div>
<a id="gabc3bf587516c7393b12907db143998de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc3bf587516c7393b12907db143998de">&#9670;&nbsp;</a></span>DMA_DCHPRI14_GRPPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI14_GRPPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI14_GRPPRI_SHIFT)) &amp; DMA_DCHPRI14_GRPPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GRPPRI - Channel n Current Group Priority </p>

</div>
</div>
<a id="ga6deef7b34df8edee0b7ad30775cefbbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6deef7b34df8edee0b7ad30775cefbbe">&#9670;&nbsp;</a></span>DMA_DCHPRI15_CHPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI15_CHPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI15_CHPRI_SHIFT)) &amp; DMA_DCHPRI15_CHPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHPRI - Channel n Arbitration Priority </p>

</div>
</div>
<a id="ga3f2f4873fdaba82199ec5b665629fbf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f2f4873fdaba82199ec5b665629fbf6">&#9670;&nbsp;</a></span>DMA_DCHPRI15_DPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI15_DPA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI15_DPA_SHIFT)) &amp; DMA_DCHPRI15_DPA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DPA - Disable Preempt Ability. This field resets to 0. 0b0..Channel n can suspend a lower priority channel 0b1..Channel n cannot suspend any channel, regardless of channel priority </p>

</div>
</div>
<a id="ga8d8816ad290858fed972884f771dc4ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d8816ad290858fed972884f771dc4ce">&#9670;&nbsp;</a></span>DMA_DCHPRI15_ECP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI15_ECP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI15_ECP_SHIFT)) &amp; DMA_DCHPRI15_ECP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECP - Enable Channel Preemption. This field resets to 0. 0b0..Channel n cannot be suspended by a higher priority channel's service request 0b1..Channel n can be temporarily suspended by the service request of a higher priority channel </p>

</div>
</div>
<a id="ga8b25550f97fc34da401ca6c86de1f35e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b25550f97fc34da401ca6c86de1f35e">&#9670;&nbsp;</a></span>DMA_DCHPRI15_GRPPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI15_GRPPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI15_GRPPRI_SHIFT)) &amp; DMA_DCHPRI15_GRPPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GRPPRI - Channel n Current Group Priority </p>

</div>
</div>
<a id="ga98fbb1bc41b16abf832dd9ddc587351a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98fbb1bc41b16abf832dd9ddc587351a">&#9670;&nbsp;</a></span>DMA_DCHPRI16_CHPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI16_CHPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI16_CHPRI_SHIFT)) &amp; DMA_DCHPRI16_CHPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHPRI - Channel n Arbitration Priority </p>

</div>
</div>
<a id="ga4dd3c44d287b39491b38ca8336206753"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4dd3c44d287b39491b38ca8336206753">&#9670;&nbsp;</a></span>DMA_DCHPRI16_DPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI16_DPA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI16_DPA_SHIFT)) &amp; DMA_DCHPRI16_DPA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DPA - Disable Preempt Ability. This field resets to 0. 0b0..Channel n can suspend a lower priority channel 0b1..Channel n cannot suspend any channel, regardless of channel priority </p>

</div>
</div>
<a id="gacf7152966ee6eaea13cbed666628f6e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf7152966ee6eaea13cbed666628f6e0">&#9670;&nbsp;</a></span>DMA_DCHPRI16_ECP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI16_ECP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI16_ECP_SHIFT)) &amp; DMA_DCHPRI16_ECP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECP - Enable Channel Preemption. This field resets to 0. 0b0..Channel n cannot be suspended by a higher priority channel's service request 0b1..Channel n can be temporarily suspended by the service request of a higher priority channel </p>

</div>
</div>
<a id="gad4f9f581bd8ebcc1d1758ed95800ff34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4f9f581bd8ebcc1d1758ed95800ff34">&#9670;&nbsp;</a></span>DMA_DCHPRI16_GRPPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI16_GRPPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI16_GRPPRI_SHIFT)) &amp; DMA_DCHPRI16_GRPPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GRPPRI - Channel n Current Group Priority </p>

</div>
</div>
<a id="ga0ffde101f9d6449c9e4bbf8e9638238e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ffde101f9d6449c9e4bbf8e9638238e">&#9670;&nbsp;</a></span>DMA_DCHPRI17_CHPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI17_CHPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI17_CHPRI_SHIFT)) &amp; DMA_DCHPRI17_CHPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHPRI - Channel n Arbitration Priority </p>

</div>
</div>
<a id="ga030cece943ab2a1ca9dddb51f35b8434"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga030cece943ab2a1ca9dddb51f35b8434">&#9670;&nbsp;</a></span>DMA_DCHPRI17_DPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI17_DPA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI17_DPA_SHIFT)) &amp; DMA_DCHPRI17_DPA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DPA - Disable Preempt Ability. This field resets to 0. 0b0..Channel n can suspend a lower priority channel 0b1..Channel n cannot suspend any channel, regardless of channel priority </p>

</div>
</div>
<a id="gab3ed7858a0bc4b33a4d24b34b9650b10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3ed7858a0bc4b33a4d24b34b9650b10">&#9670;&nbsp;</a></span>DMA_DCHPRI17_ECP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI17_ECP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI17_ECP_SHIFT)) &amp; DMA_DCHPRI17_ECP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECP - Enable Channel Preemption. This field resets to 0. 0b0..Channel n cannot be suspended by a higher priority channel's service request 0b1..Channel n can be temporarily suspended by the service request of a higher priority channel </p>

</div>
</div>
<a id="ga25adc7d29f48cb3ebb7066853adfd28d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25adc7d29f48cb3ebb7066853adfd28d">&#9670;&nbsp;</a></span>DMA_DCHPRI17_GRPPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI17_GRPPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI17_GRPPRI_SHIFT)) &amp; DMA_DCHPRI17_GRPPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GRPPRI - Channel n Current Group Priority </p>

</div>
</div>
<a id="ga5b15535e0b19d73fd73bf3624bcc5784"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b15535e0b19d73fd73bf3624bcc5784">&#9670;&nbsp;</a></span>DMA_DCHPRI18_CHPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI18_CHPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI18_CHPRI_SHIFT)) &amp; DMA_DCHPRI18_CHPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHPRI - Channel n Arbitration Priority </p>

</div>
</div>
<a id="gae2605858bd079b8f94197d83b2990c89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2605858bd079b8f94197d83b2990c89">&#9670;&nbsp;</a></span>DMA_DCHPRI18_DPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI18_DPA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI18_DPA_SHIFT)) &amp; DMA_DCHPRI18_DPA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DPA - Disable Preempt Ability. This field resets to 0. 0b0..Channel n can suspend a lower priority channel 0b1..Channel n cannot suspend any channel, regardless of channel priority </p>

</div>
</div>
<a id="ga92bbd28853462f2228753b07f6749d6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92bbd28853462f2228753b07f6749d6b">&#9670;&nbsp;</a></span>DMA_DCHPRI18_ECP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI18_ECP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI18_ECP_SHIFT)) &amp; DMA_DCHPRI18_ECP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECP - Enable Channel Preemption. This field resets to 0. 0b0..Channel n cannot be suspended by a higher priority channel's service request 0b1..Channel n can be temporarily suspended by the service request of a higher priority channel </p>

</div>
</div>
<a id="ga6f77643f52316bd155380721debc3d6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f77643f52316bd155380721debc3d6b">&#9670;&nbsp;</a></span>DMA_DCHPRI18_GRPPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI18_GRPPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI18_GRPPRI_SHIFT)) &amp; DMA_DCHPRI18_GRPPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GRPPRI - Channel n Current Group Priority </p>

</div>
</div>
<a id="ga3fb3bc90df8c368ab929b6061037bfbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fb3bc90df8c368ab929b6061037bfbc">&#9670;&nbsp;</a></span>DMA_DCHPRI19_CHPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI19_CHPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI19_CHPRI_SHIFT)) &amp; DMA_DCHPRI19_CHPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHPRI - Channel n Arbitration Priority </p>

</div>
</div>
<a id="ga2f52be498a6b4ab769a84aabb5e5b7fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f52be498a6b4ab769a84aabb5e5b7fe">&#9670;&nbsp;</a></span>DMA_DCHPRI19_DPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI19_DPA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI19_DPA_SHIFT)) &amp; DMA_DCHPRI19_DPA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DPA - Disable Preempt Ability. This field resets to 0. 0b0..Channel n can suspend a lower priority channel 0b1..Channel n cannot suspend any channel, regardless of channel priority </p>

</div>
</div>
<a id="ga9fe9a692a731b359dd6979e8f6957ca9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fe9a692a731b359dd6979e8f6957ca9">&#9670;&nbsp;</a></span>DMA_DCHPRI19_ECP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI19_ECP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI19_ECP_SHIFT)) &amp; DMA_DCHPRI19_ECP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECP - Enable Channel Preemption. This field resets to 0. 0b0..Channel n cannot be suspended by a higher priority channel's service request 0b1..Channel n can be temporarily suspended by the service request of a higher priority channel </p>

</div>
</div>
<a id="ga420552d8247faf16b86907824e573f7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga420552d8247faf16b86907824e573f7f">&#9670;&nbsp;</a></span>DMA_DCHPRI19_GRPPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI19_GRPPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI19_GRPPRI_SHIFT)) &amp; DMA_DCHPRI19_GRPPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GRPPRI - Channel n Current Group Priority </p>

</div>
</div>
<a id="gaddf04b7fae51a71b6e019f4b9394d156"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddf04b7fae51a71b6e019f4b9394d156">&#9670;&nbsp;</a></span>DMA_DCHPRI1_CHPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI1_CHPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI1_CHPRI_SHIFT)) &amp; DMA_DCHPRI1_CHPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHPRI - Channel n Arbitration Priority </p>

</div>
</div>
<a id="ga25f34f2a39b6899ae03366a798e3bad8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25f34f2a39b6899ae03366a798e3bad8">&#9670;&nbsp;</a></span>DMA_DCHPRI1_DPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI1_DPA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI1_DPA_SHIFT)) &amp; DMA_DCHPRI1_DPA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DPA - Disable Preempt Ability. This field resets to 0. 0b0..Channel n can suspend a lower priority channel 0b1..Channel n cannot suspend any channel, regardless of channel priority </p>

</div>
</div>
<a id="ga7c870d320064c8b7e4e17beab86f6d7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c870d320064c8b7e4e17beab86f6d7c">&#9670;&nbsp;</a></span>DMA_DCHPRI1_ECP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI1_ECP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI1_ECP_SHIFT)) &amp; DMA_DCHPRI1_ECP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECP - Enable Channel Preemption. This field resets to 0. 0b0..Channel n cannot be suspended by a higher priority channel's service request 0b1..Channel n can be temporarily suspended by the service request of a higher priority channel </p>

</div>
</div>
<a id="ga036ebd7b464e1a89d3587ecadcf67698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga036ebd7b464e1a89d3587ecadcf67698">&#9670;&nbsp;</a></span>DMA_DCHPRI1_GRPPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI1_GRPPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI1_GRPPRI_SHIFT)) &amp; DMA_DCHPRI1_GRPPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GRPPRI - Channel n Current Group Priority </p>

</div>
</div>
<a id="ga2354dbc8769fbcabe8126ff20a732181"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2354dbc8769fbcabe8126ff20a732181">&#9670;&nbsp;</a></span>DMA_DCHPRI20_CHPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI20_CHPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI20_CHPRI_SHIFT)) &amp; DMA_DCHPRI20_CHPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHPRI - Channel n Arbitration Priority </p>

</div>
</div>
<a id="ga7f65e03bbd4f8d312658c6cd45d5083e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f65e03bbd4f8d312658c6cd45d5083e">&#9670;&nbsp;</a></span>DMA_DCHPRI20_DPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI20_DPA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI20_DPA_SHIFT)) &amp; DMA_DCHPRI20_DPA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DPA - Disable Preempt Ability. This field resets to 0. 0b0..Channel n can suspend a lower priority channel 0b1..Channel n cannot suspend any channel, regardless of channel priority </p>

</div>
</div>
<a id="ga5a4ae8b35c97027c33586ed543d110c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a4ae8b35c97027c33586ed543d110c4">&#9670;&nbsp;</a></span>DMA_DCHPRI20_ECP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI20_ECP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI20_ECP_SHIFT)) &amp; DMA_DCHPRI20_ECP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECP - Enable Channel Preemption. This field resets to 0. 0b0..Channel n cannot be suspended by a higher priority channel's service request 0b1..Channel n can be temporarily suspended by the service request of a higher priority channel </p>

</div>
</div>
<a id="ga4178949b288d05d3cb463c0558ebcd39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4178949b288d05d3cb463c0558ebcd39">&#9670;&nbsp;</a></span>DMA_DCHPRI20_GRPPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI20_GRPPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI20_GRPPRI_SHIFT)) &amp; DMA_DCHPRI20_GRPPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GRPPRI - Channel n Current Group Priority </p>

</div>
</div>
<a id="ga9db78c41232fdd56468e35f31d139f69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9db78c41232fdd56468e35f31d139f69">&#9670;&nbsp;</a></span>DMA_DCHPRI21_CHPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI21_CHPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI21_CHPRI_SHIFT)) &amp; DMA_DCHPRI21_CHPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHPRI - Channel n Arbitration Priority </p>

</div>
</div>
<a id="ga89a7959a9af29e22b18ef28367cc185b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89a7959a9af29e22b18ef28367cc185b">&#9670;&nbsp;</a></span>DMA_DCHPRI21_DPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI21_DPA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI21_DPA_SHIFT)) &amp; DMA_DCHPRI21_DPA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DPA - Disable Preempt Ability. This field resets to 0. 0b0..Channel n can suspend a lower priority channel 0b1..Channel n cannot suspend any channel, regardless of channel priority </p>

</div>
</div>
<a id="ga657f5d01662a00ea0b44927465a4b54d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga657f5d01662a00ea0b44927465a4b54d">&#9670;&nbsp;</a></span>DMA_DCHPRI21_ECP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI21_ECP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI21_ECP_SHIFT)) &amp; DMA_DCHPRI21_ECP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECP - Enable Channel Preemption. This field resets to 0. 0b0..Channel n cannot be suspended by a higher priority channel's service request 0b1..Channel n can be temporarily suspended by the service request of a higher priority channel </p>

</div>
</div>
<a id="ga8f684b1daafa5764d79ea7a5f8e2fc3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f684b1daafa5764d79ea7a5f8e2fc3d">&#9670;&nbsp;</a></span>DMA_DCHPRI21_GRPPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI21_GRPPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI21_GRPPRI_SHIFT)) &amp; DMA_DCHPRI21_GRPPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GRPPRI - Channel n Current Group Priority </p>

</div>
</div>
<a id="ga7c22b59d66ab46e8586926e4a64cca07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c22b59d66ab46e8586926e4a64cca07">&#9670;&nbsp;</a></span>DMA_DCHPRI22_CHPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI22_CHPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI22_CHPRI_SHIFT)) &amp; DMA_DCHPRI22_CHPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHPRI - Channel n Arbitration Priority </p>

</div>
</div>
<a id="gad28a338b57fd3a31b174ce4dd6ca0879"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad28a338b57fd3a31b174ce4dd6ca0879">&#9670;&nbsp;</a></span>DMA_DCHPRI22_DPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI22_DPA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI22_DPA_SHIFT)) &amp; DMA_DCHPRI22_DPA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DPA - Disable Preempt Ability. This field resets to 0. 0b0..Channel n can suspend a lower priority channel 0b1..Channel n cannot suspend any channel, regardless of channel priority </p>

</div>
</div>
<a id="ga53105182c146c4be04bc7507437696ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53105182c146c4be04bc7507437696ed">&#9670;&nbsp;</a></span>DMA_DCHPRI22_ECP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI22_ECP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI22_ECP_SHIFT)) &amp; DMA_DCHPRI22_ECP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECP - Enable Channel Preemption. This field resets to 0. 0b0..Channel n cannot be suspended by a higher priority channel's service request 0b1..Channel n can be temporarily suspended by the service request of a higher priority channel </p>

</div>
</div>
<a id="ga998f4745a5667fbcb1bb8c5f9b4d2ae3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga998f4745a5667fbcb1bb8c5f9b4d2ae3">&#9670;&nbsp;</a></span>DMA_DCHPRI22_GRPPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI22_GRPPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI22_GRPPRI_SHIFT)) &amp; DMA_DCHPRI22_GRPPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GRPPRI - Channel n Current Group Priority </p>

</div>
</div>
<a id="ga662d29853bd3c4a59bc45501c348c4ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga662d29853bd3c4a59bc45501c348c4ee">&#9670;&nbsp;</a></span>DMA_DCHPRI23_CHPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI23_CHPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI23_CHPRI_SHIFT)) &amp; DMA_DCHPRI23_CHPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHPRI - Channel n Arbitration Priority </p>

</div>
</div>
<a id="gafd8953c8ef1200e477e58aed86b387c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd8953c8ef1200e477e58aed86b387c2">&#9670;&nbsp;</a></span>DMA_DCHPRI23_DPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI23_DPA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI23_DPA_SHIFT)) &amp; DMA_DCHPRI23_DPA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DPA - Disable Preempt Ability. This field resets to 0. 0b0..Channel n can suspend a lower priority channel 0b1..Channel n cannot suspend any channel, regardless of channel priority </p>

</div>
</div>
<a id="gae091868319d21b3ff0e7d561f082fc69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae091868319d21b3ff0e7d561f082fc69">&#9670;&nbsp;</a></span>DMA_DCHPRI23_ECP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI23_ECP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI23_ECP_SHIFT)) &amp; DMA_DCHPRI23_ECP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECP - Enable Channel Preemption. This field resets to 0. 0b0..Channel n cannot be suspended by a higher priority channel's service request 0b1..Channel n can be temporarily suspended by the service request of a higher priority channel </p>

</div>
</div>
<a id="gaf37bef4fc044d479dc4713b01a8b88c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf37bef4fc044d479dc4713b01a8b88c2">&#9670;&nbsp;</a></span>DMA_DCHPRI23_GRPPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI23_GRPPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI23_GRPPRI_SHIFT)) &amp; DMA_DCHPRI23_GRPPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GRPPRI - Channel n Current Group Priority </p>

</div>
</div>
<a id="gadadca07087a02e1d03ef82442fe3cda2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadadca07087a02e1d03ef82442fe3cda2">&#9670;&nbsp;</a></span>DMA_DCHPRI24_CHPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI24_CHPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI24_CHPRI_SHIFT)) &amp; DMA_DCHPRI24_CHPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHPRI - Channel n Arbitration Priority </p>

</div>
</div>
<a id="ga6b1818e2d8f909a64f674c5a7d413ada"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b1818e2d8f909a64f674c5a7d413ada">&#9670;&nbsp;</a></span>DMA_DCHPRI24_DPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI24_DPA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI24_DPA_SHIFT)) &amp; DMA_DCHPRI24_DPA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DPA - Disable Preempt Ability. This field resets to 0. 0b0..Channel n can suspend a lower priority channel 0b1..Channel n cannot suspend any channel, regardless of channel priority </p>

</div>
</div>
<a id="gad4900ba673676f90f74568396350f71f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4900ba673676f90f74568396350f71f">&#9670;&nbsp;</a></span>DMA_DCHPRI24_ECP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI24_ECP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI24_ECP_SHIFT)) &amp; DMA_DCHPRI24_ECP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECP - Enable Channel Preemption. This field resets to 0. 0b0..Channel n cannot be suspended by a higher priority channel's service request 0b1..Channel n can be temporarily suspended by the service request of a higher priority channel </p>

</div>
</div>
<a id="gae02368d89f09db099030738c5c9bdb59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae02368d89f09db099030738c5c9bdb59">&#9670;&nbsp;</a></span>DMA_DCHPRI24_GRPPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI24_GRPPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI24_GRPPRI_SHIFT)) &amp; DMA_DCHPRI24_GRPPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GRPPRI - Channel n Current Group Priority </p>

</div>
</div>
<a id="ga0e30bd18e9b8373a92899980dde71ff3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e30bd18e9b8373a92899980dde71ff3">&#9670;&nbsp;</a></span>DMA_DCHPRI25_CHPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI25_CHPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI25_CHPRI_SHIFT)) &amp; DMA_DCHPRI25_CHPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHPRI - Channel n Arbitration Priority </p>

</div>
</div>
<a id="ga731839344669771eb00e9efded634539"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga731839344669771eb00e9efded634539">&#9670;&nbsp;</a></span>DMA_DCHPRI25_DPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI25_DPA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI25_DPA_SHIFT)) &amp; DMA_DCHPRI25_DPA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DPA - Disable Preempt Ability. This field resets to 0. 0b0..Channel n can suspend a lower priority channel 0b1..Channel n cannot suspend any channel, regardless of channel priority </p>

</div>
</div>
<a id="ga35c1743e5c8902f98ff8e07d7bf8f304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35c1743e5c8902f98ff8e07d7bf8f304">&#9670;&nbsp;</a></span>DMA_DCHPRI25_ECP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI25_ECP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI25_ECP_SHIFT)) &amp; DMA_DCHPRI25_ECP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECP - Enable Channel Preemption. This field resets to 0. 0b0..Channel n cannot be suspended by a higher priority channel's service request 0b1..Channel n can be temporarily suspended by the service request of a higher priority channel </p>

</div>
</div>
<a id="gafe5943f12bff998eb1fa84a412b12e8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe5943f12bff998eb1fa84a412b12e8e">&#9670;&nbsp;</a></span>DMA_DCHPRI25_GRPPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI25_GRPPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI25_GRPPRI_SHIFT)) &amp; DMA_DCHPRI25_GRPPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GRPPRI - Channel n Current Group Priority </p>

</div>
</div>
<a id="ga7ad7d15921d92f30b2806fd413123ad4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ad7d15921d92f30b2806fd413123ad4">&#9670;&nbsp;</a></span>DMA_DCHPRI26_CHPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI26_CHPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI26_CHPRI_SHIFT)) &amp; DMA_DCHPRI26_CHPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHPRI - Channel n Arbitration Priority </p>

</div>
</div>
<a id="gae1261a74e2c4707589ead7a2f8fb8dc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1261a74e2c4707589ead7a2f8fb8dc6">&#9670;&nbsp;</a></span>DMA_DCHPRI26_DPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI26_DPA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI26_DPA_SHIFT)) &amp; DMA_DCHPRI26_DPA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DPA - Disable Preempt Ability. This field resets to 0. 0b0..Channel n can suspend a lower priority channel 0b1..Channel n cannot suspend any channel, regardless of channel priority </p>

</div>
</div>
<a id="ga4905b39974b8487345a394018e8f26b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4905b39974b8487345a394018e8f26b1">&#9670;&nbsp;</a></span>DMA_DCHPRI26_ECP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI26_ECP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI26_ECP_SHIFT)) &amp; DMA_DCHPRI26_ECP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECP - Enable Channel Preemption. This field resets to 0. 0b0..Channel n cannot be suspended by a higher priority channel's service request 0b1..Channel n can be temporarily suspended by the service request of a higher priority channel </p>

</div>
</div>
<a id="gad07d5ce52a6b68da7d26200d3f430965"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad07d5ce52a6b68da7d26200d3f430965">&#9670;&nbsp;</a></span>DMA_DCHPRI26_GRPPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI26_GRPPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI26_GRPPRI_SHIFT)) &amp; DMA_DCHPRI26_GRPPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GRPPRI - Channel n Current Group Priority </p>

</div>
</div>
<a id="ga1115038a1d5ec47b54831b006b0a04ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1115038a1d5ec47b54831b006b0a04ea">&#9670;&nbsp;</a></span>DMA_DCHPRI27_CHPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI27_CHPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI27_CHPRI_SHIFT)) &amp; DMA_DCHPRI27_CHPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHPRI - Channel n Arbitration Priority </p>

</div>
</div>
<a id="ga927cb4ddb6b194f7b403bf9e8c446506"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga927cb4ddb6b194f7b403bf9e8c446506">&#9670;&nbsp;</a></span>DMA_DCHPRI27_DPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI27_DPA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI27_DPA_SHIFT)) &amp; DMA_DCHPRI27_DPA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DPA - Disable Preempt Ability. This field resets to 0. 0b0..Channel n can suspend a lower priority channel 0b1..Channel n cannot suspend any channel, regardless of channel priority </p>

</div>
</div>
<a id="ga022634b82b5ed42c6aa6a20c89950ff3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga022634b82b5ed42c6aa6a20c89950ff3">&#9670;&nbsp;</a></span>DMA_DCHPRI27_ECP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI27_ECP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI27_ECP_SHIFT)) &amp; DMA_DCHPRI27_ECP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECP - Enable Channel Preemption. This field resets to 0. 0b0..Channel n cannot be suspended by a higher priority channel's service request 0b1..Channel n can be temporarily suspended by the service request of a higher priority channel </p>

</div>
</div>
<a id="ga9d3e7a9326806adb005d8191c7a981b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d3e7a9326806adb005d8191c7a981b2">&#9670;&nbsp;</a></span>DMA_DCHPRI27_GRPPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI27_GRPPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI27_GRPPRI_SHIFT)) &amp; DMA_DCHPRI27_GRPPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GRPPRI - Channel n Current Group Priority </p>

</div>
</div>
<a id="gac4cf412fac394749fe384806cef5a222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4cf412fac394749fe384806cef5a222">&#9670;&nbsp;</a></span>DMA_DCHPRI28_CHPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI28_CHPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI28_CHPRI_SHIFT)) &amp; DMA_DCHPRI28_CHPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHPRI - Channel n Arbitration Priority </p>

</div>
</div>
<a id="gaab97451c1dadfaf4a213ddda82852ec4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab97451c1dadfaf4a213ddda82852ec4">&#9670;&nbsp;</a></span>DMA_DCHPRI28_DPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI28_DPA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI28_DPA_SHIFT)) &amp; DMA_DCHPRI28_DPA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DPA - Disable Preempt Ability. This field resets to 0. 0b0..Channel n can suspend a lower priority channel 0b1..Channel n cannot suspend any channel, regardless of channel priority </p>

</div>
</div>
<a id="ga8aae610047bfeefc0223c4e64136823c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8aae610047bfeefc0223c4e64136823c">&#9670;&nbsp;</a></span>DMA_DCHPRI28_ECP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI28_ECP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI28_ECP_SHIFT)) &amp; DMA_DCHPRI28_ECP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECP - Enable Channel Preemption. This field resets to 0. 0b0..Channel n cannot be suspended by a higher priority channel's service request 0b1..Channel n can be temporarily suspended by the service request of a higher priority channel </p>

</div>
</div>
<a id="ga6f73c3602df018b863b07cd7cadf063b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f73c3602df018b863b07cd7cadf063b">&#9670;&nbsp;</a></span>DMA_DCHPRI28_GRPPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI28_GRPPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI28_GRPPRI_SHIFT)) &amp; DMA_DCHPRI28_GRPPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GRPPRI - Channel n Current Group Priority </p>

</div>
</div>
<a id="gafd127eb5b39af54fcefbf48e0c51450c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd127eb5b39af54fcefbf48e0c51450c">&#9670;&nbsp;</a></span>DMA_DCHPRI29_CHPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI29_CHPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI29_CHPRI_SHIFT)) &amp; DMA_DCHPRI29_CHPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHPRI - Channel n Arbitration Priority </p>

</div>
</div>
<a id="ga25870966c7868efb5c0dbf023df5c43e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25870966c7868efb5c0dbf023df5c43e">&#9670;&nbsp;</a></span>DMA_DCHPRI29_DPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI29_DPA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI29_DPA_SHIFT)) &amp; DMA_DCHPRI29_DPA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DPA - Disable Preempt Ability. This field resets to 0. 0b0..Channel n can suspend a lower priority channel 0b1..Channel n cannot suspend any channel, regardless of channel priority </p>

</div>
</div>
<a id="gaf31ecbcad11968fd3018bc26ec170709"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf31ecbcad11968fd3018bc26ec170709">&#9670;&nbsp;</a></span>DMA_DCHPRI29_ECP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI29_ECP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI29_ECP_SHIFT)) &amp; DMA_DCHPRI29_ECP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECP - Enable Channel Preemption. This field resets to 0. 0b0..Channel n cannot be suspended by a higher priority channel's service request 0b1..Channel n can be temporarily suspended by the service request of a higher priority channel </p>

</div>
</div>
<a id="gadb362eb6f62d5b623f675a7ddb21bfe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb362eb6f62d5b623f675a7ddb21bfe3">&#9670;&nbsp;</a></span>DMA_DCHPRI29_GRPPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI29_GRPPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI29_GRPPRI_SHIFT)) &amp; DMA_DCHPRI29_GRPPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GRPPRI - Channel n Current Group Priority </p>

</div>
</div>
<a id="gadbc9d1829aeacdc6f53ebc706cbff015"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbc9d1829aeacdc6f53ebc706cbff015">&#9670;&nbsp;</a></span>DMA_DCHPRI2_CHPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI2_CHPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI2_CHPRI_SHIFT)) &amp; DMA_DCHPRI2_CHPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHPRI - Channel n Arbitration Priority </p>

</div>
</div>
<a id="ga68759e0471203071fda3fbc54c8d050f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68759e0471203071fda3fbc54c8d050f">&#9670;&nbsp;</a></span>DMA_DCHPRI2_DPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI2_DPA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI2_DPA_SHIFT)) &amp; DMA_DCHPRI2_DPA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DPA - Disable Preempt Ability. This field resets to 0. 0b0..Channel n can suspend a lower priority channel 0b1..Channel n cannot suspend any channel, regardless of channel priority </p>

</div>
</div>
<a id="gaef33fef078d0f5ec8a9517628b47b23d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef33fef078d0f5ec8a9517628b47b23d">&#9670;&nbsp;</a></span>DMA_DCHPRI2_ECP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI2_ECP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI2_ECP_SHIFT)) &amp; DMA_DCHPRI2_ECP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECP - Enable Channel Preemption. This field resets to 0. 0b0..Channel n cannot be suspended by a higher priority channel's service request 0b1..Channel n can be temporarily suspended by the service request of a higher priority channel </p>

</div>
</div>
<a id="ga0ea7f9eac65b2ea49dd643773863d99b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ea7f9eac65b2ea49dd643773863d99b">&#9670;&nbsp;</a></span>DMA_DCHPRI2_GRPPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI2_GRPPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI2_GRPPRI_SHIFT)) &amp; DMA_DCHPRI2_GRPPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GRPPRI - Channel n Current Group Priority </p>

</div>
</div>
<a id="ga222c513e0a2e789710d5792b109fe896"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga222c513e0a2e789710d5792b109fe896">&#9670;&nbsp;</a></span>DMA_DCHPRI30_CHPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI30_CHPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI30_CHPRI_SHIFT)) &amp; DMA_DCHPRI30_CHPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHPRI - Channel n Arbitration Priority </p>

</div>
</div>
<a id="ga4722e15daa5d94f1f44d9707fce078a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4722e15daa5d94f1f44d9707fce078a8">&#9670;&nbsp;</a></span>DMA_DCHPRI30_DPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI30_DPA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI30_DPA_SHIFT)) &amp; DMA_DCHPRI30_DPA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DPA - Disable Preempt Ability. This field resets to 0. 0b0..Channel n can suspend a lower priority channel 0b1..Channel n cannot suspend any channel, regardless of channel priority </p>

</div>
</div>
<a id="ga9e1c4092ef387fba4a732f4f984496c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e1c4092ef387fba4a732f4f984496c0">&#9670;&nbsp;</a></span>DMA_DCHPRI30_ECP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI30_ECP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI30_ECP_SHIFT)) &amp; DMA_DCHPRI30_ECP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECP - Enable Channel Preemption. This field resets to 0. 0b0..Channel n cannot be suspended by a higher priority channel's service request 0b1..Channel n can be temporarily suspended by the service request of a higher priority channel </p>

</div>
</div>
<a id="ga058f3ff57cea3df29aad6261531b5017"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga058f3ff57cea3df29aad6261531b5017">&#9670;&nbsp;</a></span>DMA_DCHPRI30_GRPPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI30_GRPPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI30_GRPPRI_SHIFT)) &amp; DMA_DCHPRI30_GRPPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GRPPRI - Channel n Current Group Priority </p>

</div>
</div>
<a id="ga83d2eefb323b8b8c1b0f188c9d8bacab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83d2eefb323b8b8c1b0f188c9d8bacab">&#9670;&nbsp;</a></span>DMA_DCHPRI31_CHPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI31_CHPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI31_CHPRI_SHIFT)) &amp; DMA_DCHPRI31_CHPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHPRI - Channel n Arbitration Priority </p>

</div>
</div>
<a id="gafc7530d2fe41e3eb2f91eddbf4356a63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc7530d2fe41e3eb2f91eddbf4356a63">&#9670;&nbsp;</a></span>DMA_DCHPRI31_DPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI31_DPA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI31_DPA_SHIFT)) &amp; DMA_DCHPRI31_DPA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DPA - Disable Preempt Ability. This field resets to 0. 0b0..Channel n can suspend a lower priority channel 0b1..Channel n cannot suspend any channel, regardless of channel priority </p>

</div>
</div>
<a id="ga545b0564ac333bdc55a21a50e141e538"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga545b0564ac333bdc55a21a50e141e538">&#9670;&nbsp;</a></span>DMA_DCHPRI31_ECP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI31_ECP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI31_ECP_SHIFT)) &amp; DMA_DCHPRI31_ECP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECP - Enable Channel Preemption. This field resets to 0. 0b0..Channel n cannot be suspended by a higher priority channel's service request 0b1..Channel n can be temporarily suspended by the service request of a higher priority channel </p>

</div>
</div>
<a id="gadbfd11faf7efd4d189673850fee3010f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbfd11faf7efd4d189673850fee3010f">&#9670;&nbsp;</a></span>DMA_DCHPRI31_GRPPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI31_GRPPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI31_GRPPRI_SHIFT)) &amp; DMA_DCHPRI31_GRPPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GRPPRI - Channel n Current Group Priority </p>

</div>
</div>
<a id="gabac1032f1fad2a3a27d92490812c6eb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabac1032f1fad2a3a27d92490812c6eb3">&#9670;&nbsp;</a></span>DMA_DCHPRI3_CHPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI3_CHPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI3_CHPRI_SHIFT)) &amp; DMA_DCHPRI3_CHPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHPRI - Channel n Arbitration Priority </p>

</div>
</div>
<a id="gadfab91518690d10b7513d2250f10f152"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfab91518690d10b7513d2250f10f152">&#9670;&nbsp;</a></span>DMA_DCHPRI3_DPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI3_DPA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI3_DPA_SHIFT)) &amp; DMA_DCHPRI3_DPA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DPA - Disable Preempt Ability. This field resets to 0. 0b0..Channel n can suspend a lower priority channel 0b1..Channel n cannot suspend any channel, regardless of channel priority </p>

</div>
</div>
<a id="ga7eb319ebed83594926c12f8d9d5a3d80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7eb319ebed83594926c12f8d9d5a3d80">&#9670;&nbsp;</a></span>DMA_DCHPRI3_ECP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI3_ECP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI3_ECP_SHIFT)) &amp; DMA_DCHPRI3_ECP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECP - Enable Channel Preemption. This field resets to 0. 0b0..Channel n cannot be suspended by a higher priority channel's service request 0b1..Channel n can be temporarily suspended by the service request of a higher priority channel </p>

</div>
</div>
<a id="ga1e59e5bf1d4c39f2213af87135713875"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e59e5bf1d4c39f2213af87135713875">&#9670;&nbsp;</a></span>DMA_DCHPRI3_GRPPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI3_GRPPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI3_GRPPRI_SHIFT)) &amp; DMA_DCHPRI3_GRPPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GRPPRI - Channel n Current Group Priority </p>

</div>
</div>
<a id="gabd84d94a94b70b261a2a49660f0035e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd84d94a94b70b261a2a49660f0035e9">&#9670;&nbsp;</a></span>DMA_DCHPRI4_CHPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI4_CHPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI4_CHPRI_SHIFT)) &amp; DMA_DCHPRI4_CHPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHPRI - Channel n Arbitration Priority </p>

</div>
</div>
<a id="ga833ecda0d298c388f8a05bde546acba9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga833ecda0d298c388f8a05bde546acba9">&#9670;&nbsp;</a></span>DMA_DCHPRI4_DPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI4_DPA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI4_DPA_SHIFT)) &amp; DMA_DCHPRI4_DPA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DPA - Disable Preempt Ability. This field resets to 0. 0b0..Channel n can suspend a lower priority channel 0b1..Channel n cannot suspend any channel, regardless of channel priority </p>

</div>
</div>
<a id="ga07151b2dd48701e4ce261d4301215cee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07151b2dd48701e4ce261d4301215cee">&#9670;&nbsp;</a></span>DMA_DCHPRI4_ECP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI4_ECP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI4_ECP_SHIFT)) &amp; DMA_DCHPRI4_ECP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECP - Enable Channel Preemption. This field resets to 0. 0b0..Channel n cannot be suspended by a higher priority channel's service request 0b1..Channel n can be temporarily suspended by the service request of a higher priority channel </p>

</div>
</div>
<a id="ga15543ac24c612411bc71f57e034170e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15543ac24c612411bc71f57e034170e4">&#9670;&nbsp;</a></span>DMA_DCHPRI4_GRPPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI4_GRPPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI4_GRPPRI_SHIFT)) &amp; DMA_DCHPRI4_GRPPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GRPPRI - Channel n Current Group Priority </p>

</div>
</div>
<a id="ga66cfbbc9f5e4f86305937b1fffdc77df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66cfbbc9f5e4f86305937b1fffdc77df">&#9670;&nbsp;</a></span>DMA_DCHPRI5_CHPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI5_CHPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI5_CHPRI_SHIFT)) &amp; DMA_DCHPRI5_CHPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHPRI - Channel n Arbitration Priority </p>

</div>
</div>
<a id="gae4954e35c4177fa66f5f80fb7e211d22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4954e35c4177fa66f5f80fb7e211d22">&#9670;&nbsp;</a></span>DMA_DCHPRI5_DPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI5_DPA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI5_DPA_SHIFT)) &amp; DMA_DCHPRI5_DPA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DPA - Disable Preempt Ability. This field resets to 0. 0b0..Channel n can suspend a lower priority channel 0b1..Channel n cannot suspend any channel, regardless of channel priority </p>

</div>
</div>
<a id="ga5843358c508708fe912e05951322725d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5843358c508708fe912e05951322725d">&#9670;&nbsp;</a></span>DMA_DCHPRI5_ECP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI5_ECP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI5_ECP_SHIFT)) &amp; DMA_DCHPRI5_ECP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECP - Enable Channel Preemption. This field resets to 0. 0b0..Channel n cannot be suspended by a higher priority channel's service request 0b1..Channel n can be temporarily suspended by the service request of a higher priority channel </p>

</div>
</div>
<a id="ga33a8d9a07e6de726211222be28b8e12a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33a8d9a07e6de726211222be28b8e12a">&#9670;&nbsp;</a></span>DMA_DCHPRI5_GRPPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI5_GRPPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI5_GRPPRI_SHIFT)) &amp; DMA_DCHPRI5_GRPPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GRPPRI - Channel n Current Group Priority </p>

</div>
</div>
<a id="gabc1596123bcd7d1c8072729515b44d0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc1596123bcd7d1c8072729515b44d0f">&#9670;&nbsp;</a></span>DMA_DCHPRI6_CHPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI6_CHPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI6_CHPRI_SHIFT)) &amp; DMA_DCHPRI6_CHPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHPRI - Channel n Arbitration Priority </p>

</div>
</div>
<a id="ga092dd6da993a741820d44bc18aca9f91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga092dd6da993a741820d44bc18aca9f91">&#9670;&nbsp;</a></span>DMA_DCHPRI6_DPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI6_DPA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI6_DPA_SHIFT)) &amp; DMA_DCHPRI6_DPA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DPA - Disable Preempt Ability. This field resets to 0. 0b0..Channel n can suspend a lower priority channel 0b1..Channel n cannot suspend any channel, regardless of channel priority </p>

</div>
</div>
<a id="gaada37f0083cde5840d1849bf771eb9a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaada37f0083cde5840d1849bf771eb9a7">&#9670;&nbsp;</a></span>DMA_DCHPRI6_ECP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI6_ECP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI6_ECP_SHIFT)) &amp; DMA_DCHPRI6_ECP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECP - Enable Channel Preemption. This field resets to 0. 0b0..Channel n cannot be suspended by a higher priority channel's service request 0b1..Channel n can be temporarily suspended by the service request of a higher priority channel </p>

</div>
</div>
<a id="ga305d8411321c7a0fe65fd3a72c23e2b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga305d8411321c7a0fe65fd3a72c23e2b1">&#9670;&nbsp;</a></span>DMA_DCHPRI6_GRPPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI6_GRPPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI6_GRPPRI_SHIFT)) &amp; DMA_DCHPRI6_GRPPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GRPPRI - Channel n Current Group Priority </p>

</div>
</div>
<a id="gae06b4c8f0c37e7dc457e9a43673cbe4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae06b4c8f0c37e7dc457e9a43673cbe4e">&#9670;&nbsp;</a></span>DMA_DCHPRI7_CHPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI7_CHPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI7_CHPRI_SHIFT)) &amp; DMA_DCHPRI7_CHPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHPRI - Channel n Arbitration Priority </p>

</div>
</div>
<a id="ga4fcecaadbddf8da68c130b483adf4243"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fcecaadbddf8da68c130b483adf4243">&#9670;&nbsp;</a></span>DMA_DCHPRI7_DPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI7_DPA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI7_DPA_SHIFT)) &amp; DMA_DCHPRI7_DPA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DPA - Disable Preempt Ability. This field resets to 0. 0b0..Channel n can suspend a lower priority channel 0b1..Channel n cannot suspend any channel, regardless of channel priority </p>

</div>
</div>
<a id="gae12d948360b30e44009387391625fe88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae12d948360b30e44009387391625fe88">&#9670;&nbsp;</a></span>DMA_DCHPRI7_ECP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI7_ECP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI7_ECP_SHIFT)) &amp; DMA_DCHPRI7_ECP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECP - Enable Channel Preemption. This field resets to 0. 0b0..Channel n cannot be suspended by a higher priority channel's service request 0b1..Channel n can be temporarily suspended by the service request of a higher priority channel </p>

</div>
</div>
<a id="ga0b01568a058a265146777e15c33b4f5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b01568a058a265146777e15c33b4f5c">&#9670;&nbsp;</a></span>DMA_DCHPRI7_GRPPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI7_GRPPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI7_GRPPRI_SHIFT)) &amp; DMA_DCHPRI7_GRPPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GRPPRI - Channel n Current Group Priority </p>

</div>
</div>
<a id="gaa2368732a13adfa212beaf45f72e6ee0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2368732a13adfa212beaf45f72e6ee0">&#9670;&nbsp;</a></span>DMA_DCHPRI8_CHPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI8_CHPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI8_CHPRI_SHIFT)) &amp; DMA_DCHPRI8_CHPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHPRI - Channel n Arbitration Priority </p>

</div>
</div>
<a id="ga4ad52e6ce3ddec63e99fe776fb01a263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ad52e6ce3ddec63e99fe776fb01a263">&#9670;&nbsp;</a></span>DMA_DCHPRI8_DPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI8_DPA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI8_DPA_SHIFT)) &amp; DMA_DCHPRI8_DPA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DPA - Disable Preempt Ability. This field resets to 0. 0b0..Channel n can suspend a lower priority channel 0b1..Channel n cannot suspend any channel, regardless of channel priority </p>

</div>
</div>
<a id="gac8f9916ed4ff72b4fe71646866f78946"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8f9916ed4ff72b4fe71646866f78946">&#9670;&nbsp;</a></span>DMA_DCHPRI8_ECP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI8_ECP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI8_ECP_SHIFT)) &amp; DMA_DCHPRI8_ECP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECP - Enable Channel Preemption. This field resets to 0. 0b0..Channel n cannot be suspended by a higher priority channel's service request 0b1..Channel n can be temporarily suspended by the service request of a higher priority channel </p>

</div>
</div>
<a id="ga289a3fdcde4de592ae2db2435c01862b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga289a3fdcde4de592ae2db2435c01862b">&#9670;&nbsp;</a></span>DMA_DCHPRI8_GRPPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI8_GRPPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI8_GRPPRI_SHIFT)) &amp; DMA_DCHPRI8_GRPPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GRPPRI - Channel n Current Group Priority </p>

</div>
</div>
<a id="ga891fccde7e5bc5c0708b5f06996a7814"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga891fccde7e5bc5c0708b5f06996a7814">&#9670;&nbsp;</a></span>DMA_DCHPRI9_CHPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI9_CHPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI9_CHPRI_SHIFT)) &amp; DMA_DCHPRI9_CHPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHPRI - Channel n Arbitration Priority </p>

</div>
</div>
<a id="ga431782356226307744ad4e6dc6a1ff6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga431782356226307744ad4e6dc6a1ff6d">&#9670;&nbsp;</a></span>DMA_DCHPRI9_DPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI9_DPA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI9_DPA_SHIFT)) &amp; DMA_DCHPRI9_DPA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DPA - Disable Preempt Ability. This field resets to 0. 0b0..Channel n can suspend a lower priority channel 0b1..Channel n cannot suspend any channel, regardless of channel priority </p>

</div>
</div>
<a id="ga76452f532b845f2e58c7403813b6b13c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76452f532b845f2e58c7403813b6b13c">&#9670;&nbsp;</a></span>DMA_DCHPRI9_ECP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI9_ECP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI9_ECP_SHIFT)) &amp; DMA_DCHPRI9_ECP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECP - Enable Channel Preemption. This field resets to 0. 0b0..Channel n cannot be suspended by a higher priority channel's service request 0b1..Channel n can be temporarily suspended by the service request of a higher priority channel </p>

</div>
</div>
<a id="ga2087599d70183b53d5b885fd296d873a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2087599d70183b53d5b885fd296d873a">&#9670;&nbsp;</a></span>DMA_DCHPRI9_GRPPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI9_GRPPRI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI9_GRPPRI_SHIFT)) &amp; DMA_DCHPRI9_GRPPRI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GRPPRI - Channel n Current Group Priority </p>

</div>
</div>
<a id="ga358ed52ff86816c240491d35576a8183"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga358ed52ff86816c240491d35576a8183">&#9670;&nbsp;</a></span>DMA_DLAST_SGA_DLASTSGA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DLAST_SGA_DLASTSGA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DLAST_SGA_DLASTSGA_SHIFT)) &amp; DMA_DLAST_SGA_DLASTSGA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DLASTSGA - Destination last address adjustment, or next memory address TCD for channel (scatter/gather) </p>

</div>
</div>
<a id="ga7265c52e974590b80f54802562c12b40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7265c52e974590b80f54802562c12b40">&#9670;&nbsp;</a></span>DMA_DOFF_DOFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DOFF_DOFF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_DOFF_DOFF_SHIFT)) &amp; DMA_DOFF_DOFF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DOFF - Destination Address Signed Offset </p>

</div>
</div>
<a id="ga72f3e5f95d4d0d3291a63b5a7024a2d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72f3e5f95d4d0d3291a63b5a7024a2d1">&#9670;&nbsp;</a></span>DMA_EARS_EDREQ_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EARS_EDREQ_0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_0_SHIFT)) &amp; DMA_EARS_EDREQ_0_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EDREQ_0 - Enable asynchronous DMA request in stop mode for channel 0. 0b0..Disable asynchronous DMA request for channel 0 0b1..Enable asynchronous DMA request for channel 0 </p>

</div>
</div>
<a id="ga8cd72931fb9fe07b3096599fe973bc91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cd72931fb9fe07b3096599fe973bc91">&#9670;&nbsp;</a></span>DMA_EARS_EDREQ_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EARS_EDREQ_1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_1_SHIFT)) &amp; DMA_EARS_EDREQ_1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EDREQ_1 - Enable asynchronous DMA request in stop mode for channel 1. 0b0..Disable asynchronous DMA request for channel 1 0b1..Enable asynchronous DMA request for channel 1 </p>

</div>
</div>
<a id="ga8060d65394d5daf5eaedf6c405ccb9e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8060d65394d5daf5eaedf6c405ccb9e7">&#9670;&nbsp;</a></span>DMA_EARS_EDREQ_10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EARS_EDREQ_10</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_10_SHIFT)) &amp; DMA_EARS_EDREQ_10_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EDREQ_10 - Enable asynchronous DMA request in stop mode for channel 10. 0b0..Disable asynchronous DMA request for channel 10 0b1..Enable asynchronous DMA request for channel 10 </p>

</div>
</div>
<a id="gac38f94cf8f41be1a3fa630eb27d95a54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac38f94cf8f41be1a3fa630eb27d95a54">&#9670;&nbsp;</a></span>DMA_EARS_EDREQ_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EARS_EDREQ_11</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_11_SHIFT)) &amp; DMA_EARS_EDREQ_11_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EDREQ_11 - Enable asynchronous DMA request in stop mode for channel 11. 0b0..Disable asynchronous DMA request for channel 11 0b1..Enable asynchronous DMA request for channel 11 </p>

</div>
</div>
<a id="ga61a73ab5ae436b7b7cc1d80eded41b09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61a73ab5ae436b7b7cc1d80eded41b09">&#9670;&nbsp;</a></span>DMA_EARS_EDREQ_12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EARS_EDREQ_12</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_12_SHIFT)) &amp; DMA_EARS_EDREQ_12_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EDREQ_12 - Enable asynchronous DMA request in stop mode for channel 12. 0b0..Disable asynchronous DMA request for channel 12 0b1..Enable asynchronous DMA request for channel 12 </p>

</div>
</div>
<a id="ga1543592902f12373ff48279c28fdf449"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1543592902f12373ff48279c28fdf449">&#9670;&nbsp;</a></span>DMA_EARS_EDREQ_13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EARS_EDREQ_13</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_13_SHIFT)) &amp; DMA_EARS_EDREQ_13_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EDREQ_13 - Enable asynchronous DMA request in stop mode for channel 13. 0b0..Disable asynchronous DMA request for channel 13 0b1..Enable asynchronous DMA request for channel 13 </p>

</div>
</div>
<a id="ga8a7301247f0aabbdc6a442ea86c07db6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a7301247f0aabbdc6a442ea86c07db6">&#9670;&nbsp;</a></span>DMA_EARS_EDREQ_14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EARS_EDREQ_14</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_14_SHIFT)) &amp; DMA_EARS_EDREQ_14_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EDREQ_14 - Enable asynchronous DMA request in stop mode for channel 14. 0b0..Disable asynchronous DMA request for channel 14 0b1..Enable asynchronous DMA request for channel 14 </p>

</div>
</div>
<a id="gaad62907ba38eb8c258d4cd7cf7c573d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad62907ba38eb8c258d4cd7cf7c573d1">&#9670;&nbsp;</a></span>DMA_EARS_EDREQ_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EARS_EDREQ_15</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_15_SHIFT)) &amp; DMA_EARS_EDREQ_15_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EDREQ_15 - Enable asynchronous DMA request in stop mode for channel 15. 0b0..Disable asynchronous DMA request for channel 15 0b1..Enable asynchronous DMA request for channel 15 </p>

</div>
</div>
<a id="ga671b7911584a33420c3495c6f447b9f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga671b7911584a33420c3495c6f447b9f3">&#9670;&nbsp;</a></span>DMA_EARS_EDREQ_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EARS_EDREQ_16</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_16_SHIFT)) &amp; DMA_EARS_EDREQ_16_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EDREQ_16 - Enable asynchronous DMA request in stop mode for channel 16. 0b0..Disable asynchronous DMA request for channel 16 0b1..Enable asynchronous DMA request for channel 16 </p>

</div>
</div>
<a id="ga76a9072fac59a7375c9abee5b125255e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76a9072fac59a7375c9abee5b125255e">&#9670;&nbsp;</a></span>DMA_EARS_EDREQ_17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EARS_EDREQ_17</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_17_SHIFT)) &amp; DMA_EARS_EDREQ_17_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EDREQ_17 - Enable asynchronous DMA request in stop mode for channel 17. 0b0..Disable asynchronous DMA request for channel 17 0b1..Enable asynchronous DMA request for channel 17 </p>

</div>
</div>
<a id="ga4b1b04f974cb38a3f5b8a49ef8ee7be1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b1b04f974cb38a3f5b8a49ef8ee7be1">&#9670;&nbsp;</a></span>DMA_EARS_EDREQ_18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EARS_EDREQ_18</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_18_SHIFT)) &amp; DMA_EARS_EDREQ_18_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EDREQ_18 - Enable asynchronous DMA request in stop mode for channel 18. 0b0..Disable asynchronous DMA request for channel 18 0b1..Enable asynchronous DMA request for channel 18 </p>

</div>
</div>
<a id="ga47cb58d6b60ec2d066fef941af644d20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47cb58d6b60ec2d066fef941af644d20">&#9670;&nbsp;</a></span>DMA_EARS_EDREQ_19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EARS_EDREQ_19</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_19_SHIFT)) &amp; DMA_EARS_EDREQ_19_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EDREQ_19 - Enable asynchronous DMA request in stop mode for channel 19. 0b0..Disable asynchronous DMA request for channel 19 0b1..Enable asynchronous DMA request for channel 19 </p>

</div>
</div>
<a id="gaa3901709282f4409de1f9664178a3d2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3901709282f4409de1f9664178a3d2c">&#9670;&nbsp;</a></span>DMA_EARS_EDREQ_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EARS_EDREQ_2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_2_SHIFT)) &amp; DMA_EARS_EDREQ_2_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EDREQ_2 - Enable asynchronous DMA request in stop mode for channel 2. 0b0..Disable asynchronous DMA request for channel 2 0b1..Enable asynchronous DMA request for channel 2 </p>

</div>
</div>
<a id="gad594471086867f33f471bf3e8418fd62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad594471086867f33f471bf3e8418fd62">&#9670;&nbsp;</a></span>DMA_EARS_EDREQ_20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EARS_EDREQ_20</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_20_SHIFT)) &amp; DMA_EARS_EDREQ_20_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EDREQ_20 - Enable asynchronous DMA request in stop mode for channel 20. 0b0..Disable asynchronous DMA request for channel 20 0b1..Enable asynchronous DMA request for channel 20 </p>

</div>
</div>
<a id="ga2c0ce1676a52507b3509e25c23fe7c4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c0ce1676a52507b3509e25c23fe7c4d">&#9670;&nbsp;</a></span>DMA_EARS_EDREQ_21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EARS_EDREQ_21</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_21_SHIFT)) &amp; DMA_EARS_EDREQ_21_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EDREQ_21 - Enable asynchronous DMA request in stop mode for channel 21. 0b0..Disable asynchronous DMA request for channel 21 0b1..Enable asynchronous DMA request for channel 21 </p>

</div>
</div>
<a id="gac13bb6b0e959007f82fc24922c97b53d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac13bb6b0e959007f82fc24922c97b53d">&#9670;&nbsp;</a></span>DMA_EARS_EDREQ_22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EARS_EDREQ_22</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_22_SHIFT)) &amp; DMA_EARS_EDREQ_22_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EDREQ_22 - Enable asynchronous DMA request in stop mode for channel 22. 0b0..Disable asynchronous DMA request for channel 22 0b1..Enable asynchronous DMA request for channel 22 </p>

</div>
</div>
<a id="ga18cf77308b9c4128f1a7aae48835e513"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18cf77308b9c4128f1a7aae48835e513">&#9670;&nbsp;</a></span>DMA_EARS_EDREQ_23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EARS_EDREQ_23</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_23_SHIFT)) &amp; DMA_EARS_EDREQ_23_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EDREQ_23 - Enable asynchronous DMA request in stop mode for channel 23. 0b0..Disable asynchronous DMA request for channel 23 0b1..Enable asynchronous DMA request for channel 23 </p>

</div>
</div>
<a id="ga9e1796b30f433fbc283df1af4f887947"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e1796b30f433fbc283df1af4f887947">&#9670;&nbsp;</a></span>DMA_EARS_EDREQ_24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EARS_EDREQ_24</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_24_SHIFT)) &amp; DMA_EARS_EDREQ_24_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EDREQ_24 - Enable asynchronous DMA request in stop mode for channel 24. 0b0..Disable asynchronous DMA request for channel 24 0b1..Enable asynchronous DMA request for channel 24 </p>

</div>
</div>
<a id="ga9e2393eca0f62150727c81da7bccac19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e2393eca0f62150727c81da7bccac19">&#9670;&nbsp;</a></span>DMA_EARS_EDREQ_25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EARS_EDREQ_25</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_25_SHIFT)) &amp; DMA_EARS_EDREQ_25_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EDREQ_25 - Enable asynchronous DMA request in stop mode for channel 25. 0b0..Disable asynchronous DMA request for channel 25 0b1..Enable asynchronous DMA request for channel 25 </p>

</div>
</div>
<a id="gae45919e7347230ba177b1646e17b5d57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae45919e7347230ba177b1646e17b5d57">&#9670;&nbsp;</a></span>DMA_EARS_EDREQ_26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EARS_EDREQ_26</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_26_SHIFT)) &amp; DMA_EARS_EDREQ_26_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EDREQ_26 - Enable asynchronous DMA request in stop mode for channel 26. 0b0..Disable asynchronous DMA request for channel 26 0b1..Enable asynchronous DMA request for channel 26 </p>

</div>
</div>
<a id="ga711532e4de7b27f9bfa4015960b2583e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga711532e4de7b27f9bfa4015960b2583e">&#9670;&nbsp;</a></span>DMA_EARS_EDREQ_27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EARS_EDREQ_27</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_27_SHIFT)) &amp; DMA_EARS_EDREQ_27_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EDREQ_27 - Enable asynchronous DMA request in stop mode for channel 27. 0b0..Disable asynchronous DMA request for channel 27 0b1..Enable asynchronous DMA request for channel 27 </p>

</div>
</div>
<a id="gae5aef2f1e0273e7bde43594e074596df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5aef2f1e0273e7bde43594e074596df">&#9670;&nbsp;</a></span>DMA_EARS_EDREQ_28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EARS_EDREQ_28</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_28_SHIFT)) &amp; DMA_EARS_EDREQ_28_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EDREQ_28 - Enable asynchronous DMA request in stop mode for channel 28. 0b0..Disable asynchronous DMA request for channel 28 0b1..Enable asynchronous DMA request for channel 28 </p>

</div>
</div>
<a id="ga1c1b4b1b0019f62cc6e4204c665c4d29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c1b4b1b0019f62cc6e4204c665c4d29">&#9670;&nbsp;</a></span>DMA_EARS_EDREQ_29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EARS_EDREQ_29</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_29_SHIFT)) &amp; DMA_EARS_EDREQ_29_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EDREQ_29 - Enable asynchronous DMA request in stop mode for channel 29. 0b0..Disable asynchronous DMA request for channel 29 0b1..Enable asynchronous DMA request for channel 29 </p>

</div>
</div>
<a id="ga6838cbc18a2f6de5cdfe07c0458f21af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6838cbc18a2f6de5cdfe07c0458f21af">&#9670;&nbsp;</a></span>DMA_EARS_EDREQ_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EARS_EDREQ_3</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_3_SHIFT)) &amp; DMA_EARS_EDREQ_3_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EDREQ_3 - Enable asynchronous DMA request in stop mode for channel 3. 0b0..Disable asynchronous DMA request for channel 3 0b1..Enable asynchronous DMA request for channel 3 </p>

</div>
</div>
<a id="ga6a021396ae7816485525028b1ec21641"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a021396ae7816485525028b1ec21641">&#9670;&nbsp;</a></span>DMA_EARS_EDREQ_30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EARS_EDREQ_30</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_30_SHIFT)) &amp; DMA_EARS_EDREQ_30_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EDREQ_30 - Enable asynchronous DMA request in stop mode for channel 30. 0b0..Disable asynchronous DMA request for channel 30 0b1..Enable asynchronous DMA request for channel 30 </p>

</div>
</div>
<a id="ga9453d391255afe0f8a491f37e46abc8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9453d391255afe0f8a491f37e46abc8d">&#9670;&nbsp;</a></span>DMA_EARS_EDREQ_31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EARS_EDREQ_31</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_31_SHIFT)) &amp; DMA_EARS_EDREQ_31_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EDREQ_31 - Enable asynchronous DMA request in stop mode for channel 31. 0b0..Disable asynchronous DMA request for channel 31 0b1..Enable asynchronous DMA request for channel 31 </p>

</div>
</div>
<a id="ga9b74490487ea3886444540bec9abd72c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b74490487ea3886444540bec9abd72c">&#9670;&nbsp;</a></span>DMA_EARS_EDREQ_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EARS_EDREQ_4</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_4_SHIFT)) &amp; DMA_EARS_EDREQ_4_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EDREQ_4 - Enable asynchronous DMA request in stop mode for channel 4. 0b0..Disable asynchronous DMA request for channel 4 0b1..Enable asynchronous DMA request for channel 4 </p>

</div>
</div>
<a id="gaf9c9c9eefea5b5215f19d56c696b2d78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9c9c9eefea5b5215f19d56c696b2d78">&#9670;&nbsp;</a></span>DMA_EARS_EDREQ_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EARS_EDREQ_5</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_5_SHIFT)) &amp; DMA_EARS_EDREQ_5_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EDREQ_5 - Enable asynchronous DMA request in stop mode for channel 5. 0b0..Disable asynchronous DMA request for channel 5 0b1..Enable asynchronous DMA request for channel 5 </p>

</div>
</div>
<a id="gadc5f9047cae374e7819b3aac5d18b34f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc5f9047cae374e7819b3aac5d18b34f">&#9670;&nbsp;</a></span>DMA_EARS_EDREQ_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EARS_EDREQ_6</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_6_SHIFT)) &amp; DMA_EARS_EDREQ_6_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EDREQ_6 - Enable asynchronous DMA request in stop mode for channel 6. 0b0..Disable asynchronous DMA request for channel 6 0b1..Enable asynchronous DMA request for channel 6 </p>

</div>
</div>
<a id="ga95d0b529335a2139185de2d5cd3d515e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95d0b529335a2139185de2d5cd3d515e">&#9670;&nbsp;</a></span>DMA_EARS_EDREQ_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EARS_EDREQ_7</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_7_SHIFT)) &amp; DMA_EARS_EDREQ_7_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EDREQ_7 - Enable asynchronous DMA request in stop mode for channel 7. 0b0..Disable asynchronous DMA request for channel 7 0b1..Enable asynchronous DMA request for channel 7 </p>

</div>
</div>
<a id="gac57bb0f1fa14cb57f0ac78c0a0c2c1cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac57bb0f1fa14cb57f0ac78c0a0c2c1cf">&#9670;&nbsp;</a></span>DMA_EARS_EDREQ_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EARS_EDREQ_8</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_8_SHIFT)) &amp; DMA_EARS_EDREQ_8_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EDREQ_8 - Enable asynchronous DMA request in stop mode for channel 8. 0b0..Disable asynchronous DMA request for channel 8 0b1..Enable asynchronous DMA request for channel 8 </p>

</div>
</div>
<a id="ga36212bbfea5fa4a3c1c5ea5628895a14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36212bbfea5fa4a3c1c5ea5628895a14">&#9670;&nbsp;</a></span>DMA_EARS_EDREQ_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EARS_EDREQ_9</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_9_SHIFT)) &amp; DMA_EARS_EDREQ_9_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EDREQ_9 - Enable asynchronous DMA request in stop mode for channel 9. 0b0..Disable asynchronous DMA request for channel 9 0b1..Enable asynchronous DMA request for channel 9 </p>

</div>
</div>
<a id="ga225960b9b72978580c4514cb9a49b99e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga225960b9b72978580c4514cb9a49b99e">&#9670;&nbsp;</a></span>DMA_EEI_EEI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EEI_EEI0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI0_SHIFT)) &amp; DMA_EEI_EEI0_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EEI0 - Enable Error Interrupt 0 0b0..An error on channel 0 does not generate an error interrupt 0b1..An error on channel 0 generates an error interrupt request </p>

</div>
</div>
<a id="ga15f77103df38751a98da522a466096ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15f77103df38751a98da522a466096ff">&#9670;&nbsp;</a></span>DMA_EEI_EEI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EEI_EEI1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI1_SHIFT)) &amp; DMA_EEI_EEI1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EEI1 - Enable Error Interrupt 1 0b0..An error on channel 1 does not generate an error interrupt 0b1..An error on channel 1 generates an error interrupt request </p>

</div>
</div>
<a id="ga04c2d5c30c5c422df57b951afddfd5ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04c2d5c30c5c422df57b951afddfd5ea">&#9670;&nbsp;</a></span>DMA_EEI_EEI10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EEI_EEI10</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI10_SHIFT)) &amp; DMA_EEI_EEI10_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EEI10 - Enable Error Interrupt 10 0b0..An error on channel 10 does not generate an error interrupt 0b1..An error on channel 10 generates an error interrupt request </p>

</div>
</div>
<a id="ga9fb05e44887f6fc70e2f4b991d097809"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fb05e44887f6fc70e2f4b991d097809">&#9670;&nbsp;</a></span>DMA_EEI_EEI11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EEI_EEI11</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI11_SHIFT)) &amp; DMA_EEI_EEI11_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EEI11 - Enable Error Interrupt 11 0b0..An error on channel 11 does not generate an error interrupt 0b1..An error on channel 11 generates an error interrupt request </p>

</div>
</div>
<a id="gaed405bcdf008312a9c2bc6ac25c02fd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed405bcdf008312a9c2bc6ac25c02fd2">&#9670;&nbsp;</a></span>DMA_EEI_EEI12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EEI_EEI12</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI12_SHIFT)) &amp; DMA_EEI_EEI12_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EEI12 - Enable Error Interrupt 12 0b0..An error on channel 12 does not generate an error interrupt 0b1..An error on channel 12 generates an error interrupt request </p>

</div>
</div>
<a id="gab41787abef7695d57992670039b599b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab41787abef7695d57992670039b599b4">&#9670;&nbsp;</a></span>DMA_EEI_EEI13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EEI_EEI13</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI13_SHIFT)) &amp; DMA_EEI_EEI13_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EEI13 - Enable Error Interrupt 13 0b0..An error on channel 13 does not generate an error interrupt 0b1..An error on channel 13 generates an error interrupt request </p>

</div>
</div>
<a id="gae30106020ea06d07695c58e947fd1a8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae30106020ea06d07695c58e947fd1a8f">&#9670;&nbsp;</a></span>DMA_EEI_EEI14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EEI_EEI14</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI14_SHIFT)) &amp; DMA_EEI_EEI14_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EEI14 - Enable Error Interrupt 14 0b0..An error on channel 14 does not generate an error interrupt 0b1..An error on channel 14 generates an error interrupt request </p>

</div>
</div>
<a id="gadc79380b1d77f658583b7224f5c95851"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc79380b1d77f658583b7224f5c95851">&#9670;&nbsp;</a></span>DMA_EEI_EEI15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EEI_EEI15</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI15_SHIFT)) &amp; DMA_EEI_EEI15_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EEI15 - Enable Error Interrupt 15 0b0..An error on channel 15 does not generate an error interrupt 0b1..An error on channel 15 generates an error interrupt request </p>

</div>
</div>
<a id="ga986dbc8bacb0d22d6b63eb618bd8a2a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga986dbc8bacb0d22d6b63eb618bd8a2a8">&#9670;&nbsp;</a></span>DMA_EEI_EEI16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EEI_EEI16</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI16_SHIFT)) &amp; DMA_EEI_EEI16_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EEI16 - Enable Error Interrupt 16 0b0..An error on channel 16 does not generate an error interrupt 0b1..An error on channel 16 generates an error interrupt request </p>

</div>
</div>
<a id="ga519274b82fd3b854a50a8fdff237db2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga519274b82fd3b854a50a8fdff237db2d">&#9670;&nbsp;</a></span>DMA_EEI_EEI17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EEI_EEI17</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI17_SHIFT)) &amp; DMA_EEI_EEI17_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EEI17 - Enable Error Interrupt 17 0b0..An error on channel 17 does not generate an error interrupt 0b1..An error on channel 17 generates an error interrupt request </p>

</div>
</div>
<a id="ga53e871c777f410469988073643840366"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53e871c777f410469988073643840366">&#9670;&nbsp;</a></span>DMA_EEI_EEI18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EEI_EEI18</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI18_SHIFT)) &amp; DMA_EEI_EEI18_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EEI18 - Enable Error Interrupt 18 0b0..An error on channel 18 does not generate an error interrupt 0b1..An error on channel 18 generates an error interrupt request </p>

</div>
</div>
<a id="ga4c934f538c6ad948527649c52a765224"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c934f538c6ad948527649c52a765224">&#9670;&nbsp;</a></span>DMA_EEI_EEI19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EEI_EEI19</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI19_SHIFT)) &amp; DMA_EEI_EEI19_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EEI19 - Enable Error Interrupt 19 0b0..An error on channel 19 does not generate an error interrupt 0b1..An error on channel 19 generates an error interrupt request </p>

</div>
</div>
<a id="gac81f32d98412b6586c24853736f29113"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac81f32d98412b6586c24853736f29113">&#9670;&nbsp;</a></span>DMA_EEI_EEI2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EEI_EEI2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI2_SHIFT)) &amp; DMA_EEI_EEI2_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EEI2 - Enable Error Interrupt 2 0b0..An error on channel 2 does not generate an error interrupt 0b1..An error on channel 2 generates an error interrupt request </p>

</div>
</div>
<a id="ga46fe2569a343558efb93cd18f05b4418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46fe2569a343558efb93cd18f05b4418">&#9670;&nbsp;</a></span>DMA_EEI_EEI20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EEI_EEI20</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI20_SHIFT)) &amp; DMA_EEI_EEI20_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EEI20 - Enable Error Interrupt 20 0b0..An error on channel 20 does not generate an error interrupt 0b1..An error on channel 20 generates an error interrupt request </p>

</div>
</div>
<a id="ga6130df92fe247eabc408e493d7161d53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6130df92fe247eabc408e493d7161d53">&#9670;&nbsp;</a></span>DMA_EEI_EEI21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EEI_EEI21</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI21_SHIFT)) &amp; DMA_EEI_EEI21_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EEI21 - Enable Error Interrupt 21 0b0..An error on channel 21 does not generate an error interrupt 0b1..An error on channel 21 generates an error interrupt request </p>

</div>
</div>
<a id="ga66356de79601576108f989346dae8015"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66356de79601576108f989346dae8015">&#9670;&nbsp;</a></span>DMA_EEI_EEI22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EEI_EEI22</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI22_SHIFT)) &amp; DMA_EEI_EEI22_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EEI22 - Enable Error Interrupt 22 0b0..An error on channel 22 does not generate an error interrupt 0b1..An error on channel 22 generates an error interrupt request </p>

</div>
</div>
<a id="ga2e094a1de787ee973bfdd026ef3b6f1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e094a1de787ee973bfdd026ef3b6f1b">&#9670;&nbsp;</a></span>DMA_EEI_EEI23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EEI_EEI23</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI23_SHIFT)) &amp; DMA_EEI_EEI23_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EEI23 - Enable Error Interrupt 23 0b0..An error on channel 23 does not generate an error interrupt 0b1..An error on channel 23 generates an error interrupt request </p>

</div>
</div>
<a id="gaa85a77776cb81a2ac2becfbd1898caa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa85a77776cb81a2ac2becfbd1898caa0">&#9670;&nbsp;</a></span>DMA_EEI_EEI24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EEI_EEI24</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI24_SHIFT)) &amp; DMA_EEI_EEI24_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EEI24 - Enable Error Interrupt 24 0b0..An error on channel 24 does not generate an error interrupt 0b1..An error on channel 24 generates an error interrupt request </p>

</div>
</div>
<a id="gafebbd9b450e2eaab740b733e22c15eb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafebbd9b450e2eaab740b733e22c15eb3">&#9670;&nbsp;</a></span>DMA_EEI_EEI25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EEI_EEI25</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI25_SHIFT)) &amp; DMA_EEI_EEI25_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EEI25 - Enable Error Interrupt 25 0b0..An error on channel 25 does not generate an error interrupt 0b1..An error on channel 25 generates an error interrupt request </p>

</div>
</div>
<a id="ga56c5ba131a539e7fdf8c555aacfbce1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56c5ba131a539e7fdf8c555aacfbce1d">&#9670;&nbsp;</a></span>DMA_EEI_EEI26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EEI_EEI26</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI26_SHIFT)) &amp; DMA_EEI_EEI26_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EEI26 - Enable Error Interrupt 26 0b0..An error on channel 26 does not generate an error interrupt 0b1..An error on channel 26 generates an error interrupt request </p>

</div>
</div>
<a id="gaa00c940dda7d9c8e6eeb56f7311db16e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa00c940dda7d9c8e6eeb56f7311db16e">&#9670;&nbsp;</a></span>DMA_EEI_EEI27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EEI_EEI27</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI27_SHIFT)) &amp; DMA_EEI_EEI27_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EEI27 - Enable Error Interrupt 27 0b0..An error on channel 27 does not generate an error interrupt 0b1..An error on channel 27 generates an error interrupt request </p>

</div>
</div>
<a id="gaef707a065ec2ebf890dee0ca538051af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef707a065ec2ebf890dee0ca538051af">&#9670;&nbsp;</a></span>DMA_EEI_EEI28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EEI_EEI28</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI28_SHIFT)) &amp; DMA_EEI_EEI28_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EEI28 - Enable Error Interrupt 28 0b0..An error on channel 28 does not generate an error interrupt 0b1..An error on channel 28 generates an error interrupt request </p>

</div>
</div>
<a id="gaa3464d87d3c028455f753548060c5a80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3464d87d3c028455f753548060c5a80">&#9670;&nbsp;</a></span>DMA_EEI_EEI29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EEI_EEI29</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI29_SHIFT)) &amp; DMA_EEI_EEI29_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EEI29 - Enable Error Interrupt 29 0b0..An error on channel 29 does not generate an error interrupt 0b1..An error on channel 29 generates an error interrupt request </p>

</div>
</div>
<a id="ga5ecf52c202df2dc5819ee1ddaa19c5b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ecf52c202df2dc5819ee1ddaa19c5b2">&#9670;&nbsp;</a></span>DMA_EEI_EEI3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EEI_EEI3</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI3_SHIFT)) &amp; DMA_EEI_EEI3_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EEI3 - Enable Error Interrupt 3 0b0..An error on channel 3 does not generate an error interrupt 0b1..An error on channel 3 generates an error interrupt request </p>

</div>
</div>
<a id="gad479a0b92ca5220d71c8f359f4ce6598"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad479a0b92ca5220d71c8f359f4ce6598">&#9670;&nbsp;</a></span>DMA_EEI_EEI30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EEI_EEI30</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI30_SHIFT)) &amp; DMA_EEI_EEI30_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EEI30 - Enable Error Interrupt 30 0b0..An error on channel 30 does not generate an error interrupt 0b1..An error on channel 30 generates an error interrupt request </p>

</div>
</div>
<a id="ga2484719926f4584e7de4181526beb016"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2484719926f4584e7de4181526beb016">&#9670;&nbsp;</a></span>DMA_EEI_EEI31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EEI_EEI31</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI31_SHIFT)) &amp; DMA_EEI_EEI31_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EEI31 - Enable Error Interrupt 31 0b0..An error on channel 31 does not generate an error interrupt 0b1..An error on channel 31 generates an error interrupt request </p>

</div>
</div>
<a id="ga06773cb95c708e69120a1f3e3f7d2d52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06773cb95c708e69120a1f3e3f7d2d52">&#9670;&nbsp;</a></span>DMA_EEI_EEI4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EEI_EEI4</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI4_SHIFT)) &amp; DMA_EEI_EEI4_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EEI4 - Enable Error Interrupt 4 0b0..An error on channel 4 does not generate an error interrupt 0b1..An error on channel 4 generates an error interrupt request </p>

</div>
</div>
<a id="gafe71f3fa703be497c4e42f3fec98a824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe71f3fa703be497c4e42f3fec98a824">&#9670;&nbsp;</a></span>DMA_EEI_EEI5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EEI_EEI5</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI5_SHIFT)) &amp; DMA_EEI_EEI5_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EEI5 - Enable Error Interrupt 5 0b0..An error on channel 5 does not generate an error interrupt 0b1..An error on channel 5 generates an error interrupt request </p>

</div>
</div>
<a id="ga146e9d20ed12ffc23fabc45ed3f146ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga146e9d20ed12ffc23fabc45ed3f146ea">&#9670;&nbsp;</a></span>DMA_EEI_EEI6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EEI_EEI6</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI6_SHIFT)) &amp; DMA_EEI_EEI6_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EEI6 - Enable Error Interrupt 6 0b0..An error on channel 6 does not generate an error interrupt 0b1..An error on channel 6 generates an error interrupt request </p>

</div>
</div>
<a id="gafae6a8d506ffdde4f307b21df59ea6b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafae6a8d506ffdde4f307b21df59ea6b7">&#9670;&nbsp;</a></span>DMA_EEI_EEI7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EEI_EEI7</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI7_SHIFT)) &amp; DMA_EEI_EEI7_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EEI7 - Enable Error Interrupt 7 0b0..An error on channel 7 does not generate an error interrupt 0b1..An error on channel 7 generates an error interrupt request </p>

</div>
</div>
<a id="ga367fc057120250a89e9b5ab0eb8bf33a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga367fc057120250a89e9b5ab0eb8bf33a">&#9670;&nbsp;</a></span>DMA_EEI_EEI8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EEI_EEI8</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI8_SHIFT)) &amp; DMA_EEI_EEI8_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EEI8 - Enable Error Interrupt 8 0b0..An error on channel 8 does not generate an error interrupt 0b1..An error on channel 8 generates an error interrupt request </p>

</div>
</div>
<a id="gab4dfac8b19e3295e1aeb91896ca58dbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4dfac8b19e3295e1aeb91896ca58dbe">&#9670;&nbsp;</a></span>DMA_EEI_EEI9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EEI_EEI9</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI9_SHIFT)) &amp; DMA_EEI_EEI9_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EEI9 - Enable Error Interrupt 9 0b0..An error on channel 9 does not generate an error interrupt 0b1..An error on channel 9 generates an error interrupt request </p>

</div>
</div>
<a id="ga7f60172ecb673853ff52916ee024c67d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f60172ecb673853ff52916ee024c67d">&#9670;&nbsp;</a></span>DMA_ERQ_ERQ0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERQ_ERQ0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ0_SHIFT)) &amp; DMA_ERQ_ERQ0_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERQ0 - Enable DMA Request 0 0b0..The DMA request signal for channel 0 is disabled 0b1..The DMA request signal for channel 0 is enabled </p>

</div>
</div>
<a id="ga89d796d7b37512cfe49d7c226ba0df6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89d796d7b37512cfe49d7c226ba0df6e">&#9670;&nbsp;</a></span>DMA_ERQ_ERQ1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERQ_ERQ1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ1_SHIFT)) &amp; DMA_ERQ_ERQ1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERQ1 - Enable DMA Request 1 0b0..The DMA request signal for channel 1 is disabled 0b1..The DMA request signal for channel 1 is enabled </p>

</div>
</div>
<a id="ga29ae93f3785e26dffc669e6a4b02b7a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29ae93f3785e26dffc669e6a4b02b7a5">&#9670;&nbsp;</a></span>DMA_ERQ_ERQ10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERQ_ERQ10</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ10_SHIFT)) &amp; DMA_ERQ_ERQ10_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERQ10 - Enable DMA Request 10 0b0..The DMA request signal for channel 10 is disabled 0b1..The DMA request signal for channel 10 is enabled </p>

</div>
</div>
<a id="ga5c8b157d524c1ecb23531e1c35edb2b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c8b157d524c1ecb23531e1c35edb2b4">&#9670;&nbsp;</a></span>DMA_ERQ_ERQ11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERQ_ERQ11</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ11_SHIFT)) &amp; DMA_ERQ_ERQ11_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERQ11 - Enable DMA Request 11 0b0..The DMA request signal for channel 11 is disabled 0b1..The DMA request signal for channel 11 is enabled </p>

</div>
</div>
<a id="gabe35fd5f939ba0182f7ccbba398692df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe35fd5f939ba0182f7ccbba398692df">&#9670;&nbsp;</a></span>DMA_ERQ_ERQ12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERQ_ERQ12</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ12_SHIFT)) &amp; DMA_ERQ_ERQ12_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERQ12 - Enable DMA Request 12 0b0..The DMA request signal for channel 12 is disabled 0b1..The DMA request signal for channel 12 is enabled </p>

</div>
</div>
<a id="gab8e2ad2b7c27f1a9fecd4645d8165a78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8e2ad2b7c27f1a9fecd4645d8165a78">&#9670;&nbsp;</a></span>DMA_ERQ_ERQ13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERQ_ERQ13</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ13_SHIFT)) &amp; DMA_ERQ_ERQ13_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERQ13 - Enable DMA Request 13 0b0..The DMA request signal for channel 13 is disabled 0b1..The DMA request signal for channel 13 is enabled </p>

</div>
</div>
<a id="ga3e60d0ef67148e8d6a9b2584e64cc3cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e60d0ef67148e8d6a9b2584e64cc3cb">&#9670;&nbsp;</a></span>DMA_ERQ_ERQ14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERQ_ERQ14</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ14_SHIFT)) &amp; DMA_ERQ_ERQ14_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERQ14 - Enable DMA Request 14 0b0..The DMA request signal for channel 14 is disabled 0b1..The DMA request signal for channel 14 is enabled </p>

</div>
</div>
<a id="gae9b2091d09c41abda5d01383c39f62d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9b2091d09c41abda5d01383c39f62d8">&#9670;&nbsp;</a></span>DMA_ERQ_ERQ15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERQ_ERQ15</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ15_SHIFT)) &amp; DMA_ERQ_ERQ15_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERQ15 - Enable DMA Request 15 0b0..The DMA request signal for channel 15 is disabled 0b1..The DMA request signal for channel 15 is enabled </p>

</div>
</div>
<a id="ga3297471f93c121d912c8bf5aeb6e30de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3297471f93c121d912c8bf5aeb6e30de">&#9670;&nbsp;</a></span>DMA_ERQ_ERQ16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERQ_ERQ16</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ16_SHIFT)) &amp; DMA_ERQ_ERQ16_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERQ16 - Enable DMA Request 16 0b0..The DMA request signal for channel 16 is disabled 0b1..The DMA request signal for channel 16 is enabled </p>

</div>
</div>
<a id="ga6f9a01a06b21689c47518d6dae7efc61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f9a01a06b21689c47518d6dae7efc61">&#9670;&nbsp;</a></span>DMA_ERQ_ERQ17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERQ_ERQ17</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ17_SHIFT)) &amp; DMA_ERQ_ERQ17_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERQ17 - Enable DMA Request 17 0b0..The DMA request signal for channel 17 is disabled 0b1..The DMA request signal for channel 17 is enabled </p>

</div>
</div>
<a id="gafe9e5a82334fd2eeebe6ed10072845f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe9e5a82334fd2eeebe6ed10072845f9">&#9670;&nbsp;</a></span>DMA_ERQ_ERQ18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERQ_ERQ18</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ18_SHIFT)) &amp; DMA_ERQ_ERQ18_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERQ18 - Enable DMA Request 18 0b0..The DMA request signal for channel 18 is disabled 0b1..The DMA request signal for channel 18 is enabled </p>

</div>
</div>
<a id="gab7a109ba6d538431645de2297b477a2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7a109ba6d538431645de2297b477a2f">&#9670;&nbsp;</a></span>DMA_ERQ_ERQ19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERQ_ERQ19</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ19_SHIFT)) &amp; DMA_ERQ_ERQ19_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERQ19 - Enable DMA Request 19 0b0..The DMA request signal for channel 19 is disabled 0b1..The DMA request signal for channel 19 is enabled </p>

</div>
</div>
<a id="ga0d78957bf7128fd79981dc13a2a83c29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d78957bf7128fd79981dc13a2a83c29">&#9670;&nbsp;</a></span>DMA_ERQ_ERQ2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERQ_ERQ2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ2_SHIFT)) &amp; DMA_ERQ_ERQ2_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERQ2 - Enable DMA Request 2 0b0..The DMA request signal for channel 2 is disabled 0b1..The DMA request signal for channel 2 is enabled </p>

</div>
</div>
<a id="ga676b2cd43d468b3a76aef2e07bc50e09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga676b2cd43d468b3a76aef2e07bc50e09">&#9670;&nbsp;</a></span>DMA_ERQ_ERQ20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERQ_ERQ20</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ20_SHIFT)) &amp; DMA_ERQ_ERQ20_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERQ20 - Enable DMA Request 20 0b0..The DMA request signal for channel 20 is disabled 0b1..The DMA request signal for channel 20 is enabled </p>

</div>
</div>
<a id="ga203f737fb45e84567e2be38311881c2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga203f737fb45e84567e2be38311881c2c">&#9670;&nbsp;</a></span>DMA_ERQ_ERQ21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERQ_ERQ21</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ21_SHIFT)) &amp; DMA_ERQ_ERQ21_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERQ21 - Enable DMA Request 21 0b0..The DMA request signal for channel 21 is disabled 0b1..The DMA request signal for channel 21 is enabled </p>

</div>
</div>
<a id="gaea3e634c77866069ee981f70aa0dd39f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea3e634c77866069ee981f70aa0dd39f">&#9670;&nbsp;</a></span>DMA_ERQ_ERQ22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERQ_ERQ22</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ22_SHIFT)) &amp; DMA_ERQ_ERQ22_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERQ22 - Enable DMA Request 22 0b0..The DMA request signal for channel 22 is disabled 0b1..The DMA request signal for channel 22 is enabled </p>

</div>
</div>
<a id="ga502f33501bbb4ded92c350ae9b4d84cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga502f33501bbb4ded92c350ae9b4d84cc">&#9670;&nbsp;</a></span>DMA_ERQ_ERQ23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERQ_ERQ23</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ23_SHIFT)) &amp; DMA_ERQ_ERQ23_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERQ23 - Enable DMA Request 23 0b0..The DMA request signal for channel 23 is disabled 0b1..The DMA request signal for channel 23 is enabled </p>

</div>
</div>
<a id="gacecb1d1985d2d0762bdc2456503d94cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacecb1d1985d2d0762bdc2456503d94cb">&#9670;&nbsp;</a></span>DMA_ERQ_ERQ24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERQ_ERQ24</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ24_SHIFT)) &amp; DMA_ERQ_ERQ24_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERQ24 - Enable DMA Request 24 0b0..The DMA request signal for channel 24 is disabled 0b1..The DMA request signal for channel 24 is enabled </p>

</div>
</div>
<a id="gaebf7ee1f972ab47780f73894ba41bd84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebf7ee1f972ab47780f73894ba41bd84">&#9670;&nbsp;</a></span>DMA_ERQ_ERQ25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERQ_ERQ25</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ25_SHIFT)) &amp; DMA_ERQ_ERQ25_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERQ25 - Enable DMA Request 25 0b0..The DMA request signal for channel 25 is disabled 0b1..The DMA request signal for channel 25 is enabled </p>

</div>
</div>
<a id="ga41556cd0f4eb462707abcbc7305bbe7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41556cd0f4eb462707abcbc7305bbe7c">&#9670;&nbsp;</a></span>DMA_ERQ_ERQ26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERQ_ERQ26</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ26_SHIFT)) &amp; DMA_ERQ_ERQ26_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERQ26 - Enable DMA Request 26 0b0..The DMA request signal for channel 26 is disabled 0b1..The DMA request signal for channel 26 is enabled </p>

</div>
</div>
<a id="ga41f4921a2b2b414d12469a56846569af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41f4921a2b2b414d12469a56846569af">&#9670;&nbsp;</a></span>DMA_ERQ_ERQ27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERQ_ERQ27</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ27_SHIFT)) &amp; DMA_ERQ_ERQ27_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERQ27 - Enable DMA Request 27 0b0..The DMA request signal for channel 27 is disabled 0b1..The DMA request signal for channel 27 is enabled </p>

</div>
</div>
<a id="gab3c969354835993d741abdfe2fc09adc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3c969354835993d741abdfe2fc09adc">&#9670;&nbsp;</a></span>DMA_ERQ_ERQ28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERQ_ERQ28</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ28_SHIFT)) &amp; DMA_ERQ_ERQ28_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERQ28 - Enable DMA Request 28 0b0..The DMA request signal for channel 28 is disabled 0b1..The DMA request signal for channel 28 is enabled </p>

</div>
</div>
<a id="gacc66ed63698018bb44265acf46a1794b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc66ed63698018bb44265acf46a1794b">&#9670;&nbsp;</a></span>DMA_ERQ_ERQ29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERQ_ERQ29</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ29_SHIFT)) &amp; DMA_ERQ_ERQ29_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERQ29 - Enable DMA Request 29 0b0..The DMA request signal for channel 29 is disabled 0b1..The DMA request signal for channel 29 is enabled </p>

</div>
</div>
<a id="ga8ba6b06a0990416397d2a0095c40c6d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ba6b06a0990416397d2a0095c40c6d4">&#9670;&nbsp;</a></span>DMA_ERQ_ERQ3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERQ_ERQ3</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ3_SHIFT)) &amp; DMA_ERQ_ERQ3_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERQ3 - Enable DMA Request 3 0b0..The DMA request signal for channel 3 is disabled 0b1..The DMA request signal for channel 3 is enabled </p>

</div>
</div>
<a id="ga8f9807761b948718c835a7f9d551d6ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f9807761b948718c835a7f9d551d6ef">&#9670;&nbsp;</a></span>DMA_ERQ_ERQ30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERQ_ERQ30</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ30_SHIFT)) &amp; DMA_ERQ_ERQ30_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERQ30 - Enable DMA Request 30 0b0..The DMA request signal for channel 30 is disabled 0b1..The DMA request signal for channel 30 is enabled </p>

</div>
</div>
<a id="ga3620e38741ff5047c945775039bf5c62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3620e38741ff5047c945775039bf5c62">&#9670;&nbsp;</a></span>DMA_ERQ_ERQ31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERQ_ERQ31</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ31_SHIFT)) &amp; DMA_ERQ_ERQ31_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERQ31 - Enable DMA Request 31 0b0..The DMA request signal for channel 31 is disabled 0b1..The DMA request signal for channel 31 is enabled </p>

</div>
</div>
<a id="ga97ef88b13f140e6acdc39bef0a892469"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97ef88b13f140e6acdc39bef0a892469">&#9670;&nbsp;</a></span>DMA_ERQ_ERQ4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERQ_ERQ4</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ4_SHIFT)) &amp; DMA_ERQ_ERQ4_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERQ4 - Enable DMA Request 4 0b0..The DMA request signal for channel 4 is disabled 0b1..The DMA request signal for channel 4 is enabled </p>

</div>
</div>
<a id="ga91ab232e04a48ac810b6b1f681dbd3b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91ab232e04a48ac810b6b1f681dbd3b9">&#9670;&nbsp;</a></span>DMA_ERQ_ERQ5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERQ_ERQ5</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ5_SHIFT)) &amp; DMA_ERQ_ERQ5_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERQ5 - Enable DMA Request 5 0b0..The DMA request signal for channel 5 is disabled 0b1..The DMA request signal for channel 5 is enabled </p>

</div>
</div>
<a id="ga4cf0b87d731a938fbe9872da7a0432c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cf0b87d731a938fbe9872da7a0432c5">&#9670;&nbsp;</a></span>DMA_ERQ_ERQ6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERQ_ERQ6</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ6_SHIFT)) &amp; DMA_ERQ_ERQ6_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERQ6 - Enable DMA Request 6 0b0..The DMA request signal for channel 6 is disabled 0b1..The DMA request signal for channel 6 is enabled </p>

</div>
</div>
<a id="ga2b1e448260011a57d94ce40240443602"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b1e448260011a57d94ce40240443602">&#9670;&nbsp;</a></span>DMA_ERQ_ERQ7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERQ_ERQ7</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ7_SHIFT)) &amp; DMA_ERQ_ERQ7_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERQ7 - Enable DMA Request 7 0b0..The DMA request signal for channel 7 is disabled 0b1..The DMA request signal for channel 7 is enabled </p>

</div>
</div>
<a id="ga0e93b0250e66f0b77def6bc30f39a213"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e93b0250e66f0b77def6bc30f39a213">&#9670;&nbsp;</a></span>DMA_ERQ_ERQ8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERQ_ERQ8</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ8_SHIFT)) &amp; DMA_ERQ_ERQ8_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERQ8 - Enable DMA Request 8 0b0..The DMA request signal for channel 8 is disabled 0b1..The DMA request signal for channel 8 is enabled </p>

</div>
</div>
<a id="ga8a137a4bac9b842443a98f669e339046"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a137a4bac9b842443a98f669e339046">&#9670;&nbsp;</a></span>DMA_ERQ_ERQ9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERQ_ERQ9</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ9_SHIFT)) &amp; DMA_ERQ_ERQ9_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERQ9 - Enable DMA Request 9 0b0..The DMA request signal for channel 9 is disabled 0b1..The DMA request signal for channel 9 is enabled </p>

</div>
</div>
<a id="ga5095a007ef1bd5e5d4fcf03376e262f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5095a007ef1bd5e5d4fcf03376e262f7">&#9670;&nbsp;</a></span>DMA_ERR_ERR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERR_ERR0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR0_SHIFT)) &amp; DMA_ERR_ERR0_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERR0 - Error In Channel 0 0b0..No error in this channel has occurred 0b1..An error in this channel has occurred </p>

</div>
</div>
<a id="gaacda8fd2aaab8481980b1d90920a99b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacda8fd2aaab8481980b1d90920a99b1">&#9670;&nbsp;</a></span>DMA_ERR_ERR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERR_ERR1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR1_SHIFT)) &amp; DMA_ERR_ERR1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERR1 - Error In Channel 1 0b0..No error in this channel has occurred 0b1..An error in this channel has occurred </p>

</div>
</div>
<a id="ga5d102fb47042207c1824f41ccff61e53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d102fb47042207c1824f41ccff61e53">&#9670;&nbsp;</a></span>DMA_ERR_ERR10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERR_ERR10</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR10_SHIFT)) &amp; DMA_ERR_ERR10_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERR10 - Error In Channel 10 0b0..No error in this channel has occurred 0b1..An error in this channel has occurred </p>

</div>
</div>
<a id="ga73124eb128e073e625712db8b1531f02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73124eb128e073e625712db8b1531f02">&#9670;&nbsp;</a></span>DMA_ERR_ERR11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERR_ERR11</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR11_SHIFT)) &amp; DMA_ERR_ERR11_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERR11 - Error In Channel 11 0b0..No error in this channel has occurred 0b1..An error in this channel has occurred </p>

</div>
</div>
<a id="gad7a124d430ebd5ad67408141f313c36a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7a124d430ebd5ad67408141f313c36a">&#9670;&nbsp;</a></span>DMA_ERR_ERR12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERR_ERR12</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR12_SHIFT)) &amp; DMA_ERR_ERR12_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERR12 - Error In Channel 12 0b0..No error in this channel has occurred 0b1..An error in this channel has occurred </p>

</div>
</div>
<a id="gac4065c99f1449faf9bee30316156daa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4065c99f1449faf9bee30316156daa4">&#9670;&nbsp;</a></span>DMA_ERR_ERR13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERR_ERR13</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR13_SHIFT)) &amp; DMA_ERR_ERR13_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERR13 - Error In Channel 13 0b0..No error in this channel has occurred 0b1..An error in this channel has occurred </p>

</div>
</div>
<a id="ga50f9243ae8a01f9bfabb50ff17a5bf07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50f9243ae8a01f9bfabb50ff17a5bf07">&#9670;&nbsp;</a></span>DMA_ERR_ERR14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERR_ERR14</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR14_SHIFT)) &amp; DMA_ERR_ERR14_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERR14 - Error In Channel 14 0b0..No error in this channel has occurred 0b1..An error in this channel has occurred </p>

</div>
</div>
<a id="ga3b9b9856ad9859c86375ac2d6ede7e25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b9b9856ad9859c86375ac2d6ede7e25">&#9670;&nbsp;</a></span>DMA_ERR_ERR15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERR_ERR15</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR15_SHIFT)) &amp; DMA_ERR_ERR15_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERR15 - Error In Channel 15 0b0..No error in this channel has occurred 0b1..An error in this channel has occurred </p>

</div>
</div>
<a id="ga782753c02ca94b50668f47ad73eaa481"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga782753c02ca94b50668f47ad73eaa481">&#9670;&nbsp;</a></span>DMA_ERR_ERR16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERR_ERR16</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR16_SHIFT)) &amp; DMA_ERR_ERR16_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERR16 - Error In Channel 16 0b0..No error in this channel has occurred 0b1..An error in this channel has occurred </p>

</div>
</div>
<a id="ga89fb48e6264b852e56d5218bd8592b55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89fb48e6264b852e56d5218bd8592b55">&#9670;&nbsp;</a></span>DMA_ERR_ERR17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERR_ERR17</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR17_SHIFT)) &amp; DMA_ERR_ERR17_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERR17 - Error In Channel 17 0b0..No error in this channel has occurred 0b1..An error in this channel has occurred </p>

</div>
</div>
<a id="ga1aded2b7549f39fff55dd62a1ed9fdaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1aded2b7549f39fff55dd62a1ed9fdaa">&#9670;&nbsp;</a></span>DMA_ERR_ERR18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERR_ERR18</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR18_SHIFT)) &amp; DMA_ERR_ERR18_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERR18 - Error In Channel 18 0b0..No error in this channel has occurred 0b1..An error in this channel has occurred </p>

</div>
</div>
<a id="ga44cb224d3d3cbeaf83871b40d1c2e644"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44cb224d3d3cbeaf83871b40d1c2e644">&#9670;&nbsp;</a></span>DMA_ERR_ERR19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERR_ERR19</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR19_SHIFT)) &amp; DMA_ERR_ERR19_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERR19 - Error In Channel 19 0b0..No error in this channel has occurred 0b1..An error in this channel has occurred </p>

</div>
</div>
<a id="ga846455307421616646ea397b277cca6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga846455307421616646ea397b277cca6d">&#9670;&nbsp;</a></span>DMA_ERR_ERR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERR_ERR2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR2_SHIFT)) &amp; DMA_ERR_ERR2_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERR2 - Error In Channel 2 0b0..No error in this channel has occurred 0b1..An error in this channel has occurred </p>

</div>
</div>
<a id="ga2be109ab4f9dd101fcd3523099c2ec8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2be109ab4f9dd101fcd3523099c2ec8a">&#9670;&nbsp;</a></span>DMA_ERR_ERR20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERR_ERR20</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR20_SHIFT)) &amp; DMA_ERR_ERR20_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERR20 - Error In Channel 20 0b0..No error in this channel has occurred 0b1..An error in this channel has occurred </p>

</div>
</div>
<a id="ga70e0357d3b96dd9966ecef94d4e9f4a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70e0357d3b96dd9966ecef94d4e9f4a6">&#9670;&nbsp;</a></span>DMA_ERR_ERR21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERR_ERR21</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR21_SHIFT)) &amp; DMA_ERR_ERR21_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERR21 - Error In Channel 21 0b0..No error in this channel has occurred 0b1..An error in this channel has occurred </p>

</div>
</div>
<a id="ga20851a8f0e01a69711f831b7ba224a9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20851a8f0e01a69711f831b7ba224a9e">&#9670;&nbsp;</a></span>DMA_ERR_ERR22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERR_ERR22</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR22_SHIFT)) &amp; DMA_ERR_ERR22_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERR22 - Error In Channel 22 0b0..No error in this channel has occurred 0b1..An error in this channel has occurred </p>

</div>
</div>
<a id="gaafe5d73260968a7daab44642da1ae50b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafe5d73260968a7daab44642da1ae50b">&#9670;&nbsp;</a></span>DMA_ERR_ERR23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERR_ERR23</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR23_SHIFT)) &amp; DMA_ERR_ERR23_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERR23 - Error In Channel 23 0b0..No error in this channel has occurred 0b1..An error in this channel has occurred </p>

</div>
</div>
<a id="ga1e7396d1410291e5a548bd4374249d73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e7396d1410291e5a548bd4374249d73">&#9670;&nbsp;</a></span>DMA_ERR_ERR24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERR_ERR24</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR24_SHIFT)) &amp; DMA_ERR_ERR24_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERR24 - Error In Channel 24 0b0..No error in this channel has occurred 0b1..An error in this channel has occurred </p>

</div>
</div>
<a id="gaaabf240d6009344201cf9a379cfb89db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaabf240d6009344201cf9a379cfb89db">&#9670;&nbsp;</a></span>DMA_ERR_ERR25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERR_ERR25</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR25_SHIFT)) &amp; DMA_ERR_ERR25_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERR25 - Error In Channel 25 0b0..No error in this channel has occurred 0b1..An error in this channel has occurred </p>

</div>
</div>
<a id="gabd5483a829ad2024cd8775926157bae1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd5483a829ad2024cd8775926157bae1">&#9670;&nbsp;</a></span>DMA_ERR_ERR26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERR_ERR26</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR26_SHIFT)) &amp; DMA_ERR_ERR26_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERR26 - Error In Channel 26 0b0..No error in this channel has occurred 0b1..An error in this channel has occurred </p>

</div>
</div>
<a id="gad18c6efadf01d26b57cd87ccc79160e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad18c6efadf01d26b57cd87ccc79160e5">&#9670;&nbsp;</a></span>DMA_ERR_ERR27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERR_ERR27</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR27_SHIFT)) &amp; DMA_ERR_ERR27_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERR27 - Error In Channel 27 0b0..No error in this channel has occurred 0b1..An error in this channel has occurred </p>

</div>
</div>
<a id="gac8d883ac550ae82bb6f1cbec72797abe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8d883ac550ae82bb6f1cbec72797abe">&#9670;&nbsp;</a></span>DMA_ERR_ERR28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERR_ERR28</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR28_SHIFT)) &amp; DMA_ERR_ERR28_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERR28 - Error In Channel 28 0b0..No error in this channel has occurred 0b1..An error in this channel has occurred </p>

</div>
</div>
<a id="gae3451a9798dba64bfc07b7ec62ba82b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3451a9798dba64bfc07b7ec62ba82b7">&#9670;&nbsp;</a></span>DMA_ERR_ERR29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERR_ERR29</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR29_SHIFT)) &amp; DMA_ERR_ERR29_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERR29 - Error In Channel 29 0b0..No error in this channel has occurred 0b1..An error in this channel has occurred </p>

</div>
</div>
<a id="gaa49d6df81bd5c660e6dc4b7eaa775339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa49d6df81bd5c660e6dc4b7eaa775339">&#9670;&nbsp;</a></span>DMA_ERR_ERR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERR_ERR3</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR3_SHIFT)) &amp; DMA_ERR_ERR3_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERR3 - Error In Channel 3 0b0..No error in this channel has occurred 0b1..An error in this channel has occurred </p>

</div>
</div>
<a id="ga7a7e9dc8c176f57222c060e52e8427ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a7e9dc8c176f57222c060e52e8427ac">&#9670;&nbsp;</a></span>DMA_ERR_ERR30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERR_ERR30</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR30_SHIFT)) &amp; DMA_ERR_ERR30_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERR30 - Error In Channel 30 0b0..No error in this channel has occurred 0b1..An error in this channel has occurred </p>

</div>
</div>
<a id="ga5bfa72e9172c39619f715d6f2faafb7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bfa72e9172c39619f715d6f2faafb7f">&#9670;&nbsp;</a></span>DMA_ERR_ERR31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERR_ERR31</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR31_SHIFT)) &amp; DMA_ERR_ERR31_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERR31 - Error In Channel 31 0b0..No error in this channel has occurred 0b1..An error in this channel has occurred </p>

</div>
</div>
<a id="gac9e1fecaa9b190f1b741001d0e6209ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9e1fecaa9b190f1b741001d0e6209ae">&#9670;&nbsp;</a></span>DMA_ERR_ERR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERR_ERR4</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR4_SHIFT)) &amp; DMA_ERR_ERR4_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERR4 - Error In Channel 4 0b0..No error in this channel has occurred 0b1..An error in this channel has occurred </p>

</div>
</div>
<a id="ga7e189e61b0873b877280091497b8e967"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e189e61b0873b877280091497b8e967">&#9670;&nbsp;</a></span>DMA_ERR_ERR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERR_ERR5</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR5_SHIFT)) &amp; DMA_ERR_ERR5_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERR5 - Error In Channel 5 0b0..No error in this channel has occurred 0b1..An error in this channel has occurred </p>

</div>
</div>
<a id="ga19a520d0ea33e8c5be160cda0e68c548"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19a520d0ea33e8c5be160cda0e68c548">&#9670;&nbsp;</a></span>DMA_ERR_ERR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERR_ERR6</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR6_SHIFT)) &amp; DMA_ERR_ERR6_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERR6 - Error In Channel 6 0b0..No error in this channel has occurred 0b1..An error in this channel has occurred </p>

</div>
</div>
<a id="ga61b1e83971b09483bc5ce3e4c715c4b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61b1e83971b09483bc5ce3e4c715c4b2">&#9670;&nbsp;</a></span>DMA_ERR_ERR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERR_ERR7</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR7_SHIFT)) &amp; DMA_ERR_ERR7_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERR7 - Error In Channel 7 0b0..No error in this channel has occurred 0b1..An error in this channel has occurred </p>

</div>
</div>
<a id="gaf3bae51cc5b5632d5733c9c2476e7622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3bae51cc5b5632d5733c9c2476e7622">&#9670;&nbsp;</a></span>DMA_ERR_ERR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERR_ERR8</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR8_SHIFT)) &amp; DMA_ERR_ERR8_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERR8 - Error In Channel 8 0b0..No error in this channel has occurred 0b1..An error in this channel has occurred </p>

</div>
</div>
<a id="gadf3a94617e5c64d613786441ea318adb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf3a94617e5c64d613786441ea318adb">&#9670;&nbsp;</a></span>DMA_ERR_ERR9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERR_ERR9</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR9_SHIFT)) &amp; DMA_ERR_ERR9_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERR9 - Error In Channel 9 0b0..No error in this channel has occurred 0b1..An error in this channel has occurred </p>

</div>
</div>
<a id="gad26c8c6bf17a3fc21f72c9dda17f37a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad26c8c6bf17a3fc21f72c9dda17f37a7">&#9670;&nbsp;</a></span>DMA_ES_CPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ES_CPE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_CPE_SHIFT)) &amp; DMA_ES_CPE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPE - Channel Priority Error 0b0..No channel priority error. 0b1..The most-recently recorded error was a configuration error in the channel priorities within a group. Channel priorities within a group are not unique. </p>

</div>
</div>
<a id="ga7c12353d665c1f9a6283c1a7b0da781a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c12353d665c1f9a6283c1a7b0da781a">&#9670;&nbsp;</a></span>DMA_ES_DAE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ES_DAE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_DAE_SHIFT)) &amp; DMA_ES_DAE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAE - Destination Address Error 0b0..No destination address configuration error. 0b1..The most-recently recorded error was a configuration error detected in the TCDn_DADDR field. TCDn_DADDR is inconsistent with TCDn_ATTR[DSIZE]. </p>

</div>
</div>
<a id="ga23b74ecd43a92de727826fcf847548d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23b74ecd43a92de727826fcf847548d1">&#9670;&nbsp;</a></span>DMA_ES_DBE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ES_DBE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_DBE_SHIFT)) &amp; DMA_ES_DBE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DBE - Destination Bus Error 0b0..No destination bus error. 0b1..The most-recently recorded error was a bus error on a destination write. </p>

</div>
</div>
<a id="ga7c8f6a8464ada111def7e3deb460db02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c8f6a8464ada111def7e3deb460db02">&#9670;&nbsp;</a></span>DMA_ES_DOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ES_DOE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_DOE_SHIFT)) &amp; DMA_ES_DOE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DOE - Destination Offset Error 0b0..No destination offset configuration error. 0b1..The most-recently recorded error was a configuration error detected in the TCDn_DOFF field. TCDn_DOFF is inconsistent with TCDn_ATTR[DSIZE]. </p>

</div>
</div>
<a id="ga809772fa9fbd00b4873ba02d3ee75d3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga809772fa9fbd00b4873ba02d3ee75d3b">&#9670;&nbsp;</a></span>DMA_ES_ECX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ES_ECX</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_ECX_SHIFT)) &amp; DMA_ES_ECX_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECX - Transfer Canceled 0b0..No canceled transfers 0b1..The most-recently recorded entry was a canceled transfer initiated by the error cancel transfer field </p>

</div>
</div>
<a id="ga8110274a770ce169f7f5f3136b55431a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8110274a770ce169f7f5f3136b55431a">&#9670;&nbsp;</a></span>DMA_ES_ERRCHN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ES_ERRCHN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_ERRCHN_SHIFT)) &amp; DMA_ES_ERRCHN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERRCHN - Error Channel Number or Canceled Channel Number </p>

</div>
</div>
<a id="gaf584d72fc94dc197d7554ba718420f92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf584d72fc94dc197d7554ba718420f92">&#9670;&nbsp;</a></span>DMA_ES_GPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ES_GPE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_GPE_SHIFT)) &amp; DMA_ES_GPE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPE - Group Priority Error 0b0..No group priority error. 0b1..The most-recently recorded error was a configuration error among the group priorities. All group priorities are not unique. </p>

</div>
</div>
<a id="ga25ced396f297fb7857ab1a6fcf27751f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25ced396f297fb7857ab1a6fcf27751f">&#9670;&nbsp;</a></span>DMA_ES_NCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ES_NCE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_NCE_SHIFT)) &amp; DMA_ES_NCE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NCE - NBYTES/CITER Configuration Error 0b0..No NBYTES/CITER configuration error. 0b1..The most-recently recorded error was a configuration error detected in the TCDn_NBYTES or TCDn_CITER fields. TCDn_NBYTES is not a multiple of TCDn_ATTR[SSIZE] and TCDn_ATTR[DSIZE], or TCDn_CITER[CITER] = 0, or TCDn_CITER[ELINK] is not equal to TCDn_BITER[ELINK]. </p>

</div>
</div>
<a id="ga21615c728b2d565eefe3eb83b057636d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21615c728b2d565eefe3eb83b057636d">&#9670;&nbsp;</a></span>DMA_ES_SAE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ES_SAE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_SAE_SHIFT)) &amp; DMA_ES_SAE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAE - Source Address Error 0b0..No source address configuration error. 0b1..The most-recently recorded error was a configuration error detected in the TCDn_SADDR field. TCDn_SADDR is inconsistent with TCDn_ATTR[SSIZE]. </p>

</div>
</div>
<a id="ga3a595507af4eb13a4d79ce82e2d7d7e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a595507af4eb13a4d79ce82e2d7d7e3">&#9670;&nbsp;</a></span>DMA_ES_SBE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ES_SBE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_SBE_SHIFT)) &amp; DMA_ES_SBE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SBE - Source Bus Error 0b0..No source bus error. 0b1..The most-recently recorded error was a bus error on a source read. </p>

</div>
</div>
<a id="gab984042e294046b1ddc36fb0427bfe99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab984042e294046b1ddc36fb0427bfe99">&#9670;&nbsp;</a></span>DMA_ES_SGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ES_SGE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_SGE_SHIFT)) &amp; DMA_ES_SGE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SGE - Scatter/Gather Configuration Error 0b0..No scatter/gather configuration error. 0b1..The most-recently recorded error was a configuration error detected in the TCDn_DLASTSGA field. </p>

</div>
</div>
<a id="ga5d4b547d028756b26a5ad9dd42510fda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d4b547d028756b26a5ad9dd42510fda">&#9670;&nbsp;</a></span>DMA_ES_SOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ES_SOE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_SOE_SHIFT)) &amp; DMA_ES_SOE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SOE - Source Offset Error 0b0..No source offset configuration error. 0b1..The most-recently recorded error was a configuration error detected in the TCDn_SOFF field. TCDn_SOFF is inconsistent with TCDn_ATTR[SSIZE]. </p>

</div>
</div>
<a id="gae33ac178cf1b3a39586a14d489fb0f01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae33ac178cf1b3a39586a14d489fb0f01">&#9670;&nbsp;</a></span>DMA_ES_VLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ES_VLD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_VLD_SHIFT)) &amp; DMA_ES_VLD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VLD - Logical OR of all ERR status fields 0b0..No ERR fields are 1 0b1..At least one ERR field has a value of 1, indicating a valid error exists that has not been cleared </p>

</div>
</div>
<a id="gace83a59e5cbcd17430edf2764d3926de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace83a59e5cbcd17430edf2764d3926de">&#9670;&nbsp;</a></span>DMA_HRS_HRS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HRS_HRS0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS0_SHIFT)) &amp; DMA_HRS_HRS0_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRS0 - Hardware Request Status Channel 0 0b0..A hardware service request for channel 0 is not present 0b1..A hardware service request for channel 0 is present </p>

</div>
</div>
<a id="ga863ae3ddb412303755f11c03db95a99c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga863ae3ddb412303755f11c03db95a99c">&#9670;&nbsp;</a></span>DMA_HRS_HRS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HRS_HRS1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS1_SHIFT)) &amp; DMA_HRS_HRS1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRS1 - Hardware Request Status Channel 1 0b0..A hardware service request for channel 1 is not present 0b1..A hardware service request for channel 1 is present </p>

</div>
</div>
<a id="ga741fa4de4c929f3c094c14e29040996d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga741fa4de4c929f3c094c14e29040996d">&#9670;&nbsp;</a></span>DMA_HRS_HRS10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HRS_HRS10</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS10_SHIFT)) &amp; DMA_HRS_HRS10_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRS10 - Hardware Request Status Channel 10 0b0..A hardware service request for channel 10 is not present 0b1..A hardware service request for channel 10 is present </p>

</div>
</div>
<a id="gafdf7ae6e051a82dd3f2e4c825caadfdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdf7ae6e051a82dd3f2e4c825caadfdf">&#9670;&nbsp;</a></span>DMA_HRS_HRS11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HRS_HRS11</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS11_SHIFT)) &amp; DMA_HRS_HRS11_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRS11 - Hardware Request Status Channel 11 0b0..A hardware service request for channel 11 is not present 0b1..A hardware service request for channel 11 is present </p>

</div>
</div>
<a id="ga01954a29fc506722fe49ff44e1edc7c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01954a29fc506722fe49ff44e1edc7c1">&#9670;&nbsp;</a></span>DMA_HRS_HRS12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HRS_HRS12</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS12_SHIFT)) &amp; DMA_HRS_HRS12_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRS12 - Hardware Request Status Channel 12 0b0..A hardware service request for channel 12 is not present 0b1..A hardware service request for channel 12 is present </p>

</div>
</div>
<a id="ga393b9a6cfc820d021406a16797b566df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga393b9a6cfc820d021406a16797b566df">&#9670;&nbsp;</a></span>DMA_HRS_HRS13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HRS_HRS13</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS13_SHIFT)) &amp; DMA_HRS_HRS13_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRS13 - Hardware Request Status Channel 13 0b0..A hardware service request for channel 13 is not present 0b1..A hardware service request for channel 13 is present </p>

</div>
</div>
<a id="gaa0765f0b86365326900b7623e166519a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0765f0b86365326900b7623e166519a">&#9670;&nbsp;</a></span>DMA_HRS_HRS14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HRS_HRS14</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS14_SHIFT)) &amp; DMA_HRS_HRS14_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRS14 - Hardware Request Status Channel 14 0b0..A hardware service request for channel 14 is not present 0b1..A hardware service request for channel 14 is present </p>

</div>
</div>
<a id="ga2a58ea4983750062cd57f36cf91e3083"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a58ea4983750062cd57f36cf91e3083">&#9670;&nbsp;</a></span>DMA_HRS_HRS15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HRS_HRS15</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS15_SHIFT)) &amp; DMA_HRS_HRS15_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRS15 - Hardware Request Status Channel 15 0b0..A hardware service request for channel 15 is not present 0b1..A hardware service request for channel 15 is present </p>

</div>
</div>
<a id="gad8c57b1b84cb071c17788f684a584e17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8c57b1b84cb071c17788f684a584e17">&#9670;&nbsp;</a></span>DMA_HRS_HRS16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HRS_HRS16</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS16_SHIFT)) &amp; DMA_HRS_HRS16_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRS16 - Hardware Request Status Channel 16 0b0..A hardware service request for channel 16 is not present 0b1..A hardware service request for channel 16 is present </p>

</div>
</div>
<a id="ga02020eea1ffb9dc6944ac209745ddc2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02020eea1ffb9dc6944ac209745ddc2e">&#9670;&nbsp;</a></span>DMA_HRS_HRS17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HRS_HRS17</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS17_SHIFT)) &amp; DMA_HRS_HRS17_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRS17 - Hardware Request Status Channel 17 0b0..A hardware service request for channel 17 is not present 0b1..A hardware service request for channel 17 is present </p>

</div>
</div>
<a id="gaf9cfc563e7cc4c21bae0dd8984f85dd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9cfc563e7cc4c21bae0dd8984f85dd6">&#9670;&nbsp;</a></span>DMA_HRS_HRS18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HRS_HRS18</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS18_SHIFT)) &amp; DMA_HRS_HRS18_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRS18 - Hardware Request Status Channel 18 0b0..A hardware service request for channel 18 is not present 0b1..A hardware service request for channel 18 is present </p>

</div>
</div>
<a id="gad2fef0c721b6083d8242f42f2f962159"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2fef0c721b6083d8242f42f2f962159">&#9670;&nbsp;</a></span>DMA_HRS_HRS19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HRS_HRS19</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS19_SHIFT)) &amp; DMA_HRS_HRS19_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRS19 - Hardware Request Status Channel 19 0b0..A hardware service request for channel 19 is not present 0b1..A hardware service request for channel 19 is present </p>

</div>
</div>
<a id="gae814a212f214cf999ccc03f0f7a868e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae814a212f214cf999ccc03f0f7a868e6">&#9670;&nbsp;</a></span>DMA_HRS_HRS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HRS_HRS2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS2_SHIFT)) &amp; DMA_HRS_HRS2_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRS2 - Hardware Request Status Channel 2 0b0..A hardware service request for channel 2 is not present 0b1..A hardware service request for channel 2 is present </p>

</div>
</div>
<a id="gac2b61ef5c04313ecb9d1cea1ea8722f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2b61ef5c04313ecb9d1cea1ea8722f8">&#9670;&nbsp;</a></span>DMA_HRS_HRS20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HRS_HRS20</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS20_SHIFT)) &amp; DMA_HRS_HRS20_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRS20 - Hardware Request Status Channel 20 0b0..A hardware service request for channel 20 is not present 0b1..A hardware service request for channel 20 is present </p>

</div>
</div>
<a id="ga112747caa96a8eb03690b8e921ba212c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga112747caa96a8eb03690b8e921ba212c">&#9670;&nbsp;</a></span>DMA_HRS_HRS21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HRS_HRS21</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS21_SHIFT)) &amp; DMA_HRS_HRS21_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRS21 - Hardware Request Status Channel 21 0b0..A hardware service request for channel 21 is not present 0b1..A hardware service request for channel 21 is present </p>

</div>
</div>
<a id="gad2140173cae7d1fe2b7c0c34f7ccf394"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2140173cae7d1fe2b7c0c34f7ccf394">&#9670;&nbsp;</a></span>DMA_HRS_HRS22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HRS_HRS22</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS22_SHIFT)) &amp; DMA_HRS_HRS22_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRS22 - Hardware Request Status Channel 22 0b0..A hardware service request for channel 22 is not present 0b1..A hardware service request for channel 22 is present </p>

</div>
</div>
<a id="ga4371e53024f0b0c29be5b20f29077a5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4371e53024f0b0c29be5b20f29077a5f">&#9670;&nbsp;</a></span>DMA_HRS_HRS23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HRS_HRS23</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS23_SHIFT)) &amp; DMA_HRS_HRS23_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRS23 - Hardware Request Status Channel 23 0b0..A hardware service request for channel 23 is not present 0b1..A hardware service request for channel 23 is present </p>

</div>
</div>
<a id="ga1acb003f26eee769e76e15d80a8aa4a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1acb003f26eee769e76e15d80a8aa4a3">&#9670;&nbsp;</a></span>DMA_HRS_HRS24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HRS_HRS24</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS24_SHIFT)) &amp; DMA_HRS_HRS24_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRS24 - Hardware Request Status Channel 24 0b0..A hardware service request for channel 24 is not present 0b1..A hardware service request for channel 24 is present </p>

</div>
</div>
<a id="ga0eca081206ba4dad93cfcf1ad7959361"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0eca081206ba4dad93cfcf1ad7959361">&#9670;&nbsp;</a></span>DMA_HRS_HRS25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HRS_HRS25</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS25_SHIFT)) &amp; DMA_HRS_HRS25_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRS25 - Hardware Request Status Channel 25 0b0..A hardware service request for channel 25 is not present 0b1..A hardware service request for channel 25 is present </p>

</div>
</div>
<a id="gaeaf796f9234c4e6e7a2458dbcc253926"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeaf796f9234c4e6e7a2458dbcc253926">&#9670;&nbsp;</a></span>DMA_HRS_HRS26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HRS_HRS26</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS26_SHIFT)) &amp; DMA_HRS_HRS26_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRS26 - Hardware Request Status Channel 26 0b0..A hardware service request for channel 26 is not present 0b1..A hardware service request for channel 26 is present </p>

</div>
</div>
<a id="ga12920ea6a2c851854fef23a50d8f49cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12920ea6a2c851854fef23a50d8f49cb">&#9670;&nbsp;</a></span>DMA_HRS_HRS27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HRS_HRS27</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS27_SHIFT)) &amp; DMA_HRS_HRS27_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRS27 - Hardware Request Status Channel 27 0b0..A hardware service request for channel 27 is not present 0b1..A hardware service request for channel 27 is present </p>

</div>
</div>
<a id="gac7b8b444566b7e064969b1b64e62c20b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7b8b444566b7e064969b1b64e62c20b">&#9670;&nbsp;</a></span>DMA_HRS_HRS28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HRS_HRS28</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS28_SHIFT)) &amp; DMA_HRS_HRS28_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRS28 - Hardware Request Status Channel 28 0b0..A hardware service request for channel 28 is not present 0b1..A hardware service request for channel 28 is present </p>

</div>
</div>
<a id="ga3f1a47b639eadedf3ee1074145c41ac1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f1a47b639eadedf3ee1074145c41ac1">&#9670;&nbsp;</a></span>DMA_HRS_HRS29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HRS_HRS29</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS29_SHIFT)) &amp; DMA_HRS_HRS29_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRS29 - Hardware Request Status Channel 29 0b0..A hardware service request for channel 29 is not preset 0b1..A hardware service request for channel 29 is present </p>

</div>
</div>
<a id="ga6b5552ec14f5867d89d80b22a4dc25f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b5552ec14f5867d89d80b22a4dc25f1">&#9670;&nbsp;</a></span>DMA_HRS_HRS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HRS_HRS3</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS3_SHIFT)) &amp; DMA_HRS_HRS3_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRS3 - Hardware Request Status Channel 3 0b0..A hardware service request for channel 3 is not present 0b1..A hardware service request for channel 3 is present </p>

</div>
</div>
<a id="gac1c7ec8675195059a1d4e1f075eedf51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1c7ec8675195059a1d4e1f075eedf51">&#9670;&nbsp;</a></span>DMA_HRS_HRS30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HRS_HRS30</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS30_SHIFT)) &amp; DMA_HRS_HRS30_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRS30 - Hardware Request Status Channel 30 0b0..A hardware service request for channel 30 is not present 0b1..A hardware service request for channel 30 is present </p>

</div>
</div>
<a id="ga00729f71351b1038850ac706dc85c315"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00729f71351b1038850ac706dc85c315">&#9670;&nbsp;</a></span>DMA_HRS_HRS31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HRS_HRS31</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS31_SHIFT)) &amp; DMA_HRS_HRS31_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRS31 - Hardware Request Status Channel 31 0b0..A hardware service request for channel 31 is not present 0b1..A hardware service request for channel 31 is present </p>

</div>
</div>
<a id="ga90248faf69617103792134ffd5fd6f6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90248faf69617103792134ffd5fd6f6d">&#9670;&nbsp;</a></span>DMA_HRS_HRS4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HRS_HRS4</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS4_SHIFT)) &amp; DMA_HRS_HRS4_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRS4 - Hardware Request Status Channel 4 0b0..A hardware service request for channel 4 is not present 0b1..A hardware service request for channel 4 is present </p>

</div>
</div>
<a id="ga02c573d253b73464cbc7bb3917b8e737"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02c573d253b73464cbc7bb3917b8e737">&#9670;&nbsp;</a></span>DMA_HRS_HRS5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HRS_HRS5</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS5_SHIFT)) &amp; DMA_HRS_HRS5_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRS5 - Hardware Request Status Channel 5 0b0..A hardware service request for channel 5 is not present 0b1..A hardware service request for channel 5 is present </p>

</div>
</div>
<a id="ga82270d2b0f2be471ebd4462a975e6e81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82270d2b0f2be471ebd4462a975e6e81">&#9670;&nbsp;</a></span>DMA_HRS_HRS6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HRS_HRS6</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS6_SHIFT)) &amp; DMA_HRS_HRS6_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRS6 - Hardware Request Status Channel 6 0b0..A hardware service request for channel 6 is not present 0b1..A hardware service request for channel 6 is present </p>

</div>
</div>
<a id="ga45595e2b1a61411198eee7bfaf7e4409"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45595e2b1a61411198eee7bfaf7e4409">&#9670;&nbsp;</a></span>DMA_HRS_HRS7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HRS_HRS7</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS7_SHIFT)) &amp; DMA_HRS_HRS7_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRS7 - Hardware Request Status Channel 7 0b0..A hardware service request for channel 7 is not present 0b1..A hardware service request for channel 7 is present </p>

</div>
</div>
<a id="ga7c4afcc9768ed5f8c4aa13bcd2c9f689"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c4afcc9768ed5f8c4aa13bcd2c9f689">&#9670;&nbsp;</a></span>DMA_HRS_HRS8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HRS_HRS8</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS8_SHIFT)) &amp; DMA_HRS_HRS8_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRS8 - Hardware Request Status Channel 8 0b0..A hardware service request for channel 8 is not present 0b1..A hardware service request for channel 8 is present </p>

</div>
</div>
<a id="ga924385d59b42400e7e74ac7937a5d658"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga924385d59b42400e7e74ac7937a5d658">&#9670;&nbsp;</a></span>DMA_HRS_HRS9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HRS_HRS9</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS9_SHIFT)) &amp; DMA_HRS_HRS9_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRS9 - Hardware Request Status Channel 9 0b0..A hardware service request for channel 9 is not present 0b1..A hardware service request for channel 9 is present </p>

</div>
</div>
<a id="ga79539e1f8334632c65c0ed141bd09f8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79539e1f8334632c65c0ed141bd09f8a">&#9670;&nbsp;</a></span>DMA_INT_INT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_INT0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT0_SHIFT)) &amp; DMA_INT_INT0_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INT0 - Interrupt Request 0 0b0..The interrupt request for channel 0 is cleared 0b1..The interrupt request for channel 0 is active </p>

</div>
</div>
<a id="ga6d7944ca2dca6b4fec8050998509e1f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d7944ca2dca6b4fec8050998509e1f7">&#9670;&nbsp;</a></span>DMA_INT_INT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_INT1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT1_SHIFT)) &amp; DMA_INT_INT1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INT1 - Interrupt Request 1 0b0..The interrupt request for channel 1 is cleared 0b1..The interrupt request for channel 1 is active </p>

</div>
</div>
<a id="gae6329119f96f31d38163eba42b9cab92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6329119f96f31d38163eba42b9cab92">&#9670;&nbsp;</a></span>DMA_INT_INT10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_INT10</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT10_SHIFT)) &amp; DMA_INT_INT10_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INT10 - Interrupt Request 10 0b0..The interrupt request for channel 10 is cleared 0b1..The interrupt request for channel 10 is active </p>

</div>
</div>
<a id="ga6ba333fdb3cca29c0c748a43b3f16185"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ba333fdb3cca29c0c748a43b3f16185">&#9670;&nbsp;</a></span>DMA_INT_INT11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_INT11</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT11_SHIFT)) &amp; DMA_INT_INT11_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INT11 - Interrupt Request 11 0b0..The interrupt request for channel 11 is cleared 0b1..The interrupt request for channel 11 is active </p>

</div>
</div>
<a id="ga65a48a605ce95b06311bee8b07aacfae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65a48a605ce95b06311bee8b07aacfae">&#9670;&nbsp;</a></span>DMA_INT_INT12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_INT12</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT12_SHIFT)) &amp; DMA_INT_INT12_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INT12 - Interrupt Request 12 0b0..The interrupt request for channel 12 is cleared 0b1..The interrupt request for channel 12 is active </p>

</div>
</div>
<a id="gaf8d3cd38403d33e066f9d19200fd6f05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8d3cd38403d33e066f9d19200fd6f05">&#9670;&nbsp;</a></span>DMA_INT_INT13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_INT13</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT13_SHIFT)) &amp; DMA_INT_INT13_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INT13 - Interrupt Request 13 0b0..The interrupt request for channel 13 is cleared 0b1..The interrupt request for channel 13 is active </p>

</div>
</div>
<a id="gaaada4e06bd95d1839ad76727e0d3ae43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaada4e06bd95d1839ad76727e0d3ae43">&#9670;&nbsp;</a></span>DMA_INT_INT14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_INT14</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT14_SHIFT)) &amp; DMA_INT_INT14_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INT14 - Interrupt Request 14 0b0..The interrupt request for channel 14 is cleared 0b1..The interrupt request for channel 14 is active </p>

</div>
</div>
<a id="ga9eb5bb09f8ccf66c35c4bfbfe783066b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9eb5bb09f8ccf66c35c4bfbfe783066b">&#9670;&nbsp;</a></span>DMA_INT_INT15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_INT15</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT15_SHIFT)) &amp; DMA_INT_INT15_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INT15 - Interrupt Request 15 0b0..The interrupt request for channel 15 is cleared 0b1..The interrupt request for channel 15 is active </p>

</div>
</div>
<a id="ga7ae3604dfe85f7159e5b76d1f77abf46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ae3604dfe85f7159e5b76d1f77abf46">&#9670;&nbsp;</a></span>DMA_INT_INT16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_INT16</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT16_SHIFT)) &amp; DMA_INT_INT16_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INT16 - Interrupt Request 16 0b0..The interrupt request for channel 16 is cleared 0b1..The interrupt request for channel 16 is active </p>

</div>
</div>
<a id="ga358acf0403961ea79acced72e707643d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga358acf0403961ea79acced72e707643d">&#9670;&nbsp;</a></span>DMA_INT_INT17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_INT17</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT17_SHIFT)) &amp; DMA_INT_INT17_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INT17 - Interrupt Request 17 0b0..The interrupt request for channel 17 is cleared 0b1..The interrupt request for channel 17 is active </p>

</div>
</div>
<a id="ga80dab7d6d0768693d66b0510ff74f1d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80dab7d6d0768693d66b0510ff74f1d9">&#9670;&nbsp;</a></span>DMA_INT_INT18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_INT18</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT18_SHIFT)) &amp; DMA_INT_INT18_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INT18 - Interrupt Request 18 0b0..The interrupt request for channel 18 is cleared 0b1..The interrupt request for channel 18 is active </p>

</div>
</div>
<a id="ga5c231f0073849b62053280e14ba0b71a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c231f0073849b62053280e14ba0b71a">&#9670;&nbsp;</a></span>DMA_INT_INT19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_INT19</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT19_SHIFT)) &amp; DMA_INT_INT19_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INT19 - Interrupt Request 19 0b0..The interrupt request for channel 19 is cleared 0b1..The interrupt request for channel 19 is active </p>

</div>
</div>
<a id="ga69f9822dcc6f437c7f2c6f70a4ed41df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69f9822dcc6f437c7f2c6f70a4ed41df">&#9670;&nbsp;</a></span>DMA_INT_INT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_INT2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT2_SHIFT)) &amp; DMA_INT_INT2_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INT2 - Interrupt Request 2 0b0..The interrupt request for channel 2 is cleared 0b1..The interrupt request for channel 2 is active </p>

</div>
</div>
<a id="ga1b090892fa88486e29d263d02df7b6cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b090892fa88486e29d263d02df7b6cb">&#9670;&nbsp;</a></span>DMA_INT_INT20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_INT20</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT20_SHIFT)) &amp; DMA_INT_INT20_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INT20 - Interrupt Request 20 0b0..The interrupt request for channel 20 is cleared 0b1..The interrupt request for channel 20 is active </p>

</div>
</div>
<a id="gab4261b24b23c9a86aa04a5e5a791d677"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4261b24b23c9a86aa04a5e5a791d677">&#9670;&nbsp;</a></span>DMA_INT_INT21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_INT21</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT21_SHIFT)) &amp; DMA_INT_INT21_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INT21 - Interrupt Request 21 0b0..The interrupt request for channel 21 is cleared 0b1..The interrupt request for channel 21 is active </p>

</div>
</div>
<a id="ga97200461a2e00f54b06d1d68e0ac4eb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97200461a2e00f54b06d1d68e0ac4eb2">&#9670;&nbsp;</a></span>DMA_INT_INT22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_INT22</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT22_SHIFT)) &amp; DMA_INT_INT22_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INT22 - Interrupt Request 22 0b0..The interrupt request for channel 22 is cleared 0b1..The interrupt request for channel 22 is active </p>

</div>
</div>
<a id="ga655e66b6cf5f6a93be50391b48d21d00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga655e66b6cf5f6a93be50391b48d21d00">&#9670;&nbsp;</a></span>DMA_INT_INT23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_INT23</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT23_SHIFT)) &amp; DMA_INT_INT23_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INT23 - Interrupt Request 23 0b0..The interrupt request for channel 23 is cleared 0b1..The interrupt request for channel 23 is active </p>

</div>
</div>
<a id="gac17ba2fbdfe2ef2407d1c42cd001b765"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac17ba2fbdfe2ef2407d1c42cd001b765">&#9670;&nbsp;</a></span>DMA_INT_INT24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_INT24</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT24_SHIFT)) &amp; DMA_INT_INT24_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INT24 - Interrupt Request 24 0b0..The interrupt request for channel 24 is cleared 0b1..The interrupt request for channel 24 is active </p>

</div>
</div>
<a id="ga2547d99563698d3401b08045facff639"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2547d99563698d3401b08045facff639">&#9670;&nbsp;</a></span>DMA_INT_INT25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_INT25</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT25_SHIFT)) &amp; DMA_INT_INT25_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INT25 - Interrupt Request 25 0b0..The interrupt request for channel 25 is cleared 0b1..The interrupt request for channel 25 is active </p>

</div>
</div>
<a id="gac1ee557edc2d357cce7fc06393b17cc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1ee557edc2d357cce7fc06393b17cc2">&#9670;&nbsp;</a></span>DMA_INT_INT26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_INT26</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT26_SHIFT)) &amp; DMA_INT_INT26_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INT26 - Interrupt Request 26 0b0..The interrupt request for channel 26 is cleared 0b1..The interrupt request for channel 26 is active </p>

</div>
</div>
<a id="ga7f248e5c4fe4b9f79647909d6905d63a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f248e5c4fe4b9f79647909d6905d63a">&#9670;&nbsp;</a></span>DMA_INT_INT27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_INT27</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT27_SHIFT)) &amp; DMA_INT_INT27_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INT27 - Interrupt Request 27 0b0..The interrupt request for channel 27 is cleared 0b1..The interrupt request for channel 27 is active </p>

</div>
</div>
<a id="ga3bcc40fd31d5ea3bfa94c8e22ee38ce9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bcc40fd31d5ea3bfa94c8e22ee38ce9">&#9670;&nbsp;</a></span>DMA_INT_INT28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_INT28</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT28_SHIFT)) &amp; DMA_INT_INT28_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INT28 - Interrupt Request 28 0b0..The interrupt request for channel 28 is cleared 0b1..The interrupt request for channel 28 is active </p>

</div>
</div>
<a id="ga8ebeb45fda84fca1d9cf954bafc6175b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ebeb45fda84fca1d9cf954bafc6175b">&#9670;&nbsp;</a></span>DMA_INT_INT29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_INT29</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT29_SHIFT)) &amp; DMA_INT_INT29_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INT29 - Interrupt Request 29 0b0..The interrupt request for channel 29 is cleared 0b1..The interrupt request for channel 29 is active </p>

</div>
</div>
<a id="gaf17b431d0bf04546f1818f723bded5bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf17b431d0bf04546f1818f723bded5bd">&#9670;&nbsp;</a></span>DMA_INT_INT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_INT3</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT3_SHIFT)) &amp; DMA_INT_INT3_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INT3 - Interrupt Request 3 0b0..The interrupt request for channel 3 is cleared 0b1..The interrupt request for channel 3 is active </p>

</div>
</div>
<a id="gad7bbaad8005f873058329c093b2dcdbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7bbaad8005f873058329c093b2dcdbc">&#9670;&nbsp;</a></span>DMA_INT_INT30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_INT30</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT30_SHIFT)) &amp; DMA_INT_INT30_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INT30 - Interrupt Request 30 0b0..The interrupt request for channel 30 is cleared 0b1..The interrupt request for channel 30 is active </p>

</div>
</div>
<a id="gacd582a19a6a4c6965bf4cc475522e42a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd582a19a6a4c6965bf4cc475522e42a">&#9670;&nbsp;</a></span>DMA_INT_INT31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_INT31</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT31_SHIFT)) &amp; DMA_INT_INT31_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INT31 - Interrupt Request 31 0b0..The interrupt request for channel 31 is cleared 0b1..The interrupt request for channel 31 is active </p>

</div>
</div>
<a id="gafd60a1e4ad7d6371e0701194488ae74e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd60a1e4ad7d6371e0701194488ae74e">&#9670;&nbsp;</a></span>DMA_INT_INT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_INT4</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT4_SHIFT)) &amp; DMA_INT_INT4_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INT4 - Interrupt Request 4 0b0..The interrupt request for channel 4 is cleared 0b1..The interrupt request for channel 4 is active </p>

</div>
</div>
<a id="ga2c02235c41780f97c7d40895dbccfcde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c02235c41780f97c7d40895dbccfcde">&#9670;&nbsp;</a></span>DMA_INT_INT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_INT5</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT5_SHIFT)) &amp; DMA_INT_INT5_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INT5 - Interrupt Request 5 0b0..The interrupt request for channel 5 is cleared 0b1..The interrupt request for channel 5 is active </p>

</div>
</div>
<a id="ga0c1e1bfcb110c0a439567f3c43be020f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c1e1bfcb110c0a439567f3c43be020f">&#9670;&nbsp;</a></span>DMA_INT_INT6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_INT6</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT6_SHIFT)) &amp; DMA_INT_INT6_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INT6 - Interrupt Request 6 0b0..The interrupt request for channel 6 is cleared 0b1..The interrupt request for channel 6 is active </p>

</div>
</div>
<a id="ga0097c2ca7d13b9776eef3bbec0852470"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0097c2ca7d13b9776eef3bbec0852470">&#9670;&nbsp;</a></span>DMA_INT_INT7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_INT7</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT7_SHIFT)) &amp; DMA_INT_INT7_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INT7 - Interrupt Request 7 0b0..The interrupt request for channel 7 is cleared 0b1..The interrupt request for channel 7 is active </p>

</div>
</div>
<a id="gaef932d6db06715386ec85ae67206e907"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef932d6db06715386ec85ae67206e907">&#9670;&nbsp;</a></span>DMA_INT_INT8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_INT8</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT8_SHIFT)) &amp; DMA_INT_INT8_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INT8 - Interrupt Request 8 0b0..The interrupt request for channel 8 is cleared 0b1..The interrupt request for channel 8 is active </p>

</div>
</div>
<a id="ga38172fd78ac4f0262304e9d0803c7bd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38172fd78ac4f0262304e9d0803c7bd4">&#9670;&nbsp;</a></span>DMA_INT_INT9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_INT9</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT9_SHIFT)) &amp; DMA_INT_INT9_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INT9 - Interrupt Request 9 0b0..The interrupt request for channel 9 is cleared 0b1..The interrupt request for channel 9 is active </p>

</div>
</div>
<a id="ga955150e5aaff65cceeb0e2fb0f08d6c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga955150e5aaff65cceeb0e2fb0f08d6c6">&#9670;&nbsp;</a></span>DMA_NBYTES_MLNO_NBYTES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_NBYTES_MLNO_NBYTES</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_NBYTES_MLNO_NBYTES_SHIFT)) &amp; DMA_NBYTES_MLNO_NBYTES_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NBYTES - Minor Byte Transfer Count </p>

</div>
</div>
<a id="ga279995630f704fa55780fff62f590aaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga279995630f704fa55780fff62f590aaa">&#9670;&nbsp;</a></span>DMA_NBYTES_MLOFFNO_DMLOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_NBYTES_MLOFFNO_DMLOE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_NBYTES_MLOFFNO_DMLOE_SHIFT)) &amp; DMA_NBYTES_MLOFFNO_DMLOE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMLOE - Destination Minor Loop Offset Enable 0b0..The minor loop offset is not applied to the DADDR 0b1..The minor loop offset is applied to the DADDR </p>

</div>
</div>
<a id="ga6ade3a2121a12d70dd34e978f92465e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ade3a2121a12d70dd34e978f92465e3">&#9670;&nbsp;</a></span>DMA_NBYTES_MLOFFNO_NBYTES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_NBYTES_MLOFFNO_NBYTES</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_NBYTES_MLOFFNO_NBYTES_SHIFT)) &amp; DMA_NBYTES_MLOFFNO_NBYTES_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NBYTES - Minor Byte Transfer Count </p>

</div>
</div>
<a id="gaf24c9cd00e8d1e2f980a3129f48d06e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf24c9cd00e8d1e2f980a3129f48d06e2">&#9670;&nbsp;</a></span>DMA_NBYTES_MLOFFNO_SMLOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_NBYTES_MLOFFNO_SMLOE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_NBYTES_MLOFFNO_SMLOE_SHIFT)) &amp; DMA_NBYTES_MLOFFNO_SMLOE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMLOE - Source Minor Loop Offset Enable 0b0..The minor loop offset is not applied to the SADDR 0b1..The minor loop offset is applied to the SADDR </p>

</div>
</div>
<a id="gae59c79342f2b0707a2e7a49fe4ea6944"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae59c79342f2b0707a2e7a49fe4ea6944">&#9670;&nbsp;</a></span>DMA_NBYTES_MLOFFYES_DMLOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_NBYTES_MLOFFYES_DMLOE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_NBYTES_MLOFFYES_DMLOE_SHIFT)) &amp; DMA_NBYTES_MLOFFYES_DMLOE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMLOE - Destination Minor Loop Offset Enable 0b0..The minor loop offset is not applied to the DADDR 0b1..The minor loop offset is applied to the DADDR </p>

</div>
</div>
<a id="ga9f73c3351f2fff2e2c04b2a03fabd506"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f73c3351f2fff2e2c04b2a03fabd506">&#9670;&nbsp;</a></span>DMA_NBYTES_MLOFFYES_MLOFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_NBYTES_MLOFFYES_MLOFF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_NBYTES_MLOFFYES_MLOFF_SHIFT)) &amp; DMA_NBYTES_MLOFFYES_MLOFF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MLOFF - If SMLOE = 1 or DMLOE = 1, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes. </p>

</div>
</div>
<a id="gaab46ecd8c1a7d2849248ee5ea3271873"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab46ecd8c1a7d2849248ee5ea3271873">&#9670;&nbsp;</a></span>DMA_NBYTES_MLOFFYES_NBYTES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_NBYTES_MLOFFYES_NBYTES</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_NBYTES_MLOFFYES_NBYTES_SHIFT)) &amp; DMA_NBYTES_MLOFFYES_NBYTES_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NBYTES - Minor Byte Transfer Count </p>

</div>
</div>
<a id="ga4b5f1e12aa0fe559344707840a841b06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b5f1e12aa0fe559344707840a841b06">&#9670;&nbsp;</a></span>DMA_NBYTES_MLOFFYES_SMLOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_NBYTES_MLOFFYES_SMLOE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_NBYTES_MLOFFYES_SMLOE_SHIFT)) &amp; DMA_NBYTES_MLOFFYES_SMLOE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMLOE - Source Minor Loop Offset Enable 0b0..The minor loop offset is not applied to the SADDR 0b1..The minor loop offset is applied to the SADDR </p>

</div>
</div>
<a id="gaed2c0dfa4b40da7d754af68651980303"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed2c0dfa4b40da7d754af68651980303">&#9670;&nbsp;</a></span>DMA_SADDR_SADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SADDR_SADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_SADDR_SADDR_SHIFT)) &amp; DMA_SADDR_SADDR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SADDR - Source Address </p>

</div>
</div>
<a id="ga301325edcc8ae50aa17ff5914e9bca46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga301325edcc8ae50aa17ff5914e9bca46">&#9670;&nbsp;</a></span>DMA_SEEI_NOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SEEI_NOP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_SEEI_NOP_SHIFT)) &amp; DMA_SEEI_NOP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NOP - No Op Enable 0b0..Normal operation 0b1..No operation, ignore the other fields in this register </p>

</div>
</div>
<a id="gaac543ddd4b89f5d1bcdf3e01580fc89a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac543ddd4b89f5d1bcdf3e01580fc89a">&#9670;&nbsp;</a></span>DMA_SEEI_SAEE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SEEI_SAEE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_SEEI_SAEE_SHIFT)) &amp; DMA_SEEI_SAEE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAEE - Set All Enable Error Interrupts 0b0..Write 1 only to the EEI field specified in the SEEI field 0b1..Writes 1 to all fields in EEI </p>

</div>
</div>
<a id="ga5e1057a8a3c0471a410d748cd532cce3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e1057a8a3c0471a410d748cd532cce3">&#9670;&nbsp;</a></span>DMA_SEEI_SEEI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SEEI_SEEI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_SEEI_SEEI_SHIFT)) &amp; DMA_SEEI_SEEI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SEEI - Set Enable Error Interrupt </p>

</div>
</div>
<a id="ga5c20d8c3b9be8c549305fa13c96bd79b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c20d8c3b9be8c549305fa13c96bd79b">&#9670;&nbsp;</a></span>DMA_SERQ_NOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SERQ_NOP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_SERQ_NOP_SHIFT)) &amp; DMA_SERQ_NOP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NOP - No Op Enable 0b0..Normal operation 0b1..No operation, ignore the other fields in this register </p>

</div>
</div>
<a id="ga0a739afb83bbff124fdc17bfc9764372"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a739afb83bbff124fdc17bfc9764372">&#9670;&nbsp;</a></span>DMA_SERQ_SAER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SERQ_SAER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_SERQ_SAER_SHIFT)) &amp; DMA_SERQ_SAER_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAER - Set All Enable Requests 0b0..Write 1 to only the ERQ field specified in the SERQ field 0b1..Write 1 to all fields in ERQ </p>

</div>
</div>
<a id="ga0b5a7acb359bcc57dd725102edfd21f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b5a7acb359bcc57dd725102edfd21f9">&#9670;&nbsp;</a></span>DMA_SERQ_SERQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SERQ_SERQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_SERQ_SERQ_SHIFT)) &amp; DMA_SERQ_SERQ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SERQ - Set Enable Request </p>

</div>
</div>
<a id="gaaf7074ad8d4f6d4e0787cdd621f34212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf7074ad8d4f6d4e0787cdd621f34212">&#9670;&nbsp;</a></span>DMA_SLAST_SLAST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SLAST_SLAST</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_SLAST_SLAST_SHIFT)) &amp; DMA_SLAST_SLAST_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SLAST - Last Source Address Adjustment </p>

</div>
</div>
<a id="ga17c965464f8707b527e21600d136c450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17c965464f8707b527e21600d136c450">&#9670;&nbsp;</a></span>DMA_SOFF_SOFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SOFF_SOFF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_SOFF_SOFF_SHIFT)) &amp; DMA_SOFF_SOFF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SOFF - Source address signed offset </p>

</div>
</div>
<a id="gab8d402c58eceb0d66d7cc42a63655756"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8d402c58eceb0d66d7cc42a63655756">&#9670;&nbsp;</a></span>DMA_SSRT_NOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SSRT_NOP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_SSRT_NOP_SHIFT)) &amp; DMA_SSRT_NOP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NOP - No Op Enable 0b0..Normal operation 0b1..No operation; all other fields in this register are ignored. </p>

</div>
</div>
<a id="gafbd701ff1cc8f6b92855ab4b4bdf3358"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbd701ff1cc8f6b92855ab4b4bdf3358">&#9670;&nbsp;</a></span>DMA_SSRT_SAST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SSRT_SAST</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_SSRT_SAST_SHIFT)) &amp; DMA_SSRT_SAST_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAST - Set All START fields (activates all channels) 0b0..Write 1 to only the TCDn_CSR[START] field specified in the SSRT field 0b1..Write 1 to all bits in TCDn_CSR[START] </p>

</div>
</div>
<a id="ga381ae16ec1d637479a855f345d3e160f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga381ae16ec1d637479a855f345d3e160f">&#9670;&nbsp;</a></span>DMA_SSRT_SSRT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SSRT_SSRT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_SSRT_SSRT_SHIFT)) &amp; DMA_SSRT_SSRT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSRT - Set START field </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
