#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Mar  3 14:06:40 2023
# Process ID: 26464
# Current directory: F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17236 F:\GitHub\ECE_449\ECE449_16bitCPU\Project_Files\Top_Level_CPU\Top_Level_CPU.xpr
# Log file: F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/vivado.log
# Journal file: F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/jakef/Documents/ECE449_16bitCPU/Project_Files/Top_Level_CPU' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.srcs/sim_1/new/Top_Level_CPU_TB.vhd', nor could it be found using path 'C:/Users/jakef/Documents/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.srcs/sim_1/new/Top_Level_CPU_TB.vhd'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.ip_user_files', nor could it be found using path 'C:/Users/jakef/Documents/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level_CPU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.sim/sim_1/behav/xsim/Ram_Test.mem'
INFO: [SIM-utils-43] Exported 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.sim/sim_1/behav/xsim/Format_A.mem'
INFO: [SIM-utils-43] Exported 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.sim/sim_1/behav/xsim/RAM.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Top_Level_CPU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/ALU_16bit/ALU_16bit.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/decode/decode.srcs/sources_1/new/Decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decode
INFO: [VRFC 10-163] Analyzing VHDL file "F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/EX_Stage/EX_Stage.srcs/sources_1/new/EX_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EX_stage
INFO: [VRFC 10-163] Analyzing VHDL file "F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Intruction_Fetch_Stage/Intruction_Fetch_Stage.srcs/sources_1/new/Intruction_Fetch_Stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Intruction_Fetch_Stage
INFO: [VRFC 10-163] Analyzing VHDL file "F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/decode/decode.srcs/sources_1/new/MUX2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX2_1
INFO: [VRFC 10-163] Analyzing VHDL file "F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.srcs/sources_1/new/Memory_Stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory_Stage
INFO: [VRFC 10-163] Analyzing VHDL file "F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/RAM_16bit/RAM_16bit.srcs/sources_1/new/RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM
INFO: [VRFC 10-163] Analyzing VHDL file "F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/decode/decode.srcs/sources_1/new/RF8_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file
INFO: [VRFC 10-163] Analyzing VHDL file "F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Write_Back_Stage/Write_Back_Stage.srcs/sources_1/new/Write_Back_Stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Write_Back_Stage
INFO: [VRFC 10-163] Analyzing VHDL file "F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.srcs/sources_1/new/Top_Level_CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Top_Level_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d60582c2051d45858523b6c51ed65df2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot Top_Level_CPU_behav xil_defaultlib.Top_Level_CPU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling architecture behavioral of entity xil_defaultlib.Intruction_Fetch_Stage [intruction_fetch_stage_default]
Compiling architecture behavioural of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX2_1 [mux2_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Decode [decode_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.EX_stage [ex_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory_Stage [memory_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.Write_Back_Stage [write_back_stage_default]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=1024...
Compiling module xpm.xpm_memory_dpdistram(MEMORY_SIZE...
Compiling architecture behavioral of entity xil_defaultlib.RAM [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_cpu
Built simulation snapshot Top_Level_CPU_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.sim/sim_1/behav/xsim/xsim.dir/Top_Level_CPU_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar  3 14:08:05 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Level_CPU_behav -key {Behavioral:sim_1:Functional:Top_Level_CPU} -tclbatch {Top_Level_CPU.tcl} -view {F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU_TB_behav.wcfg
WARNING: Simulation object /Top_Level_CPU_TB/rst was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/clk was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/in_port was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/out_port was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/CPU/ID_inst/output_en__5 was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/CPU/IF_ID_IR was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/CPU/WB_ID_wr_data was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/CPU/ID_EX_A was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/CPU/ID_EX_B was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/CPU/ID_EX_IR was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/CPU/EX_MEM_IR was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/CPU/EX_MEM_alu_res was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/CPU/EX_MEM_v_data was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/CPU/MEM_WB_alu was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/CPU/MEM_WB_v_data was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/CPU/MEM_WB_IR was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/CPU/EX_MEM_N_flag was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/CPU/EX_MEM_Z_flag was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/CPU/ram_addra was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/CPU/ram_dataa was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/CPU/ram_datab was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/CPU/ram_wr_en was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/CPU/IF_inst/branch was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/CPU/IF_inst/PC_new was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/CPU/IF_inst/next_counter was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/CPU/ID_inst/outport_internal was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/CPU/EX_inst/ALU_OP was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/CPU/EX_inst/ALU_result was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/CPU/EX_inst/z was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/CPU/EX_inst/n was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/CPU/EX_inst/z_output was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/CPU/EX_inst/n_output was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/CPU/EX_inst/B_data was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/CPU/MEM_inst/branch was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/CPU/MEM_inst/ALU was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/CPU/MEM_inst/Overflow was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/CPU/WB_inst/ALU was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/CPU/WB_inst/Overflow was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/CPU/WB_inst/input_port was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/CPU/WB_inst/Mem was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/CPU/RAM_inst/douta was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/CPU/RAM_inst/wea was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/CPU/ID_inst/outport_internal was not found in the design.
WARNING: Simulation object /Top_Level_CPU_TB/CPU/ID_inst/output_en__5 was not found in the design.
source Top_Level_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. Top_Level_CPU.RAM_inst.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /Top_Level_CPU/RAM_inst/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_0  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Level_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 846.156 ; gain = 17.145
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 100 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar  3 14:14:20 2023...
