<profile>

<section name = "Vivado HLS Report for 'conv2d'" level="0">
<item name = "Date">Wed Dec 18 01:58:55 2024
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">conv2d_pj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.510</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">43636, 43636, 43636, 43636, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_convolution_kernel_fu_148">convolution_kernel, 39661, 39661, 39661, 39661, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">2112, 2112, 66, -, -, 32, no</column>
<column name=" + Loop 1.1">64, 64, 2, -, -, 32, no</column>
<column name="- Loop 2">1860, 1860, 62, -, -, 30, no</column>
<column name=" + Loop 2.1">60, 60, 2, -, -, 30, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 142</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 3, 216, 331</column>
<column name="Memory">4, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 149</column>
<column name="Register">-, -, 145, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">1, 1, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_convolution_kernel_fu_148">convolution_kernel, 0, 3, 216, 331</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="buffer_U">conv2d_buffer, 2, 0, 0, 1024, 32, 1, 32768</column>
<column name="output_U">conv2d_output, 2, 0, 0, 900, 32, 1, 28800</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_2_fu_212_p2">+, 0, 0, 15, 5, 1</column>
<column name="i_fu_162_p2">+, 0, 0, 15, 6, 1</column>
<column name="j_2_fu_254_p2">+, 0, 0, 15, 5, 1</column>
<column name="j_fu_186_p2">+, 0, 0, 15, 6, 1</column>
<column name="tmp_13_fu_196_p2">+, 0, 0, 12, 12, 12</column>
<column name="tmp_14_fu_264_p2">+, 0, 0, 13, 11, 11</column>
<column name="tmp_12_fu_242_p2">-, 0, 0, 13, 11, 11</column>
<column name="exitcond1_i4_fu_206_p2">icmp, 0, 0, 11, 5, 3</column>
<column name="exitcond1_i_fu_156_p2">icmp, 0, 0, 11, 6, 7</column>
<column name="exitcond_i8_fu_248_p2">icmp, 0, 0, 11, 5, 3</column>
<column name="exitcond_i_fu_180_p2">icmp, 0, 0, 11, 6, 7</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">44, 9, 1, 9</column>
<column name="buffer_address0">15, 3, 10, 30</column>
<column name="buffer_ce0">15, 3, 1, 3</column>
<column name="i_i3_reg_126">9, 2, 5, 10</column>
<column name="i_i_reg_104">9, 2, 6, 12</column>
<column name="j_i7_reg_137">9, 2, 5, 10</column>
<column name="j_i_reg_115">9, 2, 6, 12</column>
<column name="output_address0">15, 3, 10, 30</column>
<column name="output_ce0">15, 3, 1, 3</column>
<column name="output_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="grp_convolution_kernel_fu_148_ap_start_reg">1, 0, 1, 0</column>
<column name="i_2_reg_308">5, 0, 5, 0</column>
<column name="i_i3_reg_126">5, 0, 5, 0</column>
<column name="i_i_reg_104">6, 0, 6, 0</column>
<column name="i_reg_277">6, 0, 6, 0</column>
<column name="j_2_reg_321">5, 0, 5, 0</column>
<column name="j_i7_reg_137">5, 0, 5, 0</column>
<column name="j_i_reg_115">6, 0, 6, 0</column>
<column name="j_reg_290">6, 0, 6, 0</column>
<column name="tmp_12_reg_313">10, 0, 11, 1</column>
<column name="tmp_14_cast_reg_282">6, 0, 12, 6</column>
<column name="tmp_18_cast_reg_295">12, 0, 64, 52</column>
<column name="tmp_19_cast_reg_326">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv2d, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv2d, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv2d, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv2d, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv2d, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv2d, return value</column>
<column name="input_r_address0">out, 10, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 32, ap_memory, input_r, array</column>
<column name="kernel_address0">out, 4, ap_memory, kernel, array</column>
<column name="kernel_ce0">out, 1, ap_memory, kernel, array</column>
<column name="kernel_q0">in, 32, ap_memory, kernel, array</column>
<column name="result_address0">out, 10, ap_memory, result, array</column>
<column name="result_ce0">out, 1, ap_memory, result, array</column>
<column name="result_we0">out, 1, ap_memory, result, array</column>
<column name="result_d0">out, 32, ap_memory, result, array</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">6.51</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'input_load', conv2D.cpp:10->conv2D.cpp:47">load, 3.25, 3.25, -, -, -, -, -, -, &apos;input_r&apos;, -, -, -, -</column>
<column name="conv2D.cpp:10->conv2D.cpp:47">store, 3.25, 6.51, &apos;input_load&apos;, conv2D.cpp:10-&gt;conv2D.cpp:47, -, -, -, -, -, &apos;buffer&apos;, conv2D.cpp:44, -, -, -, -</column>
</table>
</item>
</section>
</profile>
