ARM GAS  C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB65:
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  27:Core/Src/stm32f1xx_hal_msp.c **** 
  28:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f1xx_hal_msp.c **** 
  31:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f1xx_hal_msp.c **** 
  36:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f1xx_hal_msp.c **** 
  38:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f1xx_hal_msp.c **** 
  41:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f1xx_hal_msp.c **** 
  43:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f1xx_hal_msp.c **** 
  46:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f1xx_hal_msp.c **** 
  48:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f1xx_hal_msp.c **** 
  51:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f1xx_hal_msp.c **** 
  53:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f1xx_hal_msp.c **** 
  56:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f1xx_hal_msp.c **** 
  58:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f1xx_hal_msp.c **** 
  60:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f1xx_hal_msp.c **** 
  62:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Core/Src/stm32f1xx_hal_msp.c ****                     /**
  64:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32f1xx_hal_msp.c ****   */
  66:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 67 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              		.cfi_def_cfa_offset 8
  68:Core/Src/stm32f1xx_hal_msp.c **** 
  69:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  70:Core/Src/stm32f1xx_hal_msp.c **** 
  71:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  72:Core/Src/stm32f1xx_hal_msp.c **** 
  73:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  34              		.loc 1 73 3 view .LVU1
  35              	.LBB2:
  36              		.loc 1 73 3 view .LVU2
  37              		.loc 1 73 3 view .LVU3
  38 0002 0E4B     		ldr	r3, .L3
  39 0004 9A69     		ldr	r2, [r3, #24]
  40 0006 42F00102 		orr	r2, r2, #1
  41 000a 9A61     		str	r2, [r3, #24]
  42              		.loc 1 73 3 view .LVU4
ARM GAS  C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s 			page 3


  43 000c 9A69     		ldr	r2, [r3, #24]
  44 000e 02F00102 		and	r2, r2, #1
  45 0012 0092     		str	r2, [sp]
  46              		.loc 1 73 3 view .LVU5
  47 0014 009A     		ldr	r2, [sp]
  48              	.LBE2:
  49              		.loc 1 73 3 view .LVU6
  74:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  50              		.loc 1 74 3 view .LVU7
  51              	.LBB3:
  52              		.loc 1 74 3 view .LVU8
  53              		.loc 1 74 3 view .LVU9
  54 0016 DA69     		ldr	r2, [r3, #28]
  55 0018 42F08052 		orr	r2, r2, #268435456
  56 001c DA61     		str	r2, [r3, #28]
  57              		.loc 1 74 3 view .LVU10
  58 001e DB69     		ldr	r3, [r3, #28]
  59 0020 03F08053 		and	r3, r3, #268435456
  60 0024 0193     		str	r3, [sp, #4]
  61              		.loc 1 74 3 view .LVU11
  62 0026 019B     		ldr	r3, [sp, #4]
  63              	.LBE3:
  64              		.loc 1 74 3 view .LVU12
  75:Core/Src/stm32f1xx_hal_msp.c **** 
  76:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  77:Core/Src/stm32f1xx_hal_msp.c **** 
  78:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  79:Core/Src/stm32f1xx_hal_msp.c ****   */
  80:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  65              		.loc 1 80 3 view .LVU13
  66              	.LBB4:
  67              		.loc 1 80 3 view .LVU14
  68 0028 054A     		ldr	r2, .L3+4
  69 002a 5368     		ldr	r3, [r2, #4]
  70              	.LVL0:
  71              		.loc 1 80 3 view .LVU15
  72 002c 23F0E063 		bic	r3, r3, #117440512
  73              	.LVL1:
  74              		.loc 1 80 3 view .LVU16
  75 0030 43F00073 		orr	r3, r3, #33554432
  76              	.LVL2:
  77              		.loc 1 80 3 view .LVU17
  78 0034 5360     		str	r3, [r2, #4]
  79              	.LBE4:
  80              		.loc 1 80 3 view .LVU18
  81:Core/Src/stm32f1xx_hal_msp.c **** 
  82:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  83:Core/Src/stm32f1xx_hal_msp.c **** 
  84:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  85:Core/Src/stm32f1xx_hal_msp.c **** }
  81              		.loc 1 85 1 is_stmt 0 view .LVU19
  82 0036 02B0     		add	sp, sp, #8
  83              		.cfi_def_cfa_offset 0
  84              		@ sp needed
  85 0038 7047     		bx	lr
  86              	.L4:
  87 003a 00BF     		.align	2
ARM GAS  C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s 			page 4


  88              	.L3:
  89 003c 00100240 		.word	1073876992
  90 0040 00000140 		.word	1073807360
  91              		.cfi_endproc
  92              	.LFE65:
  94              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  95              		.align	1
  96              		.global	HAL_ADC_MspInit
  97              		.syntax unified
  98              		.thumb
  99              		.thumb_func
 101              	HAL_ADC_MspInit:
 102              	.LVL3:
 103              	.LFB66:
  86:Core/Src/stm32f1xx_hal_msp.c **** 
  87:Core/Src/stm32f1xx_hal_msp.c **** /**
  88:Core/Src/stm32f1xx_hal_msp.c ****   * @brief ADC MSP Initialization
  89:Core/Src/stm32f1xx_hal_msp.c ****   * This function configures the hardware resources used in this example
  90:Core/Src/stm32f1xx_hal_msp.c ****   * @param hadc: ADC handle pointer
  91:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
  92:Core/Src/stm32f1xx_hal_msp.c ****   */
  93:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  94:Core/Src/stm32f1xx_hal_msp.c **** {
 104              		.loc 1 94 1 is_stmt 1 view -0
 105              		.cfi_startproc
 106              		@ args = 0, pretend = 0, frame = 24
 107              		@ frame_needed = 0, uses_anonymous_args = 0
 108              		.loc 1 94 1 is_stmt 0 view .LVU21
 109 0000 10B5     		push	{r4, lr}
 110              		.cfi_def_cfa_offset 8
 111              		.cfi_offset 4, -8
 112              		.cfi_offset 14, -4
 113 0002 86B0     		sub	sp, sp, #24
 114              		.cfi_def_cfa_offset 32
  95:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 115              		.loc 1 95 3 is_stmt 1 view .LVU22
 116              		.loc 1 95 20 is_stmt 0 view .LVU23
 117 0004 0023     		movs	r3, #0
 118 0006 0293     		str	r3, [sp, #8]
 119 0008 0393     		str	r3, [sp, #12]
 120 000a 0493     		str	r3, [sp, #16]
 121 000c 0593     		str	r3, [sp, #20]
  96:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 122              		.loc 1 96 3 is_stmt 1 view .LVU24
 123              		.loc 1 96 10 is_stmt 0 view .LVU25
 124 000e 0268     		ldr	r2, [r0]
 125              		.loc 1 96 5 view .LVU26
 126 0010 214B     		ldr	r3, .L11
 127 0012 9A42     		cmp	r2, r3
 128 0014 01D0     		beq	.L9
 129              	.LVL4:
 130              	.L5:
  97:Core/Src/stm32f1xx_hal_msp.c ****   {
  98:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspInit 0 */
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 100:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END ADC1_MspInit 0 */
 101:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
ARM GAS  C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s 			page 5


 102:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 103:Core/Src/stm32f1xx_hal_msp.c **** 
 104:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 105:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 106:Core/Src/stm32f1xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 107:Core/Src/stm32f1xx_hal_msp.c ****     */
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GASE_Pin;
 109:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 110:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GASE_GPIO_Port, &GPIO_InitStruct);
 111:Core/Src/stm32f1xx_hal_msp.c **** 
 112:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 DMA Init */
 113:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 Init */
 114:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Instance = DMA1_Channel1;
 115:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 116:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 117:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 118:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 119:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 120:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_NORMAL;
 121:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 122:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 123:Core/Src/stm32f1xx_hal_msp.c ****     {
 124:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 125:Core/Src/stm32f1xx_hal_msp.c ****     }
 126:Core/Src/stm32f1xx_hal_msp.c **** 
 127:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 128:Core/Src/stm32f1xx_hal_msp.c **** 
 129:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 interrupt Init */
 130:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 131:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 132:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspInit 1 */
 133:Core/Src/stm32f1xx_hal_msp.c **** 
 134:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END ADC1_MspInit 1 */
 135:Core/Src/stm32f1xx_hal_msp.c **** 
 136:Core/Src/stm32f1xx_hal_msp.c ****   }
 137:Core/Src/stm32f1xx_hal_msp.c **** 
 138:Core/Src/stm32f1xx_hal_msp.c **** }
 131              		.loc 1 138 1 view .LVU27
 132 0016 06B0     		add	sp, sp, #24
 133              		.cfi_remember_state
 134              		.cfi_def_cfa_offset 8
 135              		@ sp needed
 136 0018 10BD     		pop	{r4, pc}
 137              	.LVL5:
 138              	.L9:
 139              		.cfi_restore_state
 140              		.loc 1 138 1 view .LVU28
 141 001a 0446     		mov	r4, r0
 102:Core/Src/stm32f1xx_hal_msp.c **** 
 142              		.loc 1 102 5 is_stmt 1 view .LVU29
 143              	.LBB5:
 102:Core/Src/stm32f1xx_hal_msp.c **** 
 144              		.loc 1 102 5 view .LVU30
 102:Core/Src/stm32f1xx_hal_msp.c **** 
 145              		.loc 1 102 5 view .LVU31
 146 001c 03F56C43 		add	r3, r3, #60416
 147 0020 9A69     		ldr	r2, [r3, #24]
ARM GAS  C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s 			page 6


 148 0022 42F40072 		orr	r2, r2, #512
 149 0026 9A61     		str	r2, [r3, #24]
 102:Core/Src/stm32f1xx_hal_msp.c **** 
 150              		.loc 1 102 5 view .LVU32
 151 0028 9A69     		ldr	r2, [r3, #24]
 152 002a 02F40072 		and	r2, r2, #512
 153 002e 0092     		str	r2, [sp]
 102:Core/Src/stm32f1xx_hal_msp.c **** 
 154              		.loc 1 102 5 view .LVU33
 155 0030 009A     		ldr	r2, [sp]
 156              	.LBE5:
 102:Core/Src/stm32f1xx_hal_msp.c **** 
 157              		.loc 1 102 5 view .LVU34
 104:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 158              		.loc 1 104 5 view .LVU35
 159              	.LBB6:
 104:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 160              		.loc 1 104 5 view .LVU36
 104:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 161              		.loc 1 104 5 view .LVU37
 162 0032 9A69     		ldr	r2, [r3, #24]
 163 0034 42F00402 		orr	r2, r2, #4
 164 0038 9A61     		str	r2, [r3, #24]
 104:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 165              		.loc 1 104 5 view .LVU38
 166 003a 9B69     		ldr	r3, [r3, #24]
 167 003c 03F00403 		and	r3, r3, #4
 168 0040 0193     		str	r3, [sp, #4]
 104:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 169              		.loc 1 104 5 view .LVU39
 170 0042 019B     		ldr	r3, [sp, #4]
 171              	.LBE6:
 104:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 172              		.loc 1 104 5 view .LVU40
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 173              		.loc 1 108 5 view .LVU41
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 174              		.loc 1 108 25 is_stmt 0 view .LVU42
 175 0044 0123     		movs	r3, #1
 176 0046 0293     		str	r3, [sp, #8]
 109:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GASE_GPIO_Port, &GPIO_InitStruct);
 177              		.loc 1 109 5 is_stmt 1 view .LVU43
 109:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GASE_GPIO_Port, &GPIO_InitStruct);
 178              		.loc 1 109 26 is_stmt 0 view .LVU44
 179 0048 0323     		movs	r3, #3
 180 004a 0393     		str	r3, [sp, #12]
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 181              		.loc 1 110 5 is_stmt 1 view .LVU45
 182 004c 02A9     		add	r1, sp, #8
 183 004e 1348     		ldr	r0, .L11+4
 184              	.LVL6:
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 185              		.loc 1 110 5 is_stmt 0 view .LVU46
 186 0050 FFF7FEFF 		bl	HAL_GPIO_Init
 187              	.LVL7:
 114:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 188              		.loc 1 114 5 is_stmt 1 view .LVU47
ARM GAS  C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s 			page 7


 114:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 189              		.loc 1 114 24 is_stmt 0 view .LVU48
 190 0054 1248     		ldr	r0, .L11+8
 191 0056 134B     		ldr	r3, .L11+12
 192 0058 0360     		str	r3, [r0]
 115:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 193              		.loc 1 115 5 is_stmt 1 view .LVU49
 115:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 194              		.loc 1 115 30 is_stmt 0 view .LVU50
 195 005a 0023     		movs	r3, #0
 196 005c 4360     		str	r3, [r0, #4]
 116:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 197              		.loc 1 116 5 is_stmt 1 view .LVU51
 116:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 198              		.loc 1 116 30 is_stmt 0 view .LVU52
 199 005e 8360     		str	r3, [r0, #8]
 117:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 200              		.loc 1 117 5 is_stmt 1 view .LVU53
 117:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 201              		.loc 1 117 27 is_stmt 0 view .LVU54
 202 0060 8022     		movs	r2, #128
 203 0062 C260     		str	r2, [r0, #12]
 118:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 204              		.loc 1 118 5 is_stmt 1 view .LVU55
 118:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 205              		.loc 1 118 40 is_stmt 0 view .LVU56
 206 0064 4FF48072 		mov	r2, #256
 207 0068 0261     		str	r2, [r0, #16]
 119:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_NORMAL;
 208              		.loc 1 119 5 is_stmt 1 view .LVU57
 119:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_NORMAL;
 209              		.loc 1 119 37 is_stmt 0 view .LVU58
 210 006a 4FF48062 		mov	r2, #1024
 211 006e 4261     		str	r2, [r0, #20]
 120:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 212              		.loc 1 120 5 is_stmt 1 view .LVU59
 120:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 213              		.loc 1 120 25 is_stmt 0 view .LVU60
 214 0070 8361     		str	r3, [r0, #24]
 121:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 215              		.loc 1 121 5 is_stmt 1 view .LVU61
 121:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 216              		.loc 1 121 29 is_stmt 0 view .LVU62
 217 0072 C361     		str	r3, [r0, #28]
 122:Core/Src/stm32f1xx_hal_msp.c ****     {
 218              		.loc 1 122 5 is_stmt 1 view .LVU63
 122:Core/Src/stm32f1xx_hal_msp.c ****     {
 219              		.loc 1 122 9 is_stmt 0 view .LVU64
 220 0074 FFF7FEFF 		bl	HAL_DMA_Init
 221              	.LVL8:
 122:Core/Src/stm32f1xx_hal_msp.c ****     {
 222              		.loc 1 122 8 discriminator 1 view .LVU65
 223 0078 58B9     		cbnz	r0, .L10
 224              	.L7:
 127:Core/Src/stm32f1xx_hal_msp.c **** 
 225              		.loc 1 127 5 is_stmt 1 view .LVU66
 127:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s 			page 8


 226              		.loc 1 127 5 view .LVU67
 227 007a 094B     		ldr	r3, .L11+8
 228 007c 2362     		str	r3, [r4, #32]
 127:Core/Src/stm32f1xx_hal_msp.c **** 
 229              		.loc 1 127 5 view .LVU68
 230 007e 5C62     		str	r4, [r3, #36]
 127:Core/Src/stm32f1xx_hal_msp.c **** 
 231              		.loc 1 127 5 view .LVU69
 130:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 232              		.loc 1 130 5 view .LVU70
 233 0080 0022     		movs	r2, #0
 234 0082 1146     		mov	r1, r2
 235 0084 1220     		movs	r0, #18
 236 0086 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 237              	.LVL9:
 131:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspInit 1 */
 238              		.loc 1 131 5 view .LVU71
 239 008a 1220     		movs	r0, #18
 240 008c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 241              	.LVL10:
 242              		.loc 1 138 1 is_stmt 0 view .LVU72
 243 0090 C1E7     		b	.L5
 244              	.L10:
 124:Core/Src/stm32f1xx_hal_msp.c ****     }
 245              		.loc 1 124 7 is_stmt 1 view .LVU73
 246 0092 FFF7FEFF 		bl	Error_Handler
 247              	.LVL11:
 248 0096 F0E7     		b	.L7
 249              	.L12:
 250              		.align	2
 251              	.L11:
 252 0098 00240140 		.word	1073816576
 253 009c 00080140 		.word	1073809408
 254 00a0 00000000 		.word	hdma_adc1
 255 00a4 08000240 		.word	1073872904
 256              		.cfi_endproc
 257              	.LFE66:
 259              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 260              		.align	1
 261              		.global	HAL_ADC_MspDeInit
 262              		.syntax unified
 263              		.thumb
 264              		.thumb_func
 266              	HAL_ADC_MspDeInit:
 267              	.LVL12:
 268              	.LFB67:
 139:Core/Src/stm32f1xx_hal_msp.c **** 
 140:Core/Src/stm32f1xx_hal_msp.c **** /**
 141:Core/Src/stm32f1xx_hal_msp.c ****   * @brief ADC MSP De-Initialization
 142:Core/Src/stm32f1xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 143:Core/Src/stm32f1xx_hal_msp.c ****   * @param hadc: ADC handle pointer
 144:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
 145:Core/Src/stm32f1xx_hal_msp.c ****   */
 146:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 147:Core/Src/stm32f1xx_hal_msp.c **** {
 269              		.loc 1 147 1 view -0
 270              		.cfi_startproc
ARM GAS  C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s 			page 9


 271              		@ args = 0, pretend = 0, frame = 0
 272              		@ frame_needed = 0, uses_anonymous_args = 0
 148:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 273              		.loc 1 148 3 view .LVU75
 274              		.loc 1 148 10 is_stmt 0 view .LVU76
 275 0000 0268     		ldr	r2, [r0]
 276              		.loc 1 148 5 view .LVU77
 277 0002 0B4B     		ldr	r3, .L20
 278 0004 9A42     		cmp	r2, r3
 279 0006 00D0     		beq	.L19
 280 0008 7047     		bx	lr
 281              	.L19:
 147:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 282              		.loc 1 147 1 view .LVU78
 283 000a 10B5     		push	{r4, lr}
 284              		.cfi_def_cfa_offset 8
 285              		.cfi_offset 4, -8
 286              		.cfi_offset 14, -4
 287 000c 0446     		mov	r4, r0
 149:Core/Src/stm32f1xx_hal_msp.c ****   {
 150:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspDeInit 0 */
 151:Core/Src/stm32f1xx_hal_msp.c **** 
 152:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END ADC1_MspDeInit 0 */
 153:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 154:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 288              		.loc 1 154 5 is_stmt 1 view .LVU79
 289 000e 094A     		ldr	r2, .L20+4
 290 0010 9369     		ldr	r3, [r2, #24]
 291 0012 23F40073 		bic	r3, r3, #512
 292 0016 9361     		str	r3, [r2, #24]
 155:Core/Src/stm32f1xx_hal_msp.c **** 
 156:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 157:Core/Src/stm32f1xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 158:Core/Src/stm32f1xx_hal_msp.c ****     */
 159:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GASE_GPIO_Port, GASE_Pin);
 293              		.loc 1 159 5 view .LVU80
 294 0018 0121     		movs	r1, #1
 295 001a 0748     		ldr	r0, .L20+8
 296              	.LVL13:
 297              		.loc 1 159 5 is_stmt 0 view .LVU81
 298 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 299              	.LVL14:
 160:Core/Src/stm32f1xx_hal_msp.c **** 
 161:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 162:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 300              		.loc 1 162 5 is_stmt 1 view .LVU82
 301 0020 206A     		ldr	r0, [r4, #32]
 302 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 303              	.LVL15:
 163:Core/Src/stm32f1xx_hal_msp.c **** 
 164:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 interrupt DeInit */
 165:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(ADC1_2_IRQn);
 304              		.loc 1 165 5 view .LVU83
 305 0026 1220     		movs	r0, #18
 306 0028 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 307              	.LVL16:
 166:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspDeInit 1 */
ARM GAS  C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s 			page 10


 167:Core/Src/stm32f1xx_hal_msp.c **** 
 168:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END ADC1_MspDeInit 1 */
 169:Core/Src/stm32f1xx_hal_msp.c ****   }
 170:Core/Src/stm32f1xx_hal_msp.c **** 
 171:Core/Src/stm32f1xx_hal_msp.c **** }
 308              		.loc 1 171 1 is_stmt 0 view .LVU84
 309 002c 10BD     		pop	{r4, pc}
 310              	.LVL17:
 311              	.L21:
 312              		.loc 1 171 1 view .LVU85
 313 002e 00BF     		.align	2
 314              	.L20:
 315 0030 00240140 		.word	1073816576
 316 0034 00100240 		.word	1073876992
 317 0038 00080140 		.word	1073809408
 318              		.cfi_endproc
 319              	.LFE67:
 321              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
 322              		.align	1
 323              		.global	HAL_RTC_MspInit
 324              		.syntax unified
 325              		.thumb
 326              		.thumb_func
 328              	HAL_RTC_MspInit:
 329              	.LVL18:
 330              	.LFB68:
 172:Core/Src/stm32f1xx_hal_msp.c **** 
 173:Core/Src/stm32f1xx_hal_msp.c **** /**
 174:Core/Src/stm32f1xx_hal_msp.c ****   * @brief RTC MSP Initialization
 175:Core/Src/stm32f1xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 176:Core/Src/stm32f1xx_hal_msp.c ****   * @param hrtc: RTC handle pointer
 177:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
 178:Core/Src/stm32f1xx_hal_msp.c ****   */
 179:Core/Src/stm32f1xx_hal_msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
 180:Core/Src/stm32f1xx_hal_msp.c **** {
 331              		.loc 1 180 1 is_stmt 1 view -0
 332              		.cfi_startproc
 333              		@ args = 0, pretend = 0, frame = 8
 334              		@ frame_needed = 0, uses_anonymous_args = 0
 181:Core/Src/stm32f1xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 335              		.loc 1 181 3 view .LVU87
 336              		.loc 1 181 10 is_stmt 0 view .LVU88
 337 0000 0268     		ldr	r2, [r0]
 338              		.loc 1 181 5 view .LVU89
 339 0002 0C4B     		ldr	r3, .L29
 340 0004 9A42     		cmp	r2, r3
 341 0006 00D0     		beq	.L28
 342 0008 7047     		bx	lr
 343              	.L28:
 180:Core/Src/stm32f1xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 344              		.loc 1 180 1 view .LVU90
 345 000a 00B5     		push	{lr}
 346              		.cfi_def_cfa_offset 4
 347              		.cfi_offset 14, -4
 348 000c 83B0     		sub	sp, sp, #12
 349              		.cfi_def_cfa_offset 16
 182:Core/Src/stm32f1xx_hal_msp.c ****   {
ARM GAS  C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s 			page 11


 183:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN RTC_MspInit 0 */
 184:Core/Src/stm32f1xx_hal_msp.c **** 
 185:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END RTC_MspInit 0 */
 186:Core/Src/stm32f1xx_hal_msp.c ****     HAL_PWR_EnableBkUpAccess();
 350              		.loc 1 186 5 is_stmt 1 view .LVU91
 351 000e FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 352              	.LVL19:
 187:Core/Src/stm32f1xx_hal_msp.c ****     /* Enable BKP CLK enable for backup registers */
 188:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_BKP_CLK_ENABLE();
 353              		.loc 1 188 5 view .LVU92
 354              	.LBB7:
 355              		.loc 1 188 5 view .LVU93
 356              		.loc 1 188 5 view .LVU94
 357 0012 094B     		ldr	r3, .L29+4
 358 0014 DA69     		ldr	r2, [r3, #28]
 359 0016 42F00062 		orr	r2, r2, #134217728
 360 001a DA61     		str	r2, [r3, #28]
 361              		.loc 1 188 5 view .LVU95
 362 001c DB69     		ldr	r3, [r3, #28]
 363 001e 03F00063 		and	r3, r3, #134217728
 364 0022 0193     		str	r3, [sp, #4]
 365              		.loc 1 188 5 view .LVU96
 366 0024 019B     		ldr	r3, [sp, #4]
 367              	.LBE7:
 368              		.loc 1 188 5 view .LVU97
 189:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 190:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_RTC_ENABLE();
 369              		.loc 1 190 5 view .LVU98
 370 0026 054B     		ldr	r3, .L29+8
 371 0028 0122     		movs	r2, #1
 372 002a C3F83C24 		str	r2, [r3, #1084]
 191:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN RTC_MspInit 1 */
 192:Core/Src/stm32f1xx_hal_msp.c **** 
 193:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END RTC_MspInit 1 */
 194:Core/Src/stm32f1xx_hal_msp.c **** 
 195:Core/Src/stm32f1xx_hal_msp.c ****   }
 196:Core/Src/stm32f1xx_hal_msp.c **** 
 197:Core/Src/stm32f1xx_hal_msp.c **** }
 373              		.loc 1 197 1 is_stmt 0 view .LVU99
 374 002e 03B0     		add	sp, sp, #12
 375              		.cfi_def_cfa_offset 4
 376              		@ sp needed
 377 0030 5DF804FB 		ldr	pc, [sp], #4
 378              	.L30:
 379              		.align	2
 380              	.L29:
 381 0034 00280040 		.word	1073752064
 382 0038 00100240 		.word	1073876992
 383 003c 00004242 		.word	1111621632
 384              		.cfi_endproc
 385              	.LFE68:
 387              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
 388              		.align	1
 389              		.global	HAL_RTC_MspDeInit
 390              		.syntax unified
 391              		.thumb
 392              		.thumb_func
ARM GAS  C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s 			page 12


 394              	HAL_RTC_MspDeInit:
 395              	.LVL20:
 396              	.LFB69:
 198:Core/Src/stm32f1xx_hal_msp.c **** 
 199:Core/Src/stm32f1xx_hal_msp.c **** /**
 200:Core/Src/stm32f1xx_hal_msp.c ****   * @brief RTC MSP De-Initialization
 201:Core/Src/stm32f1xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 202:Core/Src/stm32f1xx_hal_msp.c ****   * @param hrtc: RTC handle pointer
 203:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
 204:Core/Src/stm32f1xx_hal_msp.c ****   */
 205:Core/Src/stm32f1xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
 206:Core/Src/stm32f1xx_hal_msp.c **** {
 397              		.loc 1 206 1 is_stmt 1 view -0
 398              		.cfi_startproc
 399              		@ args = 0, pretend = 0, frame = 0
 400              		@ frame_needed = 0, uses_anonymous_args = 0
 401              		@ link register save eliminated.
 207:Core/Src/stm32f1xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 402              		.loc 1 207 3 view .LVU101
 403              		.loc 1 207 10 is_stmt 0 view .LVU102
 404 0000 0268     		ldr	r2, [r0]
 405              		.loc 1 207 5 view .LVU103
 406 0002 044B     		ldr	r3, .L34
 407 0004 9A42     		cmp	r2, r3
 408 0006 00D0     		beq	.L33
 409              	.L31:
 208:Core/Src/stm32f1xx_hal_msp.c ****   {
 209:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN RTC_MspDeInit 0 */
 210:Core/Src/stm32f1xx_hal_msp.c **** 
 211:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END RTC_MspDeInit 0 */
 212:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 213:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_RTC_DISABLE();
 214:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN RTC_MspDeInit 1 */
 215:Core/Src/stm32f1xx_hal_msp.c **** 
 216:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END RTC_MspDeInit 1 */
 217:Core/Src/stm32f1xx_hal_msp.c ****   }
 218:Core/Src/stm32f1xx_hal_msp.c **** 
 219:Core/Src/stm32f1xx_hal_msp.c **** }
 410              		.loc 1 219 1 view .LVU104
 411 0008 7047     		bx	lr
 412              	.L33:
 213:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN RTC_MspDeInit 1 */
 413              		.loc 1 213 5 is_stmt 1 view .LVU105
 414 000a 034B     		ldr	r3, .L34+4
 415 000c 0022     		movs	r2, #0
 416 000e C3F83C24 		str	r2, [r3, #1084]
 417              		.loc 1 219 1 is_stmt 0 view .LVU106
 418 0012 F9E7     		b	.L31
 419              	.L35:
 420              		.align	2
 421              	.L34:
 422 0014 00280040 		.word	1073752064
 423 0018 00004242 		.word	1111621632
 424              		.cfi_endproc
 425              	.LFE69:
 427              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 428              		.align	1
ARM GAS  C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s 			page 13


 429              		.global	HAL_TIM_Base_MspInit
 430              		.syntax unified
 431              		.thumb
 432              		.thumb_func
 434              	HAL_TIM_Base_MspInit:
 435              	.LVL21:
 436              	.LFB70:
 220:Core/Src/stm32f1xx_hal_msp.c **** 
 221:Core/Src/stm32f1xx_hal_msp.c **** /**
 222:Core/Src/stm32f1xx_hal_msp.c ****   * @brief TIM_Base MSP Initialization
 223:Core/Src/stm32f1xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 224:Core/Src/stm32f1xx_hal_msp.c ****   * @param htim_base: TIM_Base handle pointer
 225:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
 226:Core/Src/stm32f1xx_hal_msp.c ****   */
 227:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 228:Core/Src/stm32f1xx_hal_msp.c **** {
 437              		.loc 1 228 1 is_stmt 1 view -0
 438              		.cfi_startproc
 439              		@ args = 0, pretend = 0, frame = 8
 440              		@ frame_needed = 0, uses_anonymous_args = 0
 229:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 441              		.loc 1 229 3 view .LVU108
 442              		.loc 1 229 15 is_stmt 0 view .LVU109
 443 0000 0268     		ldr	r2, [r0]
 444              		.loc 1 229 5 view .LVU110
 445 0002 164B     		ldr	r3, .L43
 446 0004 9A42     		cmp	r2, r3
 447 0006 00D0     		beq	.L42
 448 0008 7047     		bx	lr
 449              	.L42:
 228:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 450              		.loc 1 228 1 view .LVU111
 451 000a 00B5     		push	{lr}
 452              		.cfi_def_cfa_offset 4
 453              		.cfi_offset 14, -4
 454 000c 83B0     		sub	sp, sp, #12
 455              		.cfi_def_cfa_offset 16
 230:Core/Src/stm32f1xx_hal_msp.c ****   {
 231:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspInit 0 */
 232:Core/Src/stm32f1xx_hal_msp.c **** 
 233:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM1_MspInit 0 */
 234:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 235:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 456              		.loc 1 235 5 is_stmt 1 view .LVU112
 457              	.LBB8:
 458              		.loc 1 235 5 view .LVU113
 459              		.loc 1 235 5 view .LVU114
 460 000e 03F56443 		add	r3, r3, #58368
 461 0012 9A69     		ldr	r2, [r3, #24]
 462 0014 42F40062 		orr	r2, r2, #2048
 463 0018 9A61     		str	r2, [r3, #24]
 464              		.loc 1 235 5 view .LVU115
 465 001a 9B69     		ldr	r3, [r3, #24]
 466 001c 03F40063 		and	r3, r3, #2048
 467 0020 0193     		str	r3, [sp, #4]
 468              		.loc 1 235 5 view .LVU116
 469 0022 019B     		ldr	r3, [sp, #4]
ARM GAS  C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s 			page 14


 470              	.LBE8:
 471              		.loc 1 235 5 view .LVU117
 236:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1 interrupt Init */
 237:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 472              		.loc 1 237 5 view .LVU118
 473 0024 0022     		movs	r2, #0
 474 0026 1146     		mov	r1, r2
 475 0028 1820     		movs	r0, #24
 476              	.LVL22:
 477              		.loc 1 237 5 is_stmt 0 view .LVU119
 478 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 479              	.LVL23:
 238:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 480              		.loc 1 238 5 is_stmt 1 view .LVU120
 481 002e 1820     		movs	r0, #24
 482 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 483              	.LVL24:
 239:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 484              		.loc 1 239 5 view .LVU121
 485 0034 0022     		movs	r2, #0
 486 0036 1146     		mov	r1, r2
 487 0038 1920     		movs	r0, #25
 488 003a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 489              	.LVL25:
 240:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 490              		.loc 1 240 5 view .LVU122
 491 003e 1920     		movs	r0, #25
 492 0040 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 493              	.LVL26:
 241:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 0, 0);
 494              		.loc 1 241 5 view .LVU123
 495 0044 0022     		movs	r2, #0
 496 0046 1146     		mov	r1, r2
 497 0048 1A20     		movs	r0, #26
 498 004a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 499              	.LVL27:
 242:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 500              		.loc 1 242 5 view .LVU124
 501 004e 1A20     		movs	r0, #26
 502 0050 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 503              	.LVL28:
 243:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspInit 1 */
 244:Core/Src/stm32f1xx_hal_msp.c **** 
 245:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM1_MspInit 1 */
 246:Core/Src/stm32f1xx_hal_msp.c **** 
 247:Core/Src/stm32f1xx_hal_msp.c ****   }
 248:Core/Src/stm32f1xx_hal_msp.c **** 
 249:Core/Src/stm32f1xx_hal_msp.c **** }
 504              		.loc 1 249 1 is_stmt 0 view .LVU125
 505 0054 03B0     		add	sp, sp, #12
 506              		.cfi_def_cfa_offset 4
 507              		@ sp needed
 508 0056 5DF804FB 		ldr	pc, [sp], #4
 509              	.L44:
 510 005a 00BF     		.align	2
 511              	.L43:
 512 005c 002C0140 		.word	1073818624
ARM GAS  C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s 			page 15


 513              		.cfi_endproc
 514              	.LFE70:
 516              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 517              		.align	1
 518              		.global	HAL_TIM_MspPostInit
 519              		.syntax unified
 520              		.thumb
 521              		.thumb_func
 523              	HAL_TIM_MspPostInit:
 524              	.LVL29:
 525              	.LFB71:
 250:Core/Src/stm32f1xx_hal_msp.c **** 
 251:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 252:Core/Src/stm32f1xx_hal_msp.c **** {
 526              		.loc 1 252 1 is_stmt 1 view -0
 527              		.cfi_startproc
 528              		@ args = 0, pretend = 0, frame = 24
 529              		@ frame_needed = 0, uses_anonymous_args = 0
 530              		.loc 1 252 1 is_stmt 0 view .LVU127
 531 0000 00B5     		push	{lr}
 532              		.cfi_def_cfa_offset 4
 533              		.cfi_offset 14, -4
 534 0002 87B0     		sub	sp, sp, #28
 535              		.cfi_def_cfa_offset 32
 253:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 536              		.loc 1 253 3 is_stmt 1 view .LVU128
 537              		.loc 1 253 20 is_stmt 0 view .LVU129
 538 0004 0023     		movs	r3, #0
 539 0006 0293     		str	r3, [sp, #8]
 540 0008 0393     		str	r3, [sp, #12]
 541 000a 0493     		str	r3, [sp, #16]
 542 000c 0593     		str	r3, [sp, #20]
 254:Core/Src/stm32f1xx_hal_msp.c ****   if(htim->Instance==TIM1)
 543              		.loc 1 254 3 is_stmt 1 view .LVU130
 544              		.loc 1 254 10 is_stmt 0 view .LVU131
 545 000e 0268     		ldr	r2, [r0]
 546              		.loc 1 254 5 view .LVU132
 547 0010 0D4B     		ldr	r3, .L49
 548 0012 9A42     		cmp	r2, r3
 549 0014 02D0     		beq	.L48
 550              	.LVL30:
 551              	.L45:
 255:Core/Src/stm32f1xx_hal_msp.c ****   {
 256:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspPostInit 0 */
 257:Core/Src/stm32f1xx_hal_msp.c **** 
 258:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM1_MspPostInit 0 */
 259:Core/Src/stm32f1xx_hal_msp.c **** 
 260:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 261:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 262:Core/Src/stm32f1xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 263:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> TIM1_CH2
 264:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> TIM1_CH3
 265:Core/Src/stm32f1xx_hal_msp.c ****     */
 266:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 267:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 268:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 269:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s 			page 16


 270:Core/Src/stm32f1xx_hal_msp.c **** 
 271:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspPostInit 1 */
 272:Core/Src/stm32f1xx_hal_msp.c **** 
 273:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM1_MspPostInit 1 */
 274:Core/Src/stm32f1xx_hal_msp.c ****   }
 275:Core/Src/stm32f1xx_hal_msp.c **** 
 276:Core/Src/stm32f1xx_hal_msp.c **** }
 552              		.loc 1 276 1 view .LVU133
 553 0016 07B0     		add	sp, sp, #28
 554              		.cfi_remember_state
 555              		.cfi_def_cfa_offset 4
 556              		@ sp needed
 557 0018 5DF804FB 		ldr	pc, [sp], #4
 558              	.LVL31:
 559              	.L48:
 560              		.cfi_restore_state
 260:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 561              		.loc 1 260 5 is_stmt 1 view .LVU134
 562              	.LBB9:
 260:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 563              		.loc 1 260 5 view .LVU135
 260:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 564              		.loc 1 260 5 view .LVU136
 565 001c 03F56443 		add	r3, r3, #58368
 566 0020 9A69     		ldr	r2, [r3, #24]
 567 0022 42F00402 		orr	r2, r2, #4
 568 0026 9A61     		str	r2, [r3, #24]
 260:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 569              		.loc 1 260 5 view .LVU137
 570 0028 9B69     		ldr	r3, [r3, #24]
 571 002a 03F00403 		and	r3, r3, #4
 572 002e 0193     		str	r3, [sp, #4]
 260:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 573              		.loc 1 260 5 view .LVU138
 574 0030 019B     		ldr	r3, [sp, #4]
 575              	.LBE9:
 260:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 576              		.loc 1 260 5 view .LVU139
 266:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 577              		.loc 1 266 5 view .LVU140
 266:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 578              		.loc 1 266 25 is_stmt 0 view .LVU141
 579 0032 4FF4E063 		mov	r3, #1792
 580 0036 0293     		str	r3, [sp, #8]
 267:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 581              		.loc 1 267 5 is_stmt 1 view .LVU142
 267:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 582              		.loc 1 267 26 is_stmt 0 view .LVU143
 583 0038 0223     		movs	r3, #2
 584 003a 0393     		str	r3, [sp, #12]
 268:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 585              		.loc 1 268 5 is_stmt 1 view .LVU144
 268:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 586              		.loc 1 268 27 is_stmt 0 view .LVU145
 587 003c 0593     		str	r3, [sp, #20]
 269:Core/Src/stm32f1xx_hal_msp.c **** 
 588              		.loc 1 269 5 is_stmt 1 view .LVU146
ARM GAS  C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s 			page 17


 589 003e 02A9     		add	r1, sp, #8
 590 0040 0248     		ldr	r0, .L49+4
 591              	.LVL32:
 269:Core/Src/stm32f1xx_hal_msp.c **** 
 592              		.loc 1 269 5 is_stmt 0 view .LVU147
 593 0042 FFF7FEFF 		bl	HAL_GPIO_Init
 594              	.LVL33:
 595              		.loc 1 276 1 view .LVU148
 596 0046 E6E7     		b	.L45
 597              	.L50:
 598              		.align	2
 599              	.L49:
 600 0048 002C0140 		.word	1073818624
 601 004c 00080140 		.word	1073809408
 602              		.cfi_endproc
 603              	.LFE71:
 605              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 606              		.align	1
 607              		.global	HAL_TIM_Base_MspDeInit
 608              		.syntax unified
 609              		.thumb
 610              		.thumb_func
 612              	HAL_TIM_Base_MspDeInit:
 613              	.LVL34:
 614              	.LFB72:
 277:Core/Src/stm32f1xx_hal_msp.c **** /**
 278:Core/Src/stm32f1xx_hal_msp.c ****   * @brief TIM_Base MSP De-Initialization
 279:Core/Src/stm32f1xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 280:Core/Src/stm32f1xx_hal_msp.c ****   * @param htim_base: TIM_Base handle pointer
 281:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
 282:Core/Src/stm32f1xx_hal_msp.c ****   */
 283:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 284:Core/Src/stm32f1xx_hal_msp.c **** {
 615              		.loc 1 284 1 is_stmt 1 view -0
 616              		.cfi_startproc
 617              		@ args = 0, pretend = 0, frame = 0
 618              		@ frame_needed = 0, uses_anonymous_args = 0
 619              		.loc 1 284 1 is_stmt 0 view .LVU150
 620 0000 08B5     		push	{r3, lr}
 621              		.cfi_def_cfa_offset 8
 622              		.cfi_offset 3, -8
 623              		.cfi_offset 14, -4
 285:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 624              		.loc 1 285 3 is_stmt 1 view .LVU151
 625              		.loc 1 285 15 is_stmt 0 view .LVU152
 626 0002 0268     		ldr	r2, [r0]
 627              		.loc 1 285 5 view .LVU153
 628 0004 094B     		ldr	r3, .L55
 629 0006 9A42     		cmp	r2, r3
 630 0008 00D0     		beq	.L54
 631              	.LVL35:
 632              	.L51:
 286:Core/Src/stm32f1xx_hal_msp.c ****   {
 287:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspDeInit 0 */
 288:Core/Src/stm32f1xx_hal_msp.c **** 
 289:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM1_MspDeInit 0 */
 290:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
ARM GAS  C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s 			page 18


 291:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 292:Core/Src/stm32f1xx_hal_msp.c **** 
 293:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1 interrupt DeInit */
 294:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_BRK_IRQn);
 295:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_IRQn);
 296:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_TRG_COM_IRQn);
 297:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspDeInit 1 */
 298:Core/Src/stm32f1xx_hal_msp.c **** 
 299:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM1_MspDeInit 1 */
 300:Core/Src/stm32f1xx_hal_msp.c ****   }
 301:Core/Src/stm32f1xx_hal_msp.c **** 
 302:Core/Src/stm32f1xx_hal_msp.c **** }
 633              		.loc 1 302 1 view .LVU154
 634 000a 08BD     		pop	{r3, pc}
 635              	.LVL36:
 636              	.L54:
 291:Core/Src/stm32f1xx_hal_msp.c **** 
 637              		.loc 1 291 5 is_stmt 1 view .LVU155
 638 000c 084A     		ldr	r2, .L55+4
 639 000e 9369     		ldr	r3, [r2, #24]
 640 0010 23F40063 		bic	r3, r3, #2048
 641 0014 9361     		str	r3, [r2, #24]
 294:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_IRQn);
 642              		.loc 1 294 5 view .LVU156
 643 0016 1820     		movs	r0, #24
 644              	.LVL37:
 294:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_IRQn);
 645              		.loc 1 294 5 is_stmt 0 view .LVU157
 646 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 647              	.LVL38:
 295:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_TRG_COM_IRQn);
 648              		.loc 1 295 5 is_stmt 1 view .LVU158
 649 001c 1920     		movs	r0, #25
 650 001e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 651              	.LVL39:
 296:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspDeInit 1 */
 652              		.loc 1 296 5 view .LVU159
 653 0022 1A20     		movs	r0, #26
 654 0024 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 655              	.LVL40:
 656              		.loc 1 302 1 is_stmt 0 view .LVU160
 657 0028 EFE7     		b	.L51
 658              	.L56:
 659 002a 00BF     		.align	2
 660              	.L55:
 661 002c 002C0140 		.word	1073818624
 662 0030 00100240 		.word	1073876992
 663              		.cfi_endproc
 664              	.LFE72:
 666              		.text
 667              	.Letext0:
 668              		.file 2 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 669              		.file 3 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/14.2 rel1/arm-none-eabi/include/ma
 670              		.file 4 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/14.2 rel1/arm-none-eabi/include/sy
 671              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 672              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 673              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
ARM GAS  C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s 			page 19


 674              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 675              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
 676              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rtc.h"
 677              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 678              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 679              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h"
 680              		.file 14 "Core/Inc/main.h"
ARM GAS  C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s 			page 20


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s:19     .text.HAL_MspInit:00000000 $t
C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s:89     .text.HAL_MspInit:0000003c $d
C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s:95     .text.HAL_ADC_MspInit:00000000 $t
C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s:101    .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s:252    .text.HAL_ADC_MspInit:00000098 $d
C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s:260    .text.HAL_ADC_MspDeInit:00000000 $t
C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s:266    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s:315    .text.HAL_ADC_MspDeInit:00000030 $d
C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s:322    .text.HAL_RTC_MspInit:00000000 $t
C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s:328    .text.HAL_RTC_MspInit:00000000 HAL_RTC_MspInit
C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s:381    .text.HAL_RTC_MspInit:00000034 $d
C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s:388    .text.HAL_RTC_MspDeInit:00000000 $t
C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s:394    .text.HAL_RTC_MspDeInit:00000000 HAL_RTC_MspDeInit
C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s:422    .text.HAL_RTC_MspDeInit:00000014 $d
C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s:428    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s:434    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s:512    .text.HAL_TIM_Base_MspInit:0000005c $d
C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s:517    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s:523    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s:600    .text.HAL_TIM_MspPostInit:00000048 $d
C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s:606    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s:612    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\kroko\AppData\Local\Temp\cc5ynJXt.s:661    .text.HAL_TIM_Base_MspDeInit:0000002c $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
Error_Handler
hdma_adc1
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
HAL_PWR_EnableBkUpAccess
