
testt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cc74  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000073c  0800ce08  0800ce08  0000de08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d544  0800d544  0000f350  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d544  0800d544  0000e544  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d54c  0800d54c  0000f350  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d54c  0800d54c  0000e54c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d550  0800d550  0000e550  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000350  20000000  0800d554  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f350  2**0
                  CONTENTS
 10 .bss          00000b94  20000350  20000350  0000f350  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000ee4  20000ee4  0000f350  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f350  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016f3a  00000000  00000000  0000f380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003137  00000000  00000000  000262ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013f0  00000000  00000000  000293f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000fa6  00000000  00000000  0002a7e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024433  00000000  00000000  0002b78e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018b71  00000000  00000000  0004fbc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d4490  00000000  00000000  00068732  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013cbc2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006adc  00000000  00000000  0013cc08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000045  00000000  00000000  001436e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000350 	.word	0x20000350
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800cdec 	.word	0x0800cdec

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000354 	.word	0x20000354
 80001cc:	0800cdec 	.word	0x0800cdec

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <Latch_IC_begin>:
/**
 * @brief Control 74HC164D , the output of 74HC164D is the OE and LE of 74HC164D
 * 
 */
void Latch_IC_begin(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
	// 	HAL_GPIO_WritePin(PIN_OEx[i].Port_x,PIN_OEx[i].PIN_x,GPIO_PIN_SET);
	// }
    // HAL_GPIO_WritePin(PIN_SCKx[num].Port_x,PIN_SCKx[num].PIN_x,GPIO_PIN_RESET);
    //HAL_GPIO_WritePin(GPIOB,GPIO_PIN_0,GPIO_PIN_RESET);   // Clock LOW

    HAL_GPIO_WritePin(PIN_TXS_OEx[0].Port_x,PIN_TXS_OEx[0].PIN_x,GPIO_PIN_RESET);
 8001024:	4b0c      	ldr	r3, [pc, #48]	@ (8001058 <Latch_IC_begin+0x38>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	4a0b      	ldr	r2, [pc, #44]	@ (8001058 <Latch_IC_begin+0x38>)
 800102a:	8891      	ldrh	r1, [r2, #4]
 800102c:	2200      	movs	r2, #0
 800102e:	4618      	mov	r0, r3
 8001030:	f003 fb9e 	bl	8004770 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PIN_TXS_OEx[1].Port_x,PIN_TXS_OEx[1].PIN_x,GPIO_PIN_RESET);
 8001034:	4b08      	ldr	r3, [pc, #32]	@ (8001058 <Latch_IC_begin+0x38>)
 8001036:	689b      	ldr	r3, [r3, #8]
 8001038:	4a07      	ldr	r2, [pc, #28]	@ (8001058 <Latch_IC_begin+0x38>)
 800103a:	8991      	ldrh	r1, [r2, #12]
 800103c:	2200      	movs	r2, #0
 800103e:	4618      	mov	r0, r3
 8001040:	f003 fb96 	bl	8004770 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PIN_TXS_OEx[2].Port_x,PIN_TXS_OEx[2].PIN_x,GPIO_PIN_RESET);
 8001044:	4b04      	ldr	r3, [pc, #16]	@ (8001058 <Latch_IC_begin+0x38>)
 8001046:	691b      	ldr	r3, [r3, #16]
 8001048:	4a03      	ldr	r2, [pc, #12]	@ (8001058 <Latch_IC_begin+0x38>)
 800104a:	8a91      	ldrh	r1, [r2, #20]
 800104c:	2200      	movs	r2, #0
 800104e:	4618      	mov	r0, r3
 8001050:	f003 fb8e 	bl	8004770 <HAL_GPIO_WritePin>

}
 8001054:	bf00      	nop
 8001056:	bd80      	pop	{r7, pc}
 8001058:	200000e0 	.word	0x200000e0

0800105c <reset_TXS>:

void reset_TXS(void) {
 800105c:	b580      	push	{r7, lr}
 800105e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(PIN_TXS_OEx[0].Port_x,PIN_TXS_OEx[0].PIN_x,GPIO_PIN_RESET);
 8001060:	4b0c      	ldr	r3, [pc, #48]	@ (8001094 <reset_TXS+0x38>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	4a0b      	ldr	r2, [pc, #44]	@ (8001094 <reset_TXS+0x38>)
 8001066:	8891      	ldrh	r1, [r2, #4]
 8001068:	2200      	movs	r2, #0
 800106a:	4618      	mov	r0, r3
 800106c:	f003 fb80 	bl	8004770 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PIN_TXS_OEx[1].Port_x,PIN_TXS_OEx[1].PIN_x,GPIO_PIN_RESET);
 8001070:	4b08      	ldr	r3, [pc, #32]	@ (8001094 <reset_TXS+0x38>)
 8001072:	689b      	ldr	r3, [r3, #8]
 8001074:	4a07      	ldr	r2, [pc, #28]	@ (8001094 <reset_TXS+0x38>)
 8001076:	8991      	ldrh	r1, [r2, #12]
 8001078:	2200      	movs	r2, #0
 800107a:	4618      	mov	r0, r3
 800107c:	f003 fb78 	bl	8004770 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PIN_TXS_OEx[2].Port_x,PIN_TXS_OEx[2].PIN_x,GPIO_PIN_RESET);
 8001080:	4b04      	ldr	r3, [pc, #16]	@ (8001094 <reset_TXS+0x38>)
 8001082:	691b      	ldr	r3, [r3, #16]
 8001084:	4a03      	ldr	r2, [pc, #12]	@ (8001094 <reset_TXS+0x38>)
 8001086:	8a91      	ldrh	r1, [r2, #20]
 8001088:	2200      	movs	r2, #0
 800108a:	4618      	mov	r0, r3
 800108c:	f003 fb70 	bl	8004770 <HAL_GPIO_WritePin>
}
 8001090:	bf00      	nop
 8001092:	bd80      	pop	{r7, pc}
 8001094:	200000e0 	.word	0x200000e0

08001098 <compute_outputLatchIC>:

#define NUM_PIN_LATCH_IC_CONTROL  4 /* each latch IC control 4 pin of IC test */
#define NUM_PIN_IC_TEST           20

/* each Latch IC control 4 pins IC test */
void compute_outputLatchIC(uint8_t *dataIC_test, uint8_t (*data_out_latchIC)[numPin]) {
 8001098:	b580      	push	{r7, lr}
 800109a:	b084      	sub	sp, #16
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
 80010a0:	6039      	str	r1, [r7, #0]
    uint8_t p_high; /* position HIGH */
    uint8_t p_low;  /* position LOW */
    uint8_t p_pin;  /* position IC test correspond to Latch IC */
    uint8_t Latch_x;
    /* clear all data latch ic */
    for (uint8_t latchIC = 0; latchIC < 5; latchIC++) {
 80010a2:	2300      	movs	r3, #0
 80010a4:	73fb      	strb	r3, [r7, #15]
 80010a6:	e00b      	b.n	80010c0 <compute_outputLatchIC+0x28>
        memset(data_out_latchIC[latchIC],0,numPin);
 80010a8:	7bfb      	ldrb	r3, [r7, #15]
 80010aa:	00db      	lsls	r3, r3, #3
 80010ac:	683a      	ldr	r2, [r7, #0]
 80010ae:	4413      	add	r3, r2
 80010b0:	2208      	movs	r2, #8
 80010b2:	2100      	movs	r1, #0
 80010b4:	4618      	mov	r0, r3
 80010b6:	f009 f94e 	bl	800a356 <memset>
    for (uint8_t latchIC = 0; latchIC < 5; latchIC++) {
 80010ba:	7bfb      	ldrb	r3, [r7, #15]
 80010bc:	3301      	adds	r3, #1
 80010be:	73fb      	strb	r3, [r7, #15]
 80010c0:	7bfb      	ldrb	r3, [r7, #15]
 80010c2:	2b04      	cmp	r3, #4
 80010c4:	d9f0      	bls.n	80010a8 <compute_outputLatchIC+0x10>
    }

    for (uint8_t latchIC_x = 0; latchIC_x < NUM_PIN_IC_TEST; latchIC_x++) {
 80010c6:	2300      	movs	r3, #0
 80010c8:	73bb      	strb	r3, [r7, #14]
 80010ca:	e04b      	b.n	8001164 <compute_outputLatchIC+0xcc>
        Latch_x = latchIC_x / NUM_PIN_LATCH_IC_CONTROL;
 80010cc:	7bbb      	ldrb	r3, [r7, #14]
 80010ce:	089b      	lsrs	r3, r3, #2
 80010d0:	737b      	strb	r3, [r7, #13]
        p_pin = latchIC_x % NUM_PIN_LATCH_IC_CONTROL;
 80010d2:	7bbb      	ldrb	r3, [r7, #14]
 80010d4:	f003 0303 	and.w	r3, r3, #3
 80010d8:	733b      	strb	r3, [r7, #12]
        p_high = p_pin * 2;
 80010da:	7b3b      	ldrb	r3, [r7, #12]
 80010dc:	005b      	lsls	r3, r3, #1
 80010de:	72fb      	strb	r3, [r7, #11]
        p_low = p_high + 1;
 80010e0:	7afb      	ldrb	r3, [r7, #11]
 80010e2:	3301      	adds	r3, #1
 80010e4:	72bb      	strb	r3, [r7, #10]
        switch (dataIC_test[latchIC_x]) {
 80010e6:	7bbb      	ldrb	r3, [r7, #14]
 80010e8:	687a      	ldr	r2, [r7, #4]
 80010ea:	4413      	add	r3, r2
 80010ec:	781b      	ldrb	r3, [r3, #0]
 80010ee:	2b02      	cmp	r3, #2
 80010f0:	d024      	beq.n	800113c <compute_outputLatchIC+0xa4>
 80010f2:	2b02      	cmp	r3, #2
 80010f4:	dc32      	bgt.n	800115c <compute_outputLatchIC+0xc4>
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <compute_outputLatchIC+0x66>
 80010fa:	2b01      	cmp	r3, #1
            } break;
            case 2 : {
                data_out_latchIC[Latch_x][p_high] |= 1u;
            } break;

            default : break;
 80010fc:	e02e      	b.n	800115c <compute_outputLatchIC+0xc4>
                data_out_latchIC[Latch_x][p_high] |= 1u;
 80010fe:	7b7b      	ldrb	r3, [r7, #13]
 8001100:	00db      	lsls	r3, r3, #3
 8001102:	683a      	ldr	r2, [r7, #0]
 8001104:	441a      	add	r2, r3
 8001106:	7afb      	ldrb	r3, [r7, #11]
 8001108:	5cd1      	ldrb	r1, [r2, r3]
 800110a:	7b7b      	ldrb	r3, [r7, #13]
 800110c:	00db      	lsls	r3, r3, #3
 800110e:	683a      	ldr	r2, [r7, #0]
 8001110:	441a      	add	r2, r3
 8001112:	7afb      	ldrb	r3, [r7, #11]
 8001114:	f041 0101 	orr.w	r1, r1, #1
 8001118:	b2c9      	uxtb	r1, r1
 800111a:	54d1      	strb	r1, [r2, r3]
                data_out_latchIC[Latch_x][p_low] |= 1u;
 800111c:	7b7b      	ldrb	r3, [r7, #13]
 800111e:	00db      	lsls	r3, r3, #3
 8001120:	683a      	ldr	r2, [r7, #0]
 8001122:	441a      	add	r2, r3
 8001124:	7abb      	ldrb	r3, [r7, #10]
 8001126:	5cd1      	ldrb	r1, [r2, r3]
 8001128:	7b7b      	ldrb	r3, [r7, #13]
 800112a:	00db      	lsls	r3, r3, #3
 800112c:	683a      	ldr	r2, [r7, #0]
 800112e:	441a      	add	r2, r3
 8001130:	7abb      	ldrb	r3, [r7, #10]
 8001132:	f041 0101 	orr.w	r1, r1, #1
 8001136:	b2c9      	uxtb	r1, r1
 8001138:	54d1      	strb	r1, [r2, r3]
            } break;
 800113a:	e010      	b.n	800115e <compute_outputLatchIC+0xc6>
                data_out_latchIC[Latch_x][p_high] |= 1u;
 800113c:	7b7b      	ldrb	r3, [r7, #13]
 800113e:	00db      	lsls	r3, r3, #3
 8001140:	683a      	ldr	r2, [r7, #0]
 8001142:	441a      	add	r2, r3
 8001144:	7afb      	ldrb	r3, [r7, #11]
 8001146:	5cd1      	ldrb	r1, [r2, r3]
 8001148:	7b7b      	ldrb	r3, [r7, #13]
 800114a:	00db      	lsls	r3, r3, #3
 800114c:	683a      	ldr	r2, [r7, #0]
 800114e:	441a      	add	r2, r3
 8001150:	7afb      	ldrb	r3, [r7, #11]
 8001152:	f041 0101 	orr.w	r1, r1, #1
 8001156:	b2c9      	uxtb	r1, r1
 8001158:	54d1      	strb	r1, [r2, r3]
            } break;
 800115a:	e000      	b.n	800115e <compute_outputLatchIC+0xc6>
            default : break;
 800115c:	bf00      	nop
    for (uint8_t latchIC_x = 0; latchIC_x < NUM_PIN_IC_TEST; latchIC_x++) {
 800115e:	7bbb      	ldrb	r3, [r7, #14]
 8001160:	3301      	adds	r3, #1
 8001162:	73bb      	strb	r3, [r7, #14]
 8001164:	7bbb      	ldrb	r3, [r7, #14]
 8001166:	2b13      	cmp	r3, #19
 8001168:	d9b0      	bls.n	80010cc <compute_outputLatchIC+0x34>
        }
    }
}
 800116a:	bf00      	nop
 800116c:	bf00      	nop
 800116e:	3710      	adds	r7, #16
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}

08001174 <shift_out>:

void shift_out(uint8_t num, uint8_t *data)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b084      	sub	sp, #16
 8001178:	af00      	add	r7, sp, #0
 800117a:	4603      	mov	r3, r0
 800117c:	6039      	str	r1, [r7, #0]
 800117e:	71fb      	strb	r3, [r7, #7]
    for(uint8_t i =0; i < 8; i++ )
 8001180:	2300      	movs	r3, #0
 8001182:	73fb      	strb	r3, [r7, #15]
 8001184:	e058      	b.n	8001238 <shift_out+0xc4>
    {
        HAL_GPIO_WritePin(PIN_SCKx[num].Port_x,PIN_SCKx[num].PIN_x,GPIO_PIN_RESET);   // Clock LOW
 8001186:	79fb      	ldrb	r3, [r7, #7]
 8001188:	4a2f      	ldr	r2, [pc, #188]	@ (8001248 <shift_out+0xd4>)
 800118a:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800118e:	79fb      	ldrb	r3, [r7, #7]
 8001190:	4a2d      	ldr	r2, [pc, #180]	@ (8001248 <shift_out+0xd4>)
 8001192:	00db      	lsls	r3, r3, #3
 8001194:	4413      	add	r3, r2
 8001196:	889b      	ldrh	r3, [r3, #4]
 8001198:	2200      	movs	r2, #0
 800119a:	4619      	mov	r1, r3
 800119c:	f003 fae8 	bl	8004770 <HAL_GPIO_WritePin>
        delay_us(1);
 80011a0:	2001      	movs	r0, #1
 80011a2:	f001 fd4b 	bl	8002c3c <delay_us>
        // Data
        HAL_GPIO_WritePin(PIN_SIx[num/3].Port_x,PIN_SIx[num/3].PIN_x, (data[i]));
 80011a6:	79fb      	ldrb	r3, [r7, #7]
 80011a8:	4a28      	ldr	r2, [pc, #160]	@ (800124c <shift_out+0xd8>)
 80011aa:	fba2 2303 	umull	r2, r3, r2, r3
 80011ae:	085b      	lsrs	r3, r3, #1
 80011b0:	b2db      	uxtb	r3, r3
 80011b2:	461a      	mov	r2, r3
 80011b4:	4b26      	ldr	r3, [pc, #152]	@ (8001250 <shift_out+0xdc>)
 80011b6:	f853 0032 	ldr.w	r0, [r3, r2, lsl #3]
 80011ba:	79fb      	ldrb	r3, [r7, #7]
 80011bc:	4a23      	ldr	r2, [pc, #140]	@ (800124c <shift_out+0xd8>)
 80011be:	fba2 2303 	umull	r2, r3, r2, r3
 80011c2:	085b      	lsrs	r3, r3, #1
 80011c4:	b2db      	uxtb	r3, r3
 80011c6:	4a22      	ldr	r2, [pc, #136]	@ (8001250 <shift_out+0xdc>)
 80011c8:	00db      	lsls	r3, r3, #3
 80011ca:	4413      	add	r3, r2
 80011cc:	8899      	ldrh	r1, [r3, #4]
 80011ce:	7bfb      	ldrb	r3, [r7, #15]
 80011d0:	683a      	ldr	r2, [r7, #0]
 80011d2:	4413      	add	r3, r2
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	461a      	mov	r2, r3
 80011d8:	f003 faca 	bl	8004770 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PIN_SIx[num/3].Port_x,PIN_SIx[num/3].PIN_x, (data[i]));
 80011dc:	79fb      	ldrb	r3, [r7, #7]
 80011de:	4a1b      	ldr	r2, [pc, #108]	@ (800124c <shift_out+0xd8>)
 80011e0:	fba2 2303 	umull	r2, r3, r2, r3
 80011e4:	085b      	lsrs	r3, r3, #1
 80011e6:	b2db      	uxtb	r3, r3
 80011e8:	461a      	mov	r2, r3
 80011ea:	4b19      	ldr	r3, [pc, #100]	@ (8001250 <shift_out+0xdc>)
 80011ec:	f853 0032 	ldr.w	r0, [r3, r2, lsl #3]
 80011f0:	79fb      	ldrb	r3, [r7, #7]
 80011f2:	4a16      	ldr	r2, [pc, #88]	@ (800124c <shift_out+0xd8>)
 80011f4:	fba2 2303 	umull	r2, r3, r2, r3
 80011f8:	085b      	lsrs	r3, r3, #1
 80011fa:	b2db      	uxtb	r3, r3
 80011fc:	4a14      	ldr	r2, [pc, #80]	@ (8001250 <shift_out+0xdc>)
 80011fe:	00db      	lsls	r3, r3, #3
 8001200:	4413      	add	r3, r2
 8001202:	8899      	ldrh	r1, [r3, #4]
 8001204:	7bfb      	ldrb	r3, [r7, #15]
 8001206:	683a      	ldr	r2, [r7, #0]
 8001208:	4413      	add	r3, r2
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	461a      	mov	r2, r3
 800120e:	f003 faaf 	bl	8004770 <HAL_GPIO_WritePin>
        delay_us(1);
 8001212:	2001      	movs	r0, #1
 8001214:	f001 fd12 	bl	8002c3c <delay_us>
        HAL_GPIO_WritePin(PIN_SCKx[num].Port_x,PIN_SCKx[num].PIN_x,GPIO_PIN_SET);   // Clock HIGH
 8001218:	79fb      	ldrb	r3, [r7, #7]
 800121a:	4a0b      	ldr	r2, [pc, #44]	@ (8001248 <shift_out+0xd4>)
 800121c:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001220:	79fb      	ldrb	r3, [r7, #7]
 8001222:	4a09      	ldr	r2, [pc, #36]	@ (8001248 <shift_out+0xd4>)
 8001224:	00db      	lsls	r3, r3, #3
 8001226:	4413      	add	r3, r2
 8001228:	889b      	ldrh	r3, [r3, #4]
 800122a:	2201      	movs	r2, #1
 800122c:	4619      	mov	r1, r3
 800122e:	f003 fa9f 	bl	8004770 <HAL_GPIO_WritePin>
    for(uint8_t i =0; i < 8; i++ )
 8001232:	7bfb      	ldrb	r3, [r7, #15]
 8001234:	3301      	adds	r3, #1
 8001236:	73fb      	strb	r3, [r7, #15]
 8001238:	7bfb      	ldrb	r3, [r7, #15]
 800123a:	2b07      	cmp	r3, #7
 800123c:	d9a3      	bls.n	8001186 <shift_out+0x12>
    }
}
 800123e:	bf00      	nop
 8001240:	bf00      	nop
 8001242:	3710      	adds	r7, #16
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}
 8001248:	20000000 	.word	0x20000000
 800124c:	aaaaaaab 	.word	0xaaaaaaab
 8001250:	200000c0 	.word	0x200000c0

08001254 <Write_data>:


void Write_data(uint8_t num, uint8_t *data) {
 8001254:	b580      	push	{r7, lr}
 8001256:	b084      	sub	sp, #16
 8001258:	af00      	add	r7, sp, #0
 800125a:	4603      	mov	r3, r0
 800125c:	6039      	str	r1, [r7, #0]
 800125e:	71fb      	strb	r3, [r7, #7]
    // Enable Latch
    uint8_t data_array[8];
    memcpy(data_array,data,sizeof(data_array));
 8001260:	683a      	ldr	r2, [r7, #0]
 8001262:	f107 0308 	add.w	r3, r7, #8
 8001266:	6810      	ldr	r0, [r2, #0]
 8001268:	6851      	ldr	r1, [r2, #4]
 800126a:	c303      	stmia	r3!, {r0, r1}
    HAL_GPIO_WritePin(PIN_RCKx[num].Port_x,PIN_RCKx[num].PIN_x,GPIO_PIN_RESET);
 800126c:	79fb      	ldrb	r3, [r7, #7]
 800126e:	4a13      	ldr	r2, [pc, #76]	@ (80012bc <Write_data+0x68>)
 8001270:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001274:	79fb      	ldrb	r3, [r7, #7]
 8001276:	4a11      	ldr	r2, [pc, #68]	@ (80012bc <Write_data+0x68>)
 8001278:	00db      	lsls	r3, r3, #3
 800127a:	4413      	add	r3, r2
 800127c:	889b      	ldrh	r3, [r3, #4]
 800127e:	2200      	movs	r2, #0
 8001280:	4619      	mov	r1, r3
 8001282:	f003 fa75 	bl	8004770 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8001286:	2001      	movs	r0, #1
 8001288:	f002 f86a 	bl	8003360 <HAL_Delay>
    shift_out(num,data_array);
 800128c:	f107 0208 	add.w	r2, r7, #8
 8001290:	79fb      	ldrb	r3, [r7, #7]
 8001292:	4611      	mov	r1, r2
 8001294:	4618      	mov	r0, r3
 8001296:	f7ff ff6d 	bl	8001174 <shift_out>
    HAL_GPIO_WritePin(PIN_RCKx[num].Port_x,PIN_RCKx[num].PIN_x,GPIO_PIN_SET);
 800129a:	79fb      	ldrb	r3, [r7, #7]
 800129c:	4a07      	ldr	r2, [pc, #28]	@ (80012bc <Write_data+0x68>)
 800129e:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80012a2:	79fb      	ldrb	r3, [r7, #7]
 80012a4:	4a05      	ldr	r2, [pc, #20]	@ (80012bc <Write_data+0x68>)
 80012a6:	00db      	lsls	r3, r3, #3
 80012a8:	4413      	add	r3, r2
 80012aa:	889b      	ldrh	r3, [r3, #4]
 80012ac:	2201      	movs	r2, #1
 80012ae:	4619      	mov	r1, r3
 80012b0:	f003 fa5e 	bl	8004770 <HAL_GPIO_WritePin>
}
 80012b4:	bf00      	nop
 80012b6:	3710      	adds	r7, #16
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	20000060 	.word	0x20000060

080012c0 <WritePin_ICTest>:

// Control the pin IO TEST
void WritePin_ICTest(uint8_t *dataPin) {
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b086      	sub	sp, #24
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
    compute_outputLatchIC(dataPin,output_latch);
 80012c8:	4920      	ldr	r1, [pc, #128]	@ (800134c <WritePin_ICTest+0x8c>)
 80012ca:	6878      	ldr	r0, [r7, #4]
 80012cc:	f7ff fee4 	bl	8001098 <compute_outputLatchIC>
    /* reverse data */
    for (int ic = 0; ic < numIC; ++ic) {
 80012d0:	2300      	movs	r3, #0
 80012d2:	617b      	str	r3, [r7, #20]
 80012d4:	e01c      	b.n	8001310 <WritePin_ICTest+0x50>
        for (int p = 0; p < numPin; ++p) {
 80012d6:	2300      	movs	r3, #0
 80012d8:	613b      	str	r3, [r7, #16]
 80012da:	e013      	b.n	8001304 <WritePin_ICTest+0x44>
            reversed_latch[ic][p] = output_latch[ic][numPin - 1 - p];
 80012dc:	693b      	ldr	r3, [r7, #16]
 80012de:	f1c3 0307 	rsb	r3, r3, #7
 80012e2:	491a      	ldr	r1, [pc, #104]	@ (800134c <WritePin_ICTest+0x8c>)
 80012e4:	697a      	ldr	r2, [r7, #20]
 80012e6:	00d2      	lsls	r2, r2, #3
 80012e8:	440a      	add	r2, r1
 80012ea:	4413      	add	r3, r2
 80012ec:	7819      	ldrb	r1, [r3, #0]
 80012ee:	4a18      	ldr	r2, [pc, #96]	@ (8001350 <WritePin_ICTest+0x90>)
 80012f0:	697b      	ldr	r3, [r7, #20]
 80012f2:	00db      	lsls	r3, r3, #3
 80012f4:	441a      	add	r2, r3
 80012f6:	693b      	ldr	r3, [r7, #16]
 80012f8:	4413      	add	r3, r2
 80012fa:	460a      	mov	r2, r1
 80012fc:	701a      	strb	r2, [r3, #0]
        for (int p = 0; p < numPin; ++p) {
 80012fe:	693b      	ldr	r3, [r7, #16]
 8001300:	3301      	adds	r3, #1
 8001302:	613b      	str	r3, [r7, #16]
 8001304:	693b      	ldr	r3, [r7, #16]
 8001306:	2b07      	cmp	r3, #7
 8001308:	dde8      	ble.n	80012dc <WritePin_ICTest+0x1c>
    for (int ic = 0; ic < numIC; ++ic) {
 800130a:	697b      	ldr	r3, [r7, #20]
 800130c:	3301      	adds	r3, #1
 800130e:	617b      	str	r3, [r7, #20]
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	2b04      	cmp	r3, #4
 8001314:	dddf      	ble.n	80012d6 <WritePin_ICTest+0x16>
        }
    }
    for (uint8_t latch_x = 0; latch_x < 5; latch_x++) {
 8001316:	2300      	movs	r3, #0
 8001318:	73fb      	strb	r3, [r7, #15]
 800131a:	e00e      	b.n	800133a <WritePin_ICTest+0x7a>
        Write_data(latch_x,reversed_latch[latch_x]);
 800131c:	7bfb      	ldrb	r3, [r7, #15]
 800131e:	00db      	lsls	r3, r3, #3
 8001320:	4a0b      	ldr	r2, [pc, #44]	@ (8001350 <WritePin_ICTest+0x90>)
 8001322:	441a      	add	r2, r3
 8001324:	7bfb      	ldrb	r3, [r7, #15]
 8001326:	4611      	mov	r1, r2
 8001328:	4618      	mov	r0, r3
 800132a:	f7ff ff93 	bl	8001254 <Write_data>
        HAL_Delay(1);
 800132e:	2001      	movs	r0, #1
 8001330:	f002 f816 	bl	8003360 <HAL_Delay>
    for (uint8_t latch_x = 0; latch_x < 5; latch_x++) {
 8001334:	7bfb      	ldrb	r3, [r7, #15]
 8001336:	3301      	adds	r3, #1
 8001338:	73fb      	strb	r3, [r7, #15]
 800133a:	7bfb      	ldrb	r3, [r7, #15]
 800133c:	2b04      	cmp	r3, #4
 800133e:	d9ed      	bls.n	800131c <WritePin_ICTest+0x5c>
    }

}
 8001340:	bf00      	nop
 8001342:	bf00      	nop
 8001344:	3718      	adds	r7, #24
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	2000036c 	.word	0x2000036c
 8001350:	20000394 	.word	0x20000394

08001354 <WritePin_Ron>:
    WritePin_ICTest(data_float);
}



void WritePin_Ron(uint8_t *dataPin) {
 8001354:	b580      	push	{r7, lr}
 8001356:	b082      	sub	sp, #8
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
    // for (uint8_t latch_x = 6; latch_x < 9; latch_x++) {
    //     Write_data(latch_x,output_latch[latch_x]);
    // }
    Write_data(6,dataPin);
 800135c:	6879      	ldr	r1, [r7, #4]
 800135e:	2006      	movs	r0, #6
 8001360:	f7ff ff78 	bl	8001254 <Write_data>
    Write_data(7,dataPin);
 8001364:	6879      	ldr	r1, [r7, #4]
 8001366:	2007      	movs	r0, #7
 8001368:	f7ff ff74 	bl	8001254 <Write_data>
    Write_data(8,dataPin);
 800136c:	6879      	ldr	r1, [r7, #4]
 800136e:	2008      	movs	r0, #8
 8001370:	f7ff ff70 	bl	8001254 <Write_data>
}
 8001374:	bf00      	nop
 8001376:	3708      	adds	r7, #8
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}

0800137c <TurnOn_short_circuit>:
    Write_data(9,dataPin);
    Write_data(10,dataPin);
    Write_data(11,dataPin);
}

void TurnOn_short_circuit(void) {
 800137c:	b580      	push	{r7, lr}
 800137e:	b082      	sub	sp, #8
 8001380:	af00      	add	r7, sp, #0
    uint8_t data_pin[8] = {0,0,0,0,0,0,1,0};
 8001382:	4a0f      	ldr	r2, [pc, #60]	@ (80013c0 <TurnOn_short_circuit+0x44>)
 8001384:	463b      	mov	r3, r7
 8001386:	e892 0003 	ldmia.w	r2, {r0, r1}
 800138a:	e883 0003 	stmia.w	r3, {r0, r1}
    Write_data(9,data_pin);
 800138e:	463b      	mov	r3, r7
 8001390:	4619      	mov	r1, r3
 8001392:	2009      	movs	r0, #9
 8001394:	f7ff ff5e 	bl	8001254 <Write_data>
    memset(data_pin,1,8);
 8001398:	463b      	mov	r3, r7
 800139a:	2208      	movs	r2, #8
 800139c:	2101      	movs	r1, #1
 800139e:	4618      	mov	r0, r3
 80013a0:	f008 ffd9 	bl	800a356 <memset>
    Write_data(10,data_pin);
 80013a4:	463b      	mov	r3, r7
 80013a6:	4619      	mov	r1, r3
 80013a8:	200a      	movs	r0, #10
 80013aa:	f7ff ff53 	bl	8001254 <Write_data>
    Write_data(11,data_pin);
 80013ae:	463b      	mov	r3, r7
 80013b0:	4619      	mov	r1, r3
 80013b2:	200b      	movs	r0, #11
 80013b4:	f7ff ff4e 	bl	8001254 <Write_data>
}
 80013b8:	bf00      	nop
 80013ba:	3708      	adds	r7, #8
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	0800ce08 	.word	0x0800ce08

080013c4 <TurnOff_short_circuit>:

void TurnOff_short_circuit(void) {
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b082      	sub	sp, #8
 80013c8:	af00      	add	r7, sp, #0
    uint8_t data_pin[8] = {0,0,0,0,0,0,0,1};
 80013ca:	4a0f      	ldr	r2, [pc, #60]	@ (8001408 <TurnOff_short_circuit+0x44>)
 80013cc:	463b      	mov	r3, r7
 80013ce:	e892 0003 	ldmia.w	r2, {r0, r1}
 80013d2:	e883 0003 	stmia.w	r3, {r0, r1}
    Write_data(9,data_pin);
 80013d6:	463b      	mov	r3, r7
 80013d8:	4619      	mov	r1, r3
 80013da:	2009      	movs	r0, #9
 80013dc:	f7ff ff3a 	bl	8001254 <Write_data>
    memset(data_pin,1,8);
 80013e0:	463b      	mov	r3, r7
 80013e2:	2208      	movs	r2, #8
 80013e4:	2101      	movs	r1, #1
 80013e6:	4618      	mov	r0, r3
 80013e8:	f008 ffb5 	bl	800a356 <memset>
    Write_data(10,data_pin);
 80013ec:	463b      	mov	r3, r7
 80013ee:	4619      	mov	r1, r3
 80013f0:	200a      	movs	r0, #10
 80013f2:	f7ff ff2f 	bl	8001254 <Write_data>
    Write_data(11,data_pin);
 80013f6:	463b      	mov	r3, r7
 80013f8:	4619      	mov	r1, r3
 80013fa:	200b      	movs	r0, #11
 80013fc:	f7ff ff2a 	bl	8001254 <Write_data>
}
 8001400:	bf00      	nop
 8001402:	3708      	adds	r7, #8
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	0800ce10 	.word	0x0800ce10

0800140c <ReadPin_IC_test>:

void ReadPin_IC_test(uint8_t *dataPin,uint8_t num_pin) {
 800140c:	b590      	push	{r4, r7, lr}
 800140e:	b089      	sub	sp, #36	@ 0x24
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
 8001414:	460b      	mov	r3, r1
 8001416:	70fb      	strb	r3, [r7, #3]
	uint8_t temp_buf[20] = {0};
 8001418:	f107 0308 	add.w	r3, r7, #8
 800141c:	2200      	movs	r2, #0
 800141e:	601a      	str	r2, [r3, #0]
 8001420:	605a      	str	r2, [r3, #4]
 8001422:	609a      	str	r2, [r3, #8]
 8001424:	60da      	str	r2, [r3, #12]
 8001426:	611a      	str	r2, [r3, #16]
    for (uint8_t Pinx = 0; Pinx < NUM_PIN_IC_TEST; Pinx++) {
 8001428:	2300      	movs	r3, #0
 800142a:	77fb      	strb	r3, [r7, #31]
 800142c:	e076      	b.n	800151c <ReadPin_IC_test+0x110>
        switch (Pinx/8) {
 800142e:	7ffb      	ldrb	r3, [r7, #31]
 8001430:	08db      	lsrs	r3, r3, #3
 8001432:	b2db      	uxtb	r3, r3
 8001434:	2b02      	cmp	r3, #2
 8001436:	d038      	beq.n	80014aa <ReadPin_IC_test+0x9e>
 8001438:	2b02      	cmp	r3, #2
 800143a:	dc4f      	bgt.n	80014dc <ReadPin_IC_test+0xd0>
 800143c:	2b00      	cmp	r3, #0
 800143e:	d002      	beq.n	8001446 <ReadPin_IC_test+0x3a>
 8001440:	2b01      	cmp	r3, #1
 8001442:	d019      	beq.n	8001478 <ReadPin_IC_test+0x6c>
            case 2: {
                HAL_GPIO_WritePin(PIN_TXS_OEx[0].Port_x,PIN_TXS_OEx[0].PIN_x,GPIO_PIN_RESET);
                HAL_GPIO_WritePin(PIN_TXS_OEx[1].Port_x,PIN_TXS_OEx[1].PIN_x,GPIO_PIN_RESET);
                HAL_GPIO_WritePin(PIN_TXS_OEx[2].Port_x,PIN_TXS_OEx[2].PIN_x,GPIO_PIN_SET);
            } break;
            default : break;
 8001444:	e04a      	b.n	80014dc <ReadPin_IC_test+0xd0>
                HAL_GPIO_WritePin(PIN_TXS_OEx[0].Port_x,PIN_TXS_OEx[0].PIN_x,GPIO_PIN_SET);
 8001446:	4b61      	ldr	r3, [pc, #388]	@ (80015cc <ReadPin_IC_test+0x1c0>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	4a60      	ldr	r2, [pc, #384]	@ (80015cc <ReadPin_IC_test+0x1c0>)
 800144c:	8891      	ldrh	r1, [r2, #4]
 800144e:	2201      	movs	r2, #1
 8001450:	4618      	mov	r0, r3
 8001452:	f003 f98d 	bl	8004770 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(PIN_TXS_OEx[1].Port_x,PIN_TXS_OEx[1].PIN_x,GPIO_PIN_RESET);
 8001456:	4b5d      	ldr	r3, [pc, #372]	@ (80015cc <ReadPin_IC_test+0x1c0>)
 8001458:	689b      	ldr	r3, [r3, #8]
 800145a:	4a5c      	ldr	r2, [pc, #368]	@ (80015cc <ReadPin_IC_test+0x1c0>)
 800145c:	8991      	ldrh	r1, [r2, #12]
 800145e:	2200      	movs	r2, #0
 8001460:	4618      	mov	r0, r3
 8001462:	f003 f985 	bl	8004770 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(PIN_TXS_OEx[2].Port_x,PIN_TXS_OEx[2].PIN_x,GPIO_PIN_RESET);
 8001466:	4b59      	ldr	r3, [pc, #356]	@ (80015cc <ReadPin_IC_test+0x1c0>)
 8001468:	691b      	ldr	r3, [r3, #16]
 800146a:	4a58      	ldr	r2, [pc, #352]	@ (80015cc <ReadPin_IC_test+0x1c0>)
 800146c:	8a91      	ldrh	r1, [r2, #20]
 800146e:	2200      	movs	r2, #0
 8001470:	4618      	mov	r0, r3
 8001472:	f003 f97d 	bl	8004770 <HAL_GPIO_WritePin>
            } break;
 8001476:	e032      	b.n	80014de <ReadPin_IC_test+0xd2>
                HAL_GPIO_WritePin(PIN_TXS_OEx[0].Port_x,PIN_TXS_OEx[0].PIN_x,GPIO_PIN_RESET);
 8001478:	4b54      	ldr	r3, [pc, #336]	@ (80015cc <ReadPin_IC_test+0x1c0>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4a53      	ldr	r2, [pc, #332]	@ (80015cc <ReadPin_IC_test+0x1c0>)
 800147e:	8891      	ldrh	r1, [r2, #4]
 8001480:	2200      	movs	r2, #0
 8001482:	4618      	mov	r0, r3
 8001484:	f003 f974 	bl	8004770 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(PIN_TXS_OEx[1].Port_x,PIN_TXS_OEx[1].PIN_x,GPIO_PIN_SET);
 8001488:	4b50      	ldr	r3, [pc, #320]	@ (80015cc <ReadPin_IC_test+0x1c0>)
 800148a:	689b      	ldr	r3, [r3, #8]
 800148c:	4a4f      	ldr	r2, [pc, #316]	@ (80015cc <ReadPin_IC_test+0x1c0>)
 800148e:	8991      	ldrh	r1, [r2, #12]
 8001490:	2201      	movs	r2, #1
 8001492:	4618      	mov	r0, r3
 8001494:	f003 f96c 	bl	8004770 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(PIN_TXS_OEx[2].Port_x,PIN_TXS_OEx[2].PIN_x,GPIO_PIN_RESET);
 8001498:	4b4c      	ldr	r3, [pc, #304]	@ (80015cc <ReadPin_IC_test+0x1c0>)
 800149a:	691b      	ldr	r3, [r3, #16]
 800149c:	4a4b      	ldr	r2, [pc, #300]	@ (80015cc <ReadPin_IC_test+0x1c0>)
 800149e:	8a91      	ldrh	r1, [r2, #20]
 80014a0:	2200      	movs	r2, #0
 80014a2:	4618      	mov	r0, r3
 80014a4:	f003 f964 	bl	8004770 <HAL_GPIO_WritePin>
            } break;
 80014a8:	e019      	b.n	80014de <ReadPin_IC_test+0xd2>
                HAL_GPIO_WritePin(PIN_TXS_OEx[0].Port_x,PIN_TXS_OEx[0].PIN_x,GPIO_PIN_RESET);
 80014aa:	4b48      	ldr	r3, [pc, #288]	@ (80015cc <ReadPin_IC_test+0x1c0>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	4a47      	ldr	r2, [pc, #284]	@ (80015cc <ReadPin_IC_test+0x1c0>)
 80014b0:	8891      	ldrh	r1, [r2, #4]
 80014b2:	2200      	movs	r2, #0
 80014b4:	4618      	mov	r0, r3
 80014b6:	f003 f95b 	bl	8004770 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(PIN_TXS_OEx[1].Port_x,PIN_TXS_OEx[1].PIN_x,GPIO_PIN_RESET);
 80014ba:	4b44      	ldr	r3, [pc, #272]	@ (80015cc <ReadPin_IC_test+0x1c0>)
 80014bc:	689b      	ldr	r3, [r3, #8]
 80014be:	4a43      	ldr	r2, [pc, #268]	@ (80015cc <ReadPin_IC_test+0x1c0>)
 80014c0:	8991      	ldrh	r1, [r2, #12]
 80014c2:	2200      	movs	r2, #0
 80014c4:	4618      	mov	r0, r3
 80014c6:	f003 f953 	bl	8004770 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(PIN_TXS_OEx[2].Port_x,PIN_TXS_OEx[2].PIN_x,GPIO_PIN_SET);
 80014ca:	4b40      	ldr	r3, [pc, #256]	@ (80015cc <ReadPin_IC_test+0x1c0>)
 80014cc:	691b      	ldr	r3, [r3, #16]
 80014ce:	4a3f      	ldr	r2, [pc, #252]	@ (80015cc <ReadPin_IC_test+0x1c0>)
 80014d0:	8a91      	ldrh	r1, [r2, #20]
 80014d2:	2201      	movs	r2, #1
 80014d4:	4618      	mov	r0, r3
 80014d6:	f003 f94b 	bl	8004770 <HAL_GPIO_WritePin>
            } break;
 80014da:	e000      	b.n	80014de <ReadPin_IC_test+0xd2>
            default : break;
 80014dc:	bf00      	nop
        }
        HAL_Delay(5);
 80014de:	2005      	movs	r0, #5
 80014e0:	f001 ff3e 	bl	8003360 <HAL_Delay>
        temp_buf[Pinx] = HAL_GPIO_ReadPin(PIN_SIGx[Pinx%8].Port_x,PIN_SIGx[Pinx%8].PIN_x);
 80014e4:	7ffb      	ldrb	r3, [r7, #31]
 80014e6:	f003 0307 	and.w	r3, r3, #7
 80014ea:	4a39      	ldr	r2, [pc, #228]	@ (80015d0 <ReadPin_IC_test+0x1c4>)
 80014ec:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80014f0:	7ffb      	ldrb	r3, [r7, #31]
 80014f2:	f003 0307 	and.w	r3, r3, #7
 80014f6:	4936      	ldr	r1, [pc, #216]	@ (80015d0 <ReadPin_IC_test+0x1c4>)
 80014f8:	00db      	lsls	r3, r3, #3
 80014fa:	440b      	add	r3, r1
 80014fc:	889b      	ldrh	r3, [r3, #4]
 80014fe:	7ffc      	ldrb	r4, [r7, #31]
 8001500:	4619      	mov	r1, r3
 8001502:	4610      	mov	r0, r2
 8001504:	f003 f91c 	bl	8004740 <HAL_GPIO_ReadPin>
 8001508:	4603      	mov	r3, r0
 800150a:	461a      	mov	r2, r3
 800150c:	f104 0320 	add.w	r3, r4, #32
 8001510:	443b      	add	r3, r7
 8001512:	f803 2c18 	strb.w	r2, [r3, #-24]
    for (uint8_t Pinx = 0; Pinx < NUM_PIN_IC_TEST; Pinx++) {
 8001516:	7ffb      	ldrb	r3, [r7, #31]
 8001518:	3301      	adds	r3, #1
 800151a:	77fb      	strb	r3, [r7, #31]
 800151c:	7ffb      	ldrb	r3, [r7, #31]
 800151e:	2b13      	cmp	r3, #19
 8001520:	d985      	bls.n	800142e <ReadPin_IC_test+0x22>
    }
    if (num_pin == 18) {
 8001522:	78fb      	ldrb	r3, [r7, #3]
 8001524:	2b12      	cmp	r3, #18
 8001526:	d115      	bne.n	8001554 <ReadPin_IC_test+0x148>
        for (uint8_t i = 9; i < num_pin; i++) {
 8001528:	2309      	movs	r3, #9
 800152a:	77bb      	strb	r3, [r7, #30]
 800152c:	e00d      	b.n	800154a <ReadPin_IC_test+0x13e>
        	temp_buf[i] = temp_buf[i + 2];
 800152e:	7fbb      	ldrb	r3, [r7, #30]
 8001530:	1c9a      	adds	r2, r3, #2
 8001532:	7fbb      	ldrb	r3, [r7, #30]
 8001534:	3220      	adds	r2, #32
 8001536:	443a      	add	r2, r7
 8001538:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 800153c:	3320      	adds	r3, #32
 800153e:	443b      	add	r3, r7
 8001540:	f803 2c18 	strb.w	r2, [r3, #-24]
        for (uint8_t i = 9; i < num_pin; i++) {
 8001544:	7fbb      	ldrb	r3, [r7, #30]
 8001546:	3301      	adds	r3, #1
 8001548:	77bb      	strb	r3, [r7, #30]
 800154a:	7fba      	ldrb	r2, [r7, #30]
 800154c:	78fb      	ldrb	r3, [r7, #3]
 800154e:	429a      	cmp	r2, r3
 8001550:	d3ed      	bcc.n	800152e <ReadPin_IC_test+0x122>
 8001552:	e030      	b.n	80015b6 <ReadPin_IC_test+0x1aa>
        }
    } else if (num_pin == 16) {
 8001554:	78fb      	ldrb	r3, [r7, #3]
 8001556:	2b10      	cmp	r3, #16
 8001558:	d115      	bne.n	8001586 <ReadPin_IC_test+0x17a>
        for (uint8_t i = 8; i < num_pin; i++) {
 800155a:	2308      	movs	r3, #8
 800155c:	777b      	strb	r3, [r7, #29]
 800155e:	e00d      	b.n	800157c <ReadPin_IC_test+0x170>
        	temp_buf[i] = temp_buf[i + 4];
 8001560:	7f7b      	ldrb	r3, [r7, #29]
 8001562:	1d1a      	adds	r2, r3, #4
 8001564:	7f7b      	ldrb	r3, [r7, #29]
 8001566:	3220      	adds	r2, #32
 8001568:	443a      	add	r2, r7
 800156a:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 800156e:	3320      	adds	r3, #32
 8001570:	443b      	add	r3, r7
 8001572:	f803 2c18 	strb.w	r2, [r3, #-24]
        for (uint8_t i = 8; i < num_pin; i++) {
 8001576:	7f7b      	ldrb	r3, [r7, #29]
 8001578:	3301      	adds	r3, #1
 800157a:	777b      	strb	r3, [r7, #29]
 800157c:	7f7a      	ldrb	r2, [r7, #29]
 800157e:	78fb      	ldrb	r3, [r7, #3]
 8001580:	429a      	cmp	r2, r3
 8001582:	d3ed      	bcc.n	8001560 <ReadPin_IC_test+0x154>
 8001584:	e017      	b.n	80015b6 <ReadPin_IC_test+0x1aa>
        }
    } else if (num_pin == 14) {
 8001586:	78fb      	ldrb	r3, [r7, #3]
 8001588:	2b0e      	cmp	r3, #14
 800158a:	d114      	bne.n	80015b6 <ReadPin_IC_test+0x1aa>
        for (uint8_t i = 7; i < num_pin; i++) {
 800158c:	2307      	movs	r3, #7
 800158e:	773b      	strb	r3, [r7, #28]
 8001590:	e00d      	b.n	80015ae <ReadPin_IC_test+0x1a2>
        	temp_buf[i] = temp_buf[i + 6];
 8001592:	7f3b      	ldrb	r3, [r7, #28]
 8001594:	1d9a      	adds	r2, r3, #6
 8001596:	7f3b      	ldrb	r3, [r7, #28]
 8001598:	3220      	adds	r2, #32
 800159a:	443a      	add	r2, r7
 800159c:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 80015a0:	3320      	adds	r3, #32
 80015a2:	443b      	add	r3, r7
 80015a4:	f803 2c18 	strb.w	r2, [r3, #-24]
        for (uint8_t i = 7; i < num_pin; i++) {
 80015a8:	7f3b      	ldrb	r3, [r7, #28]
 80015aa:	3301      	adds	r3, #1
 80015ac:	773b      	strb	r3, [r7, #28]
 80015ae:	7f3a      	ldrb	r2, [r7, #28]
 80015b0:	78fb      	ldrb	r3, [r7, #3]
 80015b2:	429a      	cmp	r2, r3
 80015b4:	d3ed      	bcc.n	8001592 <ReadPin_IC_test+0x186>
        }
    }
    memcpy(dataPin,temp_buf,num_pin);
 80015b6:	78fa      	ldrb	r2, [r7, #3]
 80015b8:	f107 0308 	add.w	r3, r7, #8
 80015bc:	4619      	mov	r1, r3
 80015be:	6878      	ldr	r0, [r7, #4]
 80015c0:	f008 ffc7 	bl	800a552 <memcpy>
}
 80015c4:	bf00      	nop
 80015c6:	3724      	adds	r7, #36	@ 0x24
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd90      	pop	{r4, r7, pc}
 80015cc:	200000e0 	.word	0x200000e0
 80015d0:	200000f8 	.word	0x200000f8

080015d4 <Read_ADC_IC_test>:

void Read_ADC_IC_test(ADS1115_t *pADS1115, uint8_t pin,float *data_buf) {
 80015d4:	b590      	push	{r4, r7, lr}
 80015d6:	b087      	sub	sp, #28
 80015d8:	af00      	add	r7, sp, #0
 80015da:	60f8      	str	r0, [r7, #12]
 80015dc:	460b      	mov	r3, r1
 80015de:	607a      	str	r2, [r7, #4]
 80015e0:	72fb      	strb	r3, [r7, #11]
    /* disable all */
    uint8_t channel_adc;
    uint8_t index_pin;
    for (uint8_t i = 0; i < 3; i++) {
 80015e2:	2300      	movs	r3, #0
 80015e4:	75bb      	strb	r3, [r7, #22]
 80015e6:	e00f      	b.n	8001608 <Read_ADC_IC_test+0x34>
        HAL_GPIO_WritePin(PIN_ADC_ENx[i].Port_x,PIN_ADC_ENx[i].PIN_x,GPIO_PIN_SET);
 80015e8:	7dbb      	ldrb	r3, [r7, #22]
 80015ea:	4a3b      	ldr	r2, [pc, #236]	@ (80016d8 <Read_ADC_IC_test+0x104>)
 80015ec:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80015f0:	7dbb      	ldrb	r3, [r7, #22]
 80015f2:	4a39      	ldr	r2, [pc, #228]	@ (80016d8 <Read_ADC_IC_test+0x104>)
 80015f4:	00db      	lsls	r3, r3, #3
 80015f6:	4413      	add	r3, r2
 80015f8:	889b      	ldrh	r3, [r3, #4]
 80015fa:	2201      	movs	r2, #1
 80015fc:	4619      	mov	r1, r3
 80015fe:	f003 f8b7 	bl	8004770 <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < 3; i++) {
 8001602:	7dbb      	ldrb	r3, [r7, #22]
 8001604:	3301      	adds	r3, #1
 8001606:	75bb      	strb	r3, [r7, #22]
 8001608:	7dbb      	ldrb	r3, [r7, #22]
 800160a:	2b02      	cmp	r3, #2
 800160c:	d9ec      	bls.n	80015e8 <Read_ADC_IC_test+0x14>
    }
    HAL_GPIO_WritePin(PIN_ADC_ENx[pin/8].Port_x,PIN_ADC_ENx[pin/8].PIN_x,GPIO_PIN_RESET);
 800160e:	7afb      	ldrb	r3, [r7, #11]
 8001610:	08db      	lsrs	r3, r3, #3
 8001612:	b2db      	uxtb	r3, r3
 8001614:	461a      	mov	r2, r3
 8001616:	4b30      	ldr	r3, [pc, #192]	@ (80016d8 <Read_ADC_IC_test+0x104>)
 8001618:	f853 0032 	ldr.w	r0, [r3, r2, lsl #3]
 800161c:	7afb      	ldrb	r3, [r7, #11]
 800161e:	08db      	lsrs	r3, r3, #3
 8001620:	b2db      	uxtb	r3, r3
 8001622:	4a2d      	ldr	r2, [pc, #180]	@ (80016d8 <Read_ADC_IC_test+0x104>)
 8001624:	00db      	lsls	r3, r3, #3
 8001626:	4413      	add	r3, r2
 8001628:	889b      	ldrh	r3, [r3, #4]
 800162a:	2200      	movs	r2, #0
 800162c:	4619      	mov	r1, r3
 800162e:	f003 f89f 	bl	8004770 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8001632:	2005      	movs	r0, #5
 8001634:	f001 fe94 	bl	8003360 <HAL_Delay>
    /* Control Select pin */
    HAL_GPIO_WritePin(PIN_ADC_Sx[0].Port_x,PIN_ADC_Sx[0].PIN_x,(GPIO_PinState)(pin & 0x01));        /* bit 1*/
 8001638:	4b28      	ldr	r3, [pc, #160]	@ (80016dc <Read_ADC_IC_test+0x108>)
 800163a:	6818      	ldr	r0, [r3, #0]
 800163c:	4b27      	ldr	r3, [pc, #156]	@ (80016dc <Read_ADC_IC_test+0x108>)
 800163e:	8899      	ldrh	r1, [r3, #4]
 8001640:	7afb      	ldrb	r3, [r7, #11]
 8001642:	f003 0301 	and.w	r3, r3, #1
 8001646:	b2db      	uxtb	r3, r3
 8001648:	461a      	mov	r2, r3
 800164a:	f003 f891 	bl	8004770 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PIN_ADC_Sx[1].Port_x,PIN_ADC_Sx[1].PIN_x,(GPIO_PinState)((pin >> 1) & 0x01)); /* bit 2*/
 800164e:	4b23      	ldr	r3, [pc, #140]	@ (80016dc <Read_ADC_IC_test+0x108>)
 8001650:	6898      	ldr	r0, [r3, #8]
 8001652:	4b22      	ldr	r3, [pc, #136]	@ (80016dc <Read_ADC_IC_test+0x108>)
 8001654:	8999      	ldrh	r1, [r3, #12]
 8001656:	7afb      	ldrb	r3, [r7, #11]
 8001658:	085b      	lsrs	r3, r3, #1
 800165a:	b2db      	uxtb	r3, r3
 800165c:	f003 0301 	and.w	r3, r3, #1
 8001660:	b2db      	uxtb	r3, r3
 8001662:	461a      	mov	r2, r3
 8001664:	f003 f884 	bl	8004770 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PIN_ADC_Sx[2].Port_x,PIN_ADC_Sx[2].PIN_x,(GPIO_PinState)((pin >> 2) & 0x01));
 8001668:	4b1c      	ldr	r3, [pc, #112]	@ (80016dc <Read_ADC_IC_test+0x108>)
 800166a:	6918      	ldr	r0, [r3, #16]
 800166c:	4b1b      	ldr	r3, [pc, #108]	@ (80016dc <Read_ADC_IC_test+0x108>)
 800166e:	8a99      	ldrh	r1, [r3, #20]
 8001670:	7afb      	ldrb	r3, [r7, #11]
 8001672:	089b      	lsrs	r3, r3, #2
 8001674:	b2db      	uxtb	r3, r3
 8001676:	f003 0301 	and.w	r3, r3, #1
 800167a:	b2db      	uxtb	r3, r3
 800167c:	461a      	mov	r2, r3
 800167e:	f003 f877 	bl	8004770 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8001682:	2005      	movs	r0, #5
 8001684:	f001 fe6c 	bl	8003360 <HAL_Delay>
    index_pin = pin/8;
 8001688:	7afb      	ldrb	r3, [r7, #11]
 800168a:	08db      	lsrs	r3, r3, #3
 800168c:	757b      	strb	r3, [r7, #21]
    switch (index_pin) {
 800168e:	7d7b      	ldrb	r3, [r7, #21]
 8001690:	2b02      	cmp	r3, #2
 8001692:	d00c      	beq.n	80016ae <Read_ADC_IC_test+0xda>
 8001694:	2b02      	cmp	r3, #2
 8001696:	dc0d      	bgt.n	80016b4 <Read_ADC_IC_test+0xe0>
 8001698:	2b00      	cmp	r3, #0
 800169a:	d002      	beq.n	80016a2 <Read_ADC_IC_test+0xce>
 800169c:	2b01      	cmp	r3, #1
 800169e:	d003      	beq.n	80016a8 <Read_ADC_IC_test+0xd4>
            channel_adc = CHANNEL_AIN1_GND;
        } break;
        case 2 : {
            channel_adc = CHANNEL_AIN2_GND;
        } break;
        default : break;
 80016a0:	e008      	b.n	80016b4 <Read_ADC_IC_test+0xe0>
            channel_adc = CHANNEL_AIN0_GND;
 80016a2:	2304      	movs	r3, #4
 80016a4:	75fb      	strb	r3, [r7, #23]
        } break;
 80016a6:	e006      	b.n	80016b6 <Read_ADC_IC_test+0xe2>
            channel_adc = CHANNEL_AIN1_GND;
 80016a8:	2305      	movs	r3, #5
 80016aa:	75fb      	strb	r3, [r7, #23]
        } break;
 80016ac:	e003      	b.n	80016b6 <Read_ADC_IC_test+0xe2>
            channel_adc = CHANNEL_AIN2_GND;
 80016ae:	2306      	movs	r3, #6
 80016b0:	75fb      	strb	r3, [r7, #23]
        } break;
 80016b2:	e000      	b.n	80016b6 <Read_ADC_IC_test+0xe2>
        default : break;
 80016b4:	bf00      	nop
    }
    /* read value */
    data_buf[pin] = ADS1115_single_getdata(pADS1115,channel_adc);
 80016b6:	7afb      	ldrb	r3, [r7, #11]
 80016b8:	009b      	lsls	r3, r3, #2
 80016ba:	687a      	ldr	r2, [r7, #4]
 80016bc:	18d4      	adds	r4, r2, r3
 80016be:	7dfb      	ldrb	r3, [r7, #23]
 80016c0:	4619      	mov	r1, r3
 80016c2:	68f8      	ldr	r0, [r7, #12]
 80016c4:	f006 f966 	bl	8007994 <ADS1115_single_getdata>
 80016c8:	eef0 7a40 	vmov.f32	s15, s0
 80016cc:	edc4 7a00 	vstr	s15, [r4]
}
 80016d0:	bf00      	nop
 80016d2:	371c      	adds	r7, #28
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd90      	pop	{r4, r7, pc}
 80016d8:	20000150 	.word	0x20000150
 80016dc:	20000138 	.word	0x20000138

080016e0 <convert_data_compare>:



uint8_t convert_data_compare(char c_input) {
 80016e0:	b480      	push	{r7}
 80016e2:	b083      	sub	sp, #12
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	4603      	mov	r3, r0
 80016e8:	71fb      	strb	r3, [r7, #7]
    switch (c_input) {
 80016ea:	79fb      	ldrb	r3, [r7, #7]
 80016ec:	3b30      	subs	r3, #48	@ 0x30
 80016ee:	2b26      	cmp	r3, #38	@ 0x26
 80016f0:	d854      	bhi.n	800179c <convert_data_compare+0xbc>
 80016f2:	a201      	add	r2, pc, #4	@ (adr r2, 80016f8 <convert_data_compare+0x18>)
 80016f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016f8:	08001799 	.word	0x08001799
 80016fc:	08001795 	.word	0x08001795
 8001700:	0800179d 	.word	0x0800179d
 8001704:	0800179d 	.word	0x0800179d
 8001708:	0800179d 	.word	0x0800179d
 800170c:	0800179d 	.word	0x0800179d
 8001710:	0800179d 	.word	0x0800179d
 8001714:	0800179d 	.word	0x0800179d
 8001718:	0800179d 	.word	0x0800179d
 800171c:	0800179d 	.word	0x0800179d
 8001720:	0800179d 	.word	0x0800179d
 8001724:	0800179d 	.word	0x0800179d
 8001728:	0800179d 	.word	0x0800179d
 800172c:	0800179d 	.word	0x0800179d
 8001730:	0800179d 	.word	0x0800179d
 8001734:	0800179d 	.word	0x0800179d
 8001738:	0800179d 	.word	0x0800179d
 800173c:	0800179d 	.word	0x0800179d
 8001740:	0800179d 	.word	0x0800179d
 8001744:	0800179d 	.word	0x0800179d
 8001748:	0800179d 	.word	0x0800179d
 800174c:	0800179d 	.word	0x0800179d
 8001750:	0800179d 	.word	0x0800179d
 8001754:	08001799 	.word	0x08001799
 8001758:	08001795 	.word	0x08001795
 800175c:	0800179d 	.word	0x0800179d
 8001760:	0800179d 	.word	0x0800179d
 8001764:	0800179d 	.word	0x0800179d
 8001768:	08001799 	.word	0x08001799
 800176c:	0800179d 	.word	0x0800179d
 8001770:	0800179d 	.word	0x0800179d
 8001774:	0800179d 	.word	0x0800179d
 8001778:	0800179d 	.word	0x0800179d
 800177c:	0800179d 	.word	0x0800179d
 8001780:	0800179d 	.word	0x0800179d
 8001784:	0800179d 	.word	0x0800179d
 8001788:	0800179d 	.word	0x0800179d
 800178c:	0800179d 	.word	0x0800179d
 8001790:	08001795 	.word	0x08001795
        case 'V' :
        case 'H' :
        case '1' : {
            return 1;
 8001794:	2301      	movs	r3, #1
 8001796:	e001      	b.n	800179c <convert_data_compare+0xbc>
        } break;
        case 'G' :
        case 'L' :
        case '0' : {
            return 0;
 8001798:	2300      	movs	r3, #0
 800179a:	e7ff      	b.n	800179c <convert_data_compare+0xbc>
        } break;
    }
}
 800179c:	4618      	mov	r0, r3
 800179e:	370c      	adds	r7, #12
 80017a0:	46bd      	mov	sp, r7
 80017a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a6:	4770      	bx	lr

080017a8 <convert_character_input>:

uint8_t convert_character_input(char c_input) {
 80017a8:	b480      	push	{r7}
 80017aa:	b083      	sub	sp, #12
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	4603      	mov	r3, r0
 80017b0:	71fb      	strb	r3, [r7, #7]
    switch (c_input) {
 80017b2:	79fb      	ldrb	r3, [r7, #7]
 80017b4:	3b30      	subs	r3, #48	@ 0x30
 80017b6:	2b26      	cmp	r3, #38	@ 0x26
 80017b8:	d856      	bhi.n	8001868 <convert_character_input+0xc0>
 80017ba:	a201      	add	r2, pc, #4	@ (adr r2, 80017c0 <convert_character_input+0x18>)
 80017bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017c0:	08001861 	.word	0x08001861
 80017c4:	0800185d 	.word	0x0800185d
 80017c8:	08001869 	.word	0x08001869
 80017cc:	08001869 	.word	0x08001869
 80017d0:	08001869 	.word	0x08001869
 80017d4:	08001869 	.word	0x08001869
 80017d8:	08001869 	.word	0x08001869
 80017dc:	08001869 	.word	0x08001869
 80017e0:	08001869 	.word	0x08001869
 80017e4:	08001869 	.word	0x08001869
 80017e8:	08001869 	.word	0x08001869
 80017ec:	08001869 	.word	0x08001869
 80017f0:	08001869 	.word	0x08001869
 80017f4:	08001869 	.word	0x08001869
 80017f8:	08001869 	.word	0x08001869
 80017fc:	08001869 	.word	0x08001869
 8001800:	08001869 	.word	0x08001869
 8001804:	08001869 	.word	0x08001869
 8001808:	08001869 	.word	0x08001869
 800180c:	08001869 	.word	0x08001869
 8001810:	0800186d 	.word	0x0800186d
 8001814:	08001869 	.word	0x08001869
 8001818:	08001869 	.word	0x08001869
 800181c:	08001861 	.word	0x08001861
 8001820:	08001865 	.word	0x08001865
 8001824:	08001869 	.word	0x08001869
 8001828:	08001869 	.word	0x08001869
 800182c:	08001869 	.word	0x08001869
 8001830:	08001865 	.word	0x08001865
 8001834:	08001869 	.word	0x08001869
 8001838:	08001869 	.word	0x08001869
 800183c:	08001869 	.word	0x08001869
 8001840:	08001869 	.word	0x08001869
 8001844:	08001869 	.word	0x08001869
 8001848:	08001869 	.word	0x08001869
 800184c:	08001869 	.word	0x08001869
 8001850:	08001869 	.word	0x08001869
 8001854:	0800186d 	.word	0x0800186d
 8001858:	0800185d 	.word	0x0800185d
        case 'V' :
        case '1' : {
            return 1;
 800185c:	2301      	movs	r3, #1
 800185e:	e006      	b.n	800186e <convert_character_input+0xc6>
        } break;
        case 'G' :
        case '0' : {
            return 0;
 8001860:	2300      	movs	r3, #0
 8001862:	e004      	b.n	800186e <convert_character_input+0xc6>
        } break;
        case 'L' :
        case 'H' : {
            return 2;
 8001864:	2302      	movs	r3, #2
 8001866:	e002      	b.n	800186e <convert_character_input+0xc6>
        } break;
        case 'D' : {
            // mean high to low clock
        } break;
        default : {
            return 2;
 8001868:	2302      	movs	r3, #2
 800186a:	e000      	b.n	800186e <convert_character_input+0xc6>
        } break;
 800186c:	bf00      	nop
        } break;
    }
}
 800186e:	4618      	mov	r0, r3
 8001870:	370c      	adds	r7, #12
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop

0800187c <convert_data_test>:

void convert_data_test(uint8_t num_pin, char *data_test, uint8_t *data_control) {
 800187c:	b590      	push	{r4, r7, lr}
 800187e:	b087      	sub	sp, #28
 8001880:	af00      	add	r7, sp, #0
 8001882:	4603      	mov	r3, r0
 8001884:	60b9      	str	r1, [r7, #8]
 8001886:	607a      	str	r2, [r7, #4]
 8001888:	73fb      	strb	r3, [r7, #15]
    memset(data_control,2,20);
 800188a:	2214      	movs	r2, #20
 800188c:	2102      	movs	r1, #2
 800188e:	6878      	ldr	r0, [r7, #4]
 8001890:	f008 fd61 	bl	800a356 <memset>

    if (num_pin == 18) {
 8001894:	7bfb      	ldrb	r3, [r7, #15]
 8001896:	2b12      	cmp	r3, #18
 8001898:	d12c      	bne.n	80018f4 <convert_data_test+0x78>
        for (uint8_t i = 0; i < 9; i++) {
 800189a:	2300      	movs	r3, #0
 800189c:	75fb      	strb	r3, [r7, #23]
 800189e:	e00e      	b.n	80018be <convert_data_test+0x42>
            data_control[i] = convert_character_input(data_test[i]);
 80018a0:	7dfb      	ldrb	r3, [r7, #23]
 80018a2:	68ba      	ldr	r2, [r7, #8]
 80018a4:	4413      	add	r3, r2
 80018a6:	7819      	ldrb	r1, [r3, #0]
 80018a8:	7dfb      	ldrb	r3, [r7, #23]
 80018aa:	687a      	ldr	r2, [r7, #4]
 80018ac:	18d4      	adds	r4, r2, r3
 80018ae:	4608      	mov	r0, r1
 80018b0:	f7ff ff7a 	bl	80017a8 <convert_character_input>
 80018b4:	4603      	mov	r3, r0
 80018b6:	7023      	strb	r3, [r4, #0]
        for (uint8_t i = 0; i < 9; i++) {
 80018b8:	7dfb      	ldrb	r3, [r7, #23]
 80018ba:	3301      	adds	r3, #1
 80018bc:	75fb      	strb	r3, [r7, #23]
 80018be:	7dfb      	ldrb	r3, [r7, #23]
 80018c0:	2b08      	cmp	r3, #8
 80018c2:	d9ed      	bls.n	80018a0 <convert_data_test+0x24>
        }
        for (uint8_t i = 9; i < 18; i++) {
 80018c4:	2309      	movs	r3, #9
 80018c6:	75bb      	strb	r3, [r7, #22]
 80018c8:	e010      	b.n	80018ec <convert_data_test+0x70>
            data_control[11 + (i - 9)] = convert_character_input(data_test[i]);
 80018ca:	7dbb      	ldrb	r3, [r7, #22]
 80018cc:	68ba      	ldr	r2, [r7, #8]
 80018ce:	4413      	add	r3, r2
 80018d0:	781a      	ldrb	r2, [r3, #0]
 80018d2:	7dbb      	ldrb	r3, [r7, #22]
 80018d4:	3302      	adds	r3, #2
 80018d6:	4619      	mov	r1, r3
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	185c      	adds	r4, r3, r1
 80018dc:	4610      	mov	r0, r2
 80018de:	f7ff ff63 	bl	80017a8 <convert_character_input>
 80018e2:	4603      	mov	r3, r0
 80018e4:	7023      	strb	r3, [r4, #0]
        for (uint8_t i = 9; i < 18; i++) {
 80018e6:	7dbb      	ldrb	r3, [r7, #22]
 80018e8:	3301      	adds	r3, #1
 80018ea:	75bb      	strb	r3, [r7, #22]
 80018ec:	7dbb      	ldrb	r3, [r7, #22]
 80018ee:	2b11      	cmp	r3, #17
 80018f0:	d9eb      	bls.n	80018ca <convert_data_test+0x4e>
        }
        for (uint8_t i = 7; i < 14; i++) {
            data_control[13 + (i - 7)] = convert_character_input(data_test[i]);
        }
    }
}
 80018f2:	e05e      	b.n	80019b2 <convert_data_test+0x136>
    } else if (num_pin == 16) {
 80018f4:	7bfb      	ldrb	r3, [r7, #15]
 80018f6:	2b10      	cmp	r3, #16
 80018f8:	d12c      	bne.n	8001954 <convert_data_test+0xd8>
        for (uint8_t i = 0; i < 8; i++) {
 80018fa:	2300      	movs	r3, #0
 80018fc:	757b      	strb	r3, [r7, #21]
 80018fe:	e00e      	b.n	800191e <convert_data_test+0xa2>
            data_control[i] = convert_character_input(data_test[i]);
 8001900:	7d7b      	ldrb	r3, [r7, #21]
 8001902:	68ba      	ldr	r2, [r7, #8]
 8001904:	4413      	add	r3, r2
 8001906:	7819      	ldrb	r1, [r3, #0]
 8001908:	7d7b      	ldrb	r3, [r7, #21]
 800190a:	687a      	ldr	r2, [r7, #4]
 800190c:	18d4      	adds	r4, r2, r3
 800190e:	4608      	mov	r0, r1
 8001910:	f7ff ff4a 	bl	80017a8 <convert_character_input>
 8001914:	4603      	mov	r3, r0
 8001916:	7023      	strb	r3, [r4, #0]
        for (uint8_t i = 0; i < 8; i++) {
 8001918:	7d7b      	ldrb	r3, [r7, #21]
 800191a:	3301      	adds	r3, #1
 800191c:	757b      	strb	r3, [r7, #21]
 800191e:	7d7b      	ldrb	r3, [r7, #21]
 8001920:	2b07      	cmp	r3, #7
 8001922:	d9ed      	bls.n	8001900 <convert_data_test+0x84>
        for (uint8_t i = 8; i < 16; i++) {
 8001924:	2308      	movs	r3, #8
 8001926:	753b      	strb	r3, [r7, #20]
 8001928:	e010      	b.n	800194c <convert_data_test+0xd0>
            data_control[12 + (i - 8)] = convert_character_input(data_test[i]);
 800192a:	7d3b      	ldrb	r3, [r7, #20]
 800192c:	68ba      	ldr	r2, [r7, #8]
 800192e:	4413      	add	r3, r2
 8001930:	781a      	ldrb	r2, [r3, #0]
 8001932:	7d3b      	ldrb	r3, [r7, #20]
 8001934:	3304      	adds	r3, #4
 8001936:	4619      	mov	r1, r3
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	185c      	adds	r4, r3, r1
 800193c:	4610      	mov	r0, r2
 800193e:	f7ff ff33 	bl	80017a8 <convert_character_input>
 8001942:	4603      	mov	r3, r0
 8001944:	7023      	strb	r3, [r4, #0]
        for (uint8_t i = 8; i < 16; i++) {
 8001946:	7d3b      	ldrb	r3, [r7, #20]
 8001948:	3301      	adds	r3, #1
 800194a:	753b      	strb	r3, [r7, #20]
 800194c:	7d3b      	ldrb	r3, [r7, #20]
 800194e:	2b0f      	cmp	r3, #15
 8001950:	d9eb      	bls.n	800192a <convert_data_test+0xae>
}
 8001952:	e02e      	b.n	80019b2 <convert_data_test+0x136>
    } else if (num_pin == 14) {
 8001954:	7bfb      	ldrb	r3, [r7, #15]
 8001956:	2b0e      	cmp	r3, #14
 8001958:	d12b      	bne.n	80019b2 <convert_data_test+0x136>
        for (uint8_t i = 0; i < 7; i++) {
 800195a:	2300      	movs	r3, #0
 800195c:	74fb      	strb	r3, [r7, #19]
 800195e:	e00e      	b.n	800197e <convert_data_test+0x102>
            data_control[i] = convert_character_input(data_test[i]);
 8001960:	7cfb      	ldrb	r3, [r7, #19]
 8001962:	68ba      	ldr	r2, [r7, #8]
 8001964:	4413      	add	r3, r2
 8001966:	7819      	ldrb	r1, [r3, #0]
 8001968:	7cfb      	ldrb	r3, [r7, #19]
 800196a:	687a      	ldr	r2, [r7, #4]
 800196c:	18d4      	adds	r4, r2, r3
 800196e:	4608      	mov	r0, r1
 8001970:	f7ff ff1a 	bl	80017a8 <convert_character_input>
 8001974:	4603      	mov	r3, r0
 8001976:	7023      	strb	r3, [r4, #0]
        for (uint8_t i = 0; i < 7; i++) {
 8001978:	7cfb      	ldrb	r3, [r7, #19]
 800197a:	3301      	adds	r3, #1
 800197c:	74fb      	strb	r3, [r7, #19]
 800197e:	7cfb      	ldrb	r3, [r7, #19]
 8001980:	2b06      	cmp	r3, #6
 8001982:	d9ed      	bls.n	8001960 <convert_data_test+0xe4>
        for (uint8_t i = 7; i < 14; i++) {
 8001984:	2307      	movs	r3, #7
 8001986:	74bb      	strb	r3, [r7, #18]
 8001988:	e010      	b.n	80019ac <convert_data_test+0x130>
            data_control[13 + (i - 7)] = convert_character_input(data_test[i]);
 800198a:	7cbb      	ldrb	r3, [r7, #18]
 800198c:	68ba      	ldr	r2, [r7, #8]
 800198e:	4413      	add	r3, r2
 8001990:	781a      	ldrb	r2, [r3, #0]
 8001992:	7cbb      	ldrb	r3, [r7, #18]
 8001994:	3306      	adds	r3, #6
 8001996:	4619      	mov	r1, r3
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	185c      	adds	r4, r3, r1
 800199c:	4610      	mov	r0, r2
 800199e:	f7ff ff03 	bl	80017a8 <convert_character_input>
 80019a2:	4603      	mov	r3, r0
 80019a4:	7023      	strb	r3, [r4, #0]
        for (uint8_t i = 7; i < 14; i++) {
 80019a6:	7cbb      	ldrb	r3, [r7, #18]
 80019a8:	3301      	adds	r3, #1
 80019aa:	74bb      	strb	r3, [r7, #18]
 80019ac:	7cbb      	ldrb	r3, [r7, #18]
 80019ae:	2b0d      	cmp	r3, #13
 80019b0:	d9eb      	bls.n	800198a <convert_data_test+0x10e>
}
 80019b2:	bf00      	nop
 80019b4:	371c      	adds	r7, #28
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd90      	pop	{r4, r7, pc}

080019ba <has_clock_transition>:

bool has_clock_transition(uint8_t num_pin, char *data_test) {
 80019ba:	b480      	push	{r7}
 80019bc:	b085      	sub	sp, #20
 80019be:	af00      	add	r7, sp, #0
 80019c0:	4603      	mov	r3, r0
 80019c2:	6039      	str	r1, [r7, #0]
 80019c4:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < num_pin; i++) {
 80019c6:	2300      	movs	r3, #0
 80019c8:	73fb      	strb	r3, [r7, #15]
 80019ca:	e010      	b.n	80019ee <has_clock_transition+0x34>
        if (data_test[num_pin] == 'U' || data_test[num_pin] == 'D') {
 80019cc:	79fb      	ldrb	r3, [r7, #7]
 80019ce:	683a      	ldr	r2, [r7, #0]
 80019d0:	4413      	add	r3, r2
 80019d2:	781b      	ldrb	r3, [r3, #0]
 80019d4:	2b55      	cmp	r3, #85	@ 0x55
 80019d6:	d005      	beq.n	80019e4 <has_clock_transition+0x2a>
 80019d8:	79fb      	ldrb	r3, [r7, #7]
 80019da:	683a      	ldr	r2, [r7, #0]
 80019dc:	4413      	add	r3, r2
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	2b44      	cmp	r3, #68	@ 0x44
 80019e2:	d101      	bne.n	80019e8 <has_clock_transition+0x2e>
            return true;
 80019e4:	2301      	movs	r3, #1
 80019e6:	e007      	b.n	80019f8 <has_clock_transition+0x3e>
    for (uint8_t i = 0; i < num_pin; i++) {
 80019e8:	7bfb      	ldrb	r3, [r7, #15]
 80019ea:	3301      	adds	r3, #1
 80019ec:	73fb      	strb	r3, [r7, #15]
 80019ee:	7bfa      	ldrb	r2, [r7, #15]
 80019f0:	79fb      	ldrb	r3, [r7, #7]
 80019f2:	429a      	cmp	r2, r3
 80019f4:	d3ea      	bcc.n	80019cc <has_clock_transition+0x12>
        }
    }
    return false;
 80019f6:	2300      	movs	r3, #0
}
 80019f8:	4618      	mov	r0, r3
 80019fa:	3714      	adds	r7, #20
 80019fc:	46bd      	mov	sp, r7
 80019fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a02:	4770      	bx	lr

08001a04 <convert_data_test_first_state>:

void convert_data_test_first_state(uint8_t num_pin, char *data_test, uint8_t *data_control) {
 8001a04:	b590      	push	{r4, r7, lr}
 8001a06:	b087      	sub	sp, #28
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	60b9      	str	r1, [r7, #8]
 8001a0e:	607a      	str	r2, [r7, #4]
 8001a10:	73fb      	strb	r3, [r7, #15]
    memset(data_control,2,20);
 8001a12:	2214      	movs	r2, #20
 8001a14:	2102      	movs	r1, #2
 8001a16:	6878      	ldr	r0, [r7, #4]
 8001a18:	f008 fc9d 	bl	800a356 <memset>

    if (num_pin == 16) {
 8001a1c:	7bfb      	ldrb	r3, [r7, #15]
 8001a1e:	2b10      	cmp	r3, #16
 8001a20:	d158      	bne.n	8001ad4 <convert_data_test_first_state+0xd0>
        for (uint8_t i = 0; i < 8; i++) {
 8001a22:	2300      	movs	r3, #0
 8001a24:	75fb      	strb	r3, [r7, #23]
 8001a26:	e022      	b.n	8001a6e <convert_data_test_first_state+0x6a>
            char c = data_test[i];
 8001a28:	7dfb      	ldrb	r3, [r7, #23]
 8001a2a:	68ba      	ldr	r2, [r7, #8]
 8001a2c:	4413      	add	r3, r2
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	743b      	strb	r3, [r7, #16]
            if (c == 'U') {
 8001a32:	7c3b      	ldrb	r3, [r7, #16]
 8001a34:	2b55      	cmp	r3, #85	@ 0x55
 8001a36:	d105      	bne.n	8001a44 <convert_data_test_first_state+0x40>
                data_control[i] = 0;       
 8001a38:	7dfb      	ldrb	r3, [r7, #23]
 8001a3a:	687a      	ldr	r2, [r7, #4]
 8001a3c:	4413      	add	r3, r2
 8001a3e:	2200      	movs	r2, #0
 8001a40:	701a      	strb	r2, [r3, #0]
 8001a42:	e011      	b.n	8001a68 <convert_data_test_first_state+0x64>
            } else if (c == 'D') {
 8001a44:	7c3b      	ldrb	r3, [r7, #16]
 8001a46:	2b44      	cmp	r3, #68	@ 0x44
 8001a48:	d105      	bne.n	8001a56 <convert_data_test_first_state+0x52>
                data_control[i] = 1;        
 8001a4a:	7dfb      	ldrb	r3, [r7, #23]
 8001a4c:	687a      	ldr	r2, [r7, #4]
 8001a4e:	4413      	add	r3, r2
 8001a50:	2201      	movs	r2, #1
 8001a52:	701a      	strb	r2, [r3, #0]
 8001a54:	e008      	b.n	8001a68 <convert_data_test_first_state+0x64>
            } else {
                data_control[i] = convert_character_input(c);
 8001a56:	7dfb      	ldrb	r3, [r7, #23]
 8001a58:	687a      	ldr	r2, [r7, #4]
 8001a5a:	18d4      	adds	r4, r2, r3
 8001a5c:	7c3b      	ldrb	r3, [r7, #16]
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f7ff fea2 	bl	80017a8 <convert_character_input>
 8001a64:	4603      	mov	r3, r0
 8001a66:	7023      	strb	r3, [r4, #0]
        for (uint8_t i = 0; i < 8; i++) {
 8001a68:	7dfb      	ldrb	r3, [r7, #23]
 8001a6a:	3301      	adds	r3, #1
 8001a6c:	75fb      	strb	r3, [r7, #23]
 8001a6e:	7dfb      	ldrb	r3, [r7, #23]
 8001a70:	2b07      	cmp	r3, #7
 8001a72:	d9d9      	bls.n	8001a28 <convert_data_test_first_state+0x24>
            }
        }
        for (uint8_t i = 8; i < 16; i++) {
 8001a74:	2308      	movs	r3, #8
 8001a76:	75bb      	strb	r3, [r7, #22]
 8001a78:	e028      	b.n	8001acc <convert_data_test_first_state+0xc8>
            char c = data_test[i];
 8001a7a:	7dbb      	ldrb	r3, [r7, #22]
 8001a7c:	68ba      	ldr	r2, [r7, #8]
 8001a7e:	4413      	add	r3, r2
 8001a80:	781b      	ldrb	r3, [r3, #0]
 8001a82:	747b      	strb	r3, [r7, #17]
            if (c == 'U') {
 8001a84:	7c7b      	ldrb	r3, [r7, #17]
 8001a86:	2b55      	cmp	r3, #85	@ 0x55
 8001a88:	d107      	bne.n	8001a9a <convert_data_test_first_state+0x96>
                data_control[12 + (i - 8)] = 0;   
 8001a8a:	7dbb      	ldrb	r3, [r7, #22]
 8001a8c:	3304      	adds	r3, #4
 8001a8e:	461a      	mov	r2, r3
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	4413      	add	r3, r2
 8001a94:	2200      	movs	r2, #0
 8001a96:	701a      	strb	r2, [r3, #0]
 8001a98:	e015      	b.n	8001ac6 <convert_data_test_first_state+0xc2>
            } else if (c == 'D') {
 8001a9a:	7c7b      	ldrb	r3, [r7, #17]
 8001a9c:	2b44      	cmp	r3, #68	@ 0x44
 8001a9e:	d107      	bne.n	8001ab0 <convert_data_test_first_state+0xac>
                data_control[12 + (i - 8)] = 1;    
 8001aa0:	7dbb      	ldrb	r3, [r7, #22]
 8001aa2:	3304      	adds	r3, #4
 8001aa4:	461a      	mov	r2, r3
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	4413      	add	r3, r2
 8001aaa:	2201      	movs	r2, #1
 8001aac:	701a      	strb	r2, [r3, #0]
 8001aae:	e00a      	b.n	8001ac6 <convert_data_test_first_state+0xc2>
            } else {
                data_control[12 + (i - 8)] = convert_character_input(c);
 8001ab0:	7dbb      	ldrb	r3, [r7, #22]
 8001ab2:	3304      	adds	r3, #4
 8001ab4:	461a      	mov	r2, r3
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	189c      	adds	r4, r3, r2
 8001aba:	7c7b      	ldrb	r3, [r7, #17]
 8001abc:	4618      	mov	r0, r3
 8001abe:	f7ff fe73 	bl	80017a8 <convert_character_input>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	7023      	strb	r3, [r4, #0]
        for (uint8_t i = 8; i < 16; i++) {
 8001ac6:	7dbb      	ldrb	r3, [r7, #22]
 8001ac8:	3301      	adds	r3, #1
 8001aca:	75bb      	strb	r3, [r7, #22]
 8001acc:	7dbb      	ldrb	r3, [r7, #22]
 8001ace:	2b0f      	cmp	r3, #15
 8001ad0:	d9d3      	bls.n	8001a7a <convert_data_test_first_state+0x76>
            } else {
                data_control[13 + (i - 7)] = convert_character_input(c);
            }
        }
    }
}
 8001ad2:	e05a      	b.n	8001b8a <convert_data_test_first_state+0x186>
    } else if (num_pin == 14) {
 8001ad4:	7bfb      	ldrb	r3, [r7, #15]
 8001ad6:	2b0e      	cmp	r3, #14
 8001ad8:	d157      	bne.n	8001b8a <convert_data_test_first_state+0x186>
        for (uint8_t i = 0; i < 7; i++) {
 8001ada:	2300      	movs	r3, #0
 8001adc:	757b      	strb	r3, [r7, #21]
 8001ade:	e022      	b.n	8001b26 <convert_data_test_first_state+0x122>
            char c = data_test[i];
 8001ae0:	7d7b      	ldrb	r3, [r7, #21]
 8001ae2:	68ba      	ldr	r2, [r7, #8]
 8001ae4:	4413      	add	r3, r2
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	74bb      	strb	r3, [r7, #18]
            if (c == 'U') {
 8001aea:	7cbb      	ldrb	r3, [r7, #18]
 8001aec:	2b55      	cmp	r3, #85	@ 0x55
 8001aee:	d105      	bne.n	8001afc <convert_data_test_first_state+0xf8>
                data_control[i] = 0;       
 8001af0:	7d7b      	ldrb	r3, [r7, #21]
 8001af2:	687a      	ldr	r2, [r7, #4]
 8001af4:	4413      	add	r3, r2
 8001af6:	2200      	movs	r2, #0
 8001af8:	701a      	strb	r2, [r3, #0]
 8001afa:	e011      	b.n	8001b20 <convert_data_test_first_state+0x11c>
            } else if (c == 'D') {
 8001afc:	7cbb      	ldrb	r3, [r7, #18]
 8001afe:	2b44      	cmp	r3, #68	@ 0x44
 8001b00:	d105      	bne.n	8001b0e <convert_data_test_first_state+0x10a>
                data_control[i] = 1;        
 8001b02:	7d7b      	ldrb	r3, [r7, #21]
 8001b04:	687a      	ldr	r2, [r7, #4]
 8001b06:	4413      	add	r3, r2
 8001b08:	2201      	movs	r2, #1
 8001b0a:	701a      	strb	r2, [r3, #0]
 8001b0c:	e008      	b.n	8001b20 <convert_data_test_first_state+0x11c>
                data_control[i] = convert_character_input(c);
 8001b0e:	7d7b      	ldrb	r3, [r7, #21]
 8001b10:	687a      	ldr	r2, [r7, #4]
 8001b12:	18d4      	adds	r4, r2, r3
 8001b14:	7cbb      	ldrb	r3, [r7, #18]
 8001b16:	4618      	mov	r0, r3
 8001b18:	f7ff fe46 	bl	80017a8 <convert_character_input>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	7023      	strb	r3, [r4, #0]
        for (uint8_t i = 0; i < 7; i++) {
 8001b20:	7d7b      	ldrb	r3, [r7, #21]
 8001b22:	3301      	adds	r3, #1
 8001b24:	757b      	strb	r3, [r7, #21]
 8001b26:	7d7b      	ldrb	r3, [r7, #21]
 8001b28:	2b06      	cmp	r3, #6
 8001b2a:	d9d9      	bls.n	8001ae0 <convert_data_test_first_state+0xdc>
        for (uint8_t i = 7; i < 14; i++) {
 8001b2c:	2307      	movs	r3, #7
 8001b2e:	753b      	strb	r3, [r7, #20]
 8001b30:	e028      	b.n	8001b84 <convert_data_test_first_state+0x180>
            char c = data_test[i];
 8001b32:	7d3b      	ldrb	r3, [r7, #20]
 8001b34:	68ba      	ldr	r2, [r7, #8]
 8001b36:	4413      	add	r3, r2
 8001b38:	781b      	ldrb	r3, [r3, #0]
 8001b3a:	74fb      	strb	r3, [r7, #19]
            if (c == 'U') {
 8001b3c:	7cfb      	ldrb	r3, [r7, #19]
 8001b3e:	2b55      	cmp	r3, #85	@ 0x55
 8001b40:	d107      	bne.n	8001b52 <convert_data_test_first_state+0x14e>
                data_control[13 + (i - 7)] = 0;   
 8001b42:	7d3b      	ldrb	r3, [r7, #20]
 8001b44:	3306      	adds	r3, #6
 8001b46:	461a      	mov	r2, r3
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	4413      	add	r3, r2
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	701a      	strb	r2, [r3, #0]
 8001b50:	e015      	b.n	8001b7e <convert_data_test_first_state+0x17a>
            } else if (c == 'D') {
 8001b52:	7cfb      	ldrb	r3, [r7, #19]
 8001b54:	2b44      	cmp	r3, #68	@ 0x44
 8001b56:	d107      	bne.n	8001b68 <convert_data_test_first_state+0x164>
                data_control[13 + (i - 7)] = 1;    
 8001b58:	7d3b      	ldrb	r3, [r7, #20]
 8001b5a:	3306      	adds	r3, #6
 8001b5c:	461a      	mov	r2, r3
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	4413      	add	r3, r2
 8001b62:	2201      	movs	r2, #1
 8001b64:	701a      	strb	r2, [r3, #0]
 8001b66:	e00a      	b.n	8001b7e <convert_data_test_first_state+0x17a>
                data_control[13 + (i - 7)] = convert_character_input(c);
 8001b68:	7d3b      	ldrb	r3, [r7, #20]
 8001b6a:	3306      	adds	r3, #6
 8001b6c:	461a      	mov	r2, r3
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	189c      	adds	r4, r3, r2
 8001b72:	7cfb      	ldrb	r3, [r7, #19]
 8001b74:	4618      	mov	r0, r3
 8001b76:	f7ff fe17 	bl	80017a8 <convert_character_input>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	7023      	strb	r3, [r4, #0]
        for (uint8_t i = 7; i < 14; i++) {
 8001b7e:	7d3b      	ldrb	r3, [r7, #20]
 8001b80:	3301      	adds	r3, #1
 8001b82:	753b      	strb	r3, [r7, #20]
 8001b84:	7d3b      	ldrb	r3, [r7, #20]
 8001b86:	2b0d      	cmp	r3, #13
 8001b88:	d9d3      	bls.n	8001b32 <convert_data_test_first_state+0x12e>
}
 8001b8a:	bf00      	nop
 8001b8c:	371c      	adds	r7, #28
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd90      	pop	{r4, r7, pc}

08001b92 <convert_data_test_second_state>:

void convert_data_test_second_state(uint8_t num_pin, char *data_test, uint8_t *data_control) {
 8001b92:	b590      	push	{r4, r7, lr}
 8001b94:	b087      	sub	sp, #28
 8001b96:	af00      	add	r7, sp, #0
 8001b98:	4603      	mov	r3, r0
 8001b9a:	60b9      	str	r1, [r7, #8]
 8001b9c:	607a      	str	r2, [r7, #4]
 8001b9e:	73fb      	strb	r3, [r7, #15]
    memset(data_control, 2, 20);
 8001ba0:	2214      	movs	r2, #20
 8001ba2:	2102      	movs	r1, #2
 8001ba4:	6878      	ldr	r0, [r7, #4]
 8001ba6:	f008 fbd6 	bl	800a356 <memset>

    if (num_pin == 16) {
 8001baa:	7bfb      	ldrb	r3, [r7, #15]
 8001bac:	2b10      	cmp	r3, #16
 8001bae:	d158      	bne.n	8001c62 <convert_data_test_second_state+0xd0>
        for (uint8_t i = 0; i < 8; i++) {
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	75fb      	strb	r3, [r7, #23]
 8001bb4:	e022      	b.n	8001bfc <convert_data_test_second_state+0x6a>
            char c = data_test[i];
 8001bb6:	7dfb      	ldrb	r3, [r7, #23]
 8001bb8:	68ba      	ldr	r2, [r7, #8]
 8001bba:	4413      	add	r3, r2
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	743b      	strb	r3, [r7, #16]
            if (c == 'U') {
 8001bc0:	7c3b      	ldrb	r3, [r7, #16]
 8001bc2:	2b55      	cmp	r3, #85	@ 0x55
 8001bc4:	d105      	bne.n	8001bd2 <convert_data_test_second_state+0x40>
                data_control[i] = 1;        // U: end with HIGH
 8001bc6:	7dfb      	ldrb	r3, [r7, #23]
 8001bc8:	687a      	ldr	r2, [r7, #4]
 8001bca:	4413      	add	r3, r2
 8001bcc:	2201      	movs	r2, #1
 8001bce:	701a      	strb	r2, [r3, #0]
 8001bd0:	e011      	b.n	8001bf6 <convert_data_test_second_state+0x64>
            } else if (c == 'D') {
 8001bd2:	7c3b      	ldrb	r3, [r7, #16]
 8001bd4:	2b44      	cmp	r3, #68	@ 0x44
 8001bd6:	d105      	bne.n	8001be4 <convert_data_test_second_state+0x52>
                data_control[i] = 0;        // D: end with LOW
 8001bd8:	7dfb      	ldrb	r3, [r7, #23]
 8001bda:	687a      	ldr	r2, [r7, #4]
 8001bdc:	4413      	add	r3, r2
 8001bde:	2200      	movs	r2, #0
 8001be0:	701a      	strb	r2, [r3, #0]
 8001be2:	e008      	b.n	8001bf6 <convert_data_test_second_state+0x64>
            } else {
                data_control[i] = convert_character_input(c);
 8001be4:	7dfb      	ldrb	r3, [r7, #23]
 8001be6:	687a      	ldr	r2, [r7, #4]
 8001be8:	18d4      	adds	r4, r2, r3
 8001bea:	7c3b      	ldrb	r3, [r7, #16]
 8001bec:	4618      	mov	r0, r3
 8001bee:	f7ff fddb 	bl	80017a8 <convert_character_input>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	7023      	strb	r3, [r4, #0]
        for (uint8_t i = 0; i < 8; i++) {
 8001bf6:	7dfb      	ldrb	r3, [r7, #23]
 8001bf8:	3301      	adds	r3, #1
 8001bfa:	75fb      	strb	r3, [r7, #23]
 8001bfc:	7dfb      	ldrb	r3, [r7, #23]
 8001bfe:	2b07      	cmp	r3, #7
 8001c00:	d9d9      	bls.n	8001bb6 <convert_data_test_second_state+0x24>
            }
        }
        for (uint8_t i = 8; i < 16; i++) {
 8001c02:	2308      	movs	r3, #8
 8001c04:	75bb      	strb	r3, [r7, #22]
 8001c06:	e028      	b.n	8001c5a <convert_data_test_second_state+0xc8>
            char c = data_test[i];
 8001c08:	7dbb      	ldrb	r3, [r7, #22]
 8001c0a:	68ba      	ldr	r2, [r7, #8]
 8001c0c:	4413      	add	r3, r2
 8001c0e:	781b      	ldrb	r3, [r3, #0]
 8001c10:	747b      	strb	r3, [r7, #17]
            if (c == 'U') {
 8001c12:	7c7b      	ldrb	r3, [r7, #17]
 8001c14:	2b55      	cmp	r3, #85	@ 0x55
 8001c16:	d107      	bne.n	8001c28 <convert_data_test_second_state+0x96>
                data_control[12 + (i - 8)] = 1;    // U: end with HIGH
 8001c18:	7dbb      	ldrb	r3, [r7, #22]
 8001c1a:	3304      	adds	r3, #4
 8001c1c:	461a      	mov	r2, r3
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	4413      	add	r3, r2
 8001c22:	2201      	movs	r2, #1
 8001c24:	701a      	strb	r2, [r3, #0]
 8001c26:	e015      	b.n	8001c54 <convert_data_test_second_state+0xc2>
            } else if (c == 'D') {
 8001c28:	7c7b      	ldrb	r3, [r7, #17]
 8001c2a:	2b44      	cmp	r3, #68	@ 0x44
 8001c2c:	d107      	bne.n	8001c3e <convert_data_test_second_state+0xac>
                data_control[12 + (i - 8)] = 0;    // D: end with LOW
 8001c2e:	7dbb      	ldrb	r3, [r7, #22]
 8001c30:	3304      	adds	r3, #4
 8001c32:	461a      	mov	r2, r3
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	4413      	add	r3, r2
 8001c38:	2200      	movs	r2, #0
 8001c3a:	701a      	strb	r2, [r3, #0]
 8001c3c:	e00a      	b.n	8001c54 <convert_data_test_second_state+0xc2>
            } else {
                data_control[12 + (i - 8)] = convert_character_input(c);
 8001c3e:	7dbb      	ldrb	r3, [r7, #22]
 8001c40:	3304      	adds	r3, #4
 8001c42:	461a      	mov	r2, r3
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	189c      	adds	r4, r3, r2
 8001c48:	7c7b      	ldrb	r3, [r7, #17]
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f7ff fdac 	bl	80017a8 <convert_character_input>
 8001c50:	4603      	mov	r3, r0
 8001c52:	7023      	strb	r3, [r4, #0]
        for (uint8_t i = 8; i < 16; i++) {
 8001c54:	7dbb      	ldrb	r3, [r7, #22]
 8001c56:	3301      	adds	r3, #1
 8001c58:	75bb      	strb	r3, [r7, #22]
 8001c5a:	7dbb      	ldrb	r3, [r7, #22]
 8001c5c:	2b0f      	cmp	r3, #15
 8001c5e:	d9d3      	bls.n	8001c08 <convert_data_test_second_state+0x76>
            } else {
                data_control[13 + (i - 7)] = convert_character_input(c);
            }
        }
    }
}
 8001c60:	e05a      	b.n	8001d18 <convert_data_test_second_state+0x186>
    } else if (num_pin == 14) {
 8001c62:	7bfb      	ldrb	r3, [r7, #15]
 8001c64:	2b0e      	cmp	r3, #14
 8001c66:	d157      	bne.n	8001d18 <convert_data_test_second_state+0x186>
        for (uint8_t i = 0; i < 7; i++) {
 8001c68:	2300      	movs	r3, #0
 8001c6a:	757b      	strb	r3, [r7, #21]
 8001c6c:	e022      	b.n	8001cb4 <convert_data_test_second_state+0x122>
            char c = data_test[i];
 8001c6e:	7d7b      	ldrb	r3, [r7, #21]
 8001c70:	68ba      	ldr	r2, [r7, #8]
 8001c72:	4413      	add	r3, r2
 8001c74:	781b      	ldrb	r3, [r3, #0]
 8001c76:	74bb      	strb	r3, [r7, #18]
            if (c == 'U') {
 8001c78:	7cbb      	ldrb	r3, [r7, #18]
 8001c7a:	2b55      	cmp	r3, #85	@ 0x55
 8001c7c:	d105      	bne.n	8001c8a <convert_data_test_second_state+0xf8>
                data_control[i] = 1;        // U: end with HIGH
 8001c7e:	7d7b      	ldrb	r3, [r7, #21]
 8001c80:	687a      	ldr	r2, [r7, #4]
 8001c82:	4413      	add	r3, r2
 8001c84:	2201      	movs	r2, #1
 8001c86:	701a      	strb	r2, [r3, #0]
 8001c88:	e011      	b.n	8001cae <convert_data_test_second_state+0x11c>
            } else if (c == 'D') {
 8001c8a:	7cbb      	ldrb	r3, [r7, #18]
 8001c8c:	2b44      	cmp	r3, #68	@ 0x44
 8001c8e:	d105      	bne.n	8001c9c <convert_data_test_second_state+0x10a>
                data_control[i] = 0;        // D: end with LOW
 8001c90:	7d7b      	ldrb	r3, [r7, #21]
 8001c92:	687a      	ldr	r2, [r7, #4]
 8001c94:	4413      	add	r3, r2
 8001c96:	2200      	movs	r2, #0
 8001c98:	701a      	strb	r2, [r3, #0]
 8001c9a:	e008      	b.n	8001cae <convert_data_test_second_state+0x11c>
                data_control[i] = convert_character_input(c);
 8001c9c:	7d7b      	ldrb	r3, [r7, #21]
 8001c9e:	687a      	ldr	r2, [r7, #4]
 8001ca0:	18d4      	adds	r4, r2, r3
 8001ca2:	7cbb      	ldrb	r3, [r7, #18]
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f7ff fd7f 	bl	80017a8 <convert_character_input>
 8001caa:	4603      	mov	r3, r0
 8001cac:	7023      	strb	r3, [r4, #0]
        for (uint8_t i = 0; i < 7; i++) {
 8001cae:	7d7b      	ldrb	r3, [r7, #21]
 8001cb0:	3301      	adds	r3, #1
 8001cb2:	757b      	strb	r3, [r7, #21]
 8001cb4:	7d7b      	ldrb	r3, [r7, #21]
 8001cb6:	2b06      	cmp	r3, #6
 8001cb8:	d9d9      	bls.n	8001c6e <convert_data_test_second_state+0xdc>
        for (uint8_t i = 7; i < 14; i++) {
 8001cba:	2307      	movs	r3, #7
 8001cbc:	753b      	strb	r3, [r7, #20]
 8001cbe:	e028      	b.n	8001d12 <convert_data_test_second_state+0x180>
            char c = data_test[i];
 8001cc0:	7d3b      	ldrb	r3, [r7, #20]
 8001cc2:	68ba      	ldr	r2, [r7, #8]
 8001cc4:	4413      	add	r3, r2
 8001cc6:	781b      	ldrb	r3, [r3, #0]
 8001cc8:	74fb      	strb	r3, [r7, #19]
            if (c == 'U') {
 8001cca:	7cfb      	ldrb	r3, [r7, #19]
 8001ccc:	2b55      	cmp	r3, #85	@ 0x55
 8001cce:	d107      	bne.n	8001ce0 <convert_data_test_second_state+0x14e>
                data_control[13 + (i - 7)] = 1;    // U: end with HIGH
 8001cd0:	7d3b      	ldrb	r3, [r7, #20]
 8001cd2:	3306      	adds	r3, #6
 8001cd4:	461a      	mov	r2, r3
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	4413      	add	r3, r2
 8001cda:	2201      	movs	r2, #1
 8001cdc:	701a      	strb	r2, [r3, #0]
 8001cde:	e015      	b.n	8001d0c <convert_data_test_second_state+0x17a>
            } else if (c == 'D') {
 8001ce0:	7cfb      	ldrb	r3, [r7, #19]
 8001ce2:	2b44      	cmp	r3, #68	@ 0x44
 8001ce4:	d107      	bne.n	8001cf6 <convert_data_test_second_state+0x164>
                data_control[13 + (i - 7)] = 0;    // D: end with LOW
 8001ce6:	7d3b      	ldrb	r3, [r7, #20]
 8001ce8:	3306      	adds	r3, #6
 8001cea:	461a      	mov	r2, r3
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	4413      	add	r3, r2
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	701a      	strb	r2, [r3, #0]
 8001cf4:	e00a      	b.n	8001d0c <convert_data_test_second_state+0x17a>
                data_control[13 + (i - 7)] = convert_character_input(c);
 8001cf6:	7d3b      	ldrb	r3, [r7, #20]
 8001cf8:	3306      	adds	r3, #6
 8001cfa:	461a      	mov	r2, r3
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	189c      	adds	r4, r3, r2
 8001d00:	7cfb      	ldrb	r3, [r7, #19]
 8001d02:	4618      	mov	r0, r3
 8001d04:	f7ff fd50 	bl	80017a8 <convert_character_input>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	7023      	strb	r3, [r4, #0]
        for (uint8_t i = 7; i < 14; i++) {
 8001d0c:	7d3b      	ldrb	r3, [r7, #20]
 8001d0e:	3301      	adds	r3, #1
 8001d10:	753b      	strb	r3, [r7, #20]
 8001d12:	7d3b      	ldrb	r3, [r7, #20]
 8001d14:	2b0d      	cmp	r3, #13
 8001d16:	d9d3      	bls.n	8001cc0 <convert_data_test_second_state+0x12e>
}
 8001d18:	bf00      	nop
 8001d1a:	371c      	adds	r7, #28
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd90      	pop	{r4, r7, pc}

08001d20 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b083      	sub	sp, #12
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001d28:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001d2c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8001d30:	f003 0301 	and.w	r3, r3, #1
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d013      	beq.n	8001d60 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001d38:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001d3c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8001d40:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d00b      	beq.n	8001d60 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001d48:	e000      	b.n	8001d4c <ITM_SendChar+0x2c>
    {
      __NOP();
 8001d4a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001d4c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d0f9      	beq.n	8001d4a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001d56:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001d5a:	687a      	ldr	r2, [r7, #4]
 8001d5c:	b2d2      	uxtb	r2, r2
 8001d5e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001d60:	687b      	ldr	r3, [r7, #4]
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	370c      	adds	r7, #12
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr
	...

08001d70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d70:	b5b0      	push	{r4, r5, r7, lr}
 8001d72:	f5ad 6d90 	sub.w	sp, sp, #1152	@ 0x480
 8001d76:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d78:	f001 fa80 	bl	800327c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d7c:	f000 fc2a 	bl	80025d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d80:	f000 fdb8 	bl	80028f4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001d84:	f000 fd8c 	bl	80028a0 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8001d88:	f000 fd10 	bl	80027ac <MX_TIM1_Init>
  MX_I2C1_Init();
 8001d8c:	f000 fce0 	bl	8002750 <MX_I2C1_Init>
  MX_CAN1_Init();
 8001d90:	f000 fc8a 	bl	80026a8 <MX_CAN1_Init>
  MX_USART1_UART_Init();
 8001d94:	f000 fd5a 	bl	800284c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  // Init STM32
//  HAL_Delay(3000);
  HAL_UARTEx_ReceiveToIdle_IT(&huart2, dataRX, sizeof(dataRX)); // Enable interrupt UART
 8001d98:	2264      	movs	r2, #100	@ 0x64
 8001d9a:	49b5      	ldr	r1, [pc, #724]	@ (8002070 <main+0x300>)
 8001d9c:	48b5      	ldr	r0, [pc, #724]	@ (8002074 <main+0x304>)
 8001d9e:	f004 fe6b 	bl	8006a78 <HAL_UARTEx_ReceiveToIdle_IT>

  HAL_TIM_Base_Start(&htim1);
 8001da2:	48b5      	ldr	r0, [pc, #724]	@ (8002078 <main+0x308>)
 8001da4:	f004 fb26 	bl	80063f4 <HAL_TIM_Base_Start>

  // Init custom code
//  Control_IC_begin();

  Latch_IC_begin();
 8001da8:	f7ff f93a 	bl	8001020 <Latch_IC_begin>
  
  //  uint8_t IC_test_data[20] = {0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
    // uint8_t IC_test_data[20] = {2,2,2,2,2,2,2,2,2,1,0,2,2,2,2,2,2,2,2,2};
  uint8_t IC_test_data_1[20] = {0,0,2,0,0,0,0,0,2,1,0,2,0,0,0,0,1,0,0,1};  // 0
 8001dac:	4bb3      	ldr	r3, [pc, #716]	@ (800207c <main+0x30c>)
 8001dae:	f207 4454 	addw	r4, r7, #1108	@ 0x454
 8001db2:	461d      	mov	r5, r3
 8001db4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001db6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001db8:	682b      	ldr	r3, [r5, #0]
 8001dba:	6023      	str	r3, [r4, #0]
  uint8_t IC_test_data_2[20] = {0,0,2,0,0,0,0,0,2,1,0,2,0,0,0,0,0,0,0,1};  // 0
 8001dbc:	4bb0      	ldr	r3, [pc, #704]	@ (8002080 <main+0x310>)
 8001dbe:	f507 6488 	add.w	r4, r7, #1088	@ 0x440
 8001dc2:	461d      	mov	r5, r3
 8001dc4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001dc6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001dc8:	682b      	ldr	r3, [r5, #0]
 8001dca:	6023      	str	r3, [r4, #0]
  uint8_t IC_test_data[20] =   {2,2,2,2,2,2,2,2,2,0,1,2,2,2,2,2,2,2,2,2};
 8001dcc:	4bad      	ldr	r3, [pc, #692]	@ (8002084 <main+0x314>)
 8001dce:	f207 442c 	addw	r4, r7, #1068	@ 0x42c
 8001dd2:	461d      	mov	r5, r3
 8001dd4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001dd6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001dd8:	682b      	ldr	r3, [r5, #0]
 8001dda:	6023      	str	r3, [r4, #0]

//  uint8_t IC_test_data[20];
  memset(IC_test_data,2,sizeof(IC_test_data));
 8001ddc:	f207 432c 	addw	r3, r7, #1068	@ 0x42c
 8001de0:	2214      	movs	r2, #20
 8001de2:	2102      	movs	r1, #2
 8001de4:	4618      	mov	r0, r3
 8001de6:	f008 fab6 	bl	800a356 <memset>
  WritePin_ICTest(IC_test_data);
 8001dea:	f207 432c 	addw	r3, r7, #1068	@ 0x42c
 8001dee:	4618      	mov	r0, r3
 8001df0:	f7ff fa66 	bl	80012c0 <WritePin_ICTest>
  TurnOff_short_circuit();
 8001df4:	f7ff fae6 	bl	80013c4 <TurnOff_short_circuit>
  uint8_t data_Ron[20];
  memset(data_Ron,1,sizeof(data_Ron));
 8001df8:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 8001dfc:	2214      	movs	r2, #20
 8001dfe:	2101      	movs	r1, #1
 8001e00:	4618      	mov	r0, r3
 8001e02:	f008 faa8 	bl	800a356 <memset>
  WritePin_Ron(data_Ron);
 8001e06:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f7ff faa2 	bl	8001354 <WritePin_Ron>

  flag_run_test = false;
 8001e10:	4b9d      	ldr	r3, [pc, #628]	@ (8002088 <main+0x318>)
 8001e12:	2200      	movs	r2, #0
 8001e14:	701a      	strb	r2, [r3, #0]
//  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, GPIO_PIN_RESET);
//  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_SET);

  ADS1115_t ADS1115;
  config_reg_t config_reg_ads;
  config_reg_ads.PGA = PGA_6_144;
 8001e16:	2300      	movs	r3, #0
 8001e18:	f887 3402 	strb.w	r3, [r7, #1026]	@ 0x402
  config_reg_ads.channel = DEFAULT_VALUE_CHANNEL;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	f887 3400 	strb.w	r3, [r7, #1024]	@ 0x400
  config_reg_ads.compareMode = DEFAULT_VALUE_COMP_MODE;
 8001e22:	2300      	movs	r3, #0
 8001e24:	f887 3404 	strb.w	r3, [r7, #1028]	@ 0x404
  config_reg_ads.DataRate = DEFAULT_VALUE_DATARATE;
 8001e28:	2304      	movs	r3, #4
 8001e2a:	f887 3401 	strb.w	r3, [r7, #1025]	@ 0x401
  config_reg_ads.latchingMode = DEFAULT_VALUE_COMP_LAT;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	f887 3406 	strb.w	r3, [r7, #1030]	@ 0x406
  config_reg_ads.mode = DEFAULT_VALUE_MODE;
 8001e34:	2301      	movs	r3, #1
 8001e36:	f887 3403 	strb.w	r3, [r7, #1027]	@ 0x403
  config_reg_ads.polarityMode = DEFAULT_VALUE_COMP_POL;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	f887 3405 	strb.w	r3, [r7, #1029]	@ 0x405
  config_reg_ads.queueComparator = DEFAULT_VALUE_COMP_QUE;
 8001e40:	2303      	movs	r3, #3
 8001e42:	f887 3407 	strb.w	r3, [r7, #1031]	@ 0x407

  ADS1115.config = &config_reg_ads;
 8001e46:	f507 6380 	add.w	r3, r7, #1024	@ 0x400
 8001e4a:	f8c7 3414 	str.w	r3, [r7, #1044]	@ 0x414

  ADS1115_Init(&ADS1115,&hi2c1,ADS1115_READ_ADC_ADDRESS);
 8001e4e:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 8001e52:	2248      	movs	r2, #72	@ 0x48
 8001e54:	498d      	ldr	r1, [pc, #564]	@ (800208c <main+0x31c>)
 8001e56:	4618      	mov	r0, r3
 8001e58:	f005 fd76 	bl	8007948 <ADS1115_Init>

//  Screen_begin(&huart2);

  // uint8_t num_case = 8;
  // uint8_t num_pin  = 16;
  uint8_t num_pin_control = 20;
 8001e5c:	2314      	movs	r3, #20
 8001e5e:	f887 346b 	strb.w	r3, [r7, #1131]	@ 0x46b
  // uint8_t (*data_control)[20] = malloc(num_case * sizeof(*data_control));

  char * ptr_data_test ;
  uint8_t count_case = 0;
 8001e62:	2300      	movs	r3, #0
 8001e64:	f887 3473 	strb.w	r3, [r7, #1139]	@ 0x473

#if DEVICE == 1
  isotp_init_link(&CAN_iso, 0x471, can_iso_send_buf , sizeof(can_iso_send_buf)
                                , can_iso_recv_buf, sizeof(can_iso_recv_buf));
#elif DEVICE == 2
  isotp_init_link(&CAN_iso, 0x472, can_iso_send_buf , sizeof(can_iso_send_buf)
 8001e68:	23fa      	movs	r3, #250	@ 0xfa
 8001e6a:	9301      	str	r3, [sp, #4]
 8001e6c:	4b88      	ldr	r3, [pc, #544]	@ (8002090 <main+0x320>)
 8001e6e:	9300      	str	r3, [sp, #0]
 8001e70:	23fa      	movs	r3, #250	@ 0xfa
 8001e72:	4a88      	ldr	r2, [pc, #544]	@ (8002094 <main+0x324>)
 8001e74:	f240 4172 	movw	r1, #1138	@ 0x472
 8001e78:	4887      	ldr	r0, [pc, #540]	@ (8002098 <main+0x328>)
 8001e7a:	f006 fb49 	bl	8008510 <isotp_init_link>
  isotp_init_link(&CAN_iso, 0x473, can_iso_send_buf , sizeof(can_iso_send_buf)
                                , can_iso_recv_buf, sizeof(can_iso_recv_buf));
#endif

  /* start the CAN */
  HAL_CAN_Start(&hcan1);
 8001e7e:	4887      	ldr	r0, [pc, #540]	@ (800209c <main+0x32c>)
 8001e80:	f001 fc6e 	bl	8003760 <HAL_CAN_Start>

  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001e84:	2102      	movs	r1, #2
 8001e86:	4885      	ldr	r0, [pc, #532]	@ (800209c <main+0x32c>)
 8001e88:	f001 fec4 	bl	8003c14 <HAL_CAN_ActivateNotification>
//      Read_ADC_IC_test(&ADS1115,i,ADC_data);
//      // ADC_DUT1 = ADS1115_single_getdata(&ADS1115, CHANNEL_AIN0_GND);
//    }
//    Read_ADC_IC_test(&ADS1115,channel_read_adc,ADC_data);
//	  HAL_Delay(10);
    if (flag_run_test) {
 8001e8c:	4b7e      	ldr	r3, [pc, #504]	@ (8002088 <main+0x318>)
 8001e8e:	781b      	ldrb	r3, [r3, #0]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d0fb      	beq.n	8001e8c <main+0x11c>
      /* First test short circuit */
      switch (Control_IC_test.cur_case) {
 8001e94:	4b82      	ldr	r3, [pc, #520]	@ (80020a0 <main+0x330>)
 8001e96:	789b      	ldrb	r3, [r3, #2]
 8001e98:	2b02      	cmp	r3, #2
 8001e9a:	f000 82d9 	beq.w	8002450 <main+0x6e0>
 8001e9e:	2b02      	cmp	r3, #2
 8001ea0:	f300 8389 	bgt.w	80025b6 <main+0x846>
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d003      	beq.n	8001eb0 <main+0x140>
 8001ea8:	2b01      	cmp	r3, #1
 8001eaa:	f000 8103 	beq.w	80020b4 <main+0x344>
          total_data_send_can[Control_IC_test.num_pin+2] = '\0';
          total_data_send_can[Control_IC_test.num_pin+4+Control_IC_test.num_case*Control_IC_test.num_pin] = '\0';
          isotp_send(&CAN_iso,total_data_send_can,(Control_IC_test.num_pin + 4 + Control_IC_test.num_case*Control_IC_test.num_pin + Control_IC_test.num_case));
          flag_run_test = false;
        } break;
        default : break;
 8001eae:	e382      	b.n	80025b6 <main+0x846>
          Control_IC_test.data_control_testing = &Data_test_short_circuit;
 8001eb0:	4b7b      	ldr	r3, [pc, #492]	@ (80020a0 <main+0x330>)
 8001eb2:	4a7c      	ldr	r2, [pc, #496]	@ (80020a4 <main+0x334>)
 8001eb4:	605a      	str	r2, [r3, #4]
          Control_IC_test.isShort = 0;
 8001eb6:	4b7a      	ldr	r3, [pc, #488]	@ (80020a0 <main+0x330>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	701a      	strb	r2, [r3, #0]
          reset_TXS();
 8001ebc:	f7ff f8ce 	bl	800105c <reset_TXS>
          memset(Control_IC_test.result_short_pin,1,num_pin_control);
 8001ec0:	f897 346b 	ldrb.w	r3, [r7, #1131]	@ 0x46b
 8001ec4:	461a      	mov	r2, r3
 8001ec6:	2101      	movs	r1, #1
 8001ec8:	4877      	ldr	r0, [pc, #476]	@ (80020a8 <main+0x338>)
 8001eca:	f008 fa44 	bl	800a356 <memset>
          WritePin_ICTest(Control_IC_test.data_control_testing);
 8001ece:	4b74      	ldr	r3, [pc, #464]	@ (80020a0 <main+0x330>)
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f7ff f9f4 	bl	80012c0 <WritePin_ICTest>
          TurnOn_short_circuit();
 8001ed8:	f7ff fa50 	bl	800137c <TurnOn_short_circuit>
          Control_IC_test.result_short_circuit = malloc(20 * sizeof(float));
 8001edc:	2050      	movs	r0, #80	@ 0x50
 8001ede:	f006 fbdd 	bl	800869c <malloc>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	461a      	mov	r2, r3
 8001ee6:	4b6e      	ldr	r3, [pc, #440]	@ (80020a0 <main+0x330>)
 8001ee8:	f8c3 2260 	str.w	r2, [r3, #608]	@ 0x260
          for (uint8_t i = 0; i < 20; i++) {
 8001eec:	2300      	movs	r3, #0
 8001eee:	f887 3472 	strb.w	r3, [r7, #1138]	@ 0x472
 8001ef2:	e038      	b.n	8001f66 <main+0x1f6>
            Read_ADC_IC_test(&ADS1115,i,Control_IC_test.result_short_circuit);
 8001ef4:	4b6a      	ldr	r3, [pc, #424]	@ (80020a0 <main+0x330>)
 8001ef6:	f8d3 2260 	ldr.w	r2, [r3, #608]	@ 0x260
 8001efa:	f897 1472 	ldrb.w	r1, [r7, #1138]	@ 0x472
 8001efe:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 8001f02:	4618      	mov	r0, r3
 8001f04:	f7ff fb66 	bl	80015d4 <Read_ADC_IC_test>
            if (Control_IC_test.result_short_circuit[i] < 2.0f || Control_IC_test.result_short_circuit[i] > 2.8f) {
 8001f08:	4b65      	ldr	r3, [pc, #404]	@ (80020a0 <main+0x330>)
 8001f0a:	f8d3 2260 	ldr.w	r2, [r3, #608]	@ 0x260
 8001f0e:	f897 3472 	ldrb.w	r3, [r7, #1138]	@ 0x472
 8001f12:	009b      	lsls	r3, r3, #2
 8001f14:	4413      	add	r3, r2
 8001f16:	edd3 7a00 	vldr	s15, [r3]
 8001f1a:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001f1e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f26:	d40f      	bmi.n	8001f48 <main+0x1d8>
 8001f28:	4b5d      	ldr	r3, [pc, #372]	@ (80020a0 <main+0x330>)
 8001f2a:	f8d3 2260 	ldr.w	r2, [r3, #608]	@ 0x260
 8001f2e:	f897 3472 	ldrb.w	r3, [r7, #1138]	@ 0x472
 8001f32:	009b      	lsls	r3, r3, #2
 8001f34:	4413      	add	r3, r2
 8001f36:	edd3 7a00 	vldr	s15, [r3]
 8001f3a:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 80020ac <main+0x33c>
 8001f3e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f46:	dd09      	ble.n	8001f5c <main+0x1ec>
              Control_IC_test.result_short_pin[i] = 0;
 8001f48:	f897 3472 	ldrb.w	r3, [r7, #1138]	@ 0x472
 8001f4c:	4a54      	ldr	r2, [pc, #336]	@ (80020a0 <main+0x330>)
 8001f4e:	4413      	add	r3, r2
 8001f50:	2200      	movs	r2, #0
 8001f52:	f883 227c 	strb.w	r2, [r3, #636]	@ 0x27c
              Control_IC_test.isShort = 1;
 8001f56:	4b52      	ldr	r3, [pc, #328]	@ (80020a0 <main+0x330>)
 8001f58:	2201      	movs	r2, #1
 8001f5a:	701a      	strb	r2, [r3, #0]
          for (uint8_t i = 0; i < 20; i++) {
 8001f5c:	f897 3472 	ldrb.w	r3, [r7, #1138]	@ 0x472
 8001f60:	3301      	adds	r3, #1
 8001f62:	f887 3472 	strb.w	r3, [r7, #1138]	@ 0x472
 8001f66:	f897 3472 	ldrb.w	r3, [r7, #1138]	@ 0x472
 8001f6a:	2b13      	cmp	r3, #19
 8001f6c:	d9c2      	bls.n	8001ef4 <main+0x184>
          memcpy(ADC_data,Control_IC_test.result_short_circuit,20*4);
 8001f6e:	4b4c      	ldr	r3, [pc, #304]	@ (80020a0 <main+0x330>)
 8001f70:	f8d3 3260 	ldr.w	r3, [r3, #608]	@ 0x260
 8001f74:	2250      	movs	r2, #80	@ 0x50
 8001f76:	4619      	mov	r1, r3
 8001f78:	484d      	ldr	r0, [pc, #308]	@ (80020b0 <main+0x340>)
 8001f7a:	f008 faea 	bl	800a552 <memcpy>
          if (Control_IC_test.num_pin == 18) {
 8001f7e:	4b48      	ldr	r3, [pc, #288]	@ (80020a0 <main+0x330>)
 8001f80:	f893 3487 	ldrb.w	r3, [r3, #1159]	@ 0x487
 8001f84:	2b12      	cmp	r3, #18
 8001f86:	d11e      	bne.n	8001fc6 <main+0x256>
              for (uint8_t i = 9; i < Control_IC_test.num_pin; i++) {
 8001f88:	2309      	movs	r3, #9
 8001f8a:	f887 3471 	strb.w	r3, [r7, #1137]	@ 0x471
 8001f8e:	e012      	b.n	8001fb6 <main+0x246>
                Control_IC_test.result_short_pin[i] = Control_IC_test.result_short_pin[i + 2];
 8001f90:	f897 3471 	ldrb.w	r3, [r7, #1137]	@ 0x471
 8001f94:	1c9a      	adds	r2, r3, #2
 8001f96:	f897 3471 	ldrb.w	r3, [r7, #1137]	@ 0x471
 8001f9a:	4941      	ldr	r1, [pc, #260]	@ (80020a0 <main+0x330>)
 8001f9c:	440a      	add	r2, r1
 8001f9e:	f892 127c 	ldrb.w	r1, [r2, #636]	@ 0x27c
 8001fa2:	4a3f      	ldr	r2, [pc, #252]	@ (80020a0 <main+0x330>)
 8001fa4:	4413      	add	r3, r2
 8001fa6:	460a      	mov	r2, r1
 8001fa8:	f883 227c 	strb.w	r2, [r3, #636]	@ 0x27c
              for (uint8_t i = 9; i < Control_IC_test.num_pin; i++) {
 8001fac:	f897 3471 	ldrb.w	r3, [r7, #1137]	@ 0x471
 8001fb0:	3301      	adds	r3, #1
 8001fb2:	f887 3471 	strb.w	r3, [r7, #1137]	@ 0x471
 8001fb6:	4b3a      	ldr	r3, [pc, #232]	@ (80020a0 <main+0x330>)
 8001fb8:	f893 3487 	ldrb.w	r3, [r3, #1159]	@ 0x487
 8001fbc:	f897 2471 	ldrb.w	r2, [r7, #1137]	@ 0x471
 8001fc0:	429a      	cmp	r2, r3
 8001fc2:	d3e5      	bcc.n	8001f90 <main+0x220>
 8001fc4:	e046      	b.n	8002054 <main+0x2e4>
          } else if (Control_IC_test.num_pin == 16) {
 8001fc6:	4b36      	ldr	r3, [pc, #216]	@ (80020a0 <main+0x330>)
 8001fc8:	f893 3487 	ldrb.w	r3, [r3, #1159]	@ 0x487
 8001fcc:	2b10      	cmp	r3, #16
 8001fce:	d11e      	bne.n	800200e <main+0x29e>
              for (uint8_t i = 8; i < Control_IC_test.num_pin; i++) {
 8001fd0:	2308      	movs	r3, #8
 8001fd2:	f887 3470 	strb.w	r3, [r7, #1136]	@ 0x470
 8001fd6:	e012      	b.n	8001ffe <main+0x28e>
                Control_IC_test.result_short_pin[i] = Control_IC_test.result_short_pin[i + 4];
 8001fd8:	f897 3470 	ldrb.w	r3, [r7, #1136]	@ 0x470
 8001fdc:	1d1a      	adds	r2, r3, #4
 8001fde:	f897 3470 	ldrb.w	r3, [r7, #1136]	@ 0x470
 8001fe2:	492f      	ldr	r1, [pc, #188]	@ (80020a0 <main+0x330>)
 8001fe4:	440a      	add	r2, r1
 8001fe6:	f892 127c 	ldrb.w	r1, [r2, #636]	@ 0x27c
 8001fea:	4a2d      	ldr	r2, [pc, #180]	@ (80020a0 <main+0x330>)
 8001fec:	4413      	add	r3, r2
 8001fee:	460a      	mov	r2, r1
 8001ff0:	f883 227c 	strb.w	r2, [r3, #636]	@ 0x27c
              for (uint8_t i = 8; i < Control_IC_test.num_pin; i++) {
 8001ff4:	f897 3470 	ldrb.w	r3, [r7, #1136]	@ 0x470
 8001ff8:	3301      	adds	r3, #1
 8001ffa:	f887 3470 	strb.w	r3, [r7, #1136]	@ 0x470
 8001ffe:	4b28      	ldr	r3, [pc, #160]	@ (80020a0 <main+0x330>)
 8002000:	f893 3487 	ldrb.w	r3, [r3, #1159]	@ 0x487
 8002004:	f897 2470 	ldrb.w	r2, [r7, #1136]	@ 0x470
 8002008:	429a      	cmp	r2, r3
 800200a:	d3e5      	bcc.n	8001fd8 <main+0x268>
 800200c:	e022      	b.n	8002054 <main+0x2e4>
          } else if (Control_IC_test.num_pin == 14) {
 800200e:	4b24      	ldr	r3, [pc, #144]	@ (80020a0 <main+0x330>)
 8002010:	f893 3487 	ldrb.w	r3, [r3, #1159]	@ 0x487
 8002014:	2b0e      	cmp	r3, #14
 8002016:	d11d      	bne.n	8002054 <main+0x2e4>
              for (uint8_t i = 7; i < Control_IC_test.num_pin; i++) {
 8002018:	2307      	movs	r3, #7
 800201a:	f887 346f 	strb.w	r3, [r7, #1135]	@ 0x46f
 800201e:	e012      	b.n	8002046 <main+0x2d6>
                Control_IC_test.result_short_pin[i] = Control_IC_test.result_short_pin[i + 6];
 8002020:	f897 346f 	ldrb.w	r3, [r7, #1135]	@ 0x46f
 8002024:	1d9a      	adds	r2, r3, #6
 8002026:	f897 346f 	ldrb.w	r3, [r7, #1135]	@ 0x46f
 800202a:	491d      	ldr	r1, [pc, #116]	@ (80020a0 <main+0x330>)
 800202c:	440a      	add	r2, r1
 800202e:	f892 127c 	ldrb.w	r1, [r2, #636]	@ 0x27c
 8002032:	4a1b      	ldr	r2, [pc, #108]	@ (80020a0 <main+0x330>)
 8002034:	4413      	add	r3, r2
 8002036:	460a      	mov	r2, r1
 8002038:	f883 227c 	strb.w	r2, [r3, #636]	@ 0x27c
              for (uint8_t i = 7; i < Control_IC_test.num_pin; i++) {
 800203c:	f897 346f 	ldrb.w	r3, [r7, #1135]	@ 0x46f
 8002040:	3301      	adds	r3, #1
 8002042:	f887 346f 	strb.w	r3, [r7, #1135]	@ 0x46f
 8002046:	4b16      	ldr	r3, [pc, #88]	@ (80020a0 <main+0x330>)
 8002048:	f893 3487 	ldrb.w	r3, [r3, #1159]	@ 0x487
 800204c:	f897 246f 	ldrb.w	r2, [r7, #1135]	@ 0x46f
 8002050:	429a      	cmp	r2, r3
 8002052:	d3e5      	bcc.n	8002020 <main+0x2b0>
          TurnOff_short_circuit();
 8002054:	f7ff f9b6 	bl	80013c4 <TurnOff_short_circuit>
          if (Control_IC_test.isShort) {
 8002058:	4b11      	ldr	r3, [pc, #68]	@ (80020a0 <main+0x330>)
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	2b00      	cmp	r3, #0
 800205e:	d003      	beq.n	8002068 <main+0x2f8>
            Control_IC_test.cur_case = FINISH_TEST;
 8002060:	4b0f      	ldr	r3, [pc, #60]	@ (80020a0 <main+0x330>)
 8002062:	2202      	movs	r2, #2
 8002064:	709a      	strb	r2, [r3, #2]
        } break;
 8002066:	e2a7      	b.n	80025b8 <main+0x848>
            Control_IC_test.cur_case = TEST_FUNCTION;
 8002068:	4b0d      	ldr	r3, [pc, #52]	@ (80020a0 <main+0x330>)
 800206a:	2201      	movs	r2, #1
 800206c:	709a      	strb	r2, [r3, #2]
        } break;
 800206e:	e2a3      	b.n	80025b8 <main+0x848>
 8002070:	20000510 	.word	0x20000510
 8002074:	200004c8 	.word	0x200004c8
 8002078:	20000438 	.word	0x20000438
 800207c:	0800ce1c 	.word	0x0800ce1c
 8002080:	0800ce30 	.word	0x0800ce30
 8002084:	0800ce44 	.word	0x0800ce44
 8002088:	20000cc4 	.word	0x20000cc4
 800208c:	200003e4 	.word	0x200003e4
 8002090:	20000644 	.word	0x20000644
 8002094:	20000740 	.word	0x20000740
 8002098:	20000604 	.word	0x20000604
 800209c:	200003bc 	.word	0x200003bc
 80020a0:	2000083c 	.word	0x2000083c
 80020a4:	20000168 	.word	0x20000168
 80020a8:	20000ab8 	.word	0x20000ab8
 80020ac:	40333333 	.word	0x40333333
 80020b0:	200005b4 	.word	0x200005b4
          uint8_t copy_buf[500] = {0};
 80020b4:	f507 638f 	add.w	r3, r7, #1144	@ 0x478
 80020b8:	f2a3 4374 	subw	r3, r3, #1140	@ 0x474
 80020bc:	4618      	mov	r0, r3
 80020be:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80020c2:	461a      	mov	r2, r3
 80020c4:	2100      	movs	r1, #0
 80020c6:	f008 f946 	bl	800a356 <memset>
          bool is_clock_transition = false;
 80020ca:	2300      	movs	r3, #0
 80020cc:	f887 346a 	strb.w	r3, [r7, #1130]	@ 0x46a
          memset(Control_IC_test.data_control_first_state,0,sizeof(Control_IC_test.data_control_first_state));
 80020d0:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80020d4:	2100      	movs	r1, #0
 80020d6:	48c3      	ldr	r0, [pc, #780]	@ (80023e4 <main+0x674>)
 80020d8:	f008 f93d 	bl	800a356 <memset>
          memset(Control_IC_test.data_control_second_state,0,sizeof(Control_IC_test.data_control_second_state));
 80020dc:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80020e0:	2100      	movs	r1, #0
 80020e2:	48c1      	ldr	r0, [pc, #772]	@ (80023e8 <main+0x678>)
 80020e4:	f008 f937 	bl	800a356 <memset>
          Control_IC_test.data_control_testing = malloc(Control_IC_test.num_case * num_pin_control);
 80020e8:	4bc0      	ldr	r3, [pc, #768]	@ (80023ec <main+0x67c>)
 80020ea:	f893 3486 	ldrb.w	r3, [r3, #1158]	@ 0x486
 80020ee:	461a      	mov	r2, r3
 80020f0:	f897 346b 	ldrb.w	r3, [r7, #1131]	@ 0x46b
 80020f4:	fb02 f303 	mul.w	r3, r2, r3
 80020f8:	4618      	mov	r0, r3
 80020fa:	f006 facf 	bl	800869c <malloc>
 80020fe:	4603      	mov	r3, r0
 8002100:	461a      	mov	r2, r3
 8002102:	4bba      	ldr	r3, [pc, #744]	@ (80023ec <main+0x67c>)
 8002104:	605a      	str	r2, [r3, #4]
          memset(Control_IC_test.data_control_testing,0,Control_IC_test.num_case * num_pin_control);
 8002106:	4bb9      	ldr	r3, [pc, #740]	@ (80023ec <main+0x67c>)
 8002108:	6858      	ldr	r0, [r3, #4]
 800210a:	4bb8      	ldr	r3, [pc, #736]	@ (80023ec <main+0x67c>)
 800210c:	f893 3486 	ldrb.w	r3, [r3, #1158]	@ 0x486
 8002110:	461a      	mov	r2, r3
 8002112:	f897 346b 	ldrb.w	r3, [r7, #1131]	@ 0x46b
 8002116:	fb02 f303 	mul.w	r3, r2, r3
 800211a:	461a      	mov	r2, r3
 800211c:	2100      	movs	r1, #0
 800211e:	f008 f91a 	bl	800a356 <memset>
          memcpy(copy_buf,Control_IC_test.data_test,Control_IC_test.data_test_len);
 8002122:	4bb2      	ldr	r3, [pc, #712]	@ (80023ec <main+0x67c>)
 8002124:	f8b3 3484 	ldrh.w	r3, [r3, #1156]	@ 0x484
 8002128:	461a      	mov	r2, r3
 800212a:	1d3b      	adds	r3, r7, #4
 800212c:	49b0      	ldr	r1, [pc, #704]	@ (80023f0 <main+0x680>)
 800212e:	4618      	mov	r0, r3
 8002130:	f008 fa0f 	bl	800a552 <memcpy>
          count_case = 0;
 8002134:	2300      	movs	r3, #0
 8002136:	f887 3473 	strb.w	r3, [r7, #1139]	@ 0x473
          ptr_data_test = strtok(copy_buf,"\n");
 800213a:	1d3b      	adds	r3, r7, #4
 800213c:	49ad      	ldr	r1, [pc, #692]	@ (80023f4 <main+0x684>)
 800213e:	4618      	mov	r0, r3
 8002140:	f008 f924 	bl	800a38c <strtok>
 8002144:	f8c7 0474 	str.w	r0, [r7, #1140]	@ 0x474
          is_clock_transition = has_clock_transition(Control_IC_test.num_pin,ptr_data_test);
 8002148:	4ba8      	ldr	r3, [pc, #672]	@ (80023ec <main+0x67c>)
 800214a:	f893 3487 	ldrb.w	r3, [r3, #1159]	@ 0x487
 800214e:	f8d7 1474 	ldr.w	r1, [r7, #1140]	@ 0x474
 8002152:	4618      	mov	r0, r3
 8002154:	f7ff fc31 	bl	80019ba <has_clock_transition>
 8002158:	4603      	mov	r3, r0
 800215a:	f887 346a 	strb.w	r3, [r7, #1130]	@ 0x46a
          while (ptr_data_test != NULL) { 
 800215e:	e044      	b.n	80021ea <main+0x47a>
            if (is_clock_transition) {
 8002160:	f897 346a 	ldrb.w	r3, [r7, #1130]	@ 0x46a
 8002164:	2b00      	cmp	r3, #0
 8002166:	d024      	beq.n	80021b2 <main+0x442>
              convert_data_test_first_state(Control_IC_test.num_pin,ptr_data_test,&Control_IC_test.data_control_first_state[num_pin_control * count_case]);
 8002168:	4ba0      	ldr	r3, [pc, #640]	@ (80023ec <main+0x67c>)
 800216a:	f893 0487 	ldrb.w	r0, [r3, #1159]	@ 0x487
 800216e:	f897 346b 	ldrb.w	r3, [r7, #1131]	@ 0x46b
 8002172:	f897 2473 	ldrb.w	r2, [r7, #1139]	@ 0x473
 8002176:	fb02 f303 	mul.w	r3, r2, r3
 800217a:	3308      	adds	r3, #8
 800217c:	4a9b      	ldr	r2, [pc, #620]	@ (80023ec <main+0x67c>)
 800217e:	4413      	add	r3, r2
 8002180:	461a      	mov	r2, r3
 8002182:	f8d7 1474 	ldr.w	r1, [r7, #1140]	@ 0x474
 8002186:	f7ff fc3d 	bl	8001a04 <convert_data_test_first_state>
              convert_data_test_second_state(Control_IC_test.num_pin,ptr_data_test,&Control_IC_test.data_control_second_state[num_pin_control * count_case]);
 800218a:	4b98      	ldr	r3, [pc, #608]	@ (80023ec <main+0x67c>)
 800218c:	f893 0487 	ldrb.w	r0, [r3, #1159]	@ 0x487
 8002190:	f897 346b 	ldrb.w	r3, [r7, #1131]	@ 0x46b
 8002194:	f897 2473 	ldrb.w	r2, [r7, #1139]	@ 0x473
 8002198:	fb02 f303 	mul.w	r3, r2, r3
 800219c:	f503 7398 	add.w	r3, r3, #304	@ 0x130
 80021a0:	4a92      	ldr	r2, [pc, #584]	@ (80023ec <main+0x67c>)
 80021a2:	4413      	add	r3, r2
 80021a4:	3304      	adds	r3, #4
 80021a6:	461a      	mov	r2, r3
 80021a8:	f8d7 1474 	ldr.w	r1, [r7, #1140]	@ 0x474
 80021ac:	f7ff fcf1 	bl	8001b92 <convert_data_test_second_state>
 80021b0:	e010      	b.n	80021d4 <main+0x464>
              convert_data_test(Control_IC_test.num_pin,ptr_data_test,&Control_IC_test.data_control_testing[num_pin_control * count_case]);
 80021b2:	4b8e      	ldr	r3, [pc, #568]	@ (80023ec <main+0x67c>)
 80021b4:	f893 0487 	ldrb.w	r0, [r3, #1159]	@ 0x487
 80021b8:	4b8c      	ldr	r3, [pc, #560]	@ (80023ec <main+0x67c>)
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	f897 246b 	ldrb.w	r2, [r7, #1131]	@ 0x46b
 80021c0:	f897 1473 	ldrb.w	r1, [r7, #1139]	@ 0x473
 80021c4:	fb01 f202 	mul.w	r2, r1, r2
 80021c8:	4413      	add	r3, r2
 80021ca:	461a      	mov	r2, r3
 80021cc:	f8d7 1474 	ldr.w	r1, [r7, #1140]	@ 0x474
 80021d0:	f7ff fb54 	bl	800187c <convert_data_test>
            count_case++;
 80021d4:	f897 3473 	ldrb.w	r3, [r7, #1139]	@ 0x473
 80021d8:	3301      	adds	r3, #1
 80021da:	f887 3473 	strb.w	r3, [r7, #1139]	@ 0x473
            ptr_data_test = strtok(NULL,"\n"); /* go to next case test data */
 80021de:	4985      	ldr	r1, [pc, #532]	@ (80023f4 <main+0x684>)
 80021e0:	2000      	movs	r0, #0
 80021e2:	f008 f8d3 	bl	800a38c <strtok>
 80021e6:	f8c7 0474 	str.w	r0, [r7, #1140]	@ 0x474
          while (ptr_data_test != NULL) { 
 80021ea:	f8d7 3474 	ldr.w	r3, [r7, #1140]	@ 0x474
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d1b6      	bne.n	8002160 <main+0x3f0>
          TurnOff_short_circuit();
 80021f2:	f7ff f8e7 	bl	80013c4 <TurnOff_short_circuit>
          Control_IC_test.result_test_function = malloc(Control_IC_test.num_case * Control_IC_test.num_pin);
 80021f6:	4b7d      	ldr	r3, [pc, #500]	@ (80023ec <main+0x67c>)
 80021f8:	f893 3486 	ldrb.w	r3, [r3, #1158]	@ 0x486
 80021fc:	461a      	mov	r2, r3
 80021fe:	4b7b      	ldr	r3, [pc, #492]	@ (80023ec <main+0x67c>)
 8002200:	f893 3487 	ldrb.w	r3, [r3, #1159]	@ 0x487
 8002204:	fb02 f303 	mul.w	r3, r2, r3
 8002208:	4618      	mov	r0, r3
 800220a:	f006 fa47 	bl	800869c <malloc>
 800220e:	4603      	mov	r3, r0
 8002210:	461a      	mov	r2, r3
 8002212:	4b76      	ldr	r3, [pc, #472]	@ (80023ec <main+0x67c>)
 8002214:	f8c3 2264 	str.w	r2, [r3, #612]	@ 0x264
          memset(Control_IC_test.result_test_function,0,Control_IC_test.num_case * Control_IC_test.num_pin);
 8002218:	4b74      	ldr	r3, [pc, #464]	@ (80023ec <main+0x67c>)
 800221a:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 800221e:	4a73      	ldr	r2, [pc, #460]	@ (80023ec <main+0x67c>)
 8002220:	f892 2486 	ldrb.w	r2, [r2, #1158]	@ 0x486
 8002224:	4611      	mov	r1, r2
 8002226:	4a71      	ldr	r2, [pc, #452]	@ (80023ec <main+0x67c>)
 8002228:	f892 2487 	ldrb.w	r2, [r2, #1159]	@ 0x487
 800222c:	fb01 f202 	mul.w	r2, r1, r2
 8002230:	2100      	movs	r1, #0
 8002232:	4618      	mov	r0, r3
 8002234:	f008 f88f 	bl	800a356 <memset>
          count_case = 0;
 8002238:	2300      	movs	r3, #0
 800223a:	f887 3473 	strb.w	r3, [r7, #1139]	@ 0x473
          while (count_case < Control_IC_test.num_case) {
 800223e:	e05e      	b.n	80022fe <main+0x58e>
            reset_TXS();
 8002240:	f7fe ff0c 	bl	800105c <reset_TXS>
            if (is_clock_transition) {
 8002244:	f897 346a 	ldrb.w	r3, [r7, #1130]	@ 0x46a
 8002248:	2b00      	cmp	r3, #0
 800224a:	d01e      	beq.n	800228a <main+0x51a>
              WritePin_ICTest(Control_IC_test.data_control_first_state + (num_pin_control * count_case));
 800224c:	f897 346b 	ldrb.w	r3, [r7, #1131]	@ 0x46b
 8002250:	f897 2473 	ldrb.w	r2, [r7, #1139]	@ 0x473
 8002254:	fb02 f303 	mul.w	r3, r2, r3
 8002258:	461a      	mov	r2, r3
 800225a:	4b62      	ldr	r3, [pc, #392]	@ (80023e4 <main+0x674>)
 800225c:	4413      	add	r3, r2
 800225e:	4618      	mov	r0, r3
 8002260:	f7ff f82e 	bl	80012c0 <WritePin_ICTest>
              HAL_Delay(10);
 8002264:	200a      	movs	r0, #10
 8002266:	f001 f87b 	bl	8003360 <HAL_Delay>
              WritePin_ICTest(Control_IC_test.data_control_second_state + (num_pin_control * count_case));
 800226a:	f897 346b 	ldrb.w	r3, [r7, #1131]	@ 0x46b
 800226e:	f897 2473 	ldrb.w	r2, [r7, #1139]	@ 0x473
 8002272:	fb02 f303 	mul.w	r3, r2, r3
 8002276:	461a      	mov	r2, r3
 8002278:	4b5b      	ldr	r3, [pc, #364]	@ (80023e8 <main+0x678>)
 800227a:	4413      	add	r3, r2
 800227c:	4618      	mov	r0, r3
 800227e:	f7ff f81f 	bl	80012c0 <WritePin_ICTest>
              HAL_Delay(10);
 8002282:	200a      	movs	r0, #10
 8002284:	f001 f86c 	bl	8003360 <HAL_Delay>
 8002288:	e021      	b.n	80022ce <main+0x55e>
              WritePin_ICTest(Control_IC_test.data_control_testing + (num_pin_control * count_case));
 800228a:	4b58      	ldr	r3, [pc, #352]	@ (80023ec <main+0x67c>)
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	f897 246b 	ldrb.w	r2, [r7, #1131]	@ 0x46b
 8002292:	f897 1473 	ldrb.w	r1, [r7, #1139]	@ 0x473
 8002296:	fb01 f202 	mul.w	r2, r1, r2
 800229a:	4413      	add	r3, r2
 800229c:	4618      	mov	r0, r3
 800229e:	f7ff f80f 	bl	80012c0 <WritePin_ICTest>
              memcpy(buffer,Control_IC_test.data_control_testing + (num_pin_control * count_case),20);
 80022a2:	4b52      	ldr	r3, [pc, #328]	@ (80023ec <main+0x67c>)
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	f897 246b 	ldrb.w	r2, [r7, #1131]	@ 0x46b
 80022aa:	f897 1473 	ldrb.w	r1, [r7, #1139]	@ 0x473
 80022ae:	fb01 f202 	mul.w	r2, r1, r2
 80022b2:	4413      	add	r3, r2
 80022b4:	f507 747b 	add.w	r4, r7, #1004	@ 0x3ec
 80022b8:	461d      	mov	r5, r3
 80022ba:	6828      	ldr	r0, [r5, #0]
 80022bc:	6869      	ldr	r1, [r5, #4]
 80022be:	68aa      	ldr	r2, [r5, #8]
 80022c0:	68eb      	ldr	r3, [r5, #12]
 80022c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80022c4:	6928      	ldr	r0, [r5, #16]
 80022c6:	6020      	str	r0, [r4, #0]
              HAL_Delay(10);
 80022c8:	200a      	movs	r0, #10
 80022ca:	f001 f849 	bl	8003360 <HAL_Delay>
            ReadPin_IC_test(Control_IC_test.result_test_function + (Control_IC_test.num_pin * count_case),Control_IC_test.num_pin);
 80022ce:	4b47      	ldr	r3, [pc, #284]	@ (80023ec <main+0x67c>)
 80022d0:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 80022d4:	4a45      	ldr	r2, [pc, #276]	@ (80023ec <main+0x67c>)
 80022d6:	f892 2487 	ldrb.w	r2, [r2, #1159]	@ 0x487
 80022da:	4611      	mov	r1, r2
 80022dc:	f897 2473 	ldrb.w	r2, [r7, #1139]	@ 0x473
 80022e0:	fb01 f202 	mul.w	r2, r1, r2
 80022e4:	4413      	add	r3, r2
 80022e6:	4a41      	ldr	r2, [pc, #260]	@ (80023ec <main+0x67c>)
 80022e8:	f892 2487 	ldrb.w	r2, [r2, #1159]	@ 0x487
 80022ec:	4611      	mov	r1, r2
 80022ee:	4618      	mov	r0, r3
 80022f0:	f7ff f88c 	bl	800140c <ReadPin_IC_test>
            count_case++;
 80022f4:	f897 3473 	ldrb.w	r3, [r7, #1139]	@ 0x473
 80022f8:	3301      	adds	r3, #1
 80022fa:	f887 3473 	strb.w	r3, [r7, #1139]	@ 0x473
          while (count_case < Control_IC_test.num_case) {
 80022fe:	4b3b      	ldr	r3, [pc, #236]	@ (80023ec <main+0x67c>)
 8002300:	f893 3486 	ldrb.w	r3, [r3, #1158]	@ 0x486
 8002304:	f897 2473 	ldrb.w	r2, [r7, #1139]	@ 0x473
 8002308:	429a      	cmp	r2, r3
 800230a:	d399      	bcc.n	8002240 <main+0x4d0>
          memcpy(can_send_result_test,Control_IC_test.result_test_function,Control_IC_test.num_pin * Control_IC_test.num_case);
 800230c:	4b37      	ldr	r3, [pc, #220]	@ (80023ec <main+0x67c>)
 800230e:	f8d3 1264 	ldr.w	r1, [r3, #612]	@ 0x264
 8002312:	4b36      	ldr	r3, [pc, #216]	@ (80023ec <main+0x67c>)
 8002314:	f893 3487 	ldrb.w	r3, [r3, #1159]	@ 0x487
 8002318:	461a      	mov	r2, r3
 800231a:	4b34      	ldr	r3, [pc, #208]	@ (80023ec <main+0x67c>)
 800231c:	f893 3486 	ldrb.w	r3, [r3, #1158]	@ 0x486
 8002320:	fb02 f303 	mul.w	r3, r2, r3
 8002324:	461a      	mov	r2, r3
 8002326:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 800232a:	4618      	mov	r0, r3
 800232c:	f008 f911 	bl	800a552 <memcpy>
          memset(Control_IC_test.result_case,0,sizeof(Control_IC_test.result_case));
 8002330:	2214      	movs	r2, #20
 8002332:	2100      	movs	r1, #0
 8002334:	4830      	ldr	r0, [pc, #192]	@ (80023f8 <main+0x688>)
 8002336:	f008 f80e 	bl	800a356 <memset>
          memset(Control_IC_test.result_case,1,Control_IC_test.num_case);
 800233a:	4b2c      	ldr	r3, [pc, #176]	@ (80023ec <main+0x67c>)
 800233c:	f893 3486 	ldrb.w	r3, [r3, #1158]	@ 0x486
 8002340:	461a      	mov	r2, r3
 8002342:	2101      	movs	r1, #1
 8002344:	482c      	ldr	r0, [pc, #176]	@ (80023f8 <main+0x688>)
 8002346:	f008 f806 	bl	800a356 <memset>
          count_case = 0;
 800234a:	2300      	movs	r3, #0
 800234c:	f887 3473 	strb.w	r3, [r7, #1139]	@ 0x473
          memcpy(copy_buf,Control_IC_test.data_test,Control_IC_test.data_test_len);
 8002350:	4b26      	ldr	r3, [pc, #152]	@ (80023ec <main+0x67c>)
 8002352:	f8b3 3484 	ldrh.w	r3, [r3, #1156]	@ 0x484
 8002356:	461a      	mov	r2, r3
 8002358:	1d3b      	adds	r3, r7, #4
 800235a:	4925      	ldr	r1, [pc, #148]	@ (80023f0 <main+0x680>)
 800235c:	4618      	mov	r0, r3
 800235e:	f008 f8f8 	bl	800a552 <memcpy>
          ptr_data_test = strtok(copy_buf,"\n");
 8002362:	1d3b      	adds	r3, r7, #4
 8002364:	4923      	ldr	r1, [pc, #140]	@ (80023f4 <main+0x684>)
 8002366:	4618      	mov	r0, r3
 8002368:	f008 f810 	bl	800a38c <strtok>
 800236c:	f8c7 0474 	str.w	r0, [r7, #1140]	@ 0x474
          while (ptr_data_test != NULL) {
 8002370:	e05c      	b.n	800242c <main+0x6bc>
            for (uint8_t pin = 0; pin < Control_IC_test.num_pin; pin++) {
 8002372:	2300      	movs	r3, #0
 8002374:	f887 346e 	strb.w	r3, [r7, #1134]	@ 0x46e
 8002378:	e046      	b.n	8002408 <main+0x698>
              if (ptr_data_test[pin] == 'U' || ptr_data_test[pin] == 'D') {
 800237a:	f897 346e 	ldrb.w	r3, [r7, #1134]	@ 0x46e
 800237e:	f8d7 2474 	ldr.w	r2, [r7, #1140]	@ 0x474
 8002382:	4413      	add	r3, r2
 8002384:	781b      	ldrb	r3, [r3, #0]
 8002386:	2b55      	cmp	r3, #85	@ 0x55
 8002388:	d038      	beq.n	80023fc <main+0x68c>
 800238a:	f897 346e 	ldrb.w	r3, [r7, #1134]	@ 0x46e
 800238e:	f8d7 2474 	ldr.w	r2, [r7, #1140]	@ 0x474
 8002392:	4413      	add	r3, r2
 8002394:	781b      	ldrb	r3, [r3, #0]
 8002396:	2b44      	cmp	r3, #68	@ 0x44
 8002398:	d030      	beq.n	80023fc <main+0x68c>
              if (convert_data_compare(ptr_data_test[pin]) != can_send_result_test[pin + (count_case * Control_IC_test.num_pin)]) {
 800239a:	f897 346e 	ldrb.w	r3, [r7, #1134]	@ 0x46e
 800239e:	f8d7 2474 	ldr.w	r2, [r7, #1140]	@ 0x474
 80023a2:	4413      	add	r3, r2
 80023a4:	781b      	ldrb	r3, [r3, #0]
 80023a6:	4618      	mov	r0, r3
 80023a8:	f7ff f99a 	bl	80016e0 <convert_data_compare>
 80023ac:	4603      	mov	r3, r0
 80023ae:	4618      	mov	r0, r3
 80023b0:	f897 246e 	ldrb.w	r2, [r7, #1134]	@ 0x46e
 80023b4:	f897 3473 	ldrb.w	r3, [r7, #1139]	@ 0x473
 80023b8:	490c      	ldr	r1, [pc, #48]	@ (80023ec <main+0x67c>)
 80023ba:	f891 1487 	ldrb.w	r1, [r1, #1159]	@ 0x487
 80023be:	fb01 f303 	mul.w	r3, r1, r3
 80023c2:	4413      	add	r3, r2
 80023c4:	f507 628f 	add.w	r2, r7, #1144	@ 0x478
 80023c8:	f5a2 7220 	sub.w	r2, r2, #640	@ 0x280
 80023cc:	5cd3      	ldrb	r3, [r2, r3]
 80023ce:	4298      	cmp	r0, r3
 80023d0:	d015      	beq.n	80023fe <main+0x68e>
                Control_IC_test.result_case[count_case] = 0;
 80023d2:	f897 3473 	ldrb.w	r3, [r7, #1139]	@ 0x473
 80023d6:	4a05      	ldr	r2, [pc, #20]	@ (80023ec <main+0x67c>)
 80023d8:	4413      	add	r3, r2
 80023da:	2200      	movs	r2, #0
 80023dc:	f883 2268 	strb.w	r2, [r3, #616]	@ 0x268
                break;
 80023e0:	e019      	b.n	8002416 <main+0x6a6>
 80023e2:	bf00      	nop
 80023e4:	20000844 	.word	0x20000844
 80023e8:	20000970 	.word	0x20000970
 80023ec:	2000083c 	.word	0x2000083c
 80023f0:	20000acc 	.word	0x20000acc
 80023f4:	0800ce18 	.word	0x0800ce18
 80023f8:	20000aa4 	.word	0x20000aa4
                continue;
 80023fc:	bf00      	nop
            for (uint8_t pin = 0; pin < Control_IC_test.num_pin; pin++) {
 80023fe:	f897 346e 	ldrb.w	r3, [r7, #1134]	@ 0x46e
 8002402:	3301      	adds	r3, #1
 8002404:	f887 346e 	strb.w	r3, [r7, #1134]	@ 0x46e
 8002408:	4b6c      	ldr	r3, [pc, #432]	@ (80025bc <main+0x84c>)
 800240a:	f893 3487 	ldrb.w	r3, [r3, #1159]	@ 0x487
 800240e:	f897 246e 	ldrb.w	r2, [r7, #1134]	@ 0x46e
 8002412:	429a      	cmp	r2, r3
 8002414:	d3b1      	bcc.n	800237a <main+0x60a>
            count_case++;
 8002416:	f897 3473 	ldrb.w	r3, [r7, #1139]	@ 0x473
 800241a:	3301      	adds	r3, #1
 800241c:	f887 3473 	strb.w	r3, [r7, #1139]	@ 0x473
            ptr_data_test = strtok(NULL,"\n");
 8002420:	4967      	ldr	r1, [pc, #412]	@ (80025c0 <main+0x850>)
 8002422:	2000      	movs	r0, #0
 8002424:	f007 ffb2 	bl	800a38c <strtok>
 8002428:	f8c7 0474 	str.w	r0, [r7, #1140]	@ 0x474
          while (ptr_data_test != NULL) {
 800242c:	f8d7 3474 	ldr.w	r3, [r7, #1140]	@ 0x474
 8002430:	2b00      	cmp	r3, #0
 8002432:	d19e      	bne.n	8002372 <main+0x602>
          memcpy(buffer,Control_IC_test.result_case,Control_IC_test.num_case);
 8002434:	4b61      	ldr	r3, [pc, #388]	@ (80025bc <main+0x84c>)
 8002436:	f893 3486 	ldrb.w	r3, [r3, #1158]	@ 0x486
 800243a:	461a      	mov	r2, r3
 800243c:	f507 737b 	add.w	r3, r7, #1004	@ 0x3ec
 8002440:	4960      	ldr	r1, [pc, #384]	@ (80025c4 <main+0x854>)
 8002442:	4618      	mov	r0, r3
 8002444:	f008 f885 	bl	800a552 <memcpy>
          Control_IC_test.cur_case = FINISH_TEST;
 8002448:	4b5c      	ldr	r3, [pc, #368]	@ (80025bc <main+0x84c>)
 800244a:	2202      	movs	r2, #2
 800244c:	709a      	strb	r2, [r3, #2]
        } break;
 800244e:	e0b3      	b.n	80025b8 <main+0x848>
          memset(total_data_send_can,0,sizeof(total_data_send_can));
 8002450:	1d3b      	adds	r3, r7, #4
 8002452:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8002456:	2100      	movs	r1, #0
 8002458:	4618      	mov	r0, r3
 800245a:	f007 ff7c 	bl	800a356 <memset>
          total_data_send_can[0] = Control_IC_test.isShort;
 800245e:	4b57      	ldr	r3, [pc, #348]	@ (80025bc <main+0x84c>)
 8002460:	781b      	ldrb	r3, [r3, #0]
 8002462:	461a      	mov	r2, r3
 8002464:	f507 638f 	add.w	r3, r7, #1144	@ 0x478
 8002468:	f2a3 4374 	subw	r3, r3, #1140	@ 0x474
 800246c:	701a      	strb	r2, [r3, #0]
          memcpy(&total_data_send_can[2],&Control_IC_test.result_short_pin[0],Control_IC_test.num_pin);
 800246e:	4b53      	ldr	r3, [pc, #332]	@ (80025bc <main+0x84c>)
 8002470:	f893 3487 	ldrb.w	r3, [r3, #1159]	@ 0x487
 8002474:	461a      	mov	r2, r3
 8002476:	1d3b      	adds	r3, r7, #4
 8002478:	3302      	adds	r3, #2
 800247a:	4953      	ldr	r1, [pc, #332]	@ (80025c8 <main+0x858>)
 800247c:	4618      	mov	r0, r3
 800247e:	f008 f868 	bl	800a552 <memcpy>
          memcpy(&total_data_send_can[Control_IC_test.num_pin+3],Control_IC_test.result_test_function,Control_IC_test.num_case*Control_IC_test.num_pin);
 8002482:	4b4e      	ldr	r3, [pc, #312]	@ (80025bc <main+0x84c>)
 8002484:	f893 3487 	ldrb.w	r3, [r3, #1159]	@ 0x487
 8002488:	3303      	adds	r3, #3
 800248a:	1d3a      	adds	r2, r7, #4
 800248c:	4413      	add	r3, r2
 800248e:	4a4b      	ldr	r2, [pc, #300]	@ (80025bc <main+0x84c>)
 8002490:	f8d2 1264 	ldr.w	r1, [r2, #612]	@ 0x264
 8002494:	4a49      	ldr	r2, [pc, #292]	@ (80025bc <main+0x84c>)
 8002496:	f892 2486 	ldrb.w	r2, [r2, #1158]	@ 0x486
 800249a:	4610      	mov	r0, r2
 800249c:	4a47      	ldr	r2, [pc, #284]	@ (80025bc <main+0x84c>)
 800249e:	f892 2487 	ldrb.w	r2, [r2, #1159]	@ 0x487
 80024a2:	fb00 f202 	mul.w	r2, r0, r2
 80024a6:	4618      	mov	r0, r3
 80024a8:	f008 f853 	bl	800a552 <memcpy>
          memcpy(&total_data_send_can[Control_IC_test.num_pin+5+Control_IC_test.num_case*Control_IC_test.num_pin],Control_IC_test.result_case,Control_IC_test.num_case);
 80024ac:	4b43      	ldr	r3, [pc, #268]	@ (80025bc <main+0x84c>)
 80024ae:	f893 3487 	ldrb.w	r3, [r3, #1159]	@ 0x487
 80024b2:	1d5a      	adds	r2, r3, #5
 80024b4:	4b41      	ldr	r3, [pc, #260]	@ (80025bc <main+0x84c>)
 80024b6:	f893 3486 	ldrb.w	r3, [r3, #1158]	@ 0x486
 80024ba:	4619      	mov	r1, r3
 80024bc:	4b3f      	ldr	r3, [pc, #252]	@ (80025bc <main+0x84c>)
 80024be:	f893 3487 	ldrb.w	r3, [r3, #1159]	@ 0x487
 80024c2:	fb01 f303 	mul.w	r3, r1, r3
 80024c6:	4413      	add	r3, r2
 80024c8:	1d3a      	adds	r2, r7, #4
 80024ca:	4413      	add	r3, r2
 80024cc:	4a3b      	ldr	r2, [pc, #236]	@ (80025bc <main+0x84c>)
 80024ce:	f892 2486 	ldrb.w	r2, [r2, #1158]	@ 0x486
 80024d2:	493c      	ldr	r1, [pc, #240]	@ (80025c4 <main+0x854>)
 80024d4:	4618      	mov	r0, r3
 80024d6:	f008 f83c 	bl	800a552 <memcpy>
          for (uint16_t i = 0; i < (Control_IC_test.num_pin + 6 + Control_IC_test.num_case*Control_IC_test.num_pin + Control_IC_test.num_case); i++) {
 80024da:	2300      	movs	r3, #0
 80024dc:	f8a7 346c 	strh.w	r3, [r7, #1132]	@ 0x46c
 80024e0:	e014      	b.n	800250c <main+0x79c>
            total_data_send_can[i] = '0' + total_data_send_can[i];
 80024e2:	f8b7 346c 	ldrh.w	r3, [r7, #1132]	@ 0x46c
 80024e6:	f507 628f 	add.w	r2, r7, #1144	@ 0x478
 80024ea:	f2a2 4274 	subw	r2, r2, #1140	@ 0x474
 80024ee:	5cd2      	ldrb	r2, [r2, r3]
 80024f0:	f8b7 346c 	ldrh.w	r3, [r7, #1132]	@ 0x46c
 80024f4:	3230      	adds	r2, #48	@ 0x30
 80024f6:	b2d1      	uxtb	r1, r2
 80024f8:	f507 628f 	add.w	r2, r7, #1144	@ 0x478
 80024fc:	f2a2 4274 	subw	r2, r2, #1140	@ 0x474
 8002500:	54d1      	strb	r1, [r2, r3]
          for (uint16_t i = 0; i < (Control_IC_test.num_pin + 6 + Control_IC_test.num_case*Control_IC_test.num_pin + Control_IC_test.num_case); i++) {
 8002502:	f8b7 346c 	ldrh.w	r3, [r7, #1132]	@ 0x46c
 8002506:	3301      	adds	r3, #1
 8002508:	f8a7 346c 	strh.w	r3, [r7, #1132]	@ 0x46c
 800250c:	f8b7 246c 	ldrh.w	r2, [r7, #1132]	@ 0x46c
 8002510:	4b2a      	ldr	r3, [pc, #168]	@ (80025bc <main+0x84c>)
 8002512:	f893 3487 	ldrb.w	r3, [r3, #1159]	@ 0x487
 8002516:	1d99      	adds	r1, r3, #6
 8002518:	4b28      	ldr	r3, [pc, #160]	@ (80025bc <main+0x84c>)
 800251a:	f893 3486 	ldrb.w	r3, [r3, #1158]	@ 0x486
 800251e:	4618      	mov	r0, r3
 8002520:	4b26      	ldr	r3, [pc, #152]	@ (80025bc <main+0x84c>)
 8002522:	f893 3487 	ldrb.w	r3, [r3, #1159]	@ 0x487
 8002526:	fb00 f303 	mul.w	r3, r0, r3
 800252a:	440b      	add	r3, r1
 800252c:	4923      	ldr	r1, [pc, #140]	@ (80025bc <main+0x84c>)
 800252e:	f891 1486 	ldrb.w	r1, [r1, #1158]	@ 0x486
 8002532:	440b      	add	r3, r1
 8002534:	429a      	cmp	r2, r3
 8002536:	dbd4      	blt.n	80024e2 <main+0x772>
          total_data_send_can[1] = '\0';
 8002538:	f507 638f 	add.w	r3, r7, #1144	@ 0x478
 800253c:	f2a3 4374 	subw	r3, r3, #1140	@ 0x474
 8002540:	2200      	movs	r2, #0
 8002542:	705a      	strb	r2, [r3, #1]
          total_data_send_can[Control_IC_test.num_pin+2] = '\0';
 8002544:	4b1d      	ldr	r3, [pc, #116]	@ (80025bc <main+0x84c>)
 8002546:	f893 3487 	ldrb.w	r3, [r3, #1159]	@ 0x487
 800254a:	3302      	adds	r3, #2
 800254c:	f507 628f 	add.w	r2, r7, #1144	@ 0x478
 8002550:	f2a2 4274 	subw	r2, r2, #1140	@ 0x474
 8002554:	2100      	movs	r1, #0
 8002556:	54d1      	strb	r1, [r2, r3]
          total_data_send_can[Control_IC_test.num_pin+4+Control_IC_test.num_case*Control_IC_test.num_pin] = '\0';
 8002558:	4b18      	ldr	r3, [pc, #96]	@ (80025bc <main+0x84c>)
 800255a:	f893 3487 	ldrb.w	r3, [r3, #1159]	@ 0x487
 800255e:	1d1a      	adds	r2, r3, #4
 8002560:	4b16      	ldr	r3, [pc, #88]	@ (80025bc <main+0x84c>)
 8002562:	f893 3486 	ldrb.w	r3, [r3, #1158]	@ 0x486
 8002566:	4619      	mov	r1, r3
 8002568:	4b14      	ldr	r3, [pc, #80]	@ (80025bc <main+0x84c>)
 800256a:	f893 3487 	ldrb.w	r3, [r3, #1159]	@ 0x487
 800256e:	fb01 f303 	mul.w	r3, r1, r3
 8002572:	4413      	add	r3, r2
 8002574:	f507 628f 	add.w	r2, r7, #1144	@ 0x478
 8002578:	f2a2 4274 	subw	r2, r2, #1140	@ 0x474
 800257c:	2100      	movs	r1, #0
 800257e:	54d1      	strb	r1, [r2, r3]
          isotp_send(&CAN_iso,total_data_send_can,(Control_IC_test.num_pin + 4 + Control_IC_test.num_case*Control_IC_test.num_pin + Control_IC_test.num_case));
 8002580:	4b0e      	ldr	r3, [pc, #56]	@ (80025bc <main+0x84c>)
 8002582:	f893 3486 	ldrb.w	r3, [r3, #1158]	@ 0x486
 8002586:	3301      	adds	r3, #1
 8002588:	b29b      	uxth	r3, r3
 800258a:	4a0c      	ldr	r2, [pc, #48]	@ (80025bc <main+0x84c>)
 800258c:	f892 2487 	ldrb.w	r2, [r2, #1159]	@ 0x487
 8002590:	fb13 f302 	smulbb	r3, r3, r2
 8002594:	b29b      	uxth	r3, r3
 8002596:	4a09      	ldr	r2, [pc, #36]	@ (80025bc <main+0x84c>)
 8002598:	f892 2486 	ldrb.w	r2, [r2, #1158]	@ 0x486
 800259c:	4413      	add	r3, r2
 800259e:	b29b      	uxth	r3, r3
 80025a0:	3304      	adds	r3, #4
 80025a2:	b29a      	uxth	r2, r3
 80025a4:	1d3b      	adds	r3, r7, #4
 80025a6:	4619      	mov	r1, r3
 80025a8:	4808      	ldr	r0, [pc, #32]	@ (80025cc <main+0x85c>)
 80025aa:	f005 fda5 	bl	80080f8 <isotp_send>
          flag_run_test = false;
 80025ae:	4b08      	ldr	r3, [pc, #32]	@ (80025d0 <main+0x860>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	701a      	strb	r2, [r3, #0]
        } break;
 80025b4:	e000      	b.n	80025b8 <main+0x848>
        default : break;
 80025b6:	bf00      	nop
    if (flag_run_test) {
 80025b8:	e468      	b.n	8001e8c <main+0x11c>
 80025ba:	bf00      	nop
 80025bc:	2000083c 	.word	0x2000083c
 80025c0:	0800ce18 	.word	0x0800ce18
 80025c4:	20000aa4 	.word	0x20000aa4
 80025c8:	20000ab8 	.word	0x20000ab8
 80025cc:	20000604 	.word	0x20000604
 80025d0:	20000cc4 	.word	0x20000cc4

080025d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b094      	sub	sp, #80	@ 0x50
 80025d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80025da:	f107 0320 	add.w	r3, r7, #32
 80025de:	2230      	movs	r2, #48	@ 0x30
 80025e0:	2100      	movs	r1, #0
 80025e2:	4618      	mov	r0, r3
 80025e4:	f007 feb7 	bl	800a356 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80025e8:	f107 030c 	add.w	r3, r7, #12
 80025ec:	2200      	movs	r2, #0
 80025ee:	601a      	str	r2, [r3, #0]
 80025f0:	605a      	str	r2, [r3, #4]
 80025f2:	609a      	str	r2, [r3, #8]
 80025f4:	60da      	str	r2, [r3, #12]
 80025f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80025f8:	2300      	movs	r3, #0
 80025fa:	60bb      	str	r3, [r7, #8]
 80025fc:	4b28      	ldr	r3, [pc, #160]	@ (80026a0 <SystemClock_Config+0xcc>)
 80025fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002600:	4a27      	ldr	r2, [pc, #156]	@ (80026a0 <SystemClock_Config+0xcc>)
 8002602:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002606:	6413      	str	r3, [r2, #64]	@ 0x40
 8002608:	4b25      	ldr	r3, [pc, #148]	@ (80026a0 <SystemClock_Config+0xcc>)
 800260a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800260c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002610:	60bb      	str	r3, [r7, #8]
 8002612:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002614:	2300      	movs	r3, #0
 8002616:	607b      	str	r3, [r7, #4]
 8002618:	4b22      	ldr	r3, [pc, #136]	@ (80026a4 <SystemClock_Config+0xd0>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a21      	ldr	r2, [pc, #132]	@ (80026a4 <SystemClock_Config+0xd0>)
 800261e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002622:	6013      	str	r3, [r2, #0]
 8002624:	4b1f      	ldr	r3, [pc, #124]	@ (80026a4 <SystemClock_Config+0xd0>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800262c:	607b      	str	r3, [r7, #4]
 800262e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002630:	2302      	movs	r3, #2
 8002632:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002634:	2301      	movs	r3, #1
 8002636:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002638:	2310      	movs	r3, #16
 800263a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800263c:	2302      	movs	r3, #2
 800263e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002640:	2300      	movs	r3, #0
 8002642:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002644:	2308      	movs	r3, #8
 8002646:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8002648:	2348      	movs	r3, #72	@ 0x48
 800264a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800264c:	2302      	movs	r3, #2
 800264e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002650:	2304      	movs	r3, #4
 8002652:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002654:	f107 0320 	add.w	r3, r7, #32
 8002658:	4618      	mov	r0, r3
 800265a:	f003 f9e5 	bl	8005a28 <HAL_RCC_OscConfig>
 800265e:	4603      	mov	r3, r0
 8002660:	2b00      	cmp	r3, #0
 8002662:	d001      	beq.n	8002668 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002664:	f000 fb3e 	bl	8002ce4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002668:	230f      	movs	r3, #15
 800266a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800266c:	2302      	movs	r3, #2
 800266e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002670:	2300      	movs	r3, #0
 8002672:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002674:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002678:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800267a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800267e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002680:	f107 030c 	add.w	r3, r7, #12
 8002684:	2102      	movs	r1, #2
 8002686:	4618      	mov	r0, r3
 8002688:	f003 fc46 	bl	8005f18 <HAL_RCC_ClockConfig>
 800268c:	4603      	mov	r3, r0
 800268e:	2b00      	cmp	r3, #0
 8002690:	d001      	beq.n	8002696 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002692:	f000 fb27 	bl	8002ce4 <Error_Handler>
  }
}
 8002696:	bf00      	nop
 8002698:	3750      	adds	r7, #80	@ 0x50
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}
 800269e:	bf00      	nop
 80026a0:	40023800 	.word	0x40023800
 80026a4:	40007000 	.word	0x40007000

080026a8 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b08a      	sub	sp, #40	@ 0x28
 80026ac:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80026ae:	4b26      	ldr	r3, [pc, #152]	@ (8002748 <MX_CAN1_Init+0xa0>)
 80026b0:	4a26      	ldr	r2, [pc, #152]	@ (800274c <MX_CAN1_Init+0xa4>)
 80026b2:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 4;
 80026b4:	4b24      	ldr	r3, [pc, #144]	@ (8002748 <MX_CAN1_Init+0xa0>)
 80026b6:	2204      	movs	r2, #4
 80026b8:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80026ba:	4b23      	ldr	r3, [pc, #140]	@ (8002748 <MX_CAN1_Init+0xa0>)
 80026bc:	2200      	movs	r2, #0
 80026be:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80026c0:	4b21      	ldr	r3, [pc, #132]	@ (8002748 <MX_CAN1_Init+0xa0>)
 80026c2:	2200      	movs	r2, #0
 80026c4:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_15TQ;
 80026c6:	4b20      	ldr	r3, [pc, #128]	@ (8002748 <MX_CAN1_Init+0xa0>)
 80026c8:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80026cc:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80026ce:	4b1e      	ldr	r3, [pc, #120]	@ (8002748 <MX_CAN1_Init+0xa0>)
 80026d0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80026d4:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80026d6:	4b1c      	ldr	r3, [pc, #112]	@ (8002748 <MX_CAN1_Init+0xa0>)
 80026d8:	2200      	movs	r2, #0
 80026da:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80026dc:	4b1a      	ldr	r3, [pc, #104]	@ (8002748 <MX_CAN1_Init+0xa0>)
 80026de:	2200      	movs	r2, #0
 80026e0:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80026e2:	4b19      	ldr	r3, [pc, #100]	@ (8002748 <MX_CAN1_Init+0xa0>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80026e8:	4b17      	ldr	r3, [pc, #92]	@ (8002748 <MX_CAN1_Init+0xa0>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80026ee:	4b16      	ldr	r3, [pc, #88]	@ (8002748 <MX_CAN1_Init+0xa0>)
 80026f0:	2200      	movs	r2, #0
 80026f2:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80026f4:	4b14      	ldr	r3, [pc, #80]	@ (8002748 <MX_CAN1_Init+0xa0>)
 80026f6:	2200      	movs	r2, #0
 80026f8:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80026fa:	4813      	ldr	r0, [pc, #76]	@ (8002748 <MX_CAN1_Init+0xa0>)
 80026fc:	f000 fe54 	bl	80033a8 <HAL_CAN_Init>
 8002700:	4603      	mov	r3, r0
 8002702:	2b00      	cmp	r3, #0
 8002704:	d001      	beq.n	800270a <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 8002706:	f000 faed 	bl	8002ce4 <Error_Handler>
 canfilterconfig.FilterMaskIdLow = 0;
 canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 canfilterconfig.SlaveStartFilterBank = 20;
#elif DEVICE == 2
  canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 800270a:	2301      	movs	r3, #1
 800270c:	623b      	str	r3, [r7, #32]
  canfilterconfig.FilterBank = 18;  // which filter bank to use from the assigned ones
 800270e:	2312      	movs	r3, #18
 8002710:	617b      	str	r3, [r7, #20]
  canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8002712:	2300      	movs	r3, #0
 8002714:	613b      	str	r3, [r7, #16]
  canfilterconfig.FilterIdHigh = 0x132<<5;
 8002716:	f44f 5319 	mov.w	r3, #9792	@ 0x2640
 800271a:	603b      	str	r3, [r7, #0]
  canfilterconfig.FilterIdLow = 0;
 800271c:	2300      	movs	r3, #0
 800271e:	607b      	str	r3, [r7, #4]
  canfilterconfig.FilterMaskIdHigh = 0x132<<5;
 8002720:	f44f 5319 	mov.w	r3, #9792	@ 0x2640
 8002724:	60bb      	str	r3, [r7, #8]
  canfilterconfig.FilterMaskIdLow = 0;
 8002726:	2300      	movs	r3, #0
 8002728:	60fb      	str	r3, [r7, #12]
  canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800272a:	2300      	movs	r3, #0
 800272c:	61bb      	str	r3, [r7, #24]
  canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800272e:	2301      	movs	r3, #1
 8002730:	61fb      	str	r3, [r7, #28]
  canfilterconfig.SlaveStartFilterBank = 20;
 8002732:	2314      	movs	r3, #20
 8002734:	627b      	str	r3, [r7, #36]	@ 0x24
  canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
  canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
  canfilterconfig.SlaveStartFilterBank = 20;
#endif  

  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig);
 8002736:	463b      	mov	r3, r7
 8002738:	4619      	mov	r1, r3
 800273a:	4803      	ldr	r0, [pc, #12]	@ (8002748 <MX_CAN1_Init+0xa0>)
 800273c:	f000 ff30 	bl	80035a0 <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN1_Init 2 */

}
 8002740:	bf00      	nop
 8002742:	3728      	adds	r7, #40	@ 0x28
 8002744:	46bd      	mov	sp, r7
 8002746:	bd80      	pop	{r7, pc}
 8002748:	200003bc 	.word	0x200003bc
 800274c:	40006400 	.word	0x40006400

08002750 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002754:	4b12      	ldr	r3, [pc, #72]	@ (80027a0 <MX_I2C1_Init+0x50>)
 8002756:	4a13      	ldr	r2, [pc, #76]	@ (80027a4 <MX_I2C1_Init+0x54>)
 8002758:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 200000;
 800275a:	4b11      	ldr	r3, [pc, #68]	@ (80027a0 <MX_I2C1_Init+0x50>)
 800275c:	4a12      	ldr	r2, [pc, #72]	@ (80027a8 <MX_I2C1_Init+0x58>)
 800275e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002760:	4b0f      	ldr	r3, [pc, #60]	@ (80027a0 <MX_I2C1_Init+0x50>)
 8002762:	2200      	movs	r2, #0
 8002764:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002766:	4b0e      	ldr	r3, [pc, #56]	@ (80027a0 <MX_I2C1_Init+0x50>)
 8002768:	2200      	movs	r2, #0
 800276a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800276c:	4b0c      	ldr	r3, [pc, #48]	@ (80027a0 <MX_I2C1_Init+0x50>)
 800276e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002772:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002774:	4b0a      	ldr	r3, [pc, #40]	@ (80027a0 <MX_I2C1_Init+0x50>)
 8002776:	2200      	movs	r2, #0
 8002778:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800277a:	4b09      	ldr	r3, [pc, #36]	@ (80027a0 <MX_I2C1_Init+0x50>)
 800277c:	2200      	movs	r2, #0
 800277e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002780:	4b07      	ldr	r3, [pc, #28]	@ (80027a0 <MX_I2C1_Init+0x50>)
 8002782:	2200      	movs	r2, #0
 8002784:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002786:	4b06      	ldr	r3, [pc, #24]	@ (80027a0 <MX_I2C1_Init+0x50>)
 8002788:	2200      	movs	r2, #0
 800278a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800278c:	4804      	ldr	r0, [pc, #16]	@ (80027a0 <MX_I2C1_Init+0x50>)
 800278e:	f002 f809 	bl	80047a4 <HAL_I2C_Init>
 8002792:	4603      	mov	r3, r0
 8002794:	2b00      	cmp	r3, #0
 8002796:	d001      	beq.n	800279c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002798:	f000 faa4 	bl	8002ce4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800279c:	bf00      	nop
 800279e:	bd80      	pop	{r7, pc}
 80027a0:	200003e4 	.word	0x200003e4
 80027a4:	40005400 	.word	0x40005400
 80027a8:	00030d40 	.word	0x00030d40

080027ac <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b086      	sub	sp, #24
 80027b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027b2:	f107 0308 	add.w	r3, r7, #8
 80027b6:	2200      	movs	r2, #0
 80027b8:	601a      	str	r2, [r3, #0]
 80027ba:	605a      	str	r2, [r3, #4]
 80027bc:	609a      	str	r2, [r3, #8]
 80027be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027c0:	463b      	mov	r3, r7
 80027c2:	2200      	movs	r2, #0
 80027c4:	601a      	str	r2, [r3, #0]
 80027c6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80027c8:	4b1e      	ldr	r3, [pc, #120]	@ (8002844 <MX_TIM1_Init+0x98>)
 80027ca:	4a1f      	ldr	r2, [pc, #124]	@ (8002848 <MX_TIM1_Init+0x9c>)
 80027cc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 168 -1;
 80027ce:	4b1d      	ldr	r3, [pc, #116]	@ (8002844 <MX_TIM1_Init+0x98>)
 80027d0:	22a7      	movs	r2, #167	@ 0xa7
 80027d2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027d4:	4b1b      	ldr	r3, [pc, #108]	@ (8002844 <MX_TIM1_Init+0x98>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xFFFF - 1;
 80027da:	4b1a      	ldr	r3, [pc, #104]	@ (8002844 <MX_TIM1_Init+0x98>)
 80027dc:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80027e0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027e2:	4b18      	ldr	r3, [pc, #96]	@ (8002844 <MX_TIM1_Init+0x98>)
 80027e4:	2200      	movs	r2, #0
 80027e6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80027e8:	4b16      	ldr	r3, [pc, #88]	@ (8002844 <MX_TIM1_Init+0x98>)
 80027ea:	2200      	movs	r2, #0
 80027ec:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027ee:	4b15      	ldr	r3, [pc, #84]	@ (8002844 <MX_TIM1_Init+0x98>)
 80027f0:	2200      	movs	r2, #0
 80027f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80027f4:	4813      	ldr	r0, [pc, #76]	@ (8002844 <MX_TIM1_Init+0x98>)
 80027f6:	f003 fdad 	bl	8006354 <HAL_TIM_Base_Init>
 80027fa:	4603      	mov	r3, r0
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d001      	beq.n	8002804 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8002800:	f000 fa70 	bl	8002ce4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002804:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002808:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800280a:	f107 0308 	add.w	r3, r7, #8
 800280e:	4619      	mov	r1, r3
 8002810:	480c      	ldr	r0, [pc, #48]	@ (8002844 <MX_TIM1_Init+0x98>)
 8002812:	f003 fe57 	bl	80064c4 <HAL_TIM_ConfigClockSource>
 8002816:	4603      	mov	r3, r0
 8002818:	2b00      	cmp	r3, #0
 800281a:	d001      	beq.n	8002820 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 800281c:	f000 fa62 	bl	8002ce4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002820:	2300      	movs	r3, #0
 8002822:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002824:	2300      	movs	r3, #0
 8002826:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002828:	463b      	mov	r3, r7
 800282a:	4619      	mov	r1, r3
 800282c:	4805      	ldr	r0, [pc, #20]	@ (8002844 <MX_TIM1_Init+0x98>)
 800282e:	f004 f857 	bl	80068e0 <HAL_TIMEx_MasterConfigSynchronization>
 8002832:	4603      	mov	r3, r0
 8002834:	2b00      	cmp	r3, #0
 8002836:	d001      	beq.n	800283c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8002838:	f000 fa54 	bl	8002ce4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  
  /* USER CODE END TIM1_Init 2 */

}
 800283c:	bf00      	nop
 800283e:	3718      	adds	r7, #24
 8002840:	46bd      	mov	sp, r7
 8002842:	bd80      	pop	{r7, pc}
 8002844:	20000438 	.word	0x20000438
 8002848:	40010000 	.word	0x40010000

0800284c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002850:	4b11      	ldr	r3, [pc, #68]	@ (8002898 <MX_USART1_UART_Init+0x4c>)
 8002852:	4a12      	ldr	r2, [pc, #72]	@ (800289c <MX_USART1_UART_Init+0x50>)
 8002854:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002856:	4b10      	ldr	r3, [pc, #64]	@ (8002898 <MX_USART1_UART_Init+0x4c>)
 8002858:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800285c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800285e:	4b0e      	ldr	r3, [pc, #56]	@ (8002898 <MX_USART1_UART_Init+0x4c>)
 8002860:	2200      	movs	r2, #0
 8002862:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002864:	4b0c      	ldr	r3, [pc, #48]	@ (8002898 <MX_USART1_UART_Init+0x4c>)
 8002866:	2200      	movs	r2, #0
 8002868:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800286a:	4b0b      	ldr	r3, [pc, #44]	@ (8002898 <MX_USART1_UART_Init+0x4c>)
 800286c:	2200      	movs	r2, #0
 800286e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002870:	4b09      	ldr	r3, [pc, #36]	@ (8002898 <MX_USART1_UART_Init+0x4c>)
 8002872:	220c      	movs	r2, #12
 8002874:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002876:	4b08      	ldr	r3, [pc, #32]	@ (8002898 <MX_USART1_UART_Init+0x4c>)
 8002878:	2200      	movs	r2, #0
 800287a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800287c:	4b06      	ldr	r3, [pc, #24]	@ (8002898 <MX_USART1_UART_Init+0x4c>)
 800287e:	2200      	movs	r2, #0
 8002880:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002882:	4805      	ldr	r0, [pc, #20]	@ (8002898 <MX_USART1_UART_Init+0x4c>)
 8002884:	f004 f8a8 	bl	80069d8 <HAL_UART_Init>
 8002888:	4603      	mov	r3, r0
 800288a:	2b00      	cmp	r3, #0
 800288c:	d001      	beq.n	8002892 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800288e:	f000 fa29 	bl	8002ce4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002892:	bf00      	nop
 8002894:	bd80      	pop	{r7, pc}
 8002896:	bf00      	nop
 8002898:	20000480 	.word	0x20000480
 800289c:	40011000 	.word	0x40011000

080028a0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80028a4:	4b11      	ldr	r3, [pc, #68]	@ (80028ec <MX_USART2_UART_Init+0x4c>)
 80028a6:	4a12      	ldr	r2, [pc, #72]	@ (80028f0 <MX_USART2_UART_Init+0x50>)
 80028a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 460800;
 80028aa:	4b10      	ldr	r3, [pc, #64]	@ (80028ec <MX_USART2_UART_Init+0x4c>)
 80028ac:	f44f 22e1 	mov.w	r2, #460800	@ 0x70800
 80028b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80028b2:	4b0e      	ldr	r3, [pc, #56]	@ (80028ec <MX_USART2_UART_Init+0x4c>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80028b8:	4b0c      	ldr	r3, [pc, #48]	@ (80028ec <MX_USART2_UART_Init+0x4c>)
 80028ba:	2200      	movs	r2, #0
 80028bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80028be:	4b0b      	ldr	r3, [pc, #44]	@ (80028ec <MX_USART2_UART_Init+0x4c>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80028c4:	4b09      	ldr	r3, [pc, #36]	@ (80028ec <MX_USART2_UART_Init+0x4c>)
 80028c6:	220c      	movs	r2, #12
 80028c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028ca:	4b08      	ldr	r3, [pc, #32]	@ (80028ec <MX_USART2_UART_Init+0x4c>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80028d0:	4b06      	ldr	r3, [pc, #24]	@ (80028ec <MX_USART2_UART_Init+0x4c>)
 80028d2:	2200      	movs	r2, #0
 80028d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80028d6:	4805      	ldr	r0, [pc, #20]	@ (80028ec <MX_USART2_UART_Init+0x4c>)
 80028d8:	f004 f87e 	bl	80069d8 <HAL_UART_Init>
 80028dc:	4603      	mov	r3, r0
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d001      	beq.n	80028e6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80028e2:	f000 f9ff 	bl	8002ce4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80028e6:	bf00      	nop
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	200004c8 	.word	0x200004c8
 80028f0:	40004400 	.word	0x40004400

080028f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b08c      	sub	sp, #48	@ 0x30
 80028f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028fa:	f107 031c 	add.w	r3, r7, #28
 80028fe:	2200      	movs	r2, #0
 8002900:	601a      	str	r2, [r3, #0]
 8002902:	605a      	str	r2, [r3, #4]
 8002904:	609a      	str	r2, [r3, #8]
 8002906:	60da      	str	r2, [r3, #12]
 8002908:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800290a:	2300      	movs	r3, #0
 800290c:	61bb      	str	r3, [r7, #24]
 800290e:	4b6b      	ldr	r3, [pc, #428]	@ (8002abc <MX_GPIO_Init+0x1c8>)
 8002910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002912:	4a6a      	ldr	r2, [pc, #424]	@ (8002abc <MX_GPIO_Init+0x1c8>)
 8002914:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002918:	6313      	str	r3, [r2, #48]	@ 0x30
 800291a:	4b68      	ldr	r3, [pc, #416]	@ (8002abc <MX_GPIO_Init+0x1c8>)
 800291c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800291e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002922:	61bb      	str	r3, [r7, #24]
 8002924:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002926:	2300      	movs	r3, #0
 8002928:	617b      	str	r3, [r7, #20]
 800292a:	4b64      	ldr	r3, [pc, #400]	@ (8002abc <MX_GPIO_Init+0x1c8>)
 800292c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800292e:	4a63      	ldr	r2, [pc, #396]	@ (8002abc <MX_GPIO_Init+0x1c8>)
 8002930:	f043 0301 	orr.w	r3, r3, #1
 8002934:	6313      	str	r3, [r2, #48]	@ 0x30
 8002936:	4b61      	ldr	r3, [pc, #388]	@ (8002abc <MX_GPIO_Init+0x1c8>)
 8002938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800293a:	f003 0301 	and.w	r3, r3, #1
 800293e:	617b      	str	r3, [r7, #20]
 8002940:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002942:	2300      	movs	r3, #0
 8002944:	613b      	str	r3, [r7, #16]
 8002946:	4b5d      	ldr	r3, [pc, #372]	@ (8002abc <MX_GPIO_Init+0x1c8>)
 8002948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800294a:	4a5c      	ldr	r2, [pc, #368]	@ (8002abc <MX_GPIO_Init+0x1c8>)
 800294c:	f043 0304 	orr.w	r3, r3, #4
 8002950:	6313      	str	r3, [r2, #48]	@ 0x30
 8002952:	4b5a      	ldr	r3, [pc, #360]	@ (8002abc <MX_GPIO_Init+0x1c8>)
 8002954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002956:	f003 0304 	and.w	r3, r3, #4
 800295a:	613b      	str	r3, [r7, #16]
 800295c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800295e:	2300      	movs	r3, #0
 8002960:	60fb      	str	r3, [r7, #12]
 8002962:	4b56      	ldr	r3, [pc, #344]	@ (8002abc <MX_GPIO_Init+0x1c8>)
 8002964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002966:	4a55      	ldr	r2, [pc, #340]	@ (8002abc <MX_GPIO_Init+0x1c8>)
 8002968:	f043 0302 	orr.w	r3, r3, #2
 800296c:	6313      	str	r3, [r2, #48]	@ 0x30
 800296e:	4b53      	ldr	r3, [pc, #332]	@ (8002abc <MX_GPIO_Init+0x1c8>)
 8002970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002972:	f003 0302 	and.w	r3, r3, #2
 8002976:	60fb      	str	r3, [r7, #12]
 8002978:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800297a:	2300      	movs	r3, #0
 800297c:	60bb      	str	r3, [r7, #8]
 800297e:	4b4f      	ldr	r3, [pc, #316]	@ (8002abc <MX_GPIO_Init+0x1c8>)
 8002980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002982:	4a4e      	ldr	r2, [pc, #312]	@ (8002abc <MX_GPIO_Init+0x1c8>)
 8002984:	f043 0310 	orr.w	r3, r3, #16
 8002988:	6313      	str	r3, [r2, #48]	@ 0x30
 800298a:	4b4c      	ldr	r3, [pc, #304]	@ (8002abc <MX_GPIO_Init+0x1c8>)
 800298c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800298e:	f003 0310 	and.w	r3, r3, #16
 8002992:	60bb      	str	r3, [r7, #8]
 8002994:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002996:	2300      	movs	r3, #0
 8002998:	607b      	str	r3, [r7, #4]
 800299a:	4b48      	ldr	r3, [pc, #288]	@ (8002abc <MX_GPIO_Init+0x1c8>)
 800299c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800299e:	4a47      	ldr	r2, [pc, #284]	@ (8002abc <MX_GPIO_Init+0x1c8>)
 80029a0:	f043 0308 	orr.w	r3, r3, #8
 80029a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80029a6:	4b45      	ldr	r3, [pc, #276]	@ (8002abc <MX_GPIO_Init+0x1c8>)
 80029a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029aa:	f003 0308 	and.w	r3, r3, #8
 80029ae:	607b      	str	r3, [r7, #4]
 80029b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);
 80029b2:	2200      	movs	r2, #0
 80029b4:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 80029b8:	4841      	ldr	r0, [pc, #260]	@ (8002ac0 <MX_GPIO_Init+0x1cc>)
 80029ba:	f001 fed9 	bl	8004770 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
 80029be:	2200      	movs	r2, #0
 80029c0:	f641 71f0 	movw	r1, #8176	@ 0x1ff0
 80029c4:	483f      	ldr	r0, [pc, #252]	@ (8002ac4 <MX_GPIO_Init+0x1d0>)
 80029c6:	f001 fed3 	bl	8004770 <HAL_GPIO_WritePin>
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_11|GPIO_PIN_12
 80029ca:	2200      	movs	r2, #0
 80029cc:	f643 013b 	movw	r1, #14395	@ 0x383b
 80029d0:	483d      	ldr	r0, [pc, #244]	@ (8002ac8 <MX_GPIO_Init+0x1d4>)
 80029d2:	f001 fecd 	bl	8004770 <HAL_GPIO_WritePin>
                          |GPIO_PIN_13|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80029d6:	2200      	movs	r2, #0
 80029d8:	f44f 41ff 	mov.w	r1, #32640	@ 0x7f80
 80029dc:	483b      	ldr	r0, [pc, #236]	@ (8002acc <MX_GPIO_Init+0x1d8>)
 80029de:	f001 fec7 	bl	8004770 <HAL_GPIO_WritePin>
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4
 80029e2:	2200      	movs	r2, #0
 80029e4:	21f7      	movs	r1, #247	@ 0xf7
 80029e6:	483a      	ldr	r0, [pc, #232]	@ (8002ad0 <MX_GPIO_Init+0x1dc>)
 80029e8:	f001 fec2 	bl	8004770 <HAL_GPIO_WritePin>
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pins : PA5 PA6 PA7 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 80029ec:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 80029f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029f2:	2301      	movs	r3, #1
 80029f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f6:	2300      	movs	r3, #0
 80029f8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029fa:	2300      	movs	r3, #0
 80029fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029fe:	f107 031c 	add.w	r3, r7, #28
 8002a02:	4619      	mov	r1, r3
 8002a04:	482e      	ldr	r0, [pc, #184]	@ (8002ac0 <MX_GPIO_Init+0x1cc>)
 8002a06:	f001 fcff 	bl	8004408 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 PC5 PC6 PC7
                           PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
 8002a0a:	f641 73f0 	movw	r3, #8176	@ 0x1ff0
 8002a0e:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a10:	2301      	movs	r3, #1
 8002a12:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a14:	2300      	movs	r3, #0
 8002a16:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a1c:	f107 031c 	add.w	r3, r7, #28
 8002a20:	4619      	mov	r1, r3
 8002a22:	4828      	ldr	r0, [pc, #160]	@ (8002ac4 <MX_GPIO_Init+0x1d0>)
 8002a24:	f001 fcf0 	bl	8004408 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB11 PB12
                           PB13 PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_11|GPIO_PIN_12
 8002a28:	f643 033b 	movw	r3, #14395	@ 0x383b
 8002a2c:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_13|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a2e:	2301      	movs	r3, #1
 8002a30:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a32:	2300      	movs	r3, #0
 8002a34:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a36:	2300      	movs	r3, #0
 8002a38:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a3a:	f107 031c 	add.w	r3, r7, #28
 8002a3e:	4619      	mov	r1, r3
 8002a40:	4821      	ldr	r0, [pc, #132]	@ (8002ac8 <MX_GPIO_Init+0x1d4>)
 8002a42:	f001 fce1 	bl	8004408 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 PE14 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8002a46:	f44f 43ff 	mov.w	r3, #32640	@ 0x7f80
 8002a4a:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a50:	2300      	movs	r3, #0
 8002a52:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a54:	2300      	movs	r3, #0
 8002a56:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002a58:	f107 031c 	add.w	r3, r7, #28
 8002a5c:	4619      	mov	r1, r3
 8002a5e:	481b      	ldr	r0, [pc, #108]	@ (8002acc <MX_GPIO_Init+0x1d8>)
 8002a60:	f001 fcd2 	bl	8004408 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002a64:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002a68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a72:	f107 031c 	add.w	r3, r7, #28
 8002a76:	4619      	mov	r1, r3
 8002a78:	4813      	ldr	r0, [pc, #76]	@ (8002ac8 <MX_GPIO_Init+0x1d4>)
 8002a7a:	f001 fcc5 	bl	8004408 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD12 PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8002a7e:	f44f 537c 	mov.w	r3, #16128	@ 0x3f00
 8002a82:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a84:	2300      	movs	r3, #0
 8002a86:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a8c:	f107 031c 	add.w	r3, r7, #28
 8002a90:	4619      	mov	r1, r3
 8002a92:	480f      	ldr	r0, [pc, #60]	@ (8002ad0 <MX_GPIO_Init+0x1dc>)
 8002a94:	f001 fcb8 	bl	8004408 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD2 PD4
                           PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4
 8002a98:	23f7      	movs	r3, #247	@ 0xf7
 8002a9a:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002aa8:	f107 031c 	add.w	r3, r7, #28
 8002aac:	4619      	mov	r1, r3
 8002aae:	4808      	ldr	r0, [pc, #32]	@ (8002ad0 <MX_GPIO_Init+0x1dc>)
 8002ab0:	f001 fcaa 	bl	8004408 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002ab4:	bf00      	nop
 8002ab6:	3730      	adds	r7, #48	@ 0x30
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bd80      	pop	{r7, pc}
 8002abc:	40023800 	.word	0x40023800
 8002ac0:	40020000 	.word	0x40020000
 8002ac4:	40020800 	.word	0x40020800
 8002ac8:	40020400 	.word	0x40020400
 8002acc:	40021000 	.word	0x40021000
 8002ad0:	40020c00 	.word	0x40020c00

08002ad4 <HAL_UARTEx_RxEventCallback>:

/* USER CODE BEGIN 4 */

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b082      	sub	sp, #8
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
 8002adc:	460b      	mov	r3, r1
 8002ade:	807b      	strh	r3, [r7, #2]
	if( huart->Instance == huart2.Instance ) {
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681a      	ldr	r2, [r3, #0]
 8002ae4:	4b0a      	ldr	r3, [pc, #40]	@ (8002b10 <HAL_UARTEx_RxEventCallback+0x3c>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	429a      	cmp	r2, r3
 8002aea:	d10c      	bne.n	8002b06 <HAL_UARTEx_RxEventCallback+0x32>

		// Call to callback function screen
		Screen_RX_data(dataRX);
 8002aec:	4809      	ldr	r0, [pc, #36]	@ (8002b14 <HAL_UARTEx_RxEventCallback+0x40>)
 8002aee:	f004 ff1d 	bl	800792c <Screen_RX_data>

		// Clear RX Buffer
		memset(dataRX,0,sizeof(dataRX));
 8002af2:	2264      	movs	r2, #100	@ 0x64
 8002af4:	2100      	movs	r1, #0
 8002af6:	4807      	ldr	r0, [pc, #28]	@ (8002b14 <HAL_UARTEx_RxEventCallback+0x40>)
 8002af8:	f007 fc2d 	bl	800a356 <memset>

		// Enable Interrupt UART again
		HAL_UARTEx_ReceiveToIdle_IT(&huart2, dataRX, sizeof(dataRX)); // Enable interrupt UART
 8002afc:	2264      	movs	r2, #100	@ 0x64
 8002afe:	4905      	ldr	r1, [pc, #20]	@ (8002b14 <HAL_UARTEx_RxEventCallback+0x40>)
 8002b00:	4803      	ldr	r0, [pc, #12]	@ (8002b10 <HAL_UARTEx_RxEventCallback+0x3c>)
 8002b02:	f003 ffb9 	bl	8006a78 <HAL_UARTEx_ReceiveToIdle_IT>
	}
}
 8002b06:	bf00      	nop
 8002b08:	3708      	adds	r7, #8
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}
 8002b0e:	bf00      	nop
 8002b10:	200004c8 	.word	0x200004c8
 8002b14:	20000510 	.word	0x20000510

08002b18 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8002b1e:	af00      	add	r7, sp, #0
 8002b20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b24:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b28:	6018      	str	r0, [r3, #0]
	HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, RxData);
 8002b2a:	4b2f      	ldr	r3, [pc, #188]	@ (8002be8 <HAL_CAN_RxFifo0MsgPendingCallback+0xd0>)
 8002b2c:	4a2f      	ldr	r2, [pc, #188]	@ (8002bec <HAL_CAN_RxFifo0MsgPendingCallback+0xd4>)
 8002b2e:	2100      	movs	r1, #0
 8002b30:	482f      	ldr	r0, [pc, #188]	@ (8002bf0 <HAL_CAN_RxFifo0MsgPendingCallback+0xd8>)
 8002b32:	f000 ff4d 	bl	80039d0 <HAL_CAN_GetRxMessage>
	uint8_t payload[500];
	uint16_t act_size = 0;
 8002b36:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b3a:	f5a3 73fb 	sub.w	r3, r3, #502	@ 0x1f6
 8002b3e:	2200      	movs	r2, #0
 8002b40:	801a      	strh	r2, [r3, #0]
  isotp_on_can_message(&CAN_iso, RxData, RxHeader.DLC);
 8002b42:	4b2a      	ldr	r3, [pc, #168]	@ (8002bec <HAL_CAN_RxFifo0MsgPendingCallback+0xd4>)
 8002b44:	691b      	ldr	r3, [r3, #16]
 8002b46:	b2db      	uxtb	r3, r3
 8002b48:	461a      	mov	r2, r3
 8002b4a:	4927      	ldr	r1, [pc, #156]	@ (8002be8 <HAL_CAN_RxFifo0MsgPendingCallback+0xd0>)
 8002b4c:	4829      	ldr	r0, [pc, #164]	@ (8002bf4 <HAL_CAN_RxFifo0MsgPendingCallback+0xdc>)
 8002b4e:	f005 fb61 	bl	8008214 <isotp_on_can_message>
  isotp_poll(&CAN_iso);
 8002b52:	4828      	ldr	r0, [pc, #160]	@ (8002bf4 <HAL_CAN_RxFifo0MsgPendingCallback+0xdc>)
 8002b54:	f005 fd03 	bl	800855e <isotp_poll>
  if (CAN_iso.receive_status == ISOTP_RECEIVE_STATUS_FULL) {
 8002b58:	4b26      	ldr	r3, [pc, #152]	@ (8002bf4 <HAL_CAN_RxFifo0MsgPendingCallback+0xdc>)
 8002b5a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002b5e:	2b02      	cmp	r3, #2
 8002b60:	d13c      	bne.n	8002bdc <HAL_CAN_RxFifo0MsgPendingCallback+0xc4>
	  isotp_receive(&CAN_iso, payload, sizeof(payload), &act_size);
 8002b62:	f107 030a 	add.w	r3, r7, #10
 8002b66:	f107 010c 	add.w	r1, r7, #12
 8002b6a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8002b6e:	4821      	ldr	r0, [pc, #132]	@ (8002bf4 <HAL_CAN_RxFifo0MsgPendingCallback+0xdc>)
 8002b70:	f005 fca2 	bl	80084b8 <isotp_receive>
    /* Receive full data test */
    memset(Control_IC_test.data_test,0,sizeof(Control_IC_test.data_test));
 8002b74:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8002b78:	2100      	movs	r1, #0
 8002b7a:	481f      	ldr	r0, [pc, #124]	@ (8002bf8 <HAL_CAN_RxFifo0MsgPendingCallback+0xe0>)
 8002b7c:	f007 fbeb 	bl	800a356 <memset>
    Control_IC_test.num_pin = payload[0];
 8002b80:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b84:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8002b88:	781a      	ldrb	r2, [r3, #0]
 8002b8a:	4b1c      	ldr	r3, [pc, #112]	@ (8002bfc <HAL_CAN_RxFifo0MsgPendingCallback+0xe4>)
 8002b8c:	f883 2487 	strb.w	r2, [r3, #1159]	@ 0x487
    Control_IC_test.num_case = payload[2];
 8002b90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b94:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8002b98:	789a      	ldrb	r2, [r3, #2]
 8002b9a:	4b18      	ldr	r3, [pc, #96]	@ (8002bfc <HAL_CAN_RxFifo0MsgPendingCallback+0xe4>)
 8002b9c:	f883 2486 	strb.w	r2, [r3, #1158]	@ 0x486
    memcpy(Control_IC_test.data_test,&payload[4],act_size - 4);
 8002ba0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ba4:	f5a3 73fb 	sub.w	r3, r3, #502	@ 0x1f6
 8002ba8:	881b      	ldrh	r3, [r3, #0]
 8002baa:	3b04      	subs	r3, #4
 8002bac:	461a      	mov	r2, r3
 8002bae:	f107 030c 	add.w	r3, r7, #12
 8002bb2:	3304      	adds	r3, #4
 8002bb4:	4619      	mov	r1, r3
 8002bb6:	4810      	ldr	r0, [pc, #64]	@ (8002bf8 <HAL_CAN_RxFifo0MsgPendingCallback+0xe0>)
 8002bb8:	f007 fccb 	bl	800a552 <memcpy>
    Control_IC_test.data_test_len = act_size - 4;
 8002bbc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bc0:	f5a3 73fb 	sub.w	r3, r3, #502	@ 0x1f6
 8002bc4:	881b      	ldrh	r3, [r3, #0]
 8002bc6:	3b04      	subs	r3, #4
 8002bc8:	b29a      	uxth	r2, r3
 8002bca:	4b0c      	ldr	r3, [pc, #48]	@ (8002bfc <HAL_CAN_RxFifo0MsgPendingCallback+0xe4>)
 8002bcc:	f8a3 2484 	strh.w	r2, [r3, #1156]	@ 0x484
    Control_IC_test.cur_case = TEST_SHORT_CIRCUIT;
 8002bd0:	4b0a      	ldr	r3, [pc, #40]	@ (8002bfc <HAL_CAN_RxFifo0MsgPendingCallback+0xe4>)
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	709a      	strb	r2, [r3, #2]
    flag_run_test = true;
 8002bd6:	4b0a      	ldr	r3, [pc, #40]	@ (8002c00 <HAL_CAN_RxFifo0MsgPendingCallback+0xe8>)
 8002bd8:	2201      	movs	r2, #1
 8002bda:	701a      	strb	r2, [r3, #0]
  }

}
 8002bdc:	bf00      	nop
 8002bde:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}
 8002be6:	bf00      	nop
 8002be8:	200005a8 	.word	0x200005a8
 8002bec:	2000058c 	.word	0x2000058c
 8002bf0:	200003bc 	.word	0x200003bc
 8002bf4:	20000604 	.word	0x20000604
 8002bf8:	20000acc 	.word	0x20000acc
 8002bfc:	2000083c 	.word	0x2000083c
 8002c00:	20000cc4 	.word	0x20000cc4

08002c04 <_write>:
//void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan) {
//	  isotp_poll(&CAN_iso);
//}


int _write(int file, char *ptr, int len) {
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b086      	sub	sp, #24
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	60f8      	str	r0, [r7, #12]
 8002c0c:	60b9      	str	r1, [r7, #8]
 8002c0e:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < len; i++) {
 8002c10:	2300      	movs	r3, #0
 8002c12:	617b      	str	r3, [r7, #20]
 8002c14:	e009      	b.n	8002c2a <_write+0x26>
        ITM_SendChar(ptr[i]);
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	68ba      	ldr	r2, [r7, #8]
 8002c1a:	4413      	add	r3, r2
 8002c1c:	781b      	ldrb	r3, [r3, #0]
 8002c1e:	4618      	mov	r0, r3
 8002c20:	f7ff f87e 	bl	8001d20 <ITM_SendChar>
    for (int i = 0; i < len; i++) {
 8002c24:	697b      	ldr	r3, [r7, #20]
 8002c26:	3301      	adds	r3, #1
 8002c28:	617b      	str	r3, [r7, #20]
 8002c2a:	697a      	ldr	r2, [r7, #20]
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	429a      	cmp	r2, r3
 8002c30:	dbf1      	blt.n	8002c16 <_write+0x12>
    }
    return len;
 8002c32:	687b      	ldr	r3, [r7, #4]
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	3718      	adds	r7, #24
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bd80      	pop	{r7, pc}

08002c3c <delay_us>:

/**
 * delay polling in microsecond
 */
void delay_us(uint16_t delay_us) {
 8002c3c:	b480      	push	{r7}
 8002c3e:	b083      	sub	sp, #12
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	4603      	mov	r3, r0
 8002c44:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1,0); // reset time 1 to 0
 8002c46:	4b09      	ldr	r3, [pc, #36]	@ (8002c6c <delay_us+0x30>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	625a      	str	r2, [r3, #36]	@ 0x24

	while(__HAL_TIM_GET_COUNTER(&htim1) < delay_us );
 8002c4e:	bf00      	nop
 8002c50:	4b06      	ldr	r3, [pc, #24]	@ (8002c6c <delay_us+0x30>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002c56:	88fb      	ldrh	r3, [r7, #6]
 8002c58:	429a      	cmp	r2, r3
 8002c5a:	d3f9      	bcc.n	8002c50 <delay_us+0x14>
}
 8002c5c:	bf00      	nop
 8002c5e:	bf00      	nop
 8002c60:	370c      	adds	r7, #12
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr
 8002c6a:	bf00      	nop
 8002c6c:	20000438 	.word	0x20000438

08002c70 <isotp_user_send_can>:

/* FUNCTION USING IN CAN ISO TP */
int isotp_user_send_can(const uint32_t arbitration_id, const uint8_t* data, const uint8_t size) {
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b084      	sub	sp, #16
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	60f8      	str	r0, [r7, #12]
 8002c78:	60b9      	str	r1, [r7, #8]
 8002c7a:	4613      	mov	r3, r2
 8002c7c:	71fb      	strb	r3, [r7, #7]
  TxHeader.DLC = size;
 8002c7e:	79fb      	ldrb	r3, [r7, #7]
 8002c80:	4a0d      	ldr	r2, [pc, #52]	@ (8002cb8 <isotp_user_send_can+0x48>)
 8002c82:	6113      	str	r3, [r2, #16]
  TxHeader.StdId = arbitration_id;
 8002c84:	4a0c      	ldr	r2, [pc, #48]	@ (8002cb8 <isotp_user_send_can+0x48>)
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	6013      	str	r3, [r2, #0]
  TxHeader.IDE = CAN_ID_STD;
 8002c8a:	4b0b      	ldr	r3, [pc, #44]	@ (8002cb8 <isotp_user_send_can+0x48>)
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	609a      	str	r2, [r3, #8]
  TxHeader.RTR = CAN_RTR_DATA;
 8002c90:	4b09      	ldr	r3, [pc, #36]	@ (8002cb8 <isotp_user_send_can+0x48>)
 8002c92:	2200      	movs	r2, #0
 8002c94:	60da      	str	r2, [r3, #12]

  if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, data, &TxMailbox) == HAL_OK) {
 8002c96:	4b09      	ldr	r3, [pc, #36]	@ (8002cbc <isotp_user_send_can+0x4c>)
 8002c98:	68ba      	ldr	r2, [r7, #8]
 8002c9a:	4907      	ldr	r1, [pc, #28]	@ (8002cb8 <isotp_user_send_can+0x48>)
 8002c9c:	4808      	ldr	r0, [pc, #32]	@ (8002cc0 <isotp_user_send_can+0x50>)
 8002c9e:	f000 fda3 	bl	80037e8 <HAL_CAN_AddTxMessage>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d101      	bne.n	8002cac <isotp_user_send_can+0x3c>
	  //while (HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox));
	  return ISOTP_RET_OK;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	e001      	b.n	8002cb0 <isotp_user_send_can+0x40>
  }

  return ISOTP_RET_ERROR;
 8002cac:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	3710      	adds	r7, #16
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}
 8002cb8:	20000574 	.word	0x20000574
 8002cbc:	200005b0 	.word	0x200005b0
 8002cc0:	200003bc 	.word	0x200003bc

08002cc4 <isotp_user_get_ms>:


uint32_t isotp_user_get_ms(void) {
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 8002cc8:	f000 fb3e 	bl	8003348 <HAL_GetTick>
 8002ccc:	4603      	mov	r3, r0
}
 8002cce:	4618      	mov	r0, r3
 8002cd0:	bd80      	pop	{r7, pc}

08002cd2 <isotp_user_debug>:

void isotp_user_debug(const char* message, ...) {
 8002cd2:	b40f      	push	{r0, r1, r2, r3}
 8002cd4:	b480      	push	{r7}
 8002cd6:	af00      	add	r7, sp, #0
  
}
 8002cd8:	bf00      	nop
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce0:	b004      	add	sp, #16
 8002ce2:	4770      	bx	lr

08002ce4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002ce8:	b672      	cpsid	i
}
 8002cea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002cec:	bf00      	nop
 8002cee:	e7fd      	b.n	8002cec <Error_Handler+0x8>

08002cf0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b083      	sub	sp, #12
 8002cf4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	607b      	str	r3, [r7, #4]
 8002cfa:	4b10      	ldr	r3, [pc, #64]	@ (8002d3c <HAL_MspInit+0x4c>)
 8002cfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cfe:	4a0f      	ldr	r2, [pc, #60]	@ (8002d3c <HAL_MspInit+0x4c>)
 8002d00:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d04:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d06:	4b0d      	ldr	r3, [pc, #52]	@ (8002d3c <HAL_MspInit+0x4c>)
 8002d08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d0e:	607b      	str	r3, [r7, #4]
 8002d10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d12:	2300      	movs	r3, #0
 8002d14:	603b      	str	r3, [r7, #0]
 8002d16:	4b09      	ldr	r3, [pc, #36]	@ (8002d3c <HAL_MspInit+0x4c>)
 8002d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d1a:	4a08      	ldr	r2, [pc, #32]	@ (8002d3c <HAL_MspInit+0x4c>)
 8002d1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d20:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d22:	4b06      	ldr	r3, [pc, #24]	@ (8002d3c <HAL_MspInit+0x4c>)
 8002d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d2a:	603b      	str	r3, [r7, #0]
 8002d2c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d2e:	bf00      	nop
 8002d30:	370c      	adds	r7, #12
 8002d32:	46bd      	mov	sp, r7
 8002d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d38:	4770      	bx	lr
 8002d3a:	bf00      	nop
 8002d3c:	40023800 	.word	0x40023800

08002d40 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b08a      	sub	sp, #40	@ 0x28
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d48:	f107 0314 	add.w	r3, r7, #20
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	601a      	str	r2, [r3, #0]
 8002d50:	605a      	str	r2, [r3, #4]
 8002d52:	609a      	str	r2, [r3, #8]
 8002d54:	60da      	str	r2, [r3, #12]
 8002d56:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a25      	ldr	r2, [pc, #148]	@ (8002df4 <HAL_CAN_MspInit+0xb4>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d144      	bne.n	8002dec <HAL_CAN_MspInit+0xac>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002d62:	2300      	movs	r3, #0
 8002d64:	613b      	str	r3, [r7, #16]
 8002d66:	4b24      	ldr	r3, [pc, #144]	@ (8002df8 <HAL_CAN_MspInit+0xb8>)
 8002d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d6a:	4a23      	ldr	r2, [pc, #140]	@ (8002df8 <HAL_CAN_MspInit+0xb8>)
 8002d6c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002d70:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d72:	4b21      	ldr	r3, [pc, #132]	@ (8002df8 <HAL_CAN_MspInit+0xb8>)
 8002d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d7a:	613b      	str	r3, [r7, #16]
 8002d7c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d7e:	2300      	movs	r3, #0
 8002d80:	60fb      	str	r3, [r7, #12]
 8002d82:	4b1d      	ldr	r3, [pc, #116]	@ (8002df8 <HAL_CAN_MspInit+0xb8>)
 8002d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d86:	4a1c      	ldr	r2, [pc, #112]	@ (8002df8 <HAL_CAN_MspInit+0xb8>)
 8002d88:	f043 0301 	orr.w	r3, r3, #1
 8002d8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d8e:	4b1a      	ldr	r3, [pc, #104]	@ (8002df8 <HAL_CAN_MspInit+0xb8>)
 8002d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d92:	f003 0301 	and.w	r3, r3, #1
 8002d96:	60fb      	str	r3, [r7, #12]
 8002d98:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002d9a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002d9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002da0:	2302      	movs	r3, #2
 8002da2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002da4:	2300      	movs	r3, #0
 8002da6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002da8:	2303      	movs	r3, #3
 8002daa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002dac:	2309      	movs	r3, #9
 8002dae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002db0:	f107 0314 	add.w	r3, r7, #20
 8002db4:	4619      	mov	r1, r3
 8002db6:	4811      	ldr	r0, [pc, #68]	@ (8002dfc <HAL_CAN_MspInit+0xbc>)
 8002db8:	f001 fb26 	bl	8004408 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	2100      	movs	r1, #0
 8002dc0:	2013      	movs	r0, #19
 8002dc2:	f001 fa58 	bl	8004276 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8002dc6:	2013      	movs	r0, #19
 8002dc8:	f001 fa71 	bl	80042ae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8002dcc:	2200      	movs	r2, #0
 8002dce:	2100      	movs	r1, #0
 8002dd0:	2014      	movs	r0, #20
 8002dd2:	f001 fa50 	bl	8004276 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8002dd6:	2014      	movs	r0, #20
 8002dd8:	f001 fa69 	bl	80042ae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8002ddc:	2200      	movs	r2, #0
 8002dde:	2100      	movs	r1, #0
 8002de0:	2015      	movs	r0, #21
 8002de2:	f001 fa48 	bl	8004276 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8002de6:	2015      	movs	r0, #21
 8002de8:	f001 fa61 	bl	80042ae <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8002dec:	bf00      	nop
 8002dee:	3728      	adds	r7, #40	@ 0x28
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd80      	pop	{r7, pc}
 8002df4:	40006400 	.word	0x40006400
 8002df8:	40023800 	.word	0x40023800
 8002dfc:	40020000 	.word	0x40020000

08002e00 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b08a      	sub	sp, #40	@ 0x28
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e08:	f107 0314 	add.w	r3, r7, #20
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	601a      	str	r2, [r3, #0]
 8002e10:	605a      	str	r2, [r3, #4]
 8002e12:	609a      	str	r2, [r3, #8]
 8002e14:	60da      	str	r2, [r3, #12]
 8002e16:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a19      	ldr	r2, [pc, #100]	@ (8002e84 <HAL_I2C_MspInit+0x84>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d12b      	bne.n	8002e7a <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e22:	2300      	movs	r3, #0
 8002e24:	613b      	str	r3, [r7, #16]
 8002e26:	4b18      	ldr	r3, [pc, #96]	@ (8002e88 <HAL_I2C_MspInit+0x88>)
 8002e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e2a:	4a17      	ldr	r2, [pc, #92]	@ (8002e88 <HAL_I2C_MspInit+0x88>)
 8002e2c:	f043 0302 	orr.w	r3, r3, #2
 8002e30:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e32:	4b15      	ldr	r3, [pc, #84]	@ (8002e88 <HAL_I2C_MspInit+0x88>)
 8002e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e36:	f003 0302 	and.w	r3, r3, #2
 8002e3a:	613b      	str	r3, [r7, #16]
 8002e3c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002e3e:	23c0      	movs	r3, #192	@ 0xc0
 8002e40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002e42:	2312      	movs	r3, #18
 8002e44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e46:	2300      	movs	r3, #0
 8002e48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e4a:	2303      	movs	r3, #3
 8002e4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002e4e:	2304      	movs	r3, #4
 8002e50:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e52:	f107 0314 	add.w	r3, r7, #20
 8002e56:	4619      	mov	r1, r3
 8002e58:	480c      	ldr	r0, [pc, #48]	@ (8002e8c <HAL_I2C_MspInit+0x8c>)
 8002e5a:	f001 fad5 	bl	8004408 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002e5e:	2300      	movs	r3, #0
 8002e60:	60fb      	str	r3, [r7, #12]
 8002e62:	4b09      	ldr	r3, [pc, #36]	@ (8002e88 <HAL_I2C_MspInit+0x88>)
 8002e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e66:	4a08      	ldr	r2, [pc, #32]	@ (8002e88 <HAL_I2C_MspInit+0x88>)
 8002e68:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002e6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e6e:	4b06      	ldr	r3, [pc, #24]	@ (8002e88 <HAL_I2C_MspInit+0x88>)
 8002e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e72:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e76:	60fb      	str	r3, [r7, #12]
 8002e78:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002e7a:	bf00      	nop
 8002e7c:	3728      	adds	r7, #40	@ 0x28
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	bf00      	nop
 8002e84:	40005400 	.word	0x40005400
 8002e88:	40023800 	.word	0x40023800
 8002e8c:	40020400 	.word	0x40020400

08002e90 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b085      	sub	sp, #20
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a0b      	ldr	r2, [pc, #44]	@ (8002ecc <HAL_TIM_Base_MspInit+0x3c>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d10d      	bne.n	8002ebe <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	60fb      	str	r3, [r7, #12]
 8002ea6:	4b0a      	ldr	r3, [pc, #40]	@ (8002ed0 <HAL_TIM_Base_MspInit+0x40>)
 8002ea8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eaa:	4a09      	ldr	r2, [pc, #36]	@ (8002ed0 <HAL_TIM_Base_MspInit+0x40>)
 8002eac:	f043 0301 	orr.w	r3, r3, #1
 8002eb0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002eb2:	4b07      	ldr	r3, [pc, #28]	@ (8002ed0 <HAL_TIM_Base_MspInit+0x40>)
 8002eb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eb6:	f003 0301 	and.w	r3, r3, #1
 8002eba:	60fb      	str	r3, [r7, #12]
 8002ebc:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8002ebe:	bf00      	nop
 8002ec0:	3714      	adds	r7, #20
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec8:	4770      	bx	lr
 8002eca:	bf00      	nop
 8002ecc:	40010000 	.word	0x40010000
 8002ed0:	40023800 	.word	0x40023800

08002ed4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b08c      	sub	sp, #48	@ 0x30
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002edc:	f107 031c 	add.w	r3, r7, #28
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	601a      	str	r2, [r3, #0]
 8002ee4:	605a      	str	r2, [r3, #4]
 8002ee6:	609a      	str	r2, [r3, #8]
 8002ee8:	60da      	str	r2, [r3, #12]
 8002eea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a36      	ldr	r2, [pc, #216]	@ (8002fcc <HAL_UART_MspInit+0xf8>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d12d      	bne.n	8002f52 <HAL_UART_MspInit+0x7e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	61bb      	str	r3, [r7, #24]
 8002efa:	4b35      	ldr	r3, [pc, #212]	@ (8002fd0 <HAL_UART_MspInit+0xfc>)
 8002efc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002efe:	4a34      	ldr	r2, [pc, #208]	@ (8002fd0 <HAL_UART_MspInit+0xfc>)
 8002f00:	f043 0310 	orr.w	r3, r3, #16
 8002f04:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f06:	4b32      	ldr	r3, [pc, #200]	@ (8002fd0 <HAL_UART_MspInit+0xfc>)
 8002f08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f0a:	f003 0310 	and.w	r3, r3, #16
 8002f0e:	61bb      	str	r3, [r7, #24]
 8002f10:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f12:	2300      	movs	r3, #0
 8002f14:	617b      	str	r3, [r7, #20]
 8002f16:	4b2e      	ldr	r3, [pc, #184]	@ (8002fd0 <HAL_UART_MspInit+0xfc>)
 8002f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f1a:	4a2d      	ldr	r2, [pc, #180]	@ (8002fd0 <HAL_UART_MspInit+0xfc>)
 8002f1c:	f043 0301 	orr.w	r3, r3, #1
 8002f20:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f22:	4b2b      	ldr	r3, [pc, #172]	@ (8002fd0 <HAL_UART_MspInit+0xfc>)
 8002f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f26:	f003 0301 	and.w	r3, r3, #1
 8002f2a:	617b      	str	r3, [r7, #20]
 8002f2c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002f2e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002f32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f34:	2302      	movs	r3, #2
 8002f36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f3c:	2303      	movs	r3, #3
 8002f3e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002f40:	2307      	movs	r3, #7
 8002f42:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f44:	f107 031c 	add.w	r3, r7, #28
 8002f48:	4619      	mov	r1, r3
 8002f4a:	4822      	ldr	r0, [pc, #136]	@ (8002fd4 <HAL_UART_MspInit+0x100>)
 8002f4c:	f001 fa5c 	bl	8004408 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8002f50:	e038      	b.n	8002fc4 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a20      	ldr	r2, [pc, #128]	@ (8002fd8 <HAL_UART_MspInit+0x104>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d133      	bne.n	8002fc4 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	613b      	str	r3, [r7, #16]
 8002f60:	4b1b      	ldr	r3, [pc, #108]	@ (8002fd0 <HAL_UART_MspInit+0xfc>)
 8002f62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f64:	4a1a      	ldr	r2, [pc, #104]	@ (8002fd0 <HAL_UART_MspInit+0xfc>)
 8002f66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f6a:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f6c:	4b18      	ldr	r3, [pc, #96]	@ (8002fd0 <HAL_UART_MspInit+0xfc>)
 8002f6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f74:	613b      	str	r3, [r7, #16]
 8002f76:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f78:	2300      	movs	r3, #0
 8002f7a:	60fb      	str	r3, [r7, #12]
 8002f7c:	4b14      	ldr	r3, [pc, #80]	@ (8002fd0 <HAL_UART_MspInit+0xfc>)
 8002f7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f80:	4a13      	ldr	r2, [pc, #76]	@ (8002fd0 <HAL_UART_MspInit+0xfc>)
 8002f82:	f043 0301 	orr.w	r3, r3, #1
 8002f86:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f88:	4b11      	ldr	r3, [pc, #68]	@ (8002fd0 <HAL_UART_MspInit+0xfc>)
 8002f8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f8c:	f003 0301 	and.w	r3, r3, #1
 8002f90:	60fb      	str	r3, [r7, #12]
 8002f92:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002f94:	230c      	movs	r3, #12
 8002f96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f98:	2302      	movs	r3, #2
 8002f9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fa0:	2303      	movs	r3, #3
 8002fa2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002fa4:	2307      	movs	r3, #7
 8002fa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fa8:	f107 031c 	add.w	r3, r7, #28
 8002fac:	4619      	mov	r1, r3
 8002fae:	4809      	ldr	r0, [pc, #36]	@ (8002fd4 <HAL_UART_MspInit+0x100>)
 8002fb0:	f001 fa2a 	bl	8004408 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	2100      	movs	r1, #0
 8002fb8:	2026      	movs	r0, #38	@ 0x26
 8002fba:	f001 f95c 	bl	8004276 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002fbe:	2026      	movs	r0, #38	@ 0x26
 8002fc0:	f001 f975 	bl	80042ae <HAL_NVIC_EnableIRQ>
}
 8002fc4:	bf00      	nop
 8002fc6:	3730      	adds	r7, #48	@ 0x30
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}
 8002fcc:	40011000 	.word	0x40011000
 8002fd0:	40023800 	.word	0x40023800
 8002fd4:	40020000 	.word	0x40020000
 8002fd8:	40004400 	.word	0x40004400

08002fdc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002fe0:	bf00      	nop
 8002fe2:	e7fd      	b.n	8002fe0 <NMI_Handler+0x4>

08002fe4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002fe8:	bf00      	nop
 8002fea:	e7fd      	b.n	8002fe8 <HardFault_Handler+0x4>

08002fec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002fec:	b480      	push	{r7}
 8002fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ff0:	bf00      	nop
 8002ff2:	e7fd      	b.n	8002ff0 <MemManage_Handler+0x4>

08002ff4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ff8:	bf00      	nop
 8002ffa:	e7fd      	b.n	8002ff8 <BusFault_Handler+0x4>

08002ffc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003000:	bf00      	nop
 8003002:	e7fd      	b.n	8003000 <UsageFault_Handler+0x4>

08003004 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003004:	b480      	push	{r7}
 8003006:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003008:	bf00      	nop
 800300a:	46bd      	mov	sp, r7
 800300c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003010:	4770      	bx	lr

08003012 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003012:	b480      	push	{r7}
 8003014:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003016:	bf00      	nop
 8003018:	46bd      	mov	sp, r7
 800301a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301e:	4770      	bx	lr

08003020 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003020:	b480      	push	{r7}
 8003022:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003024:	bf00      	nop
 8003026:	46bd      	mov	sp, r7
 8003028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302c:	4770      	bx	lr
	...

08003030 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003034:	f000 f974 	bl	8003320 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  if (!HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox)) {
 8003038:	4b06      	ldr	r3, [pc, #24]	@ (8003054 <SysTick_Handler+0x24>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4619      	mov	r1, r3
 800303e:	4806      	ldr	r0, [pc, #24]	@ (8003058 <SysTick_Handler+0x28>)
 8003040:	f000 fca2 	bl	8003988 <HAL_CAN_IsTxMessagePending>
 8003044:	4603      	mov	r3, r0
 8003046:	2b00      	cmp	r3, #0
 8003048:	d102      	bne.n	8003050 <SysTick_Handler+0x20>
	  isotp_poll(&CAN_iso);
 800304a:	4804      	ldr	r0, [pc, #16]	@ (800305c <SysTick_Handler+0x2c>)
 800304c:	f005 fa87 	bl	800855e <isotp_poll>
  }
  /* USER CODE END SysTick_IRQn 1 */
}
 8003050:	bf00      	nop
 8003052:	bd80      	pop	{r7, pc}
 8003054:	200005b0 	.word	0x200005b0
 8003058:	200003bc 	.word	0x200003bc
 800305c:	20000604 	.word	0x20000604

08003060 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003064:	4802      	ldr	r0, [pc, #8]	@ (8003070 <CAN1_TX_IRQHandler+0x10>)
 8003066:	f000 fdfb 	bl	8003c60 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 800306a:	bf00      	nop
 800306c:	bd80      	pop	{r7, pc}
 800306e:	bf00      	nop
 8003070:	200003bc 	.word	0x200003bc

08003074 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003078:	4802      	ldr	r0, [pc, #8]	@ (8003084 <CAN1_RX0_IRQHandler+0x10>)
 800307a:	f000 fdf1 	bl	8003c60 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800307e:	bf00      	nop
 8003080:	bd80      	pop	{r7, pc}
 8003082:	bf00      	nop
 8003084:	200003bc 	.word	0x200003bc

08003088 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800308c:	4802      	ldr	r0, [pc, #8]	@ (8003098 <CAN1_RX1_IRQHandler+0x10>)
 800308e:	f000 fde7 	bl	8003c60 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8003092:	bf00      	nop
 8003094:	bd80      	pop	{r7, pc}
 8003096:	bf00      	nop
 8003098:	200003bc 	.word	0x200003bc

0800309c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80030a0:	4802      	ldr	r0, [pc, #8]	@ (80030ac <USART2_IRQHandler+0x10>)
 80030a2:	f003 fd47 	bl	8006b34 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80030a6:	bf00      	nop
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	bf00      	nop
 80030ac:	200004c8 	.word	0x200004c8

080030b0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80030b0:	b480      	push	{r7}
 80030b2:	af00      	add	r7, sp, #0
  return 1;
 80030b4:	2301      	movs	r3, #1
}
 80030b6:	4618      	mov	r0, r3
 80030b8:	46bd      	mov	sp, r7
 80030ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030be:	4770      	bx	lr

080030c0 <_kill>:

int _kill(int pid, int sig)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b082      	sub	sp, #8
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
 80030c8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80030ca:	f007 fa15 	bl	800a4f8 <__errno>
 80030ce:	4603      	mov	r3, r0
 80030d0:	2216      	movs	r2, #22
 80030d2:	601a      	str	r2, [r3, #0]
  return -1;
 80030d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80030d8:	4618      	mov	r0, r3
 80030da:	3708      	adds	r7, #8
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}

080030e0 <_exit>:

void _exit (int status)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b082      	sub	sp, #8
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80030e8:	f04f 31ff 	mov.w	r1, #4294967295
 80030ec:	6878      	ldr	r0, [r7, #4]
 80030ee:	f7ff ffe7 	bl	80030c0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80030f2:	bf00      	nop
 80030f4:	e7fd      	b.n	80030f2 <_exit+0x12>

080030f6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80030f6:	b580      	push	{r7, lr}
 80030f8:	b086      	sub	sp, #24
 80030fa:	af00      	add	r7, sp, #0
 80030fc:	60f8      	str	r0, [r7, #12]
 80030fe:	60b9      	str	r1, [r7, #8]
 8003100:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003102:	2300      	movs	r3, #0
 8003104:	617b      	str	r3, [r7, #20]
 8003106:	e00a      	b.n	800311e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003108:	f3af 8000 	nop.w
 800310c:	4601      	mov	r1, r0
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	1c5a      	adds	r2, r3, #1
 8003112:	60ba      	str	r2, [r7, #8]
 8003114:	b2ca      	uxtb	r2, r1
 8003116:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	3301      	adds	r3, #1
 800311c:	617b      	str	r3, [r7, #20]
 800311e:	697a      	ldr	r2, [r7, #20]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	429a      	cmp	r2, r3
 8003124:	dbf0      	blt.n	8003108 <_read+0x12>
  }

  return len;
 8003126:	687b      	ldr	r3, [r7, #4]
}
 8003128:	4618      	mov	r0, r3
 800312a:	3718      	adds	r7, #24
 800312c:	46bd      	mov	sp, r7
 800312e:	bd80      	pop	{r7, pc}

08003130 <_close>:
  }
  return len;
}

int _close(int file)
{
 8003130:	b480      	push	{r7}
 8003132:	b083      	sub	sp, #12
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003138:	f04f 33ff 	mov.w	r3, #4294967295
}
 800313c:	4618      	mov	r0, r3
 800313e:	370c      	adds	r7, #12
 8003140:	46bd      	mov	sp, r7
 8003142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003146:	4770      	bx	lr

08003148 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003148:	b480      	push	{r7}
 800314a:	b083      	sub	sp, #12
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
 8003150:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003158:	605a      	str	r2, [r3, #4]
  return 0;
 800315a:	2300      	movs	r3, #0
}
 800315c:	4618      	mov	r0, r3
 800315e:	370c      	adds	r7, #12
 8003160:	46bd      	mov	sp, r7
 8003162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003166:	4770      	bx	lr

08003168 <_isatty>:

int _isatty(int file)
{
 8003168:	b480      	push	{r7}
 800316a:	b083      	sub	sp, #12
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003170:	2301      	movs	r3, #1
}
 8003172:	4618      	mov	r0, r3
 8003174:	370c      	adds	r7, #12
 8003176:	46bd      	mov	sp, r7
 8003178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317c:	4770      	bx	lr

0800317e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800317e:	b480      	push	{r7}
 8003180:	b085      	sub	sp, #20
 8003182:	af00      	add	r7, sp, #0
 8003184:	60f8      	str	r0, [r7, #12]
 8003186:	60b9      	str	r1, [r7, #8]
 8003188:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800318a:	2300      	movs	r3, #0
}
 800318c:	4618      	mov	r0, r3
 800318e:	3714      	adds	r7, #20
 8003190:	46bd      	mov	sp, r7
 8003192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003196:	4770      	bx	lr

08003198 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b086      	sub	sp, #24
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80031a0:	4a14      	ldr	r2, [pc, #80]	@ (80031f4 <_sbrk+0x5c>)
 80031a2:	4b15      	ldr	r3, [pc, #84]	@ (80031f8 <_sbrk+0x60>)
 80031a4:	1ad3      	subs	r3, r2, r3
 80031a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80031a8:	697b      	ldr	r3, [r7, #20]
 80031aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80031ac:	4b13      	ldr	r3, [pc, #76]	@ (80031fc <_sbrk+0x64>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d102      	bne.n	80031ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80031b4:	4b11      	ldr	r3, [pc, #68]	@ (80031fc <_sbrk+0x64>)
 80031b6:	4a12      	ldr	r2, [pc, #72]	@ (8003200 <_sbrk+0x68>)
 80031b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80031ba:	4b10      	ldr	r3, [pc, #64]	@ (80031fc <_sbrk+0x64>)
 80031bc:	681a      	ldr	r2, [r3, #0]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	4413      	add	r3, r2
 80031c2:	693a      	ldr	r2, [r7, #16]
 80031c4:	429a      	cmp	r2, r3
 80031c6:	d207      	bcs.n	80031d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80031c8:	f007 f996 	bl	800a4f8 <__errno>
 80031cc:	4603      	mov	r3, r0
 80031ce:	220c      	movs	r2, #12
 80031d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80031d2:	f04f 33ff 	mov.w	r3, #4294967295
 80031d6:	e009      	b.n	80031ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80031d8:	4b08      	ldr	r3, [pc, #32]	@ (80031fc <_sbrk+0x64>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80031de:	4b07      	ldr	r3, [pc, #28]	@ (80031fc <_sbrk+0x64>)
 80031e0:	681a      	ldr	r2, [r3, #0]
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	4413      	add	r3, r2
 80031e6:	4a05      	ldr	r2, [pc, #20]	@ (80031fc <_sbrk+0x64>)
 80031e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80031ea:	68fb      	ldr	r3, [r7, #12]
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	3718      	adds	r7, #24
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}
 80031f4:	20020000 	.word	0x20020000
 80031f8:	00000400 	.word	0x00000400
 80031fc:	20000cc8 	.word	0x20000cc8
 8003200:	20000ee8 	.word	0x20000ee8

08003204 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003204:	b480      	push	{r7}
 8003206:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003208:	4b06      	ldr	r3, [pc, #24]	@ (8003224 <SystemInit+0x20>)
 800320a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800320e:	4a05      	ldr	r2, [pc, #20]	@ (8003224 <SystemInit+0x20>)
 8003210:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003214:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003218:	bf00      	nop
 800321a:	46bd      	mov	sp, r7
 800321c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003220:	4770      	bx	lr
 8003222:	bf00      	nop
 8003224:	e000ed00 	.word	0xe000ed00

08003228 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003228:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003260 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800322c:	f7ff ffea 	bl	8003204 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003230:	480c      	ldr	r0, [pc, #48]	@ (8003264 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003232:	490d      	ldr	r1, [pc, #52]	@ (8003268 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003234:	4a0d      	ldr	r2, [pc, #52]	@ (800326c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003236:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003238:	e002      	b.n	8003240 <LoopCopyDataInit>

0800323a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800323a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800323c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800323e:	3304      	adds	r3, #4

08003240 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003240:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003242:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003244:	d3f9      	bcc.n	800323a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003246:	4a0a      	ldr	r2, [pc, #40]	@ (8003270 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003248:	4c0a      	ldr	r4, [pc, #40]	@ (8003274 <LoopFillZerobss+0x22>)
  movs r3, #0
 800324a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800324c:	e001      	b.n	8003252 <LoopFillZerobss>

0800324e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800324e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003250:	3204      	adds	r2, #4

08003252 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003252:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003254:	d3fb      	bcc.n	800324e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003256:	f007 f955 	bl	800a504 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800325a:	f7fe fd89 	bl	8001d70 <main>
  bx  lr    
 800325e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003260:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003264:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003268:	20000350 	.word	0x20000350
  ldr r2, =_sidata
 800326c:	0800d554 	.word	0x0800d554
  ldr r2, =_sbss
 8003270:	20000350 	.word	0x20000350
  ldr r4, =_ebss
 8003274:	20000ee4 	.word	0x20000ee4

08003278 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003278:	e7fe      	b.n	8003278 <ADC_IRQHandler>
	...

0800327c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003280:	4b0e      	ldr	r3, [pc, #56]	@ (80032bc <HAL_Init+0x40>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a0d      	ldr	r2, [pc, #52]	@ (80032bc <HAL_Init+0x40>)
 8003286:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800328a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800328c:	4b0b      	ldr	r3, [pc, #44]	@ (80032bc <HAL_Init+0x40>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4a0a      	ldr	r2, [pc, #40]	@ (80032bc <HAL_Init+0x40>)
 8003292:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003296:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003298:	4b08      	ldr	r3, [pc, #32]	@ (80032bc <HAL_Init+0x40>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a07      	ldr	r2, [pc, #28]	@ (80032bc <HAL_Init+0x40>)
 800329e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80032a4:	2003      	movs	r0, #3
 80032a6:	f000 ffdb 	bl	8004260 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80032aa:	200f      	movs	r0, #15
 80032ac:	f000 f808 	bl	80032c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80032b0:	f7ff fd1e 	bl	8002cf0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80032b4:	2300      	movs	r3, #0
}
 80032b6:	4618      	mov	r0, r3
 80032b8:	bd80      	pop	{r7, pc}
 80032ba:	bf00      	nop
 80032bc:	40023c00 	.word	0x40023c00

080032c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b082      	sub	sp, #8
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80032c8:	4b12      	ldr	r3, [pc, #72]	@ (8003314 <HAL_InitTick+0x54>)
 80032ca:	681a      	ldr	r2, [r3, #0]
 80032cc:	4b12      	ldr	r3, [pc, #72]	@ (8003318 <HAL_InitTick+0x58>)
 80032ce:	781b      	ldrb	r3, [r3, #0]
 80032d0:	4619      	mov	r1, r3
 80032d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80032d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80032da:	fbb2 f3f3 	udiv	r3, r2, r3
 80032de:	4618      	mov	r0, r3
 80032e0:	f000 fff3 	bl	80042ca <HAL_SYSTICK_Config>
 80032e4:	4603      	mov	r3, r0
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d001      	beq.n	80032ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	e00e      	b.n	800330c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2b0f      	cmp	r3, #15
 80032f2:	d80a      	bhi.n	800330a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80032f4:	2200      	movs	r2, #0
 80032f6:	6879      	ldr	r1, [r7, #4]
 80032f8:	f04f 30ff 	mov.w	r0, #4294967295
 80032fc:	f000 ffbb 	bl	8004276 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003300:	4a06      	ldr	r2, [pc, #24]	@ (800331c <HAL_InitTick+0x5c>)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003306:	2300      	movs	r3, #0
 8003308:	e000      	b.n	800330c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
}
 800330c:	4618      	mov	r0, r3
 800330e:	3708      	adds	r7, #8
 8003310:	46bd      	mov	sp, r7
 8003312:	bd80      	pop	{r7, pc}
 8003314:	2000017c 	.word	0x2000017c
 8003318:	20000184 	.word	0x20000184
 800331c:	20000180 	.word	0x20000180

08003320 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003320:	b480      	push	{r7}
 8003322:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003324:	4b06      	ldr	r3, [pc, #24]	@ (8003340 <HAL_IncTick+0x20>)
 8003326:	781b      	ldrb	r3, [r3, #0]
 8003328:	461a      	mov	r2, r3
 800332a:	4b06      	ldr	r3, [pc, #24]	@ (8003344 <HAL_IncTick+0x24>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4413      	add	r3, r2
 8003330:	4a04      	ldr	r2, [pc, #16]	@ (8003344 <HAL_IncTick+0x24>)
 8003332:	6013      	str	r3, [r2, #0]
}
 8003334:	bf00      	nop
 8003336:	46bd      	mov	sp, r7
 8003338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333c:	4770      	bx	lr
 800333e:	bf00      	nop
 8003340:	20000184 	.word	0x20000184
 8003344:	20000ccc 	.word	0x20000ccc

08003348 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003348:	b480      	push	{r7}
 800334a:	af00      	add	r7, sp, #0
  return uwTick;
 800334c:	4b03      	ldr	r3, [pc, #12]	@ (800335c <HAL_GetTick+0x14>)
 800334e:	681b      	ldr	r3, [r3, #0]
}
 8003350:	4618      	mov	r0, r3
 8003352:	46bd      	mov	sp, r7
 8003354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003358:	4770      	bx	lr
 800335a:	bf00      	nop
 800335c:	20000ccc 	.word	0x20000ccc

08003360 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b084      	sub	sp, #16
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003368:	f7ff ffee 	bl	8003348 <HAL_GetTick>
 800336c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003378:	d005      	beq.n	8003386 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800337a:	4b0a      	ldr	r3, [pc, #40]	@ (80033a4 <HAL_Delay+0x44>)
 800337c:	781b      	ldrb	r3, [r3, #0]
 800337e:	461a      	mov	r2, r3
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	4413      	add	r3, r2
 8003384:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003386:	bf00      	nop
 8003388:	f7ff ffde 	bl	8003348 <HAL_GetTick>
 800338c:	4602      	mov	r2, r0
 800338e:	68bb      	ldr	r3, [r7, #8]
 8003390:	1ad3      	subs	r3, r2, r3
 8003392:	68fa      	ldr	r2, [r7, #12]
 8003394:	429a      	cmp	r2, r3
 8003396:	d8f7      	bhi.n	8003388 <HAL_Delay+0x28>
  {
  }
}
 8003398:	bf00      	nop
 800339a:	bf00      	nop
 800339c:	3710      	adds	r7, #16
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}
 80033a2:	bf00      	nop
 80033a4:	20000184 	.word	0x20000184

080033a8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b084      	sub	sp, #16
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d101      	bne.n	80033ba <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	e0ed      	b.n	8003596 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80033c0:	b2db      	uxtb	r3, r3
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d102      	bne.n	80033cc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	f7ff fcba 	bl	8002d40 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	681a      	ldr	r2, [r3, #0]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f042 0201 	orr.w	r2, r2, #1
 80033da:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80033dc:	f7ff ffb4 	bl	8003348 <HAL_GetTick>
 80033e0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80033e2:	e012      	b.n	800340a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80033e4:	f7ff ffb0 	bl	8003348 <HAL_GetTick>
 80033e8:	4602      	mov	r2, r0
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	1ad3      	subs	r3, r2, r3
 80033ee:	2b0a      	cmp	r3, #10
 80033f0:	d90b      	bls.n	800340a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033f6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2205      	movs	r2, #5
 8003402:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	e0c5      	b.n	8003596 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	f003 0301 	and.w	r3, r3, #1
 8003414:	2b00      	cmp	r3, #0
 8003416:	d0e5      	beq.n	80033e4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	681a      	ldr	r2, [r3, #0]
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f022 0202 	bic.w	r2, r2, #2
 8003426:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003428:	f7ff ff8e 	bl	8003348 <HAL_GetTick>
 800342c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800342e:	e012      	b.n	8003456 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003430:	f7ff ff8a 	bl	8003348 <HAL_GetTick>
 8003434:	4602      	mov	r2, r0
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	1ad3      	subs	r3, r2, r3
 800343a:	2b0a      	cmp	r3, #10
 800343c:	d90b      	bls.n	8003456 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003442:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2205      	movs	r2, #5
 800344e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003452:	2301      	movs	r3, #1
 8003454:	e09f      	b.n	8003596 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	f003 0302 	and.w	r3, r3, #2
 8003460:	2b00      	cmp	r3, #0
 8003462:	d1e5      	bne.n	8003430 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	7e1b      	ldrb	r3, [r3, #24]
 8003468:	2b01      	cmp	r3, #1
 800346a:	d108      	bne.n	800347e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	681a      	ldr	r2, [r3, #0]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800347a:	601a      	str	r2, [r3, #0]
 800347c:	e007      	b.n	800348e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	681a      	ldr	r2, [r3, #0]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800348c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	7e5b      	ldrb	r3, [r3, #25]
 8003492:	2b01      	cmp	r3, #1
 8003494:	d108      	bne.n	80034a8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	681a      	ldr	r2, [r3, #0]
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80034a4:	601a      	str	r2, [r3, #0]
 80034a6:	e007      	b.n	80034b8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80034b6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	7e9b      	ldrb	r3, [r3, #26]
 80034bc:	2b01      	cmp	r3, #1
 80034be:	d108      	bne.n	80034d2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f042 0220 	orr.w	r2, r2, #32
 80034ce:	601a      	str	r2, [r3, #0]
 80034d0:	e007      	b.n	80034e2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f022 0220 	bic.w	r2, r2, #32
 80034e0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	7edb      	ldrb	r3, [r3, #27]
 80034e6:	2b01      	cmp	r3, #1
 80034e8:	d108      	bne.n	80034fc <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	681a      	ldr	r2, [r3, #0]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f022 0210 	bic.w	r2, r2, #16
 80034f8:	601a      	str	r2, [r3, #0]
 80034fa:	e007      	b.n	800350c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	681a      	ldr	r2, [r3, #0]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f042 0210 	orr.w	r2, r2, #16
 800350a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	7f1b      	ldrb	r3, [r3, #28]
 8003510:	2b01      	cmp	r3, #1
 8003512:	d108      	bne.n	8003526 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f042 0208 	orr.w	r2, r2, #8
 8003522:	601a      	str	r2, [r3, #0]
 8003524:	e007      	b.n	8003536 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f022 0208 	bic.w	r2, r2, #8
 8003534:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	7f5b      	ldrb	r3, [r3, #29]
 800353a:	2b01      	cmp	r3, #1
 800353c:	d108      	bne.n	8003550 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	681a      	ldr	r2, [r3, #0]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f042 0204 	orr.w	r2, r2, #4
 800354c:	601a      	str	r2, [r3, #0]
 800354e:	e007      	b.n	8003560 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f022 0204 	bic.w	r2, r2, #4
 800355e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	689a      	ldr	r2, [r3, #8]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	68db      	ldr	r3, [r3, #12]
 8003568:	431a      	orrs	r2, r3
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	691b      	ldr	r3, [r3, #16]
 800356e:	431a      	orrs	r2, r3
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	695b      	ldr	r3, [r3, #20]
 8003574:	ea42 0103 	orr.w	r1, r2, r3
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	1e5a      	subs	r2, r3, #1
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	430a      	orrs	r2, r1
 8003584:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2200      	movs	r2, #0
 800358a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2201      	movs	r2, #1
 8003590:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003594:	2300      	movs	r3, #0
}
 8003596:	4618      	mov	r0, r3
 8003598:	3710      	adds	r7, #16
 800359a:	46bd      	mov	sp, r7
 800359c:	bd80      	pop	{r7, pc}
	...

080035a0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80035a0:	b480      	push	{r7}
 80035a2:	b087      	sub	sp, #28
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
 80035a8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80035b6:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80035b8:	7cfb      	ldrb	r3, [r7, #19]
 80035ba:	2b01      	cmp	r3, #1
 80035bc:	d003      	beq.n	80035c6 <HAL_CAN_ConfigFilter+0x26>
 80035be:	7cfb      	ldrb	r3, [r7, #19]
 80035c0:	2b02      	cmp	r3, #2
 80035c2:	f040 80be 	bne.w	8003742 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80035c6:	4b65      	ldr	r3, [pc, #404]	@ (800375c <HAL_CAN_ConfigFilter+0x1bc>)
 80035c8:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80035ca:	697b      	ldr	r3, [r7, #20]
 80035cc:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80035d0:	f043 0201 	orr.w	r2, r3, #1
 80035d4:	697b      	ldr	r3, [r7, #20]
 80035d6:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80035da:	697b      	ldr	r3, [r7, #20]
 80035dc:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80035e0:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035f4:	021b      	lsls	r3, r3, #8
 80035f6:	431a      	orrs	r2, r3
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	695b      	ldr	r3, [r3, #20]
 8003602:	f003 031f 	and.w	r3, r3, #31
 8003606:	2201      	movs	r2, #1
 8003608:	fa02 f303 	lsl.w	r3, r2, r3
 800360c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800360e:	697b      	ldr	r3, [r7, #20]
 8003610:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	43db      	mvns	r3, r3
 8003618:	401a      	ands	r2, r3
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	69db      	ldr	r3, [r3, #28]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d123      	bne.n	8003670 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003628:	697b      	ldr	r3, [r7, #20]
 800362a:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	43db      	mvns	r3, r3
 8003632:	401a      	ands	r2, r3
 8003634:	697b      	ldr	r3, [r7, #20]
 8003636:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	68db      	ldr	r3, [r3, #12]
 800363e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003646:	683a      	ldr	r2, [r7, #0]
 8003648:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800364a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800364c:	697b      	ldr	r3, [r7, #20]
 800364e:	3248      	adds	r2, #72	@ 0x48
 8003650:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	689b      	ldr	r3, [r3, #8]
 8003658:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003664:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003666:	6979      	ldr	r1, [r7, #20]
 8003668:	3348      	adds	r3, #72	@ 0x48
 800366a:	00db      	lsls	r3, r3, #3
 800366c:	440b      	add	r3, r1
 800366e:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	69db      	ldr	r3, [r3, #28]
 8003674:	2b01      	cmp	r3, #1
 8003676:	d122      	bne.n	80036be <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003678:	697b      	ldr	r3, [r7, #20]
 800367a:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	431a      	orrs	r2, r3
 8003682:	697b      	ldr	r3, [r7, #20]
 8003684:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003694:	683a      	ldr	r2, [r7, #0]
 8003696:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003698:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800369a:	697b      	ldr	r3, [r7, #20]
 800369c:	3248      	adds	r2, #72	@ 0x48
 800369e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	689b      	ldr	r3, [r3, #8]
 80036a6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	68db      	ldr	r3, [r3, #12]
 80036ac:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80036b2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80036b4:	6979      	ldr	r1, [r7, #20]
 80036b6:	3348      	adds	r3, #72	@ 0x48
 80036b8:	00db      	lsls	r3, r3, #3
 80036ba:	440b      	add	r3, r1
 80036bc:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	699b      	ldr	r3, [r3, #24]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d109      	bne.n	80036da <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80036c6:	697b      	ldr	r3, [r7, #20]
 80036c8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	43db      	mvns	r3, r3
 80036d0:	401a      	ands	r2, r3
 80036d2:	697b      	ldr	r3, [r7, #20]
 80036d4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80036d8:	e007      	b.n	80036ea <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80036da:	697b      	ldr	r3, [r7, #20]
 80036dc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	431a      	orrs	r2, r3
 80036e4:	697b      	ldr	r3, [r7, #20]
 80036e6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	691b      	ldr	r3, [r3, #16]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d109      	bne.n	8003706 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80036f2:	697b      	ldr	r3, [r7, #20]
 80036f4:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	43db      	mvns	r3, r3
 80036fc:	401a      	ands	r2, r3
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8003704:	e007      	b.n	8003716 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	431a      	orrs	r2, r3
 8003710:	697b      	ldr	r3, [r7, #20]
 8003712:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	6a1b      	ldr	r3, [r3, #32]
 800371a:	2b01      	cmp	r3, #1
 800371c:	d107      	bne.n	800372e <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	431a      	orrs	r2, r3
 8003728:	697b      	ldr	r3, [r7, #20]
 800372a:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800372e:	697b      	ldr	r3, [r7, #20]
 8003730:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003734:	f023 0201 	bic.w	r2, r3, #1
 8003738:	697b      	ldr	r3, [r7, #20]
 800373a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 800373e:	2300      	movs	r3, #0
 8003740:	e006      	b.n	8003750 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003746:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800374e:	2301      	movs	r3, #1
  }
}
 8003750:	4618      	mov	r0, r3
 8003752:	371c      	adds	r7, #28
 8003754:	46bd      	mov	sp, r7
 8003756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375a:	4770      	bx	lr
 800375c:	40006400 	.word	0x40006400

08003760 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b084      	sub	sp, #16
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800376e:	b2db      	uxtb	r3, r3
 8003770:	2b01      	cmp	r3, #1
 8003772:	d12e      	bne.n	80037d2 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2202      	movs	r2, #2
 8003778:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	681a      	ldr	r2, [r3, #0]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f022 0201 	bic.w	r2, r2, #1
 800378a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800378c:	f7ff fddc 	bl	8003348 <HAL_GetTick>
 8003790:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003792:	e012      	b.n	80037ba <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003794:	f7ff fdd8 	bl	8003348 <HAL_GetTick>
 8003798:	4602      	mov	r2, r0
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	1ad3      	subs	r3, r2, r3
 800379e:	2b0a      	cmp	r3, #10
 80037a0:	d90b      	bls.n	80037ba <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037a6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2205      	movs	r2, #5
 80037b2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80037b6:	2301      	movs	r3, #1
 80037b8:	e012      	b.n	80037e0 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	f003 0301 	and.w	r3, r3, #1
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d1e5      	bne.n	8003794 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2200      	movs	r2, #0
 80037cc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80037ce:	2300      	movs	r3, #0
 80037d0:	e006      	b.n	80037e0 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037d6:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80037de:	2301      	movs	r3, #1
  }
}
 80037e0:	4618      	mov	r0, r3
 80037e2:	3710      	adds	r7, #16
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bd80      	pop	{r7, pc}

080037e8 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b089      	sub	sp, #36	@ 0x24
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	60f8      	str	r0, [r7, #12]
 80037f0:	60b9      	str	r1, [r7, #8]
 80037f2:	607a      	str	r2, [r7, #4]
 80037f4:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80037fc:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	689b      	ldr	r3, [r3, #8]
 8003804:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8003806:	7ffb      	ldrb	r3, [r7, #31]
 8003808:	2b01      	cmp	r3, #1
 800380a:	d003      	beq.n	8003814 <HAL_CAN_AddTxMessage+0x2c>
 800380c:	7ffb      	ldrb	r3, [r7, #31]
 800380e:	2b02      	cmp	r3, #2
 8003810:	f040 80ad 	bne.w	800396e <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003814:	69bb      	ldr	r3, [r7, #24]
 8003816:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800381a:	2b00      	cmp	r3, #0
 800381c:	d10a      	bne.n	8003834 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800381e:	69bb      	ldr	r3, [r7, #24]
 8003820:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003824:	2b00      	cmp	r3, #0
 8003826:	d105      	bne.n	8003834 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003828:	69bb      	ldr	r3, [r7, #24]
 800382a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800382e:	2b00      	cmp	r3, #0
 8003830:	f000 8095 	beq.w	800395e <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003834:	69bb      	ldr	r3, [r7, #24]
 8003836:	0e1b      	lsrs	r3, r3, #24
 8003838:	f003 0303 	and.w	r3, r3, #3
 800383c:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800383e:	2201      	movs	r2, #1
 8003840:	697b      	ldr	r3, [r7, #20]
 8003842:	409a      	lsls	r2, r3
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	689b      	ldr	r3, [r3, #8]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d10d      	bne.n	800386c <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003856:	68bb      	ldr	r3, [r7, #8]
 8003858:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800385a:	68f9      	ldr	r1, [r7, #12]
 800385c:	6809      	ldr	r1, [r1, #0]
 800385e:	431a      	orrs	r2, r3
 8003860:	697b      	ldr	r3, [r7, #20]
 8003862:	3318      	adds	r3, #24
 8003864:	011b      	lsls	r3, r3, #4
 8003866:	440b      	add	r3, r1
 8003868:	601a      	str	r2, [r3, #0]
 800386a:	e00f      	b.n	800388c <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800386c:	68bb      	ldr	r3, [r7, #8]
 800386e:	685b      	ldr	r3, [r3, #4]
 8003870:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003876:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003878:	68bb      	ldr	r3, [r7, #8]
 800387a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800387c:	68f9      	ldr	r1, [r7, #12]
 800387e:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8003880:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	3318      	adds	r3, #24
 8003886:	011b      	lsls	r3, r3, #4
 8003888:	440b      	add	r3, r1
 800388a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	6819      	ldr	r1, [r3, #0]
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	691a      	ldr	r2, [r3, #16]
 8003894:	697b      	ldr	r3, [r7, #20]
 8003896:	3318      	adds	r3, #24
 8003898:	011b      	lsls	r3, r3, #4
 800389a:	440b      	add	r3, r1
 800389c:	3304      	adds	r3, #4
 800389e:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80038a0:	68bb      	ldr	r3, [r7, #8]
 80038a2:	7d1b      	ldrb	r3, [r3, #20]
 80038a4:	2b01      	cmp	r3, #1
 80038a6:	d111      	bne.n	80038cc <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	3318      	adds	r3, #24
 80038b0:	011b      	lsls	r3, r3, #4
 80038b2:	4413      	add	r3, r2
 80038b4:	3304      	adds	r3, #4
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	68fa      	ldr	r2, [r7, #12]
 80038ba:	6811      	ldr	r1, [r2, #0]
 80038bc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80038c0:	697b      	ldr	r3, [r7, #20]
 80038c2:	3318      	adds	r3, #24
 80038c4:	011b      	lsls	r3, r3, #4
 80038c6:	440b      	add	r3, r1
 80038c8:	3304      	adds	r3, #4
 80038ca:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	3307      	adds	r3, #7
 80038d0:	781b      	ldrb	r3, [r3, #0]
 80038d2:	061a      	lsls	r2, r3, #24
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	3306      	adds	r3, #6
 80038d8:	781b      	ldrb	r3, [r3, #0]
 80038da:	041b      	lsls	r3, r3, #16
 80038dc:	431a      	orrs	r2, r3
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	3305      	adds	r3, #5
 80038e2:	781b      	ldrb	r3, [r3, #0]
 80038e4:	021b      	lsls	r3, r3, #8
 80038e6:	4313      	orrs	r3, r2
 80038e8:	687a      	ldr	r2, [r7, #4]
 80038ea:	3204      	adds	r2, #4
 80038ec:	7812      	ldrb	r2, [r2, #0]
 80038ee:	4610      	mov	r0, r2
 80038f0:	68fa      	ldr	r2, [r7, #12]
 80038f2:	6811      	ldr	r1, [r2, #0]
 80038f4:	ea43 0200 	orr.w	r2, r3, r0
 80038f8:	697b      	ldr	r3, [r7, #20]
 80038fa:	011b      	lsls	r3, r3, #4
 80038fc:	440b      	add	r3, r1
 80038fe:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8003902:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	3303      	adds	r3, #3
 8003908:	781b      	ldrb	r3, [r3, #0]
 800390a:	061a      	lsls	r2, r3, #24
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	3302      	adds	r3, #2
 8003910:	781b      	ldrb	r3, [r3, #0]
 8003912:	041b      	lsls	r3, r3, #16
 8003914:	431a      	orrs	r2, r3
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	3301      	adds	r3, #1
 800391a:	781b      	ldrb	r3, [r3, #0]
 800391c:	021b      	lsls	r3, r3, #8
 800391e:	4313      	orrs	r3, r2
 8003920:	687a      	ldr	r2, [r7, #4]
 8003922:	7812      	ldrb	r2, [r2, #0]
 8003924:	4610      	mov	r0, r2
 8003926:	68fa      	ldr	r2, [r7, #12]
 8003928:	6811      	ldr	r1, [r2, #0]
 800392a:	ea43 0200 	orr.w	r2, r3, r0
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	011b      	lsls	r3, r3, #4
 8003932:	440b      	add	r3, r1
 8003934:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8003938:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681a      	ldr	r2, [r3, #0]
 800393e:	697b      	ldr	r3, [r7, #20]
 8003940:	3318      	adds	r3, #24
 8003942:	011b      	lsls	r3, r3, #4
 8003944:	4413      	add	r3, r2
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	68fa      	ldr	r2, [r7, #12]
 800394a:	6811      	ldr	r1, [r2, #0]
 800394c:	f043 0201 	orr.w	r2, r3, #1
 8003950:	697b      	ldr	r3, [r7, #20]
 8003952:	3318      	adds	r3, #24
 8003954:	011b      	lsls	r3, r3, #4
 8003956:	440b      	add	r3, r1
 8003958:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800395a:	2300      	movs	r3, #0
 800395c:	e00e      	b.n	800397c <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003962:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	e006      	b.n	800397c <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003972:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800397a:	2301      	movs	r3, #1
  }
}
 800397c:	4618      	mov	r0, r3
 800397e:	3724      	adds	r7, #36	@ 0x24
 8003980:	46bd      	mov	sp, r7
 8003982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003986:	4770      	bx	lr

08003988 <HAL_CAN_IsTxMessagePending>:
  *          - 0 : No pending transmission request on any selected Tx Mailboxes.
  *          - 1 : Pending transmission request on at least one of the selected
  *                Tx Mailbox.
  */
uint32_t HAL_CAN_IsTxMessagePending(const CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
 8003988:	b480      	push	{r7}
 800398a:	b085      	sub	sp, #20
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
 8003990:	6039      	str	r1, [r7, #0]
  uint32_t status = 0U;
 8003992:	2300      	movs	r3, #0
 8003994:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	f893 3020 	ldrb.w	r3, [r3, #32]
 800399c:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((state == HAL_CAN_STATE_READY) ||
 800399e:	7afb      	ldrb	r3, [r7, #11]
 80039a0:	2b01      	cmp	r3, #1
 80039a2:	d002      	beq.n	80039aa <HAL_CAN_IsTxMessagePending+0x22>
 80039a4:	7afb      	ldrb	r3, [r7, #11]
 80039a6:	2b02      	cmp	r3, #2
 80039a8:	d10b      	bne.n	80039c2 <HAL_CAN_IsTxMessagePending+0x3a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check pending transmission request on the selected Tx Mailboxes */
    if ((hcan->Instance->TSR & (TxMailboxes << CAN_TSR_TME0_Pos)) != (TxMailboxes << CAN_TSR_TME0_Pos))
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	689a      	ldr	r2, [r3, #8]
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	069b      	lsls	r3, r3, #26
 80039b4:	401a      	ands	r2, r3
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	069b      	lsls	r3, r3, #26
 80039ba:	429a      	cmp	r2, r3
 80039bc:	d001      	beq.n	80039c2 <HAL_CAN_IsTxMessagePending+0x3a>
    {
      status = 1U;
 80039be:	2301      	movs	r3, #1
 80039c0:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return status */
  return status;
 80039c2:	68fb      	ldr	r3, [r7, #12]
}
 80039c4:	4618      	mov	r0, r3
 80039c6:	3714      	adds	r7, #20
 80039c8:	46bd      	mov	sp, r7
 80039ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ce:	4770      	bx	lr

080039d0 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80039d0:	b480      	push	{r7}
 80039d2:	b087      	sub	sp, #28
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	60f8      	str	r0, [r7, #12]
 80039d8:	60b9      	str	r1, [r7, #8]
 80039da:	607a      	str	r2, [r7, #4]
 80039dc:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80039e4:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80039e6:	7dfb      	ldrb	r3, [r7, #23]
 80039e8:	2b01      	cmp	r3, #1
 80039ea:	d003      	beq.n	80039f4 <HAL_CAN_GetRxMessage+0x24>
 80039ec:	7dfb      	ldrb	r3, [r7, #23]
 80039ee:	2b02      	cmp	r3, #2
 80039f0:	f040 8103 	bne.w	8003bfa <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80039f4:	68bb      	ldr	r3, [r7, #8]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d10e      	bne.n	8003a18 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	68db      	ldr	r3, [r3, #12]
 8003a00:	f003 0303 	and.w	r3, r3, #3
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d116      	bne.n	8003a36 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a0c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8003a14:	2301      	movs	r3, #1
 8003a16:	e0f7      	b.n	8003c08 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	691b      	ldr	r3, [r3, #16]
 8003a1e:	f003 0303 	and.w	r3, r3, #3
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d107      	bne.n	8003a36 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a2a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8003a32:	2301      	movs	r3, #1
 8003a34:	e0e8      	b.n	8003c08 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681a      	ldr	r2, [r3, #0]
 8003a3a:	68bb      	ldr	r3, [r7, #8]
 8003a3c:	331b      	adds	r3, #27
 8003a3e:	011b      	lsls	r3, r3, #4
 8003a40:	4413      	add	r3, r2
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f003 0204 	and.w	r2, r3, #4
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	689b      	ldr	r3, [r3, #8]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d10c      	bne.n	8003a6e <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681a      	ldr	r2, [r3, #0]
 8003a58:	68bb      	ldr	r3, [r7, #8]
 8003a5a:	331b      	adds	r3, #27
 8003a5c:	011b      	lsls	r3, r3, #4
 8003a5e:	4413      	add	r3, r2
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	0d5b      	lsrs	r3, r3, #21
 8003a64:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	601a      	str	r2, [r3, #0]
 8003a6c:	e00b      	b.n	8003a86 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	331b      	adds	r3, #27
 8003a76:	011b      	lsls	r3, r3, #4
 8003a78:	4413      	add	r3, r2
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	08db      	lsrs	r3, r3, #3
 8003a7e:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681a      	ldr	r2, [r3, #0]
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	331b      	adds	r3, #27
 8003a8e:	011b      	lsls	r3, r3, #4
 8003a90:	4413      	add	r3, r2
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f003 0202 	and.w	r2, r3, #2
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681a      	ldr	r2, [r3, #0]
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	331b      	adds	r3, #27
 8003aa4:	011b      	lsls	r3, r3, #4
 8003aa6:	4413      	add	r3, r2
 8003aa8:	3304      	adds	r3, #4
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f003 0308 	and.w	r3, r3, #8
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d003      	beq.n	8003abc <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2208      	movs	r2, #8
 8003ab8:	611a      	str	r2, [r3, #16]
 8003aba:	e00b      	b.n	8003ad4 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681a      	ldr	r2, [r3, #0]
 8003ac0:	68bb      	ldr	r3, [r7, #8]
 8003ac2:	331b      	adds	r3, #27
 8003ac4:	011b      	lsls	r3, r3, #4
 8003ac6:	4413      	add	r3, r2
 8003ac8:	3304      	adds	r3, #4
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f003 020f 	and.w	r2, r3, #15
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681a      	ldr	r2, [r3, #0]
 8003ad8:	68bb      	ldr	r3, [r7, #8]
 8003ada:	331b      	adds	r3, #27
 8003adc:	011b      	lsls	r3, r3, #4
 8003ade:	4413      	add	r3, r2
 8003ae0:	3304      	adds	r3, #4
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	0a1b      	lsrs	r3, r3, #8
 8003ae6:	b2da      	uxtb	r2, r3
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681a      	ldr	r2, [r3, #0]
 8003af0:	68bb      	ldr	r3, [r7, #8]
 8003af2:	331b      	adds	r3, #27
 8003af4:	011b      	lsls	r3, r3, #4
 8003af6:	4413      	add	r3, r2
 8003af8:	3304      	adds	r3, #4
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	0c1b      	lsrs	r3, r3, #16
 8003afe:	b29a      	uxth	r2, r3
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681a      	ldr	r2, [r3, #0]
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	011b      	lsls	r3, r3, #4
 8003b0c:	4413      	add	r3, r2
 8003b0e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	b2da      	uxtb	r2, r3
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681a      	ldr	r2, [r3, #0]
 8003b1e:	68bb      	ldr	r3, [r7, #8]
 8003b20:	011b      	lsls	r3, r3, #4
 8003b22:	4413      	add	r3, r2
 8003b24:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	0a1a      	lsrs	r2, r3, #8
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	3301      	adds	r3, #1
 8003b30:	b2d2      	uxtb	r2, r2
 8003b32:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681a      	ldr	r2, [r3, #0]
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	011b      	lsls	r3, r3, #4
 8003b3c:	4413      	add	r3, r2
 8003b3e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	0c1a      	lsrs	r2, r3, #16
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	3302      	adds	r3, #2
 8003b4a:	b2d2      	uxtb	r2, r2
 8003b4c:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681a      	ldr	r2, [r3, #0]
 8003b52:	68bb      	ldr	r3, [r7, #8]
 8003b54:	011b      	lsls	r3, r3, #4
 8003b56:	4413      	add	r3, r2
 8003b58:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	0e1a      	lsrs	r2, r3, #24
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	3303      	adds	r3, #3
 8003b64:	b2d2      	uxtb	r2, r2
 8003b66:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681a      	ldr	r2, [r3, #0]
 8003b6c:	68bb      	ldr	r3, [r7, #8]
 8003b6e:	011b      	lsls	r3, r3, #4
 8003b70:	4413      	add	r3, r2
 8003b72:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003b76:	681a      	ldr	r2, [r3, #0]
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	3304      	adds	r3, #4
 8003b7c:	b2d2      	uxtb	r2, r2
 8003b7e:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681a      	ldr	r2, [r3, #0]
 8003b84:	68bb      	ldr	r3, [r7, #8]
 8003b86:	011b      	lsls	r3, r3, #4
 8003b88:	4413      	add	r3, r2
 8003b8a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	0a1a      	lsrs	r2, r3, #8
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	3305      	adds	r3, #5
 8003b96:	b2d2      	uxtb	r2, r2
 8003b98:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681a      	ldr	r2, [r3, #0]
 8003b9e:	68bb      	ldr	r3, [r7, #8]
 8003ba0:	011b      	lsls	r3, r3, #4
 8003ba2:	4413      	add	r3, r2
 8003ba4:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	0c1a      	lsrs	r2, r3, #16
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	3306      	adds	r3, #6
 8003bb0:	b2d2      	uxtb	r2, r2
 8003bb2:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681a      	ldr	r2, [r3, #0]
 8003bb8:	68bb      	ldr	r3, [r7, #8]
 8003bba:	011b      	lsls	r3, r3, #4
 8003bbc:	4413      	add	r3, r2
 8003bbe:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	0e1a      	lsrs	r2, r3, #24
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	3307      	adds	r3, #7
 8003bca:	b2d2      	uxtb	r2, r2
 8003bcc:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003bce:	68bb      	ldr	r3, [r7, #8]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d108      	bne.n	8003be6 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	68da      	ldr	r2, [r3, #12]
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f042 0220 	orr.w	r2, r2, #32
 8003be2:	60da      	str	r2, [r3, #12]
 8003be4:	e007      	b.n	8003bf6 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	691a      	ldr	r2, [r3, #16]
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f042 0220 	orr.w	r2, r2, #32
 8003bf4:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	e006      	b.n	8003c08 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bfe:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003c06:	2301      	movs	r3, #1
  }
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	371c      	adds	r7, #28
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c12:	4770      	bx	lr

08003c14 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b085      	sub	sp, #20
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
 8003c1c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c24:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003c26:	7bfb      	ldrb	r3, [r7, #15]
 8003c28:	2b01      	cmp	r3, #1
 8003c2a:	d002      	beq.n	8003c32 <HAL_CAN_ActivateNotification+0x1e>
 8003c2c:	7bfb      	ldrb	r3, [r7, #15]
 8003c2e:	2b02      	cmp	r3, #2
 8003c30:	d109      	bne.n	8003c46 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	6959      	ldr	r1, [r3, #20]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	683a      	ldr	r2, [r7, #0]
 8003c3e:	430a      	orrs	r2, r1
 8003c40:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003c42:	2300      	movs	r3, #0
 8003c44:	e006      	b.n	8003c54 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c4a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
  }
}
 8003c54:	4618      	mov	r0, r3
 8003c56:	3714      	adds	r7, #20
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5e:	4770      	bx	lr

08003c60 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b08a      	sub	sp, #40	@ 0x28
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003c68:	2300      	movs	r3, #0
 8003c6a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	695b      	ldr	r3, [r3, #20]
 8003c72:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	68db      	ldr	r3, [r3, #12]
 8003c8a:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	691b      	ldr	r3, [r3, #16]
 8003c92:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	699b      	ldr	r3, [r3, #24]
 8003c9a:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003c9c:	6a3b      	ldr	r3, [r7, #32]
 8003c9e:	f003 0301 	and.w	r3, r3, #1
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d07c      	beq.n	8003da0 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003ca6:	69bb      	ldr	r3, [r7, #24]
 8003ca8:	f003 0301 	and.w	r3, r3, #1
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d023      	beq.n	8003cf8 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	2201      	movs	r2, #1
 8003cb6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003cb8:	69bb      	ldr	r3, [r7, #24]
 8003cba:	f003 0302 	and.w	r3, r3, #2
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d003      	beq.n	8003cca <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003cc2:	6878      	ldr	r0, [r7, #4]
 8003cc4:	f000 f983 	bl	8003fce <HAL_CAN_TxMailbox0CompleteCallback>
 8003cc8:	e016      	b.n	8003cf8 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003cca:	69bb      	ldr	r3, [r7, #24]
 8003ccc:	f003 0304 	and.w	r3, r3, #4
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d004      	beq.n	8003cde <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003cd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cd6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003cda:	627b      	str	r3, [r7, #36]	@ 0x24
 8003cdc:	e00c      	b.n	8003cf8 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003cde:	69bb      	ldr	r3, [r7, #24]
 8003ce0:	f003 0308 	and.w	r3, r3, #8
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d004      	beq.n	8003cf2 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cea:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003cee:	627b      	str	r3, [r7, #36]	@ 0x24
 8003cf0:	e002      	b.n	8003cf8 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003cf2:	6878      	ldr	r0, [r7, #4]
 8003cf4:	f000 f989 	bl	800400a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003cf8:	69bb      	ldr	r3, [r7, #24]
 8003cfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d024      	beq.n	8003d4c <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003d0a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003d0c:	69bb      	ldr	r3, [r7, #24]
 8003d0e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d003      	beq.n	8003d1e <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003d16:	6878      	ldr	r0, [r7, #4]
 8003d18:	f000 f963 	bl	8003fe2 <HAL_CAN_TxMailbox1CompleteCallback>
 8003d1c:	e016      	b.n	8003d4c <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003d1e:	69bb      	ldr	r3, [r7, #24]
 8003d20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d004      	beq.n	8003d32 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d2a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003d2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d30:	e00c      	b.n	8003d4c <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003d32:	69bb      	ldr	r3, [r7, #24]
 8003d34:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d004      	beq.n	8003d46 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003d3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d3e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003d42:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d44:	e002      	b.n	8003d4c <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003d46:	6878      	ldr	r0, [r7, #4]
 8003d48:	f000 f969 	bl	800401e <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003d4c:	69bb      	ldr	r3, [r7, #24]
 8003d4e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d024      	beq.n	8003da0 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003d5e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003d60:	69bb      	ldr	r3, [r7, #24]
 8003d62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d003      	beq.n	8003d72 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003d6a:	6878      	ldr	r0, [r7, #4]
 8003d6c:	f000 f943 	bl	8003ff6 <HAL_CAN_TxMailbox2CompleteCallback>
 8003d70:	e016      	b.n	8003da0 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003d72:	69bb      	ldr	r3, [r7, #24]
 8003d74:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d004      	beq.n	8003d86 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003d7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003d82:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d84:	e00c      	b.n	8003da0 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003d86:	69bb      	ldr	r3, [r7, #24]
 8003d88:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d004      	beq.n	8003d9a <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d92:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d96:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d98:	e002      	b.n	8003da0 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003d9a:	6878      	ldr	r0, [r7, #4]
 8003d9c:	f000 f949 	bl	8004032 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003da0:	6a3b      	ldr	r3, [r7, #32]
 8003da2:	f003 0308 	and.w	r3, r3, #8
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d00c      	beq.n	8003dc4 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003daa:	697b      	ldr	r3, [r7, #20]
 8003dac:	f003 0310 	and.w	r3, r3, #16
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d007      	beq.n	8003dc4 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003db6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003dba:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	2210      	movs	r2, #16
 8003dc2:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003dc4:	6a3b      	ldr	r3, [r7, #32]
 8003dc6:	f003 0304 	and.w	r3, r3, #4
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d00b      	beq.n	8003de6 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	f003 0308 	and.w	r3, r3, #8
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d006      	beq.n	8003de6 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	2208      	movs	r2, #8
 8003dde:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003de0:	6878      	ldr	r0, [r7, #4]
 8003de2:	f000 f930 	bl	8004046 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003de6:	6a3b      	ldr	r3, [r7, #32]
 8003de8:	f003 0302 	and.w	r3, r3, #2
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d009      	beq.n	8003e04 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	68db      	ldr	r3, [r3, #12]
 8003df6:	f003 0303 	and.w	r3, r3, #3
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d002      	beq.n	8003e04 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003dfe:	6878      	ldr	r0, [r7, #4]
 8003e00:	f7fe fe8a 	bl	8002b18 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003e04:	6a3b      	ldr	r3, [r7, #32]
 8003e06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d00c      	beq.n	8003e28 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003e0e:	693b      	ldr	r3, [r7, #16]
 8003e10:	f003 0310 	and.w	r3, r3, #16
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d007      	beq.n	8003e28 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e1a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003e1e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	2210      	movs	r2, #16
 8003e26:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003e28:	6a3b      	ldr	r3, [r7, #32]
 8003e2a:	f003 0320 	and.w	r3, r3, #32
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d00b      	beq.n	8003e4a <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	f003 0308 	and.w	r3, r3, #8
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d006      	beq.n	8003e4a <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	2208      	movs	r2, #8
 8003e42:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003e44:	6878      	ldr	r0, [r7, #4]
 8003e46:	f000 f912 	bl	800406e <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003e4a:	6a3b      	ldr	r3, [r7, #32]
 8003e4c:	f003 0310 	and.w	r3, r3, #16
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d009      	beq.n	8003e68 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	691b      	ldr	r3, [r3, #16]
 8003e5a:	f003 0303 	and.w	r3, r3, #3
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d002      	beq.n	8003e68 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003e62:	6878      	ldr	r0, [r7, #4]
 8003e64:	f000 f8f9 	bl	800405a <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003e68:	6a3b      	ldr	r3, [r7, #32]
 8003e6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d00b      	beq.n	8003e8a <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003e72:	69fb      	ldr	r3, [r7, #28]
 8003e74:	f003 0310 	and.w	r3, r3, #16
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d006      	beq.n	8003e8a <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	2210      	movs	r2, #16
 8003e82:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003e84:	6878      	ldr	r0, [r7, #4]
 8003e86:	f000 f8fc 	bl	8004082 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003e8a:	6a3b      	ldr	r3, [r7, #32]
 8003e8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d00b      	beq.n	8003eac <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003e94:	69fb      	ldr	r3, [r7, #28]
 8003e96:	f003 0308 	and.w	r3, r3, #8
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d006      	beq.n	8003eac <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	2208      	movs	r2, #8
 8003ea4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003ea6:	6878      	ldr	r0, [r7, #4]
 8003ea8:	f000 f8f5 	bl	8004096 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003eac:	6a3b      	ldr	r3, [r7, #32]
 8003eae:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d07b      	beq.n	8003fae <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003eb6:	69fb      	ldr	r3, [r7, #28]
 8003eb8:	f003 0304 	and.w	r3, r3, #4
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d072      	beq.n	8003fa6 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003ec0:	6a3b      	ldr	r3, [r7, #32]
 8003ec2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d008      	beq.n	8003edc <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d003      	beq.n	8003edc <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ed6:	f043 0301 	orr.w	r3, r3, #1
 8003eda:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003edc:	6a3b      	ldr	r3, [r7, #32]
 8003ede:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d008      	beq.n	8003ef8 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d003      	beq.n	8003ef8 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ef2:	f043 0302 	orr.w	r3, r3, #2
 8003ef6:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003ef8:	6a3b      	ldr	r3, [r7, #32]
 8003efa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d008      	beq.n	8003f14 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d003      	beq.n	8003f14 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f0e:	f043 0304 	orr.w	r3, r3, #4
 8003f12:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003f14:	6a3b      	ldr	r3, [r7, #32]
 8003f16:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d043      	beq.n	8003fa6 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d03e      	beq.n	8003fa6 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003f2e:	2b60      	cmp	r3, #96	@ 0x60
 8003f30:	d02b      	beq.n	8003f8a <HAL_CAN_IRQHandler+0x32a>
 8003f32:	2b60      	cmp	r3, #96	@ 0x60
 8003f34:	d82e      	bhi.n	8003f94 <HAL_CAN_IRQHandler+0x334>
 8003f36:	2b50      	cmp	r3, #80	@ 0x50
 8003f38:	d022      	beq.n	8003f80 <HAL_CAN_IRQHandler+0x320>
 8003f3a:	2b50      	cmp	r3, #80	@ 0x50
 8003f3c:	d82a      	bhi.n	8003f94 <HAL_CAN_IRQHandler+0x334>
 8003f3e:	2b40      	cmp	r3, #64	@ 0x40
 8003f40:	d019      	beq.n	8003f76 <HAL_CAN_IRQHandler+0x316>
 8003f42:	2b40      	cmp	r3, #64	@ 0x40
 8003f44:	d826      	bhi.n	8003f94 <HAL_CAN_IRQHandler+0x334>
 8003f46:	2b30      	cmp	r3, #48	@ 0x30
 8003f48:	d010      	beq.n	8003f6c <HAL_CAN_IRQHandler+0x30c>
 8003f4a:	2b30      	cmp	r3, #48	@ 0x30
 8003f4c:	d822      	bhi.n	8003f94 <HAL_CAN_IRQHandler+0x334>
 8003f4e:	2b10      	cmp	r3, #16
 8003f50:	d002      	beq.n	8003f58 <HAL_CAN_IRQHandler+0x2f8>
 8003f52:	2b20      	cmp	r3, #32
 8003f54:	d005      	beq.n	8003f62 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003f56:	e01d      	b.n	8003f94 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f5a:	f043 0308 	orr.w	r3, r3, #8
 8003f5e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003f60:	e019      	b.n	8003f96 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f64:	f043 0310 	orr.w	r3, r3, #16
 8003f68:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003f6a:	e014      	b.n	8003f96 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f6e:	f043 0320 	orr.w	r3, r3, #32
 8003f72:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003f74:	e00f      	b.n	8003f96 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003f76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f78:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003f7c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003f7e:	e00a      	b.n	8003f96 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f86:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003f88:	e005      	b.n	8003f96 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f90:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003f92:	e000      	b.n	8003f96 <HAL_CAN_IRQHandler+0x336>
            break;
 8003f94:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	699a      	ldr	r2, [r3, #24]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8003fa4:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	2204      	movs	r2, #4
 8003fac:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d008      	beq.n	8003fc6 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003fb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fba:	431a      	orrs	r2, r3
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003fc0:	6878      	ldr	r0, [r7, #4]
 8003fc2:	f000 f872 	bl	80040aa <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003fc6:	bf00      	nop
 8003fc8:	3728      	adds	r7, #40	@ 0x28
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}

08003fce <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003fce:	b480      	push	{r7}
 8003fd0:	b083      	sub	sp, #12
 8003fd2:	af00      	add	r7, sp, #0
 8003fd4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003fd6:	bf00      	nop
 8003fd8:	370c      	adds	r7, #12
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe0:	4770      	bx	lr

08003fe2 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003fe2:	b480      	push	{r7}
 8003fe4:	b083      	sub	sp, #12
 8003fe6:	af00      	add	r7, sp, #0
 8003fe8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003fea:	bf00      	nop
 8003fec:	370c      	adds	r7, #12
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff4:	4770      	bx	lr

08003ff6 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003ff6:	b480      	push	{r7}
 8003ff8:	b083      	sub	sp, #12
 8003ffa:	af00      	add	r7, sp, #0
 8003ffc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003ffe:	bf00      	nop
 8004000:	370c      	adds	r7, #12
 8004002:	46bd      	mov	sp, r7
 8004004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004008:	4770      	bx	lr

0800400a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800400a:	b480      	push	{r7}
 800400c:	b083      	sub	sp, #12
 800400e:	af00      	add	r7, sp, #0
 8004010:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8004012:	bf00      	nop
 8004014:	370c      	adds	r7, #12
 8004016:	46bd      	mov	sp, r7
 8004018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401c:	4770      	bx	lr

0800401e <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800401e:	b480      	push	{r7}
 8004020:	b083      	sub	sp, #12
 8004022:	af00      	add	r7, sp, #0
 8004024:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8004026:	bf00      	nop
 8004028:	370c      	adds	r7, #12
 800402a:	46bd      	mov	sp, r7
 800402c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004030:	4770      	bx	lr

08004032 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004032:	b480      	push	{r7}
 8004034:	b083      	sub	sp, #12
 8004036:	af00      	add	r7, sp, #0
 8004038:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800403a:	bf00      	nop
 800403c:	370c      	adds	r7, #12
 800403e:	46bd      	mov	sp, r7
 8004040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004044:	4770      	bx	lr

08004046 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8004046:	b480      	push	{r7}
 8004048:	b083      	sub	sp, #12
 800404a:	af00      	add	r7, sp, #0
 800404c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800404e:	bf00      	nop
 8004050:	370c      	adds	r7, #12
 8004052:	46bd      	mov	sp, r7
 8004054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004058:	4770      	bx	lr

0800405a <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800405a:	b480      	push	{r7}
 800405c:	b083      	sub	sp, #12
 800405e:	af00      	add	r7, sp, #0
 8004060:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8004062:	bf00      	nop
 8004064:	370c      	adds	r7, #12
 8004066:	46bd      	mov	sp, r7
 8004068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406c:	4770      	bx	lr

0800406e <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800406e:	b480      	push	{r7}
 8004070:	b083      	sub	sp, #12
 8004072:	af00      	add	r7, sp, #0
 8004074:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8004076:	bf00      	nop
 8004078:	370c      	adds	r7, #12
 800407a:	46bd      	mov	sp, r7
 800407c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004080:	4770      	bx	lr

08004082 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8004082:	b480      	push	{r7}
 8004084:	b083      	sub	sp, #12
 8004086:	af00      	add	r7, sp, #0
 8004088:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800408a:	bf00      	nop
 800408c:	370c      	adds	r7, #12
 800408e:	46bd      	mov	sp, r7
 8004090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004094:	4770      	bx	lr

08004096 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8004096:	b480      	push	{r7}
 8004098:	b083      	sub	sp, #12
 800409a:	af00      	add	r7, sp, #0
 800409c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800409e:	bf00      	nop
 80040a0:	370c      	adds	r7, #12
 80040a2:	46bd      	mov	sp, r7
 80040a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a8:	4770      	bx	lr

080040aa <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80040aa:	b480      	push	{r7}
 80040ac:	b083      	sub	sp, #12
 80040ae:	af00      	add	r7, sp, #0
 80040b0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80040b2:	bf00      	nop
 80040b4:	370c      	adds	r7, #12
 80040b6:	46bd      	mov	sp, r7
 80040b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040bc:	4770      	bx	lr
	...

080040c0 <__NVIC_SetPriorityGrouping>:
{
 80040c0:	b480      	push	{r7}
 80040c2:	b085      	sub	sp, #20
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	f003 0307 	and.w	r3, r3, #7
 80040ce:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80040d0:	4b0c      	ldr	r3, [pc, #48]	@ (8004104 <__NVIC_SetPriorityGrouping+0x44>)
 80040d2:	68db      	ldr	r3, [r3, #12]
 80040d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80040d6:	68ba      	ldr	r2, [r7, #8]
 80040d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80040dc:	4013      	ands	r3, r2
 80040de:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80040e8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80040ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80040f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80040f2:	4a04      	ldr	r2, [pc, #16]	@ (8004104 <__NVIC_SetPriorityGrouping+0x44>)
 80040f4:	68bb      	ldr	r3, [r7, #8]
 80040f6:	60d3      	str	r3, [r2, #12]
}
 80040f8:	bf00      	nop
 80040fa:	3714      	adds	r7, #20
 80040fc:	46bd      	mov	sp, r7
 80040fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004102:	4770      	bx	lr
 8004104:	e000ed00 	.word	0xe000ed00

08004108 <__NVIC_GetPriorityGrouping>:
{
 8004108:	b480      	push	{r7}
 800410a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800410c:	4b04      	ldr	r3, [pc, #16]	@ (8004120 <__NVIC_GetPriorityGrouping+0x18>)
 800410e:	68db      	ldr	r3, [r3, #12]
 8004110:	0a1b      	lsrs	r3, r3, #8
 8004112:	f003 0307 	and.w	r3, r3, #7
}
 8004116:	4618      	mov	r0, r3
 8004118:	46bd      	mov	sp, r7
 800411a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411e:	4770      	bx	lr
 8004120:	e000ed00 	.word	0xe000ed00

08004124 <__NVIC_EnableIRQ>:
{
 8004124:	b480      	push	{r7}
 8004126:	b083      	sub	sp, #12
 8004128:	af00      	add	r7, sp, #0
 800412a:	4603      	mov	r3, r0
 800412c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800412e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004132:	2b00      	cmp	r3, #0
 8004134:	db0b      	blt.n	800414e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004136:	79fb      	ldrb	r3, [r7, #7]
 8004138:	f003 021f 	and.w	r2, r3, #31
 800413c:	4907      	ldr	r1, [pc, #28]	@ (800415c <__NVIC_EnableIRQ+0x38>)
 800413e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004142:	095b      	lsrs	r3, r3, #5
 8004144:	2001      	movs	r0, #1
 8004146:	fa00 f202 	lsl.w	r2, r0, r2
 800414a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800414e:	bf00      	nop
 8004150:	370c      	adds	r7, #12
 8004152:	46bd      	mov	sp, r7
 8004154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004158:	4770      	bx	lr
 800415a:	bf00      	nop
 800415c:	e000e100 	.word	0xe000e100

08004160 <__NVIC_SetPriority>:
{
 8004160:	b480      	push	{r7}
 8004162:	b083      	sub	sp, #12
 8004164:	af00      	add	r7, sp, #0
 8004166:	4603      	mov	r3, r0
 8004168:	6039      	str	r1, [r7, #0]
 800416a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800416c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004170:	2b00      	cmp	r3, #0
 8004172:	db0a      	blt.n	800418a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	b2da      	uxtb	r2, r3
 8004178:	490c      	ldr	r1, [pc, #48]	@ (80041ac <__NVIC_SetPriority+0x4c>)
 800417a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800417e:	0112      	lsls	r2, r2, #4
 8004180:	b2d2      	uxtb	r2, r2
 8004182:	440b      	add	r3, r1
 8004184:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004188:	e00a      	b.n	80041a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	b2da      	uxtb	r2, r3
 800418e:	4908      	ldr	r1, [pc, #32]	@ (80041b0 <__NVIC_SetPriority+0x50>)
 8004190:	79fb      	ldrb	r3, [r7, #7]
 8004192:	f003 030f 	and.w	r3, r3, #15
 8004196:	3b04      	subs	r3, #4
 8004198:	0112      	lsls	r2, r2, #4
 800419a:	b2d2      	uxtb	r2, r2
 800419c:	440b      	add	r3, r1
 800419e:	761a      	strb	r2, [r3, #24]
}
 80041a0:	bf00      	nop
 80041a2:	370c      	adds	r7, #12
 80041a4:	46bd      	mov	sp, r7
 80041a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041aa:	4770      	bx	lr
 80041ac:	e000e100 	.word	0xe000e100
 80041b0:	e000ed00 	.word	0xe000ed00

080041b4 <NVIC_EncodePriority>:
{
 80041b4:	b480      	push	{r7}
 80041b6:	b089      	sub	sp, #36	@ 0x24
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	60f8      	str	r0, [r7, #12]
 80041bc:	60b9      	str	r1, [r7, #8]
 80041be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	f003 0307 	and.w	r3, r3, #7
 80041c6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80041c8:	69fb      	ldr	r3, [r7, #28]
 80041ca:	f1c3 0307 	rsb	r3, r3, #7
 80041ce:	2b04      	cmp	r3, #4
 80041d0:	bf28      	it	cs
 80041d2:	2304      	movcs	r3, #4
 80041d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80041d6:	69fb      	ldr	r3, [r7, #28]
 80041d8:	3304      	adds	r3, #4
 80041da:	2b06      	cmp	r3, #6
 80041dc:	d902      	bls.n	80041e4 <NVIC_EncodePriority+0x30>
 80041de:	69fb      	ldr	r3, [r7, #28]
 80041e0:	3b03      	subs	r3, #3
 80041e2:	e000      	b.n	80041e6 <NVIC_EncodePriority+0x32>
 80041e4:	2300      	movs	r3, #0
 80041e6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80041e8:	f04f 32ff 	mov.w	r2, #4294967295
 80041ec:	69bb      	ldr	r3, [r7, #24]
 80041ee:	fa02 f303 	lsl.w	r3, r2, r3
 80041f2:	43da      	mvns	r2, r3
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	401a      	ands	r2, r3
 80041f8:	697b      	ldr	r3, [r7, #20]
 80041fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80041fc:	f04f 31ff 	mov.w	r1, #4294967295
 8004200:	697b      	ldr	r3, [r7, #20]
 8004202:	fa01 f303 	lsl.w	r3, r1, r3
 8004206:	43d9      	mvns	r1, r3
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800420c:	4313      	orrs	r3, r2
}
 800420e:	4618      	mov	r0, r3
 8004210:	3724      	adds	r7, #36	@ 0x24
 8004212:	46bd      	mov	sp, r7
 8004214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004218:	4770      	bx	lr
	...

0800421c <SysTick_Config>:
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b082      	sub	sp, #8
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	3b01      	subs	r3, #1
 8004228:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800422c:	d301      	bcc.n	8004232 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800422e:	2301      	movs	r3, #1
 8004230:	e00f      	b.n	8004252 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004232:	4a0a      	ldr	r2, [pc, #40]	@ (800425c <SysTick_Config+0x40>)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	3b01      	subs	r3, #1
 8004238:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800423a:	210f      	movs	r1, #15
 800423c:	f04f 30ff 	mov.w	r0, #4294967295
 8004240:	f7ff ff8e 	bl	8004160 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004244:	4b05      	ldr	r3, [pc, #20]	@ (800425c <SysTick_Config+0x40>)
 8004246:	2200      	movs	r2, #0
 8004248:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800424a:	4b04      	ldr	r3, [pc, #16]	@ (800425c <SysTick_Config+0x40>)
 800424c:	2207      	movs	r2, #7
 800424e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8004250:	2300      	movs	r3, #0
}
 8004252:	4618      	mov	r0, r3
 8004254:	3708      	adds	r7, #8
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}
 800425a:	bf00      	nop
 800425c:	e000e010 	.word	0xe000e010

08004260 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b082      	sub	sp, #8
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004268:	6878      	ldr	r0, [r7, #4]
 800426a:	f7ff ff29 	bl	80040c0 <__NVIC_SetPriorityGrouping>
}
 800426e:	bf00      	nop
 8004270:	3708      	adds	r7, #8
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}

08004276 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004276:	b580      	push	{r7, lr}
 8004278:	b086      	sub	sp, #24
 800427a:	af00      	add	r7, sp, #0
 800427c:	4603      	mov	r3, r0
 800427e:	60b9      	str	r1, [r7, #8]
 8004280:	607a      	str	r2, [r7, #4]
 8004282:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004284:	2300      	movs	r3, #0
 8004286:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004288:	f7ff ff3e 	bl	8004108 <__NVIC_GetPriorityGrouping>
 800428c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800428e:	687a      	ldr	r2, [r7, #4]
 8004290:	68b9      	ldr	r1, [r7, #8]
 8004292:	6978      	ldr	r0, [r7, #20]
 8004294:	f7ff ff8e 	bl	80041b4 <NVIC_EncodePriority>
 8004298:	4602      	mov	r2, r0
 800429a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800429e:	4611      	mov	r1, r2
 80042a0:	4618      	mov	r0, r3
 80042a2:	f7ff ff5d 	bl	8004160 <__NVIC_SetPriority>
}
 80042a6:	bf00      	nop
 80042a8:	3718      	adds	r7, #24
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}

080042ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80042ae:	b580      	push	{r7, lr}
 80042b0:	b082      	sub	sp, #8
 80042b2:	af00      	add	r7, sp, #0
 80042b4:	4603      	mov	r3, r0
 80042b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80042b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042bc:	4618      	mov	r0, r3
 80042be:	f7ff ff31 	bl	8004124 <__NVIC_EnableIRQ>
}
 80042c2:	bf00      	nop
 80042c4:	3708      	adds	r7, #8
 80042c6:	46bd      	mov	sp, r7
 80042c8:	bd80      	pop	{r7, pc}

080042ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80042ca:	b580      	push	{r7, lr}
 80042cc:	b082      	sub	sp, #8
 80042ce:	af00      	add	r7, sp, #0
 80042d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80042d2:	6878      	ldr	r0, [r7, #4]
 80042d4:	f7ff ffa2 	bl	800421c <SysTick_Config>
 80042d8:	4603      	mov	r3, r0
}
 80042da:	4618      	mov	r0, r3
 80042dc:	3708      	adds	r7, #8
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}

080042e2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80042e2:	b580      	push	{r7, lr}
 80042e4:	b084      	sub	sp, #16
 80042e6:	af00      	add	r7, sp, #0
 80042e8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042ee:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80042f0:	f7ff f82a 	bl	8003348 <HAL_GetTick>
 80042f4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80042fc:	b2db      	uxtb	r3, r3
 80042fe:	2b02      	cmp	r3, #2
 8004300:	d008      	beq.n	8004314 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2280      	movs	r2, #128	@ 0x80
 8004306:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2200      	movs	r2, #0
 800430c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8004310:	2301      	movs	r3, #1
 8004312:	e052      	b.n	80043ba <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	681a      	ldr	r2, [r3, #0]
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f022 0216 	bic.w	r2, r2, #22
 8004322:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	695a      	ldr	r2, [r3, #20]
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004332:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004338:	2b00      	cmp	r3, #0
 800433a:	d103      	bne.n	8004344 <HAL_DMA_Abort+0x62>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004340:	2b00      	cmp	r3, #0
 8004342:	d007      	beq.n	8004354 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	681a      	ldr	r2, [r3, #0]
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f022 0208 	bic.w	r2, r2, #8
 8004352:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	681a      	ldr	r2, [r3, #0]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f022 0201 	bic.w	r2, r2, #1
 8004362:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004364:	e013      	b.n	800438e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004366:	f7fe ffef 	bl	8003348 <HAL_GetTick>
 800436a:	4602      	mov	r2, r0
 800436c:	68bb      	ldr	r3, [r7, #8]
 800436e:	1ad3      	subs	r3, r2, r3
 8004370:	2b05      	cmp	r3, #5
 8004372:	d90c      	bls.n	800438e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2220      	movs	r2, #32
 8004378:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2203      	movs	r2, #3
 800437e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2200      	movs	r2, #0
 8004386:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800438a:	2303      	movs	r3, #3
 800438c:	e015      	b.n	80043ba <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f003 0301 	and.w	r3, r3, #1
 8004398:	2b00      	cmp	r3, #0
 800439a:	d1e4      	bne.n	8004366 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043a0:	223f      	movs	r2, #63	@ 0x3f
 80043a2:	409a      	lsls	r2, r3
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2201      	movs	r2, #1
 80043ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2200      	movs	r2, #0
 80043b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80043b8:	2300      	movs	r3, #0
}
 80043ba:	4618      	mov	r0, r3
 80043bc:	3710      	adds	r7, #16
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd80      	pop	{r7, pc}

080043c2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80043c2:	b480      	push	{r7}
 80043c4:	b083      	sub	sp, #12
 80043c6:	af00      	add	r7, sp, #0
 80043c8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80043d0:	b2db      	uxtb	r3, r3
 80043d2:	2b02      	cmp	r3, #2
 80043d4:	d004      	beq.n	80043e0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2280      	movs	r2, #128	@ 0x80
 80043da:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80043dc:	2301      	movs	r3, #1
 80043de:	e00c      	b.n	80043fa <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2205      	movs	r2, #5
 80043e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	681a      	ldr	r2, [r3, #0]
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f022 0201 	bic.w	r2, r2, #1
 80043f6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80043f8:	2300      	movs	r3, #0
}
 80043fa:	4618      	mov	r0, r3
 80043fc:	370c      	adds	r7, #12
 80043fe:	46bd      	mov	sp, r7
 8004400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004404:	4770      	bx	lr
	...

08004408 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004408:	b480      	push	{r7}
 800440a:	b089      	sub	sp, #36	@ 0x24
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
 8004410:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004412:	2300      	movs	r3, #0
 8004414:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004416:	2300      	movs	r3, #0
 8004418:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800441a:	2300      	movs	r3, #0
 800441c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800441e:	2300      	movs	r3, #0
 8004420:	61fb      	str	r3, [r7, #28]
 8004422:	e16b      	b.n	80046fc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004424:	2201      	movs	r2, #1
 8004426:	69fb      	ldr	r3, [r7, #28]
 8004428:	fa02 f303 	lsl.w	r3, r2, r3
 800442c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	697a      	ldr	r2, [r7, #20]
 8004434:	4013      	ands	r3, r2
 8004436:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004438:	693a      	ldr	r2, [r7, #16]
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	429a      	cmp	r2, r3
 800443e:	f040 815a 	bne.w	80046f6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	685b      	ldr	r3, [r3, #4]
 8004446:	f003 0303 	and.w	r3, r3, #3
 800444a:	2b01      	cmp	r3, #1
 800444c:	d005      	beq.n	800445a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004456:	2b02      	cmp	r3, #2
 8004458:	d130      	bne.n	80044bc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	689b      	ldr	r3, [r3, #8]
 800445e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004460:	69fb      	ldr	r3, [r7, #28]
 8004462:	005b      	lsls	r3, r3, #1
 8004464:	2203      	movs	r2, #3
 8004466:	fa02 f303 	lsl.w	r3, r2, r3
 800446a:	43db      	mvns	r3, r3
 800446c:	69ba      	ldr	r2, [r7, #24]
 800446e:	4013      	ands	r3, r2
 8004470:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	68da      	ldr	r2, [r3, #12]
 8004476:	69fb      	ldr	r3, [r7, #28]
 8004478:	005b      	lsls	r3, r3, #1
 800447a:	fa02 f303 	lsl.w	r3, r2, r3
 800447e:	69ba      	ldr	r2, [r7, #24]
 8004480:	4313      	orrs	r3, r2
 8004482:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	69ba      	ldr	r2, [r7, #24]
 8004488:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004490:	2201      	movs	r2, #1
 8004492:	69fb      	ldr	r3, [r7, #28]
 8004494:	fa02 f303 	lsl.w	r3, r2, r3
 8004498:	43db      	mvns	r3, r3
 800449a:	69ba      	ldr	r2, [r7, #24]
 800449c:	4013      	ands	r3, r2
 800449e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	091b      	lsrs	r3, r3, #4
 80044a6:	f003 0201 	and.w	r2, r3, #1
 80044aa:	69fb      	ldr	r3, [r7, #28]
 80044ac:	fa02 f303 	lsl.w	r3, r2, r3
 80044b0:	69ba      	ldr	r2, [r7, #24]
 80044b2:	4313      	orrs	r3, r2
 80044b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	69ba      	ldr	r2, [r7, #24]
 80044ba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	685b      	ldr	r3, [r3, #4]
 80044c0:	f003 0303 	and.w	r3, r3, #3
 80044c4:	2b03      	cmp	r3, #3
 80044c6:	d017      	beq.n	80044f8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	68db      	ldr	r3, [r3, #12]
 80044cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80044ce:	69fb      	ldr	r3, [r7, #28]
 80044d0:	005b      	lsls	r3, r3, #1
 80044d2:	2203      	movs	r2, #3
 80044d4:	fa02 f303 	lsl.w	r3, r2, r3
 80044d8:	43db      	mvns	r3, r3
 80044da:	69ba      	ldr	r2, [r7, #24]
 80044dc:	4013      	ands	r3, r2
 80044de:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	689a      	ldr	r2, [r3, #8]
 80044e4:	69fb      	ldr	r3, [r7, #28]
 80044e6:	005b      	lsls	r3, r3, #1
 80044e8:	fa02 f303 	lsl.w	r3, r2, r3
 80044ec:	69ba      	ldr	r2, [r7, #24]
 80044ee:	4313      	orrs	r3, r2
 80044f0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	69ba      	ldr	r2, [r7, #24]
 80044f6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	685b      	ldr	r3, [r3, #4]
 80044fc:	f003 0303 	and.w	r3, r3, #3
 8004500:	2b02      	cmp	r3, #2
 8004502:	d123      	bne.n	800454c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004504:	69fb      	ldr	r3, [r7, #28]
 8004506:	08da      	lsrs	r2, r3, #3
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	3208      	adds	r2, #8
 800450c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004510:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004512:	69fb      	ldr	r3, [r7, #28]
 8004514:	f003 0307 	and.w	r3, r3, #7
 8004518:	009b      	lsls	r3, r3, #2
 800451a:	220f      	movs	r2, #15
 800451c:	fa02 f303 	lsl.w	r3, r2, r3
 8004520:	43db      	mvns	r3, r3
 8004522:	69ba      	ldr	r2, [r7, #24]
 8004524:	4013      	ands	r3, r2
 8004526:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	691a      	ldr	r2, [r3, #16]
 800452c:	69fb      	ldr	r3, [r7, #28]
 800452e:	f003 0307 	and.w	r3, r3, #7
 8004532:	009b      	lsls	r3, r3, #2
 8004534:	fa02 f303 	lsl.w	r3, r2, r3
 8004538:	69ba      	ldr	r2, [r7, #24]
 800453a:	4313      	orrs	r3, r2
 800453c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800453e:	69fb      	ldr	r3, [r7, #28]
 8004540:	08da      	lsrs	r2, r3, #3
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	3208      	adds	r2, #8
 8004546:	69b9      	ldr	r1, [r7, #24]
 8004548:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004552:	69fb      	ldr	r3, [r7, #28]
 8004554:	005b      	lsls	r3, r3, #1
 8004556:	2203      	movs	r2, #3
 8004558:	fa02 f303 	lsl.w	r3, r2, r3
 800455c:	43db      	mvns	r3, r3
 800455e:	69ba      	ldr	r2, [r7, #24]
 8004560:	4013      	ands	r3, r2
 8004562:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	685b      	ldr	r3, [r3, #4]
 8004568:	f003 0203 	and.w	r2, r3, #3
 800456c:	69fb      	ldr	r3, [r7, #28]
 800456e:	005b      	lsls	r3, r3, #1
 8004570:	fa02 f303 	lsl.w	r3, r2, r3
 8004574:	69ba      	ldr	r2, [r7, #24]
 8004576:	4313      	orrs	r3, r2
 8004578:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	69ba      	ldr	r2, [r7, #24]
 800457e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	685b      	ldr	r3, [r3, #4]
 8004584:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004588:	2b00      	cmp	r3, #0
 800458a:	f000 80b4 	beq.w	80046f6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800458e:	2300      	movs	r3, #0
 8004590:	60fb      	str	r3, [r7, #12]
 8004592:	4b60      	ldr	r3, [pc, #384]	@ (8004714 <HAL_GPIO_Init+0x30c>)
 8004594:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004596:	4a5f      	ldr	r2, [pc, #380]	@ (8004714 <HAL_GPIO_Init+0x30c>)
 8004598:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800459c:	6453      	str	r3, [r2, #68]	@ 0x44
 800459e:	4b5d      	ldr	r3, [pc, #372]	@ (8004714 <HAL_GPIO_Init+0x30c>)
 80045a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80045a6:	60fb      	str	r3, [r7, #12]
 80045a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80045aa:	4a5b      	ldr	r2, [pc, #364]	@ (8004718 <HAL_GPIO_Init+0x310>)
 80045ac:	69fb      	ldr	r3, [r7, #28]
 80045ae:	089b      	lsrs	r3, r3, #2
 80045b0:	3302      	adds	r3, #2
 80045b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80045b8:	69fb      	ldr	r3, [r7, #28]
 80045ba:	f003 0303 	and.w	r3, r3, #3
 80045be:	009b      	lsls	r3, r3, #2
 80045c0:	220f      	movs	r2, #15
 80045c2:	fa02 f303 	lsl.w	r3, r2, r3
 80045c6:	43db      	mvns	r3, r3
 80045c8:	69ba      	ldr	r2, [r7, #24]
 80045ca:	4013      	ands	r3, r2
 80045cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	4a52      	ldr	r2, [pc, #328]	@ (800471c <HAL_GPIO_Init+0x314>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d02b      	beq.n	800462e <HAL_GPIO_Init+0x226>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	4a51      	ldr	r2, [pc, #324]	@ (8004720 <HAL_GPIO_Init+0x318>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d025      	beq.n	800462a <HAL_GPIO_Init+0x222>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	4a50      	ldr	r2, [pc, #320]	@ (8004724 <HAL_GPIO_Init+0x31c>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d01f      	beq.n	8004626 <HAL_GPIO_Init+0x21e>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	4a4f      	ldr	r2, [pc, #316]	@ (8004728 <HAL_GPIO_Init+0x320>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d019      	beq.n	8004622 <HAL_GPIO_Init+0x21a>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	4a4e      	ldr	r2, [pc, #312]	@ (800472c <HAL_GPIO_Init+0x324>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d013      	beq.n	800461e <HAL_GPIO_Init+0x216>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	4a4d      	ldr	r2, [pc, #308]	@ (8004730 <HAL_GPIO_Init+0x328>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d00d      	beq.n	800461a <HAL_GPIO_Init+0x212>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	4a4c      	ldr	r2, [pc, #304]	@ (8004734 <HAL_GPIO_Init+0x32c>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d007      	beq.n	8004616 <HAL_GPIO_Init+0x20e>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	4a4b      	ldr	r2, [pc, #300]	@ (8004738 <HAL_GPIO_Init+0x330>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d101      	bne.n	8004612 <HAL_GPIO_Init+0x20a>
 800460e:	2307      	movs	r3, #7
 8004610:	e00e      	b.n	8004630 <HAL_GPIO_Init+0x228>
 8004612:	2308      	movs	r3, #8
 8004614:	e00c      	b.n	8004630 <HAL_GPIO_Init+0x228>
 8004616:	2306      	movs	r3, #6
 8004618:	e00a      	b.n	8004630 <HAL_GPIO_Init+0x228>
 800461a:	2305      	movs	r3, #5
 800461c:	e008      	b.n	8004630 <HAL_GPIO_Init+0x228>
 800461e:	2304      	movs	r3, #4
 8004620:	e006      	b.n	8004630 <HAL_GPIO_Init+0x228>
 8004622:	2303      	movs	r3, #3
 8004624:	e004      	b.n	8004630 <HAL_GPIO_Init+0x228>
 8004626:	2302      	movs	r3, #2
 8004628:	e002      	b.n	8004630 <HAL_GPIO_Init+0x228>
 800462a:	2301      	movs	r3, #1
 800462c:	e000      	b.n	8004630 <HAL_GPIO_Init+0x228>
 800462e:	2300      	movs	r3, #0
 8004630:	69fa      	ldr	r2, [r7, #28]
 8004632:	f002 0203 	and.w	r2, r2, #3
 8004636:	0092      	lsls	r2, r2, #2
 8004638:	4093      	lsls	r3, r2
 800463a:	69ba      	ldr	r2, [r7, #24]
 800463c:	4313      	orrs	r3, r2
 800463e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004640:	4935      	ldr	r1, [pc, #212]	@ (8004718 <HAL_GPIO_Init+0x310>)
 8004642:	69fb      	ldr	r3, [r7, #28]
 8004644:	089b      	lsrs	r3, r3, #2
 8004646:	3302      	adds	r3, #2
 8004648:	69ba      	ldr	r2, [r7, #24]
 800464a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800464e:	4b3b      	ldr	r3, [pc, #236]	@ (800473c <HAL_GPIO_Init+0x334>)
 8004650:	689b      	ldr	r3, [r3, #8]
 8004652:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004654:	693b      	ldr	r3, [r7, #16]
 8004656:	43db      	mvns	r3, r3
 8004658:	69ba      	ldr	r2, [r7, #24]
 800465a:	4013      	ands	r3, r2
 800465c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004666:	2b00      	cmp	r3, #0
 8004668:	d003      	beq.n	8004672 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800466a:	69ba      	ldr	r2, [r7, #24]
 800466c:	693b      	ldr	r3, [r7, #16]
 800466e:	4313      	orrs	r3, r2
 8004670:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004672:	4a32      	ldr	r2, [pc, #200]	@ (800473c <HAL_GPIO_Init+0x334>)
 8004674:	69bb      	ldr	r3, [r7, #24]
 8004676:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004678:	4b30      	ldr	r3, [pc, #192]	@ (800473c <HAL_GPIO_Init+0x334>)
 800467a:	68db      	ldr	r3, [r3, #12]
 800467c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800467e:	693b      	ldr	r3, [r7, #16]
 8004680:	43db      	mvns	r3, r3
 8004682:	69ba      	ldr	r2, [r7, #24]
 8004684:	4013      	ands	r3, r2
 8004686:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	685b      	ldr	r3, [r3, #4]
 800468c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004690:	2b00      	cmp	r3, #0
 8004692:	d003      	beq.n	800469c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004694:	69ba      	ldr	r2, [r7, #24]
 8004696:	693b      	ldr	r3, [r7, #16]
 8004698:	4313      	orrs	r3, r2
 800469a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800469c:	4a27      	ldr	r2, [pc, #156]	@ (800473c <HAL_GPIO_Init+0x334>)
 800469e:	69bb      	ldr	r3, [r7, #24]
 80046a0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80046a2:	4b26      	ldr	r3, [pc, #152]	@ (800473c <HAL_GPIO_Init+0x334>)
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046a8:	693b      	ldr	r3, [r7, #16]
 80046aa:	43db      	mvns	r3, r3
 80046ac:	69ba      	ldr	r2, [r7, #24]
 80046ae:	4013      	ands	r3, r2
 80046b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d003      	beq.n	80046c6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80046be:	69ba      	ldr	r2, [r7, #24]
 80046c0:	693b      	ldr	r3, [r7, #16]
 80046c2:	4313      	orrs	r3, r2
 80046c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80046c6:	4a1d      	ldr	r2, [pc, #116]	@ (800473c <HAL_GPIO_Init+0x334>)
 80046c8:	69bb      	ldr	r3, [r7, #24]
 80046ca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80046cc:	4b1b      	ldr	r3, [pc, #108]	@ (800473c <HAL_GPIO_Init+0x334>)
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046d2:	693b      	ldr	r3, [r7, #16]
 80046d4:	43db      	mvns	r3, r3
 80046d6:	69ba      	ldr	r2, [r7, #24]
 80046d8:	4013      	ands	r3, r2
 80046da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d003      	beq.n	80046f0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80046e8:	69ba      	ldr	r2, [r7, #24]
 80046ea:	693b      	ldr	r3, [r7, #16]
 80046ec:	4313      	orrs	r3, r2
 80046ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80046f0:	4a12      	ldr	r2, [pc, #72]	@ (800473c <HAL_GPIO_Init+0x334>)
 80046f2:	69bb      	ldr	r3, [r7, #24]
 80046f4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80046f6:	69fb      	ldr	r3, [r7, #28]
 80046f8:	3301      	adds	r3, #1
 80046fa:	61fb      	str	r3, [r7, #28]
 80046fc:	69fb      	ldr	r3, [r7, #28]
 80046fe:	2b0f      	cmp	r3, #15
 8004700:	f67f ae90 	bls.w	8004424 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004704:	bf00      	nop
 8004706:	bf00      	nop
 8004708:	3724      	adds	r7, #36	@ 0x24
 800470a:	46bd      	mov	sp, r7
 800470c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004710:	4770      	bx	lr
 8004712:	bf00      	nop
 8004714:	40023800 	.word	0x40023800
 8004718:	40013800 	.word	0x40013800
 800471c:	40020000 	.word	0x40020000
 8004720:	40020400 	.word	0x40020400
 8004724:	40020800 	.word	0x40020800
 8004728:	40020c00 	.word	0x40020c00
 800472c:	40021000 	.word	0x40021000
 8004730:	40021400 	.word	0x40021400
 8004734:	40021800 	.word	0x40021800
 8004738:	40021c00 	.word	0x40021c00
 800473c:	40013c00 	.word	0x40013c00

08004740 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004740:	b480      	push	{r7}
 8004742:	b085      	sub	sp, #20
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
 8004748:	460b      	mov	r3, r1
 800474a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	691a      	ldr	r2, [r3, #16]
 8004750:	887b      	ldrh	r3, [r7, #2]
 8004752:	4013      	ands	r3, r2
 8004754:	2b00      	cmp	r3, #0
 8004756:	d002      	beq.n	800475e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004758:	2301      	movs	r3, #1
 800475a:	73fb      	strb	r3, [r7, #15]
 800475c:	e001      	b.n	8004762 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800475e:	2300      	movs	r3, #0
 8004760:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004762:	7bfb      	ldrb	r3, [r7, #15]
}
 8004764:	4618      	mov	r0, r3
 8004766:	3714      	adds	r7, #20
 8004768:	46bd      	mov	sp, r7
 800476a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476e:	4770      	bx	lr

08004770 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004770:	b480      	push	{r7}
 8004772:	b083      	sub	sp, #12
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
 8004778:	460b      	mov	r3, r1
 800477a:	807b      	strh	r3, [r7, #2]
 800477c:	4613      	mov	r3, r2
 800477e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004780:	787b      	ldrb	r3, [r7, #1]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d003      	beq.n	800478e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004786:	887a      	ldrh	r2, [r7, #2]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800478c:	e003      	b.n	8004796 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800478e:	887b      	ldrh	r3, [r7, #2]
 8004790:	041a      	lsls	r2, r3, #16
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	619a      	str	r2, [r3, #24]
}
 8004796:	bf00      	nop
 8004798:	370c      	adds	r7, #12
 800479a:	46bd      	mov	sp, r7
 800479c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a0:	4770      	bx	lr
	...

080047a4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b084      	sub	sp, #16
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d101      	bne.n	80047b6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80047b2:	2301      	movs	r3, #1
 80047b4:	e12b      	b.n	8004a0e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047bc:	b2db      	uxtb	r3, r3
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d106      	bne.n	80047d0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2200      	movs	r2, #0
 80047c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80047ca:	6878      	ldr	r0, [r7, #4]
 80047cc:	f7fe fb18 	bl	8002e00 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2224      	movs	r2, #36	@ 0x24
 80047d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	681a      	ldr	r2, [r3, #0]
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f022 0201 	bic.w	r2, r2, #1
 80047e6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	681a      	ldr	r2, [r3, #0]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80047f6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	681a      	ldr	r2, [r3, #0]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004806:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004808:	f001 fd7c 	bl	8006304 <HAL_RCC_GetPCLK1Freq>
 800480c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	4a81      	ldr	r2, [pc, #516]	@ (8004a18 <HAL_I2C_Init+0x274>)
 8004814:	4293      	cmp	r3, r2
 8004816:	d807      	bhi.n	8004828 <HAL_I2C_Init+0x84>
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	4a80      	ldr	r2, [pc, #512]	@ (8004a1c <HAL_I2C_Init+0x278>)
 800481c:	4293      	cmp	r3, r2
 800481e:	bf94      	ite	ls
 8004820:	2301      	movls	r3, #1
 8004822:	2300      	movhi	r3, #0
 8004824:	b2db      	uxtb	r3, r3
 8004826:	e006      	b.n	8004836 <HAL_I2C_Init+0x92>
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	4a7d      	ldr	r2, [pc, #500]	@ (8004a20 <HAL_I2C_Init+0x27c>)
 800482c:	4293      	cmp	r3, r2
 800482e:	bf94      	ite	ls
 8004830:	2301      	movls	r3, #1
 8004832:	2300      	movhi	r3, #0
 8004834:	b2db      	uxtb	r3, r3
 8004836:	2b00      	cmp	r3, #0
 8004838:	d001      	beq.n	800483e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800483a:	2301      	movs	r3, #1
 800483c:	e0e7      	b.n	8004a0e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	4a78      	ldr	r2, [pc, #480]	@ (8004a24 <HAL_I2C_Init+0x280>)
 8004842:	fba2 2303 	umull	r2, r3, r2, r3
 8004846:	0c9b      	lsrs	r3, r3, #18
 8004848:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	685b      	ldr	r3, [r3, #4]
 8004850:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	68ba      	ldr	r2, [r7, #8]
 800485a:	430a      	orrs	r2, r1
 800485c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	6a1b      	ldr	r3, [r3, #32]
 8004864:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	4a6a      	ldr	r2, [pc, #424]	@ (8004a18 <HAL_I2C_Init+0x274>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d802      	bhi.n	8004878 <HAL_I2C_Init+0xd4>
 8004872:	68bb      	ldr	r3, [r7, #8]
 8004874:	3301      	adds	r3, #1
 8004876:	e009      	b.n	800488c <HAL_I2C_Init+0xe8>
 8004878:	68bb      	ldr	r3, [r7, #8]
 800487a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800487e:	fb02 f303 	mul.w	r3, r2, r3
 8004882:	4a69      	ldr	r2, [pc, #420]	@ (8004a28 <HAL_I2C_Init+0x284>)
 8004884:	fba2 2303 	umull	r2, r3, r2, r3
 8004888:	099b      	lsrs	r3, r3, #6
 800488a:	3301      	adds	r3, #1
 800488c:	687a      	ldr	r2, [r7, #4]
 800488e:	6812      	ldr	r2, [r2, #0]
 8004890:	430b      	orrs	r3, r1
 8004892:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	69db      	ldr	r3, [r3, #28]
 800489a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800489e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	495c      	ldr	r1, [pc, #368]	@ (8004a18 <HAL_I2C_Init+0x274>)
 80048a8:	428b      	cmp	r3, r1
 80048aa:	d819      	bhi.n	80048e0 <HAL_I2C_Init+0x13c>
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	1e59      	subs	r1, r3, #1
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	005b      	lsls	r3, r3, #1
 80048b6:	fbb1 f3f3 	udiv	r3, r1, r3
 80048ba:	1c59      	adds	r1, r3, #1
 80048bc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80048c0:	400b      	ands	r3, r1
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d00a      	beq.n	80048dc <HAL_I2C_Init+0x138>
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	1e59      	subs	r1, r3, #1
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	005b      	lsls	r3, r3, #1
 80048d0:	fbb1 f3f3 	udiv	r3, r1, r3
 80048d4:	3301      	adds	r3, #1
 80048d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048da:	e051      	b.n	8004980 <HAL_I2C_Init+0x1dc>
 80048dc:	2304      	movs	r3, #4
 80048de:	e04f      	b.n	8004980 <HAL_I2C_Init+0x1dc>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	689b      	ldr	r3, [r3, #8]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d111      	bne.n	800490c <HAL_I2C_Init+0x168>
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	1e58      	subs	r0, r3, #1
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6859      	ldr	r1, [r3, #4]
 80048f0:	460b      	mov	r3, r1
 80048f2:	005b      	lsls	r3, r3, #1
 80048f4:	440b      	add	r3, r1
 80048f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80048fa:	3301      	adds	r3, #1
 80048fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004900:	2b00      	cmp	r3, #0
 8004902:	bf0c      	ite	eq
 8004904:	2301      	moveq	r3, #1
 8004906:	2300      	movne	r3, #0
 8004908:	b2db      	uxtb	r3, r3
 800490a:	e012      	b.n	8004932 <HAL_I2C_Init+0x18e>
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	1e58      	subs	r0, r3, #1
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6859      	ldr	r1, [r3, #4]
 8004914:	460b      	mov	r3, r1
 8004916:	009b      	lsls	r3, r3, #2
 8004918:	440b      	add	r3, r1
 800491a:	0099      	lsls	r1, r3, #2
 800491c:	440b      	add	r3, r1
 800491e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004922:	3301      	adds	r3, #1
 8004924:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004928:	2b00      	cmp	r3, #0
 800492a:	bf0c      	ite	eq
 800492c:	2301      	moveq	r3, #1
 800492e:	2300      	movne	r3, #0
 8004930:	b2db      	uxtb	r3, r3
 8004932:	2b00      	cmp	r3, #0
 8004934:	d001      	beq.n	800493a <HAL_I2C_Init+0x196>
 8004936:	2301      	movs	r3, #1
 8004938:	e022      	b.n	8004980 <HAL_I2C_Init+0x1dc>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	689b      	ldr	r3, [r3, #8]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d10e      	bne.n	8004960 <HAL_I2C_Init+0x1bc>
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	1e58      	subs	r0, r3, #1
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6859      	ldr	r1, [r3, #4]
 800494a:	460b      	mov	r3, r1
 800494c:	005b      	lsls	r3, r3, #1
 800494e:	440b      	add	r3, r1
 8004950:	fbb0 f3f3 	udiv	r3, r0, r3
 8004954:	3301      	adds	r3, #1
 8004956:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800495a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800495e:	e00f      	b.n	8004980 <HAL_I2C_Init+0x1dc>
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	1e58      	subs	r0, r3, #1
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6859      	ldr	r1, [r3, #4]
 8004968:	460b      	mov	r3, r1
 800496a:	009b      	lsls	r3, r3, #2
 800496c:	440b      	add	r3, r1
 800496e:	0099      	lsls	r1, r3, #2
 8004970:	440b      	add	r3, r1
 8004972:	fbb0 f3f3 	udiv	r3, r0, r3
 8004976:	3301      	adds	r3, #1
 8004978:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800497c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004980:	6879      	ldr	r1, [r7, #4]
 8004982:	6809      	ldr	r1, [r1, #0]
 8004984:	4313      	orrs	r3, r2
 8004986:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	69da      	ldr	r2, [r3, #28]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6a1b      	ldr	r3, [r3, #32]
 800499a:	431a      	orrs	r2, r3
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	430a      	orrs	r2, r1
 80049a2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	689b      	ldr	r3, [r3, #8]
 80049aa:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80049ae:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80049b2:	687a      	ldr	r2, [r7, #4]
 80049b4:	6911      	ldr	r1, [r2, #16]
 80049b6:	687a      	ldr	r2, [r7, #4]
 80049b8:	68d2      	ldr	r2, [r2, #12]
 80049ba:	4311      	orrs	r1, r2
 80049bc:	687a      	ldr	r2, [r7, #4]
 80049be:	6812      	ldr	r2, [r2, #0]
 80049c0:	430b      	orrs	r3, r1
 80049c2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	68db      	ldr	r3, [r3, #12]
 80049ca:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	695a      	ldr	r2, [r3, #20]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	699b      	ldr	r3, [r3, #24]
 80049d6:	431a      	orrs	r2, r3
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	430a      	orrs	r2, r1
 80049de:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	681a      	ldr	r2, [r3, #0]
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f042 0201 	orr.w	r2, r2, #1
 80049ee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2200      	movs	r2, #0
 80049f4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2220      	movs	r2, #32
 80049fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2200      	movs	r2, #0
 8004a02:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2200      	movs	r2, #0
 8004a08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004a0c:	2300      	movs	r3, #0
}
 8004a0e:	4618      	mov	r0, r3
 8004a10:	3710      	adds	r7, #16
 8004a12:	46bd      	mov	sp, r7
 8004a14:	bd80      	pop	{r7, pc}
 8004a16:	bf00      	nop
 8004a18:	000186a0 	.word	0x000186a0
 8004a1c:	001e847f 	.word	0x001e847f
 8004a20:	003d08ff 	.word	0x003d08ff
 8004a24:	431bde83 	.word	0x431bde83
 8004a28:	10624dd3 	.word	0x10624dd3

08004a2c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b088      	sub	sp, #32
 8004a30:	af02      	add	r7, sp, #8
 8004a32:	60f8      	str	r0, [r7, #12]
 8004a34:	607a      	str	r2, [r7, #4]
 8004a36:	461a      	mov	r2, r3
 8004a38:	460b      	mov	r3, r1
 8004a3a:	817b      	strh	r3, [r7, #10]
 8004a3c:	4613      	mov	r3, r2
 8004a3e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004a40:	f7fe fc82 	bl	8003348 <HAL_GetTick>
 8004a44:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a4c:	b2db      	uxtb	r3, r3
 8004a4e:	2b20      	cmp	r3, #32
 8004a50:	f040 80e0 	bne.w	8004c14 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004a54:	697b      	ldr	r3, [r7, #20]
 8004a56:	9300      	str	r3, [sp, #0]
 8004a58:	2319      	movs	r3, #25
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	4970      	ldr	r1, [pc, #448]	@ (8004c20 <HAL_I2C_Master_Transmit+0x1f4>)
 8004a5e:	68f8      	ldr	r0, [r7, #12]
 8004a60:	f000 fdac 	bl	80055bc <I2C_WaitOnFlagUntilTimeout>
 8004a64:	4603      	mov	r3, r0
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d001      	beq.n	8004a6e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004a6a:	2302      	movs	r3, #2
 8004a6c:	e0d3      	b.n	8004c16 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a74:	2b01      	cmp	r3, #1
 8004a76:	d101      	bne.n	8004a7c <HAL_I2C_Master_Transmit+0x50>
 8004a78:	2302      	movs	r3, #2
 8004a7a:	e0cc      	b.n	8004c16 <HAL_I2C_Master_Transmit+0x1ea>
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	2201      	movs	r2, #1
 8004a80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f003 0301 	and.w	r3, r3, #1
 8004a8e:	2b01      	cmp	r3, #1
 8004a90:	d007      	beq.n	8004aa2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	681a      	ldr	r2, [r3, #0]
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f042 0201 	orr.w	r2, r2, #1
 8004aa0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004ab0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	2221      	movs	r2, #33	@ 0x21
 8004ab6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	2210      	movs	r2, #16
 8004abe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	687a      	ldr	r2, [r7, #4]
 8004acc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	893a      	ldrh	r2, [r7, #8]
 8004ad2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ad8:	b29a      	uxth	r2, r3
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	4a50      	ldr	r2, [pc, #320]	@ (8004c24 <HAL_I2C_Master_Transmit+0x1f8>)
 8004ae2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004ae4:	8979      	ldrh	r1, [r7, #10]
 8004ae6:	697b      	ldr	r3, [r7, #20]
 8004ae8:	6a3a      	ldr	r2, [r7, #32]
 8004aea:	68f8      	ldr	r0, [r7, #12]
 8004aec:	f000 fbfc 	bl	80052e8 <I2C_MasterRequestWrite>
 8004af0:	4603      	mov	r3, r0
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d001      	beq.n	8004afa <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004af6:	2301      	movs	r3, #1
 8004af8:	e08d      	b.n	8004c16 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004afa:	2300      	movs	r3, #0
 8004afc:	613b      	str	r3, [r7, #16]
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	695b      	ldr	r3, [r3, #20]
 8004b04:	613b      	str	r3, [r7, #16]
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	699b      	ldr	r3, [r3, #24]
 8004b0c:	613b      	str	r3, [r7, #16]
 8004b0e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004b10:	e066      	b.n	8004be0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b12:	697a      	ldr	r2, [r7, #20]
 8004b14:	6a39      	ldr	r1, [r7, #32]
 8004b16:	68f8      	ldr	r0, [r7, #12]
 8004b18:	f000 fe6a 	bl	80057f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004b1c:	4603      	mov	r3, r0
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d00d      	beq.n	8004b3e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b26:	2b04      	cmp	r3, #4
 8004b28:	d107      	bne.n	8004b3a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	681a      	ldr	r2, [r3, #0]
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b38:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	e06b      	b.n	8004c16 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b42:	781a      	ldrb	r2, [r3, #0]
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b4e:	1c5a      	adds	r2, r3, #1
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b58:	b29b      	uxth	r3, r3
 8004b5a:	3b01      	subs	r3, #1
 8004b5c:	b29a      	uxth	r2, r3
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b66:	3b01      	subs	r3, #1
 8004b68:	b29a      	uxth	r2, r3
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	695b      	ldr	r3, [r3, #20]
 8004b74:	f003 0304 	and.w	r3, r3, #4
 8004b78:	2b04      	cmp	r3, #4
 8004b7a:	d11b      	bne.n	8004bb4 <HAL_I2C_Master_Transmit+0x188>
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d017      	beq.n	8004bb4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b88:	781a      	ldrb	r2, [r3, #0]
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b94:	1c5a      	adds	r2, r3, #1
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b9e:	b29b      	uxth	r3, r3
 8004ba0:	3b01      	subs	r3, #1
 8004ba2:	b29a      	uxth	r2, r3
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bac:	3b01      	subs	r3, #1
 8004bae:	b29a      	uxth	r2, r3
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004bb4:	697a      	ldr	r2, [r7, #20]
 8004bb6:	6a39      	ldr	r1, [r7, #32]
 8004bb8:	68f8      	ldr	r0, [r7, #12]
 8004bba:	f000 fe61 	bl	8005880 <I2C_WaitOnBTFFlagUntilTimeout>
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d00d      	beq.n	8004be0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bc8:	2b04      	cmp	r3, #4
 8004bca:	d107      	bne.n	8004bdc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	681a      	ldr	r2, [r3, #0]
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004bda:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004bdc:	2301      	movs	r3, #1
 8004bde:	e01a      	b.n	8004c16 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d194      	bne.n	8004b12 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	681a      	ldr	r2, [r3, #0]
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004bf6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2220      	movs	r2, #32
 8004bfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2200      	movs	r2, #0
 8004c04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004c10:	2300      	movs	r3, #0
 8004c12:	e000      	b.n	8004c16 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004c14:	2302      	movs	r3, #2
  }
}
 8004c16:	4618      	mov	r0, r3
 8004c18:	3718      	adds	r7, #24
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}
 8004c1e:	bf00      	nop
 8004c20:	00100002 	.word	0x00100002
 8004c24:	ffff0000 	.word	0xffff0000

08004c28 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b08c      	sub	sp, #48	@ 0x30
 8004c2c:	af02      	add	r7, sp, #8
 8004c2e:	60f8      	str	r0, [r7, #12]
 8004c30:	4608      	mov	r0, r1
 8004c32:	4611      	mov	r1, r2
 8004c34:	461a      	mov	r2, r3
 8004c36:	4603      	mov	r3, r0
 8004c38:	817b      	strh	r3, [r7, #10]
 8004c3a:	460b      	mov	r3, r1
 8004c3c:	813b      	strh	r3, [r7, #8]
 8004c3e:	4613      	mov	r3, r2
 8004c40:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004c42:	f7fe fb81 	bl	8003348 <HAL_GetTick>
 8004c46:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c4e:	b2db      	uxtb	r3, r3
 8004c50:	2b20      	cmp	r3, #32
 8004c52:	f040 8214 	bne.w	800507e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c58:	9300      	str	r3, [sp, #0]
 8004c5a:	2319      	movs	r3, #25
 8004c5c:	2201      	movs	r2, #1
 8004c5e:	497b      	ldr	r1, [pc, #492]	@ (8004e4c <HAL_I2C_Mem_Read+0x224>)
 8004c60:	68f8      	ldr	r0, [r7, #12]
 8004c62:	f000 fcab 	bl	80055bc <I2C_WaitOnFlagUntilTimeout>
 8004c66:	4603      	mov	r3, r0
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d001      	beq.n	8004c70 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004c6c:	2302      	movs	r3, #2
 8004c6e:	e207      	b.n	8005080 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c76:	2b01      	cmp	r3, #1
 8004c78:	d101      	bne.n	8004c7e <HAL_I2C_Mem_Read+0x56>
 8004c7a:	2302      	movs	r3, #2
 8004c7c:	e200      	b.n	8005080 <HAL_I2C_Mem_Read+0x458>
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	2201      	movs	r2, #1
 8004c82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f003 0301 	and.w	r3, r3, #1
 8004c90:	2b01      	cmp	r3, #1
 8004c92:	d007      	beq.n	8004ca4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	681a      	ldr	r2, [r3, #0]
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f042 0201 	orr.w	r2, r2, #1
 8004ca2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	681a      	ldr	r2, [r3, #0]
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004cb2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2222      	movs	r2, #34	@ 0x22
 8004cb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	2240      	movs	r2, #64	@ 0x40
 8004cc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004cce:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004cd4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cda:	b29a      	uxth	r2, r3
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	4a5b      	ldr	r2, [pc, #364]	@ (8004e50 <HAL_I2C_Mem_Read+0x228>)
 8004ce4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004ce6:	88f8      	ldrh	r0, [r7, #6]
 8004ce8:	893a      	ldrh	r2, [r7, #8]
 8004cea:	8979      	ldrh	r1, [r7, #10]
 8004cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cee:	9301      	str	r3, [sp, #4]
 8004cf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cf2:	9300      	str	r3, [sp, #0]
 8004cf4:	4603      	mov	r3, r0
 8004cf6:	68f8      	ldr	r0, [r7, #12]
 8004cf8:	f000 fb78 	bl	80053ec <I2C_RequestMemoryRead>
 8004cfc:	4603      	mov	r3, r0
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d001      	beq.n	8004d06 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004d02:	2301      	movs	r3, #1
 8004d04:	e1bc      	b.n	8005080 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d113      	bne.n	8004d36 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d0e:	2300      	movs	r3, #0
 8004d10:	623b      	str	r3, [r7, #32]
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	695b      	ldr	r3, [r3, #20]
 8004d18:	623b      	str	r3, [r7, #32]
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	699b      	ldr	r3, [r3, #24]
 8004d20:	623b      	str	r3, [r7, #32]
 8004d22:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	681a      	ldr	r2, [r3, #0]
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d32:	601a      	str	r2, [r3, #0]
 8004d34:	e190      	b.n	8005058 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d3a:	2b01      	cmp	r3, #1
 8004d3c:	d11b      	bne.n	8004d76 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	681a      	ldr	r2, [r3, #0]
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d4c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d4e:	2300      	movs	r3, #0
 8004d50:	61fb      	str	r3, [r7, #28]
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	695b      	ldr	r3, [r3, #20]
 8004d58:	61fb      	str	r3, [r7, #28]
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	699b      	ldr	r3, [r3, #24]
 8004d60:	61fb      	str	r3, [r7, #28]
 8004d62:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	681a      	ldr	r2, [r3, #0]
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d72:	601a      	str	r2, [r3, #0]
 8004d74:	e170      	b.n	8005058 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d7a:	2b02      	cmp	r3, #2
 8004d7c:	d11b      	bne.n	8004db6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	681a      	ldr	r2, [r3, #0]
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d8c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	681a      	ldr	r2, [r3, #0]
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004d9c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d9e:	2300      	movs	r3, #0
 8004da0:	61bb      	str	r3, [r7, #24]
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	695b      	ldr	r3, [r3, #20]
 8004da8:	61bb      	str	r3, [r7, #24]
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	699b      	ldr	r3, [r3, #24]
 8004db0:	61bb      	str	r3, [r7, #24]
 8004db2:	69bb      	ldr	r3, [r7, #24]
 8004db4:	e150      	b.n	8005058 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004db6:	2300      	movs	r3, #0
 8004db8:	617b      	str	r3, [r7, #20]
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	695b      	ldr	r3, [r3, #20]
 8004dc0:	617b      	str	r3, [r7, #20]
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	699b      	ldr	r3, [r3, #24]
 8004dc8:	617b      	str	r3, [r7, #20]
 8004dca:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004dcc:	e144      	b.n	8005058 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dd2:	2b03      	cmp	r3, #3
 8004dd4:	f200 80f1 	bhi.w	8004fba <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ddc:	2b01      	cmp	r3, #1
 8004dde:	d123      	bne.n	8004e28 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004de0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004de2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004de4:	68f8      	ldr	r0, [r7, #12]
 8004de6:	f000 fd93 	bl	8005910 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004dea:	4603      	mov	r3, r0
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d001      	beq.n	8004df4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004df0:	2301      	movs	r3, #1
 8004df2:	e145      	b.n	8005080 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	691a      	ldr	r2, [r3, #16]
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dfe:	b2d2      	uxtb	r2, r2
 8004e00:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e06:	1c5a      	adds	r2, r3, #1
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e10:	3b01      	subs	r3, #1
 8004e12:	b29a      	uxth	r2, r3
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e1c:	b29b      	uxth	r3, r3
 8004e1e:	3b01      	subs	r3, #1
 8004e20:	b29a      	uxth	r2, r3
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004e26:	e117      	b.n	8005058 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e2c:	2b02      	cmp	r3, #2
 8004e2e:	d14e      	bne.n	8004ece <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e32:	9300      	str	r3, [sp, #0]
 8004e34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e36:	2200      	movs	r2, #0
 8004e38:	4906      	ldr	r1, [pc, #24]	@ (8004e54 <HAL_I2C_Mem_Read+0x22c>)
 8004e3a:	68f8      	ldr	r0, [r7, #12]
 8004e3c:	f000 fbbe 	bl	80055bc <I2C_WaitOnFlagUntilTimeout>
 8004e40:	4603      	mov	r3, r0
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d008      	beq.n	8004e58 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004e46:	2301      	movs	r3, #1
 8004e48:	e11a      	b.n	8005080 <HAL_I2C_Mem_Read+0x458>
 8004e4a:	bf00      	nop
 8004e4c:	00100002 	.word	0x00100002
 8004e50:	ffff0000 	.word	0xffff0000
 8004e54:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	681a      	ldr	r2, [r3, #0]
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e66:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	691a      	ldr	r2, [r3, #16]
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e72:	b2d2      	uxtb	r2, r2
 8004e74:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e7a:	1c5a      	adds	r2, r3, #1
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e84:	3b01      	subs	r3, #1
 8004e86:	b29a      	uxth	r2, r3
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e90:	b29b      	uxth	r3, r3
 8004e92:	3b01      	subs	r3, #1
 8004e94:	b29a      	uxth	r2, r3
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	691a      	ldr	r2, [r3, #16]
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ea4:	b2d2      	uxtb	r2, r2
 8004ea6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eac:	1c5a      	adds	r2, r3, #1
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004eb6:	3b01      	subs	r3, #1
 8004eb8:	b29a      	uxth	r2, r3
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ec2:	b29b      	uxth	r3, r3
 8004ec4:	3b01      	subs	r3, #1
 8004ec6:	b29a      	uxth	r2, r3
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004ecc:	e0c4      	b.n	8005058 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ed0:	9300      	str	r3, [sp, #0]
 8004ed2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	496c      	ldr	r1, [pc, #432]	@ (8005088 <HAL_I2C_Mem_Read+0x460>)
 8004ed8:	68f8      	ldr	r0, [r7, #12]
 8004eda:	f000 fb6f 	bl	80055bc <I2C_WaitOnFlagUntilTimeout>
 8004ede:	4603      	mov	r3, r0
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d001      	beq.n	8004ee8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	e0cb      	b.n	8005080 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	681a      	ldr	r2, [r3, #0]
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ef6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	691a      	ldr	r2, [r3, #16]
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f02:	b2d2      	uxtb	r2, r2
 8004f04:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f0a:	1c5a      	adds	r2, r3, #1
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f14:	3b01      	subs	r3, #1
 8004f16:	b29a      	uxth	r2, r3
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f20:	b29b      	uxth	r3, r3
 8004f22:	3b01      	subs	r3, #1
 8004f24:	b29a      	uxth	r2, r3
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f2c:	9300      	str	r3, [sp, #0]
 8004f2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f30:	2200      	movs	r2, #0
 8004f32:	4955      	ldr	r1, [pc, #340]	@ (8005088 <HAL_I2C_Mem_Read+0x460>)
 8004f34:	68f8      	ldr	r0, [r7, #12]
 8004f36:	f000 fb41 	bl	80055bc <I2C_WaitOnFlagUntilTimeout>
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d001      	beq.n	8004f44 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004f40:	2301      	movs	r3, #1
 8004f42:	e09d      	b.n	8005080 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	681a      	ldr	r2, [r3, #0]
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f52:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	691a      	ldr	r2, [r3, #16]
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f5e:	b2d2      	uxtb	r2, r2
 8004f60:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f66:	1c5a      	adds	r2, r3, #1
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f70:	3b01      	subs	r3, #1
 8004f72:	b29a      	uxth	r2, r3
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f7c:	b29b      	uxth	r3, r3
 8004f7e:	3b01      	subs	r3, #1
 8004f80:	b29a      	uxth	r2, r3
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	691a      	ldr	r2, [r3, #16]
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f90:	b2d2      	uxtb	r2, r2
 8004f92:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f98:	1c5a      	adds	r2, r3, #1
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fa2:	3b01      	subs	r3, #1
 8004fa4:	b29a      	uxth	r2, r3
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fae:	b29b      	uxth	r3, r3
 8004fb0:	3b01      	subs	r3, #1
 8004fb2:	b29a      	uxth	r2, r3
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004fb8:	e04e      	b.n	8005058 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004fba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fbc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004fbe:	68f8      	ldr	r0, [r7, #12]
 8004fc0:	f000 fca6 	bl	8005910 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004fc4:	4603      	mov	r3, r0
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d001      	beq.n	8004fce <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	e058      	b.n	8005080 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	691a      	ldr	r2, [r3, #16]
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fd8:	b2d2      	uxtb	r2, r2
 8004fda:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fe0:	1c5a      	adds	r2, r3, #1
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fea:	3b01      	subs	r3, #1
 8004fec:	b29a      	uxth	r2, r3
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ff6:	b29b      	uxth	r3, r3
 8004ff8:	3b01      	subs	r3, #1
 8004ffa:	b29a      	uxth	r2, r3
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	695b      	ldr	r3, [r3, #20]
 8005006:	f003 0304 	and.w	r3, r3, #4
 800500a:	2b04      	cmp	r3, #4
 800500c:	d124      	bne.n	8005058 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005012:	2b03      	cmp	r3, #3
 8005014:	d107      	bne.n	8005026 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	681a      	ldr	r2, [r3, #0]
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005024:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	691a      	ldr	r2, [r3, #16]
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005030:	b2d2      	uxtb	r2, r2
 8005032:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005038:	1c5a      	adds	r2, r3, #1
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005042:	3b01      	subs	r3, #1
 8005044:	b29a      	uxth	r2, r3
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800504e:	b29b      	uxth	r3, r3
 8005050:	3b01      	subs	r3, #1
 8005052:	b29a      	uxth	r2, r3
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800505c:	2b00      	cmp	r3, #0
 800505e:	f47f aeb6 	bne.w	8004dce <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	2220      	movs	r2, #32
 8005066:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	2200      	movs	r2, #0
 800506e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	2200      	movs	r2, #0
 8005076:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800507a:	2300      	movs	r3, #0
 800507c:	e000      	b.n	8005080 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800507e:	2302      	movs	r3, #2
  }
}
 8005080:	4618      	mov	r0, r3
 8005082:	3728      	adds	r7, #40	@ 0x28
 8005084:	46bd      	mov	sp, r7
 8005086:	bd80      	pop	{r7, pc}
 8005088:	00010004 	.word	0x00010004

0800508c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b08a      	sub	sp, #40	@ 0x28
 8005090:	af02      	add	r7, sp, #8
 8005092:	60f8      	str	r0, [r7, #12]
 8005094:	607a      	str	r2, [r7, #4]
 8005096:	603b      	str	r3, [r7, #0]
 8005098:	460b      	mov	r3, r1
 800509a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800509c:	f7fe f954 	bl	8003348 <HAL_GetTick>
 80050a0:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80050a2:	2300      	movs	r3, #0
 80050a4:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050ac:	b2db      	uxtb	r3, r3
 80050ae:	2b20      	cmp	r3, #32
 80050b0:	f040 8111 	bne.w	80052d6 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80050b4:	69fb      	ldr	r3, [r7, #28]
 80050b6:	9300      	str	r3, [sp, #0]
 80050b8:	2319      	movs	r3, #25
 80050ba:	2201      	movs	r2, #1
 80050bc:	4988      	ldr	r1, [pc, #544]	@ (80052e0 <HAL_I2C_IsDeviceReady+0x254>)
 80050be:	68f8      	ldr	r0, [r7, #12]
 80050c0:	f000 fa7c 	bl	80055bc <I2C_WaitOnFlagUntilTimeout>
 80050c4:	4603      	mov	r3, r0
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d001      	beq.n	80050ce <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80050ca:	2302      	movs	r3, #2
 80050cc:	e104      	b.n	80052d8 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80050d4:	2b01      	cmp	r3, #1
 80050d6:	d101      	bne.n	80050dc <HAL_I2C_IsDeviceReady+0x50>
 80050d8:	2302      	movs	r3, #2
 80050da:	e0fd      	b.n	80052d8 <HAL_I2C_IsDeviceReady+0x24c>
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	2201      	movs	r2, #1
 80050e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f003 0301 	and.w	r3, r3, #1
 80050ee:	2b01      	cmp	r3, #1
 80050f0:	d007      	beq.n	8005102 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	681a      	ldr	r2, [r3, #0]
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f042 0201 	orr.w	r2, r2, #1
 8005100:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	681a      	ldr	r2, [r3, #0]
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005110:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	2224      	movs	r2, #36	@ 0x24
 8005116:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	2200      	movs	r2, #0
 800511e:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	4a70      	ldr	r2, [pc, #448]	@ (80052e4 <HAL_I2C_IsDeviceReady+0x258>)
 8005124:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	681a      	ldr	r2, [r3, #0]
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005134:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8005136:	69fb      	ldr	r3, [r7, #28]
 8005138:	9300      	str	r3, [sp, #0]
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	2200      	movs	r2, #0
 800513e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005142:	68f8      	ldr	r0, [r7, #12]
 8005144:	f000 fa3a 	bl	80055bc <I2C_WaitOnFlagUntilTimeout>
 8005148:	4603      	mov	r3, r0
 800514a:	2b00      	cmp	r3, #0
 800514c:	d00d      	beq.n	800516a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005158:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800515c:	d103      	bne.n	8005166 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005164:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8005166:	2303      	movs	r3, #3
 8005168:	e0b6      	b.n	80052d8 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800516a:	897b      	ldrh	r3, [r7, #10]
 800516c:	b2db      	uxtb	r3, r3
 800516e:	461a      	mov	r2, r3
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005178:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800517a:	f7fe f8e5 	bl	8003348 <HAL_GetTick>
 800517e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	695b      	ldr	r3, [r3, #20]
 8005186:	f003 0302 	and.w	r3, r3, #2
 800518a:	2b02      	cmp	r3, #2
 800518c:	bf0c      	ite	eq
 800518e:	2301      	moveq	r3, #1
 8005190:	2300      	movne	r3, #0
 8005192:	b2db      	uxtb	r3, r3
 8005194:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	695b      	ldr	r3, [r3, #20]
 800519c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051a4:	bf0c      	ite	eq
 80051a6:	2301      	moveq	r3, #1
 80051a8:	2300      	movne	r3, #0
 80051aa:	b2db      	uxtb	r3, r3
 80051ac:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80051ae:	e025      	b.n	80051fc <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80051b0:	f7fe f8ca 	bl	8003348 <HAL_GetTick>
 80051b4:	4602      	mov	r2, r0
 80051b6:	69fb      	ldr	r3, [r7, #28]
 80051b8:	1ad3      	subs	r3, r2, r3
 80051ba:	683a      	ldr	r2, [r7, #0]
 80051bc:	429a      	cmp	r2, r3
 80051be:	d302      	bcc.n	80051c6 <HAL_I2C_IsDeviceReady+0x13a>
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d103      	bne.n	80051ce <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	22a0      	movs	r2, #160	@ 0xa0
 80051ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	695b      	ldr	r3, [r3, #20]
 80051d4:	f003 0302 	and.w	r3, r3, #2
 80051d8:	2b02      	cmp	r3, #2
 80051da:	bf0c      	ite	eq
 80051dc:	2301      	moveq	r3, #1
 80051de:	2300      	movne	r3, #0
 80051e0:	b2db      	uxtb	r3, r3
 80051e2:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	695b      	ldr	r3, [r3, #20]
 80051ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051f2:	bf0c      	ite	eq
 80051f4:	2301      	moveq	r3, #1
 80051f6:	2300      	movne	r3, #0
 80051f8:	b2db      	uxtb	r3, r3
 80051fa:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005202:	b2db      	uxtb	r3, r3
 8005204:	2ba0      	cmp	r3, #160	@ 0xa0
 8005206:	d005      	beq.n	8005214 <HAL_I2C_IsDeviceReady+0x188>
 8005208:	7dfb      	ldrb	r3, [r7, #23]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d102      	bne.n	8005214 <HAL_I2C_IsDeviceReady+0x188>
 800520e:	7dbb      	ldrb	r3, [r7, #22]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d0cd      	beq.n	80051b0 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	2220      	movs	r2, #32
 8005218:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	695b      	ldr	r3, [r3, #20]
 8005222:	f003 0302 	and.w	r3, r3, #2
 8005226:	2b02      	cmp	r3, #2
 8005228:	d129      	bne.n	800527e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	681a      	ldr	r2, [r3, #0]
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005238:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800523a:	2300      	movs	r3, #0
 800523c:	613b      	str	r3, [r7, #16]
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	695b      	ldr	r3, [r3, #20]
 8005244:	613b      	str	r3, [r7, #16]
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	699b      	ldr	r3, [r3, #24]
 800524c:	613b      	str	r3, [r7, #16]
 800524e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005250:	69fb      	ldr	r3, [r7, #28]
 8005252:	9300      	str	r3, [sp, #0]
 8005254:	2319      	movs	r3, #25
 8005256:	2201      	movs	r2, #1
 8005258:	4921      	ldr	r1, [pc, #132]	@ (80052e0 <HAL_I2C_IsDeviceReady+0x254>)
 800525a:	68f8      	ldr	r0, [r7, #12]
 800525c:	f000 f9ae 	bl	80055bc <I2C_WaitOnFlagUntilTimeout>
 8005260:	4603      	mov	r3, r0
 8005262:	2b00      	cmp	r3, #0
 8005264:	d001      	beq.n	800526a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8005266:	2301      	movs	r3, #1
 8005268:	e036      	b.n	80052d8 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2220      	movs	r2, #32
 800526e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	2200      	movs	r2, #0
 8005276:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800527a:	2300      	movs	r3, #0
 800527c:	e02c      	b.n	80052d8 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	681a      	ldr	r2, [r3, #0]
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800528c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005296:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005298:	69fb      	ldr	r3, [r7, #28]
 800529a:	9300      	str	r3, [sp, #0]
 800529c:	2319      	movs	r3, #25
 800529e:	2201      	movs	r2, #1
 80052a0:	490f      	ldr	r1, [pc, #60]	@ (80052e0 <HAL_I2C_IsDeviceReady+0x254>)
 80052a2:	68f8      	ldr	r0, [r7, #12]
 80052a4:	f000 f98a 	bl	80055bc <I2C_WaitOnFlagUntilTimeout>
 80052a8:	4603      	mov	r3, r0
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d001      	beq.n	80052b2 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80052ae:	2301      	movs	r3, #1
 80052b0:	e012      	b.n	80052d8 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80052b2:	69bb      	ldr	r3, [r7, #24]
 80052b4:	3301      	adds	r3, #1
 80052b6:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80052b8:	69ba      	ldr	r2, [r7, #24]
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	429a      	cmp	r2, r3
 80052be:	f4ff af32 	bcc.w	8005126 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	2220      	movs	r2, #32
 80052c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	2200      	movs	r2, #0
 80052ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	e000      	b.n	80052d8 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80052d6:	2302      	movs	r3, #2
  }
}
 80052d8:	4618      	mov	r0, r3
 80052da:	3720      	adds	r7, #32
 80052dc:	46bd      	mov	sp, r7
 80052de:	bd80      	pop	{r7, pc}
 80052e0:	00100002 	.word	0x00100002
 80052e4:	ffff0000 	.word	0xffff0000

080052e8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b088      	sub	sp, #32
 80052ec:	af02      	add	r7, sp, #8
 80052ee:	60f8      	str	r0, [r7, #12]
 80052f0:	607a      	str	r2, [r7, #4]
 80052f2:	603b      	str	r3, [r7, #0]
 80052f4:	460b      	mov	r3, r1
 80052f6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052fc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80052fe:	697b      	ldr	r3, [r7, #20]
 8005300:	2b08      	cmp	r3, #8
 8005302:	d006      	beq.n	8005312 <I2C_MasterRequestWrite+0x2a>
 8005304:	697b      	ldr	r3, [r7, #20]
 8005306:	2b01      	cmp	r3, #1
 8005308:	d003      	beq.n	8005312 <I2C_MasterRequestWrite+0x2a>
 800530a:	697b      	ldr	r3, [r7, #20]
 800530c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005310:	d108      	bne.n	8005324 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	681a      	ldr	r2, [r3, #0]
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005320:	601a      	str	r2, [r3, #0]
 8005322:	e00b      	b.n	800533c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005328:	2b12      	cmp	r3, #18
 800532a:	d107      	bne.n	800533c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	681a      	ldr	r2, [r3, #0]
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800533a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	9300      	str	r3, [sp, #0]
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2200      	movs	r2, #0
 8005344:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005348:	68f8      	ldr	r0, [r7, #12]
 800534a:	f000 f937 	bl	80055bc <I2C_WaitOnFlagUntilTimeout>
 800534e:	4603      	mov	r3, r0
 8005350:	2b00      	cmp	r3, #0
 8005352:	d00d      	beq.n	8005370 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800535e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005362:	d103      	bne.n	800536c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800536a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800536c:	2303      	movs	r3, #3
 800536e:	e035      	b.n	80053dc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	691b      	ldr	r3, [r3, #16]
 8005374:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005378:	d108      	bne.n	800538c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800537a:	897b      	ldrh	r3, [r7, #10]
 800537c:	b2db      	uxtb	r3, r3
 800537e:	461a      	mov	r2, r3
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005388:	611a      	str	r2, [r3, #16]
 800538a:	e01b      	b.n	80053c4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800538c:	897b      	ldrh	r3, [r7, #10]
 800538e:	11db      	asrs	r3, r3, #7
 8005390:	b2db      	uxtb	r3, r3
 8005392:	f003 0306 	and.w	r3, r3, #6
 8005396:	b2db      	uxtb	r3, r3
 8005398:	f063 030f 	orn	r3, r3, #15
 800539c:	b2da      	uxtb	r2, r3
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	687a      	ldr	r2, [r7, #4]
 80053a8:	490e      	ldr	r1, [pc, #56]	@ (80053e4 <I2C_MasterRequestWrite+0xfc>)
 80053aa:	68f8      	ldr	r0, [r7, #12]
 80053ac:	f000 f980 	bl	80056b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80053b0:	4603      	mov	r3, r0
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d001      	beq.n	80053ba <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80053b6:	2301      	movs	r3, #1
 80053b8:	e010      	b.n	80053dc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80053ba:	897b      	ldrh	r3, [r7, #10]
 80053bc:	b2da      	uxtb	r2, r3
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	687a      	ldr	r2, [r7, #4]
 80053c8:	4907      	ldr	r1, [pc, #28]	@ (80053e8 <I2C_MasterRequestWrite+0x100>)
 80053ca:	68f8      	ldr	r0, [r7, #12]
 80053cc:	f000 f970 	bl	80056b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80053d0:	4603      	mov	r3, r0
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d001      	beq.n	80053da <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80053d6:	2301      	movs	r3, #1
 80053d8:	e000      	b.n	80053dc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80053da:	2300      	movs	r3, #0
}
 80053dc:	4618      	mov	r0, r3
 80053de:	3718      	adds	r7, #24
 80053e0:	46bd      	mov	sp, r7
 80053e2:	bd80      	pop	{r7, pc}
 80053e4:	00010008 	.word	0x00010008
 80053e8:	00010002 	.word	0x00010002

080053ec <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b088      	sub	sp, #32
 80053f0:	af02      	add	r7, sp, #8
 80053f2:	60f8      	str	r0, [r7, #12]
 80053f4:	4608      	mov	r0, r1
 80053f6:	4611      	mov	r1, r2
 80053f8:	461a      	mov	r2, r3
 80053fa:	4603      	mov	r3, r0
 80053fc:	817b      	strh	r3, [r7, #10]
 80053fe:	460b      	mov	r3, r1
 8005400:	813b      	strh	r3, [r7, #8]
 8005402:	4613      	mov	r3, r2
 8005404:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	681a      	ldr	r2, [r3, #0]
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005414:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	681a      	ldr	r2, [r3, #0]
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005424:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005428:	9300      	str	r3, [sp, #0]
 800542a:	6a3b      	ldr	r3, [r7, #32]
 800542c:	2200      	movs	r2, #0
 800542e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005432:	68f8      	ldr	r0, [r7, #12]
 8005434:	f000 f8c2 	bl	80055bc <I2C_WaitOnFlagUntilTimeout>
 8005438:	4603      	mov	r3, r0
 800543a:	2b00      	cmp	r3, #0
 800543c:	d00d      	beq.n	800545a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005448:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800544c:	d103      	bne.n	8005456 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005454:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005456:	2303      	movs	r3, #3
 8005458:	e0aa      	b.n	80055b0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800545a:	897b      	ldrh	r3, [r7, #10]
 800545c:	b2db      	uxtb	r3, r3
 800545e:	461a      	mov	r2, r3
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005468:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800546a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800546c:	6a3a      	ldr	r2, [r7, #32]
 800546e:	4952      	ldr	r1, [pc, #328]	@ (80055b8 <I2C_RequestMemoryRead+0x1cc>)
 8005470:	68f8      	ldr	r0, [r7, #12]
 8005472:	f000 f91d 	bl	80056b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005476:	4603      	mov	r3, r0
 8005478:	2b00      	cmp	r3, #0
 800547a:	d001      	beq.n	8005480 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800547c:	2301      	movs	r3, #1
 800547e:	e097      	b.n	80055b0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005480:	2300      	movs	r3, #0
 8005482:	617b      	str	r3, [r7, #20]
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	695b      	ldr	r3, [r3, #20]
 800548a:	617b      	str	r3, [r7, #20]
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	699b      	ldr	r3, [r3, #24]
 8005492:	617b      	str	r3, [r7, #20]
 8005494:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005496:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005498:	6a39      	ldr	r1, [r7, #32]
 800549a:	68f8      	ldr	r0, [r7, #12]
 800549c:	f000 f9a8 	bl	80057f0 <I2C_WaitOnTXEFlagUntilTimeout>
 80054a0:	4603      	mov	r3, r0
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d00d      	beq.n	80054c2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054aa:	2b04      	cmp	r3, #4
 80054ac:	d107      	bne.n	80054be <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	681a      	ldr	r2, [r3, #0]
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80054bc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80054be:	2301      	movs	r3, #1
 80054c0:	e076      	b.n	80055b0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80054c2:	88fb      	ldrh	r3, [r7, #6]
 80054c4:	2b01      	cmp	r3, #1
 80054c6:	d105      	bne.n	80054d4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80054c8:	893b      	ldrh	r3, [r7, #8]
 80054ca:	b2da      	uxtb	r2, r3
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	611a      	str	r2, [r3, #16]
 80054d2:	e021      	b.n	8005518 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80054d4:	893b      	ldrh	r3, [r7, #8]
 80054d6:	0a1b      	lsrs	r3, r3, #8
 80054d8:	b29b      	uxth	r3, r3
 80054da:	b2da      	uxtb	r2, r3
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80054e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054e4:	6a39      	ldr	r1, [r7, #32]
 80054e6:	68f8      	ldr	r0, [r7, #12]
 80054e8:	f000 f982 	bl	80057f0 <I2C_WaitOnTXEFlagUntilTimeout>
 80054ec:	4603      	mov	r3, r0
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d00d      	beq.n	800550e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054f6:	2b04      	cmp	r3, #4
 80054f8:	d107      	bne.n	800550a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	681a      	ldr	r2, [r3, #0]
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005508:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800550a:	2301      	movs	r3, #1
 800550c:	e050      	b.n	80055b0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800550e:	893b      	ldrh	r3, [r7, #8]
 8005510:	b2da      	uxtb	r2, r3
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005518:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800551a:	6a39      	ldr	r1, [r7, #32]
 800551c:	68f8      	ldr	r0, [r7, #12]
 800551e:	f000 f967 	bl	80057f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005522:	4603      	mov	r3, r0
 8005524:	2b00      	cmp	r3, #0
 8005526:	d00d      	beq.n	8005544 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800552c:	2b04      	cmp	r3, #4
 800552e:	d107      	bne.n	8005540 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	681a      	ldr	r2, [r3, #0]
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800553e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005540:	2301      	movs	r3, #1
 8005542:	e035      	b.n	80055b0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	681a      	ldr	r2, [r3, #0]
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005552:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005556:	9300      	str	r3, [sp, #0]
 8005558:	6a3b      	ldr	r3, [r7, #32]
 800555a:	2200      	movs	r2, #0
 800555c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005560:	68f8      	ldr	r0, [r7, #12]
 8005562:	f000 f82b 	bl	80055bc <I2C_WaitOnFlagUntilTimeout>
 8005566:	4603      	mov	r3, r0
 8005568:	2b00      	cmp	r3, #0
 800556a:	d00d      	beq.n	8005588 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005576:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800557a:	d103      	bne.n	8005584 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005582:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005584:	2303      	movs	r3, #3
 8005586:	e013      	b.n	80055b0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005588:	897b      	ldrh	r3, [r7, #10]
 800558a:	b2db      	uxtb	r3, r3
 800558c:	f043 0301 	orr.w	r3, r3, #1
 8005590:	b2da      	uxtb	r2, r3
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800559a:	6a3a      	ldr	r2, [r7, #32]
 800559c:	4906      	ldr	r1, [pc, #24]	@ (80055b8 <I2C_RequestMemoryRead+0x1cc>)
 800559e:	68f8      	ldr	r0, [r7, #12]
 80055a0:	f000 f886 	bl	80056b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80055a4:	4603      	mov	r3, r0
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d001      	beq.n	80055ae <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80055aa:	2301      	movs	r3, #1
 80055ac:	e000      	b.n	80055b0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80055ae:	2300      	movs	r3, #0
}
 80055b0:	4618      	mov	r0, r3
 80055b2:	3718      	adds	r7, #24
 80055b4:	46bd      	mov	sp, r7
 80055b6:	bd80      	pop	{r7, pc}
 80055b8:	00010002 	.word	0x00010002

080055bc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b084      	sub	sp, #16
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	60f8      	str	r0, [r7, #12]
 80055c4:	60b9      	str	r1, [r7, #8]
 80055c6:	603b      	str	r3, [r7, #0]
 80055c8:	4613      	mov	r3, r2
 80055ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80055cc:	e048      	b.n	8005660 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055d4:	d044      	beq.n	8005660 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055d6:	f7fd feb7 	bl	8003348 <HAL_GetTick>
 80055da:	4602      	mov	r2, r0
 80055dc:	69bb      	ldr	r3, [r7, #24]
 80055de:	1ad3      	subs	r3, r2, r3
 80055e0:	683a      	ldr	r2, [r7, #0]
 80055e2:	429a      	cmp	r2, r3
 80055e4:	d302      	bcc.n	80055ec <I2C_WaitOnFlagUntilTimeout+0x30>
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d139      	bne.n	8005660 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	0c1b      	lsrs	r3, r3, #16
 80055f0:	b2db      	uxtb	r3, r3
 80055f2:	2b01      	cmp	r3, #1
 80055f4:	d10d      	bne.n	8005612 <I2C_WaitOnFlagUntilTimeout+0x56>
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	695b      	ldr	r3, [r3, #20]
 80055fc:	43da      	mvns	r2, r3
 80055fe:	68bb      	ldr	r3, [r7, #8]
 8005600:	4013      	ands	r3, r2
 8005602:	b29b      	uxth	r3, r3
 8005604:	2b00      	cmp	r3, #0
 8005606:	bf0c      	ite	eq
 8005608:	2301      	moveq	r3, #1
 800560a:	2300      	movne	r3, #0
 800560c:	b2db      	uxtb	r3, r3
 800560e:	461a      	mov	r2, r3
 8005610:	e00c      	b.n	800562c <I2C_WaitOnFlagUntilTimeout+0x70>
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	699b      	ldr	r3, [r3, #24]
 8005618:	43da      	mvns	r2, r3
 800561a:	68bb      	ldr	r3, [r7, #8]
 800561c:	4013      	ands	r3, r2
 800561e:	b29b      	uxth	r3, r3
 8005620:	2b00      	cmp	r3, #0
 8005622:	bf0c      	ite	eq
 8005624:	2301      	moveq	r3, #1
 8005626:	2300      	movne	r3, #0
 8005628:	b2db      	uxtb	r3, r3
 800562a:	461a      	mov	r2, r3
 800562c:	79fb      	ldrb	r3, [r7, #7]
 800562e:	429a      	cmp	r2, r3
 8005630:	d116      	bne.n	8005660 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	2200      	movs	r2, #0
 8005636:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	2220      	movs	r2, #32
 800563c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	2200      	movs	r2, #0
 8005644:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800564c:	f043 0220 	orr.w	r2, r3, #32
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	2200      	movs	r2, #0
 8005658:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800565c:	2301      	movs	r3, #1
 800565e:	e023      	b.n	80056a8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	0c1b      	lsrs	r3, r3, #16
 8005664:	b2db      	uxtb	r3, r3
 8005666:	2b01      	cmp	r3, #1
 8005668:	d10d      	bne.n	8005686 <I2C_WaitOnFlagUntilTimeout+0xca>
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	695b      	ldr	r3, [r3, #20]
 8005670:	43da      	mvns	r2, r3
 8005672:	68bb      	ldr	r3, [r7, #8]
 8005674:	4013      	ands	r3, r2
 8005676:	b29b      	uxth	r3, r3
 8005678:	2b00      	cmp	r3, #0
 800567a:	bf0c      	ite	eq
 800567c:	2301      	moveq	r3, #1
 800567e:	2300      	movne	r3, #0
 8005680:	b2db      	uxtb	r3, r3
 8005682:	461a      	mov	r2, r3
 8005684:	e00c      	b.n	80056a0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	699b      	ldr	r3, [r3, #24]
 800568c:	43da      	mvns	r2, r3
 800568e:	68bb      	ldr	r3, [r7, #8]
 8005690:	4013      	ands	r3, r2
 8005692:	b29b      	uxth	r3, r3
 8005694:	2b00      	cmp	r3, #0
 8005696:	bf0c      	ite	eq
 8005698:	2301      	moveq	r3, #1
 800569a:	2300      	movne	r3, #0
 800569c:	b2db      	uxtb	r3, r3
 800569e:	461a      	mov	r2, r3
 80056a0:	79fb      	ldrb	r3, [r7, #7]
 80056a2:	429a      	cmp	r2, r3
 80056a4:	d093      	beq.n	80055ce <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80056a6:	2300      	movs	r3, #0
}
 80056a8:	4618      	mov	r0, r3
 80056aa:	3710      	adds	r7, #16
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bd80      	pop	{r7, pc}

080056b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b084      	sub	sp, #16
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	60f8      	str	r0, [r7, #12]
 80056b8:	60b9      	str	r1, [r7, #8]
 80056ba:	607a      	str	r2, [r7, #4]
 80056bc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80056be:	e071      	b.n	80057a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	695b      	ldr	r3, [r3, #20]
 80056c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056ce:	d123      	bne.n	8005718 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	681a      	ldr	r2, [r3, #0]
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80056de:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80056e8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	2200      	movs	r2, #0
 80056ee:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	2220      	movs	r2, #32
 80056f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	2200      	movs	r2, #0
 80056fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005704:	f043 0204 	orr.w	r2, r3, #4
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	2200      	movs	r2, #0
 8005710:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005714:	2301      	movs	r3, #1
 8005716:	e067      	b.n	80057e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800571e:	d041      	beq.n	80057a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005720:	f7fd fe12 	bl	8003348 <HAL_GetTick>
 8005724:	4602      	mov	r2, r0
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	1ad3      	subs	r3, r2, r3
 800572a:	687a      	ldr	r2, [r7, #4]
 800572c:	429a      	cmp	r2, r3
 800572e:	d302      	bcc.n	8005736 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d136      	bne.n	80057a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005736:	68bb      	ldr	r3, [r7, #8]
 8005738:	0c1b      	lsrs	r3, r3, #16
 800573a:	b2db      	uxtb	r3, r3
 800573c:	2b01      	cmp	r3, #1
 800573e:	d10c      	bne.n	800575a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	695b      	ldr	r3, [r3, #20]
 8005746:	43da      	mvns	r2, r3
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	4013      	ands	r3, r2
 800574c:	b29b      	uxth	r3, r3
 800574e:	2b00      	cmp	r3, #0
 8005750:	bf14      	ite	ne
 8005752:	2301      	movne	r3, #1
 8005754:	2300      	moveq	r3, #0
 8005756:	b2db      	uxtb	r3, r3
 8005758:	e00b      	b.n	8005772 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	699b      	ldr	r3, [r3, #24]
 8005760:	43da      	mvns	r2, r3
 8005762:	68bb      	ldr	r3, [r7, #8]
 8005764:	4013      	ands	r3, r2
 8005766:	b29b      	uxth	r3, r3
 8005768:	2b00      	cmp	r3, #0
 800576a:	bf14      	ite	ne
 800576c:	2301      	movne	r3, #1
 800576e:	2300      	moveq	r3, #0
 8005770:	b2db      	uxtb	r3, r3
 8005772:	2b00      	cmp	r3, #0
 8005774:	d016      	beq.n	80057a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	2200      	movs	r2, #0
 800577a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	2220      	movs	r2, #32
 8005780:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	2200      	movs	r2, #0
 8005788:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005790:	f043 0220 	orr.w	r2, r3, #32
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	2200      	movs	r2, #0
 800579c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80057a0:	2301      	movs	r3, #1
 80057a2:	e021      	b.n	80057e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	0c1b      	lsrs	r3, r3, #16
 80057a8:	b2db      	uxtb	r3, r3
 80057aa:	2b01      	cmp	r3, #1
 80057ac:	d10c      	bne.n	80057c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	695b      	ldr	r3, [r3, #20]
 80057b4:	43da      	mvns	r2, r3
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	4013      	ands	r3, r2
 80057ba:	b29b      	uxth	r3, r3
 80057bc:	2b00      	cmp	r3, #0
 80057be:	bf14      	ite	ne
 80057c0:	2301      	movne	r3, #1
 80057c2:	2300      	moveq	r3, #0
 80057c4:	b2db      	uxtb	r3, r3
 80057c6:	e00b      	b.n	80057e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	699b      	ldr	r3, [r3, #24]
 80057ce:	43da      	mvns	r2, r3
 80057d0:	68bb      	ldr	r3, [r7, #8]
 80057d2:	4013      	ands	r3, r2
 80057d4:	b29b      	uxth	r3, r3
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	bf14      	ite	ne
 80057da:	2301      	movne	r3, #1
 80057dc:	2300      	moveq	r3, #0
 80057de:	b2db      	uxtb	r3, r3
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	f47f af6d 	bne.w	80056c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80057e6:	2300      	movs	r3, #0
}
 80057e8:	4618      	mov	r0, r3
 80057ea:	3710      	adds	r7, #16
 80057ec:	46bd      	mov	sp, r7
 80057ee:	bd80      	pop	{r7, pc}

080057f0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	b084      	sub	sp, #16
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	60f8      	str	r0, [r7, #12]
 80057f8:	60b9      	str	r1, [r7, #8]
 80057fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80057fc:	e034      	b.n	8005868 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80057fe:	68f8      	ldr	r0, [r7, #12]
 8005800:	f000 f8e3 	bl	80059ca <I2C_IsAcknowledgeFailed>
 8005804:	4603      	mov	r3, r0
 8005806:	2b00      	cmp	r3, #0
 8005808:	d001      	beq.n	800580e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800580a:	2301      	movs	r3, #1
 800580c:	e034      	b.n	8005878 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800580e:	68bb      	ldr	r3, [r7, #8]
 8005810:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005814:	d028      	beq.n	8005868 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005816:	f7fd fd97 	bl	8003348 <HAL_GetTick>
 800581a:	4602      	mov	r2, r0
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	1ad3      	subs	r3, r2, r3
 8005820:	68ba      	ldr	r2, [r7, #8]
 8005822:	429a      	cmp	r2, r3
 8005824:	d302      	bcc.n	800582c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005826:	68bb      	ldr	r3, [r7, #8]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d11d      	bne.n	8005868 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	695b      	ldr	r3, [r3, #20]
 8005832:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005836:	2b80      	cmp	r3, #128	@ 0x80
 8005838:	d016      	beq.n	8005868 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	2200      	movs	r2, #0
 800583e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	2220      	movs	r2, #32
 8005844:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	2200      	movs	r2, #0
 800584c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005854:	f043 0220 	orr.w	r2, r3, #32
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	2200      	movs	r2, #0
 8005860:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005864:	2301      	movs	r3, #1
 8005866:	e007      	b.n	8005878 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	695b      	ldr	r3, [r3, #20]
 800586e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005872:	2b80      	cmp	r3, #128	@ 0x80
 8005874:	d1c3      	bne.n	80057fe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005876:	2300      	movs	r3, #0
}
 8005878:	4618      	mov	r0, r3
 800587a:	3710      	adds	r7, #16
 800587c:	46bd      	mov	sp, r7
 800587e:	bd80      	pop	{r7, pc}

08005880 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	b084      	sub	sp, #16
 8005884:	af00      	add	r7, sp, #0
 8005886:	60f8      	str	r0, [r7, #12]
 8005888:	60b9      	str	r1, [r7, #8]
 800588a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800588c:	e034      	b.n	80058f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800588e:	68f8      	ldr	r0, [r7, #12]
 8005890:	f000 f89b 	bl	80059ca <I2C_IsAcknowledgeFailed>
 8005894:	4603      	mov	r3, r0
 8005896:	2b00      	cmp	r3, #0
 8005898:	d001      	beq.n	800589e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800589a:	2301      	movs	r3, #1
 800589c:	e034      	b.n	8005908 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800589e:	68bb      	ldr	r3, [r7, #8]
 80058a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058a4:	d028      	beq.n	80058f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058a6:	f7fd fd4f 	bl	8003348 <HAL_GetTick>
 80058aa:	4602      	mov	r2, r0
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	1ad3      	subs	r3, r2, r3
 80058b0:	68ba      	ldr	r2, [r7, #8]
 80058b2:	429a      	cmp	r2, r3
 80058b4:	d302      	bcc.n	80058bc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80058b6:	68bb      	ldr	r3, [r7, #8]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d11d      	bne.n	80058f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	695b      	ldr	r3, [r3, #20]
 80058c2:	f003 0304 	and.w	r3, r3, #4
 80058c6:	2b04      	cmp	r3, #4
 80058c8:	d016      	beq.n	80058f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	2200      	movs	r2, #0
 80058ce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	2220      	movs	r2, #32
 80058d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	2200      	movs	r2, #0
 80058dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058e4:	f043 0220 	orr.w	r2, r3, #32
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	2200      	movs	r2, #0
 80058f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80058f4:	2301      	movs	r3, #1
 80058f6:	e007      	b.n	8005908 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	695b      	ldr	r3, [r3, #20]
 80058fe:	f003 0304 	and.w	r3, r3, #4
 8005902:	2b04      	cmp	r3, #4
 8005904:	d1c3      	bne.n	800588e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005906:	2300      	movs	r3, #0
}
 8005908:	4618      	mov	r0, r3
 800590a:	3710      	adds	r7, #16
 800590c:	46bd      	mov	sp, r7
 800590e:	bd80      	pop	{r7, pc}

08005910 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b084      	sub	sp, #16
 8005914:	af00      	add	r7, sp, #0
 8005916:	60f8      	str	r0, [r7, #12]
 8005918:	60b9      	str	r1, [r7, #8]
 800591a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800591c:	e049      	b.n	80059b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	695b      	ldr	r3, [r3, #20]
 8005924:	f003 0310 	and.w	r3, r3, #16
 8005928:	2b10      	cmp	r3, #16
 800592a:	d119      	bne.n	8005960 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f06f 0210 	mvn.w	r2, #16
 8005934:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	2200      	movs	r2, #0
 800593a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	2220      	movs	r2, #32
 8005940:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	2200      	movs	r2, #0
 8005948:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	2200      	movs	r2, #0
 8005958:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800595c:	2301      	movs	r3, #1
 800595e:	e030      	b.n	80059c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005960:	f7fd fcf2 	bl	8003348 <HAL_GetTick>
 8005964:	4602      	mov	r2, r0
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	1ad3      	subs	r3, r2, r3
 800596a:	68ba      	ldr	r2, [r7, #8]
 800596c:	429a      	cmp	r2, r3
 800596e:	d302      	bcc.n	8005976 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005970:	68bb      	ldr	r3, [r7, #8]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d11d      	bne.n	80059b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	695b      	ldr	r3, [r3, #20]
 800597c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005980:	2b40      	cmp	r3, #64	@ 0x40
 8005982:	d016      	beq.n	80059b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	2200      	movs	r2, #0
 8005988:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	2220      	movs	r2, #32
 800598e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	2200      	movs	r2, #0
 8005996:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800599e:	f043 0220 	orr.w	r2, r3, #32
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	2200      	movs	r2, #0
 80059aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80059ae:	2301      	movs	r3, #1
 80059b0:	e007      	b.n	80059c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	695b      	ldr	r3, [r3, #20]
 80059b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059bc:	2b40      	cmp	r3, #64	@ 0x40
 80059be:	d1ae      	bne.n	800591e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80059c0:	2300      	movs	r3, #0
}
 80059c2:	4618      	mov	r0, r3
 80059c4:	3710      	adds	r7, #16
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bd80      	pop	{r7, pc}

080059ca <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80059ca:	b480      	push	{r7}
 80059cc:	b083      	sub	sp, #12
 80059ce:	af00      	add	r7, sp, #0
 80059d0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	695b      	ldr	r3, [r3, #20]
 80059d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80059e0:	d11b      	bne.n	8005a1a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80059ea:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2200      	movs	r2, #0
 80059f0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2220      	movs	r2, #32
 80059f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2200      	movs	r2, #0
 80059fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a06:	f043 0204 	orr.w	r2, r3, #4
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2200      	movs	r2, #0
 8005a12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005a16:	2301      	movs	r3, #1
 8005a18:	e000      	b.n	8005a1c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005a1a:	2300      	movs	r3, #0
}
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	370c      	adds	r7, #12
 8005a20:	46bd      	mov	sp, r7
 8005a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a26:	4770      	bx	lr

08005a28 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b086      	sub	sp, #24
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d101      	bne.n	8005a3a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005a36:	2301      	movs	r3, #1
 8005a38:	e267      	b.n	8005f0a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f003 0301 	and.w	r3, r3, #1
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d075      	beq.n	8005b32 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005a46:	4b88      	ldr	r3, [pc, #544]	@ (8005c68 <HAL_RCC_OscConfig+0x240>)
 8005a48:	689b      	ldr	r3, [r3, #8]
 8005a4a:	f003 030c 	and.w	r3, r3, #12
 8005a4e:	2b04      	cmp	r3, #4
 8005a50:	d00c      	beq.n	8005a6c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005a52:	4b85      	ldr	r3, [pc, #532]	@ (8005c68 <HAL_RCC_OscConfig+0x240>)
 8005a54:	689b      	ldr	r3, [r3, #8]
 8005a56:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005a5a:	2b08      	cmp	r3, #8
 8005a5c:	d112      	bne.n	8005a84 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005a5e:	4b82      	ldr	r3, [pc, #520]	@ (8005c68 <HAL_RCC_OscConfig+0x240>)
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a66:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005a6a:	d10b      	bne.n	8005a84 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a6c:	4b7e      	ldr	r3, [pc, #504]	@ (8005c68 <HAL_RCC_OscConfig+0x240>)
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d05b      	beq.n	8005b30 <HAL_RCC_OscConfig+0x108>
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	685b      	ldr	r3, [r3, #4]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d157      	bne.n	8005b30 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005a80:	2301      	movs	r3, #1
 8005a82:	e242      	b.n	8005f0a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	685b      	ldr	r3, [r3, #4]
 8005a88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a8c:	d106      	bne.n	8005a9c <HAL_RCC_OscConfig+0x74>
 8005a8e:	4b76      	ldr	r3, [pc, #472]	@ (8005c68 <HAL_RCC_OscConfig+0x240>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4a75      	ldr	r2, [pc, #468]	@ (8005c68 <HAL_RCC_OscConfig+0x240>)
 8005a94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a98:	6013      	str	r3, [r2, #0]
 8005a9a:	e01d      	b.n	8005ad8 <HAL_RCC_OscConfig+0xb0>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	685b      	ldr	r3, [r3, #4]
 8005aa0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005aa4:	d10c      	bne.n	8005ac0 <HAL_RCC_OscConfig+0x98>
 8005aa6:	4b70      	ldr	r3, [pc, #448]	@ (8005c68 <HAL_RCC_OscConfig+0x240>)
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	4a6f      	ldr	r2, [pc, #444]	@ (8005c68 <HAL_RCC_OscConfig+0x240>)
 8005aac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005ab0:	6013      	str	r3, [r2, #0]
 8005ab2:	4b6d      	ldr	r3, [pc, #436]	@ (8005c68 <HAL_RCC_OscConfig+0x240>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	4a6c      	ldr	r2, [pc, #432]	@ (8005c68 <HAL_RCC_OscConfig+0x240>)
 8005ab8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005abc:	6013      	str	r3, [r2, #0]
 8005abe:	e00b      	b.n	8005ad8 <HAL_RCC_OscConfig+0xb0>
 8005ac0:	4b69      	ldr	r3, [pc, #420]	@ (8005c68 <HAL_RCC_OscConfig+0x240>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	4a68      	ldr	r2, [pc, #416]	@ (8005c68 <HAL_RCC_OscConfig+0x240>)
 8005ac6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005aca:	6013      	str	r3, [r2, #0]
 8005acc:	4b66      	ldr	r3, [pc, #408]	@ (8005c68 <HAL_RCC_OscConfig+0x240>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	4a65      	ldr	r2, [pc, #404]	@ (8005c68 <HAL_RCC_OscConfig+0x240>)
 8005ad2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005ad6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	685b      	ldr	r3, [r3, #4]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d013      	beq.n	8005b08 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ae0:	f7fd fc32 	bl	8003348 <HAL_GetTick>
 8005ae4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ae6:	e008      	b.n	8005afa <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ae8:	f7fd fc2e 	bl	8003348 <HAL_GetTick>
 8005aec:	4602      	mov	r2, r0
 8005aee:	693b      	ldr	r3, [r7, #16]
 8005af0:	1ad3      	subs	r3, r2, r3
 8005af2:	2b64      	cmp	r3, #100	@ 0x64
 8005af4:	d901      	bls.n	8005afa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005af6:	2303      	movs	r3, #3
 8005af8:	e207      	b.n	8005f0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005afa:	4b5b      	ldr	r3, [pc, #364]	@ (8005c68 <HAL_RCC_OscConfig+0x240>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d0f0      	beq.n	8005ae8 <HAL_RCC_OscConfig+0xc0>
 8005b06:	e014      	b.n	8005b32 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b08:	f7fd fc1e 	bl	8003348 <HAL_GetTick>
 8005b0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b0e:	e008      	b.n	8005b22 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b10:	f7fd fc1a 	bl	8003348 <HAL_GetTick>
 8005b14:	4602      	mov	r2, r0
 8005b16:	693b      	ldr	r3, [r7, #16]
 8005b18:	1ad3      	subs	r3, r2, r3
 8005b1a:	2b64      	cmp	r3, #100	@ 0x64
 8005b1c:	d901      	bls.n	8005b22 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005b1e:	2303      	movs	r3, #3
 8005b20:	e1f3      	b.n	8005f0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b22:	4b51      	ldr	r3, [pc, #324]	@ (8005c68 <HAL_RCC_OscConfig+0x240>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d1f0      	bne.n	8005b10 <HAL_RCC_OscConfig+0xe8>
 8005b2e:	e000      	b.n	8005b32 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f003 0302 	and.w	r3, r3, #2
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d063      	beq.n	8005c06 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005b3e:	4b4a      	ldr	r3, [pc, #296]	@ (8005c68 <HAL_RCC_OscConfig+0x240>)
 8005b40:	689b      	ldr	r3, [r3, #8]
 8005b42:	f003 030c 	and.w	r3, r3, #12
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d00b      	beq.n	8005b62 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005b4a:	4b47      	ldr	r3, [pc, #284]	@ (8005c68 <HAL_RCC_OscConfig+0x240>)
 8005b4c:	689b      	ldr	r3, [r3, #8]
 8005b4e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005b52:	2b08      	cmp	r3, #8
 8005b54:	d11c      	bne.n	8005b90 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005b56:	4b44      	ldr	r3, [pc, #272]	@ (8005c68 <HAL_RCC_OscConfig+0x240>)
 8005b58:	685b      	ldr	r3, [r3, #4]
 8005b5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d116      	bne.n	8005b90 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b62:	4b41      	ldr	r3, [pc, #260]	@ (8005c68 <HAL_RCC_OscConfig+0x240>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f003 0302 	and.w	r3, r3, #2
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d005      	beq.n	8005b7a <HAL_RCC_OscConfig+0x152>
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	68db      	ldr	r3, [r3, #12]
 8005b72:	2b01      	cmp	r3, #1
 8005b74:	d001      	beq.n	8005b7a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005b76:	2301      	movs	r3, #1
 8005b78:	e1c7      	b.n	8005f0a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b7a:	4b3b      	ldr	r3, [pc, #236]	@ (8005c68 <HAL_RCC_OscConfig+0x240>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	691b      	ldr	r3, [r3, #16]
 8005b86:	00db      	lsls	r3, r3, #3
 8005b88:	4937      	ldr	r1, [pc, #220]	@ (8005c68 <HAL_RCC_OscConfig+0x240>)
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b8e:	e03a      	b.n	8005c06 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	68db      	ldr	r3, [r3, #12]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d020      	beq.n	8005bda <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005b98:	4b34      	ldr	r3, [pc, #208]	@ (8005c6c <HAL_RCC_OscConfig+0x244>)
 8005b9a:	2201      	movs	r2, #1
 8005b9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b9e:	f7fd fbd3 	bl	8003348 <HAL_GetTick>
 8005ba2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ba4:	e008      	b.n	8005bb8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005ba6:	f7fd fbcf 	bl	8003348 <HAL_GetTick>
 8005baa:	4602      	mov	r2, r0
 8005bac:	693b      	ldr	r3, [r7, #16]
 8005bae:	1ad3      	subs	r3, r2, r3
 8005bb0:	2b02      	cmp	r3, #2
 8005bb2:	d901      	bls.n	8005bb8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005bb4:	2303      	movs	r3, #3
 8005bb6:	e1a8      	b.n	8005f0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005bb8:	4b2b      	ldr	r3, [pc, #172]	@ (8005c68 <HAL_RCC_OscConfig+0x240>)
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f003 0302 	and.w	r3, r3, #2
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d0f0      	beq.n	8005ba6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005bc4:	4b28      	ldr	r3, [pc, #160]	@ (8005c68 <HAL_RCC_OscConfig+0x240>)
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	691b      	ldr	r3, [r3, #16]
 8005bd0:	00db      	lsls	r3, r3, #3
 8005bd2:	4925      	ldr	r1, [pc, #148]	@ (8005c68 <HAL_RCC_OscConfig+0x240>)
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	600b      	str	r3, [r1, #0]
 8005bd8:	e015      	b.n	8005c06 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005bda:	4b24      	ldr	r3, [pc, #144]	@ (8005c6c <HAL_RCC_OscConfig+0x244>)
 8005bdc:	2200      	movs	r2, #0
 8005bde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005be0:	f7fd fbb2 	bl	8003348 <HAL_GetTick>
 8005be4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005be6:	e008      	b.n	8005bfa <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005be8:	f7fd fbae 	bl	8003348 <HAL_GetTick>
 8005bec:	4602      	mov	r2, r0
 8005bee:	693b      	ldr	r3, [r7, #16]
 8005bf0:	1ad3      	subs	r3, r2, r3
 8005bf2:	2b02      	cmp	r3, #2
 8005bf4:	d901      	bls.n	8005bfa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005bf6:	2303      	movs	r3, #3
 8005bf8:	e187      	b.n	8005f0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005bfa:	4b1b      	ldr	r3, [pc, #108]	@ (8005c68 <HAL_RCC_OscConfig+0x240>)
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f003 0302 	and.w	r3, r3, #2
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d1f0      	bne.n	8005be8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f003 0308 	and.w	r3, r3, #8
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d036      	beq.n	8005c80 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	695b      	ldr	r3, [r3, #20]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d016      	beq.n	8005c48 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005c1a:	4b15      	ldr	r3, [pc, #84]	@ (8005c70 <HAL_RCC_OscConfig+0x248>)
 8005c1c:	2201      	movs	r2, #1
 8005c1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c20:	f7fd fb92 	bl	8003348 <HAL_GetTick>
 8005c24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c26:	e008      	b.n	8005c3a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c28:	f7fd fb8e 	bl	8003348 <HAL_GetTick>
 8005c2c:	4602      	mov	r2, r0
 8005c2e:	693b      	ldr	r3, [r7, #16]
 8005c30:	1ad3      	subs	r3, r2, r3
 8005c32:	2b02      	cmp	r3, #2
 8005c34:	d901      	bls.n	8005c3a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005c36:	2303      	movs	r3, #3
 8005c38:	e167      	b.n	8005f0a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c3a:	4b0b      	ldr	r3, [pc, #44]	@ (8005c68 <HAL_RCC_OscConfig+0x240>)
 8005c3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c3e:	f003 0302 	and.w	r3, r3, #2
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d0f0      	beq.n	8005c28 <HAL_RCC_OscConfig+0x200>
 8005c46:	e01b      	b.n	8005c80 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005c48:	4b09      	ldr	r3, [pc, #36]	@ (8005c70 <HAL_RCC_OscConfig+0x248>)
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c4e:	f7fd fb7b 	bl	8003348 <HAL_GetTick>
 8005c52:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c54:	e00e      	b.n	8005c74 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c56:	f7fd fb77 	bl	8003348 <HAL_GetTick>
 8005c5a:	4602      	mov	r2, r0
 8005c5c:	693b      	ldr	r3, [r7, #16]
 8005c5e:	1ad3      	subs	r3, r2, r3
 8005c60:	2b02      	cmp	r3, #2
 8005c62:	d907      	bls.n	8005c74 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005c64:	2303      	movs	r3, #3
 8005c66:	e150      	b.n	8005f0a <HAL_RCC_OscConfig+0x4e2>
 8005c68:	40023800 	.word	0x40023800
 8005c6c:	42470000 	.word	0x42470000
 8005c70:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c74:	4b88      	ldr	r3, [pc, #544]	@ (8005e98 <HAL_RCC_OscConfig+0x470>)
 8005c76:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c78:	f003 0302 	and.w	r3, r3, #2
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d1ea      	bne.n	8005c56 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f003 0304 	and.w	r3, r3, #4
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	f000 8097 	beq.w	8005dbc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005c8e:	2300      	movs	r3, #0
 8005c90:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c92:	4b81      	ldr	r3, [pc, #516]	@ (8005e98 <HAL_RCC_OscConfig+0x470>)
 8005c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d10f      	bne.n	8005cbe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	60bb      	str	r3, [r7, #8]
 8005ca2:	4b7d      	ldr	r3, [pc, #500]	@ (8005e98 <HAL_RCC_OscConfig+0x470>)
 8005ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ca6:	4a7c      	ldr	r2, [pc, #496]	@ (8005e98 <HAL_RCC_OscConfig+0x470>)
 8005ca8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005cac:	6413      	str	r3, [r2, #64]	@ 0x40
 8005cae:	4b7a      	ldr	r3, [pc, #488]	@ (8005e98 <HAL_RCC_OscConfig+0x470>)
 8005cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005cb6:	60bb      	str	r3, [r7, #8]
 8005cb8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005cba:	2301      	movs	r3, #1
 8005cbc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cbe:	4b77      	ldr	r3, [pc, #476]	@ (8005e9c <HAL_RCC_OscConfig+0x474>)
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d118      	bne.n	8005cfc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005cca:	4b74      	ldr	r3, [pc, #464]	@ (8005e9c <HAL_RCC_OscConfig+0x474>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	4a73      	ldr	r2, [pc, #460]	@ (8005e9c <HAL_RCC_OscConfig+0x474>)
 8005cd0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005cd4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005cd6:	f7fd fb37 	bl	8003348 <HAL_GetTick>
 8005cda:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cdc:	e008      	b.n	8005cf0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005cde:	f7fd fb33 	bl	8003348 <HAL_GetTick>
 8005ce2:	4602      	mov	r2, r0
 8005ce4:	693b      	ldr	r3, [r7, #16]
 8005ce6:	1ad3      	subs	r3, r2, r3
 8005ce8:	2b02      	cmp	r3, #2
 8005cea:	d901      	bls.n	8005cf0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005cec:	2303      	movs	r3, #3
 8005cee:	e10c      	b.n	8005f0a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cf0:	4b6a      	ldr	r3, [pc, #424]	@ (8005e9c <HAL_RCC_OscConfig+0x474>)
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d0f0      	beq.n	8005cde <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	689b      	ldr	r3, [r3, #8]
 8005d00:	2b01      	cmp	r3, #1
 8005d02:	d106      	bne.n	8005d12 <HAL_RCC_OscConfig+0x2ea>
 8005d04:	4b64      	ldr	r3, [pc, #400]	@ (8005e98 <HAL_RCC_OscConfig+0x470>)
 8005d06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d08:	4a63      	ldr	r2, [pc, #396]	@ (8005e98 <HAL_RCC_OscConfig+0x470>)
 8005d0a:	f043 0301 	orr.w	r3, r3, #1
 8005d0e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d10:	e01c      	b.n	8005d4c <HAL_RCC_OscConfig+0x324>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	689b      	ldr	r3, [r3, #8]
 8005d16:	2b05      	cmp	r3, #5
 8005d18:	d10c      	bne.n	8005d34 <HAL_RCC_OscConfig+0x30c>
 8005d1a:	4b5f      	ldr	r3, [pc, #380]	@ (8005e98 <HAL_RCC_OscConfig+0x470>)
 8005d1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d1e:	4a5e      	ldr	r2, [pc, #376]	@ (8005e98 <HAL_RCC_OscConfig+0x470>)
 8005d20:	f043 0304 	orr.w	r3, r3, #4
 8005d24:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d26:	4b5c      	ldr	r3, [pc, #368]	@ (8005e98 <HAL_RCC_OscConfig+0x470>)
 8005d28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d2a:	4a5b      	ldr	r2, [pc, #364]	@ (8005e98 <HAL_RCC_OscConfig+0x470>)
 8005d2c:	f043 0301 	orr.w	r3, r3, #1
 8005d30:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d32:	e00b      	b.n	8005d4c <HAL_RCC_OscConfig+0x324>
 8005d34:	4b58      	ldr	r3, [pc, #352]	@ (8005e98 <HAL_RCC_OscConfig+0x470>)
 8005d36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d38:	4a57      	ldr	r2, [pc, #348]	@ (8005e98 <HAL_RCC_OscConfig+0x470>)
 8005d3a:	f023 0301 	bic.w	r3, r3, #1
 8005d3e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d40:	4b55      	ldr	r3, [pc, #340]	@ (8005e98 <HAL_RCC_OscConfig+0x470>)
 8005d42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d44:	4a54      	ldr	r2, [pc, #336]	@ (8005e98 <HAL_RCC_OscConfig+0x470>)
 8005d46:	f023 0304 	bic.w	r3, r3, #4
 8005d4a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	689b      	ldr	r3, [r3, #8]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d015      	beq.n	8005d80 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d54:	f7fd faf8 	bl	8003348 <HAL_GetTick>
 8005d58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d5a:	e00a      	b.n	8005d72 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d5c:	f7fd faf4 	bl	8003348 <HAL_GetTick>
 8005d60:	4602      	mov	r2, r0
 8005d62:	693b      	ldr	r3, [r7, #16]
 8005d64:	1ad3      	subs	r3, r2, r3
 8005d66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d6a:	4293      	cmp	r3, r2
 8005d6c:	d901      	bls.n	8005d72 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005d6e:	2303      	movs	r3, #3
 8005d70:	e0cb      	b.n	8005f0a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d72:	4b49      	ldr	r3, [pc, #292]	@ (8005e98 <HAL_RCC_OscConfig+0x470>)
 8005d74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d76:	f003 0302 	and.w	r3, r3, #2
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d0ee      	beq.n	8005d5c <HAL_RCC_OscConfig+0x334>
 8005d7e:	e014      	b.n	8005daa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d80:	f7fd fae2 	bl	8003348 <HAL_GetTick>
 8005d84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d86:	e00a      	b.n	8005d9e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d88:	f7fd fade 	bl	8003348 <HAL_GetTick>
 8005d8c:	4602      	mov	r2, r0
 8005d8e:	693b      	ldr	r3, [r7, #16]
 8005d90:	1ad3      	subs	r3, r2, r3
 8005d92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d96:	4293      	cmp	r3, r2
 8005d98:	d901      	bls.n	8005d9e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005d9a:	2303      	movs	r3, #3
 8005d9c:	e0b5      	b.n	8005f0a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d9e:	4b3e      	ldr	r3, [pc, #248]	@ (8005e98 <HAL_RCC_OscConfig+0x470>)
 8005da0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005da2:	f003 0302 	and.w	r3, r3, #2
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d1ee      	bne.n	8005d88 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005daa:	7dfb      	ldrb	r3, [r7, #23]
 8005dac:	2b01      	cmp	r3, #1
 8005dae:	d105      	bne.n	8005dbc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005db0:	4b39      	ldr	r3, [pc, #228]	@ (8005e98 <HAL_RCC_OscConfig+0x470>)
 8005db2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005db4:	4a38      	ldr	r2, [pc, #224]	@ (8005e98 <HAL_RCC_OscConfig+0x470>)
 8005db6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005dba:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	699b      	ldr	r3, [r3, #24]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	f000 80a1 	beq.w	8005f08 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005dc6:	4b34      	ldr	r3, [pc, #208]	@ (8005e98 <HAL_RCC_OscConfig+0x470>)
 8005dc8:	689b      	ldr	r3, [r3, #8]
 8005dca:	f003 030c 	and.w	r3, r3, #12
 8005dce:	2b08      	cmp	r3, #8
 8005dd0:	d05c      	beq.n	8005e8c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	699b      	ldr	r3, [r3, #24]
 8005dd6:	2b02      	cmp	r3, #2
 8005dd8:	d141      	bne.n	8005e5e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005dda:	4b31      	ldr	r3, [pc, #196]	@ (8005ea0 <HAL_RCC_OscConfig+0x478>)
 8005ddc:	2200      	movs	r2, #0
 8005dde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005de0:	f7fd fab2 	bl	8003348 <HAL_GetTick>
 8005de4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005de6:	e008      	b.n	8005dfa <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005de8:	f7fd faae 	bl	8003348 <HAL_GetTick>
 8005dec:	4602      	mov	r2, r0
 8005dee:	693b      	ldr	r3, [r7, #16]
 8005df0:	1ad3      	subs	r3, r2, r3
 8005df2:	2b02      	cmp	r3, #2
 8005df4:	d901      	bls.n	8005dfa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005df6:	2303      	movs	r3, #3
 8005df8:	e087      	b.n	8005f0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005dfa:	4b27      	ldr	r3, [pc, #156]	@ (8005e98 <HAL_RCC_OscConfig+0x470>)
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d1f0      	bne.n	8005de8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	69da      	ldr	r2, [r3, #28]
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6a1b      	ldr	r3, [r3, #32]
 8005e0e:	431a      	orrs	r2, r3
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e14:	019b      	lsls	r3, r3, #6
 8005e16:	431a      	orrs	r2, r3
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e1c:	085b      	lsrs	r3, r3, #1
 8005e1e:	3b01      	subs	r3, #1
 8005e20:	041b      	lsls	r3, r3, #16
 8005e22:	431a      	orrs	r2, r3
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e28:	061b      	lsls	r3, r3, #24
 8005e2a:	491b      	ldr	r1, [pc, #108]	@ (8005e98 <HAL_RCC_OscConfig+0x470>)
 8005e2c:	4313      	orrs	r3, r2
 8005e2e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005e30:	4b1b      	ldr	r3, [pc, #108]	@ (8005ea0 <HAL_RCC_OscConfig+0x478>)
 8005e32:	2201      	movs	r2, #1
 8005e34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e36:	f7fd fa87 	bl	8003348 <HAL_GetTick>
 8005e3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e3c:	e008      	b.n	8005e50 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e3e:	f7fd fa83 	bl	8003348 <HAL_GetTick>
 8005e42:	4602      	mov	r2, r0
 8005e44:	693b      	ldr	r3, [r7, #16]
 8005e46:	1ad3      	subs	r3, r2, r3
 8005e48:	2b02      	cmp	r3, #2
 8005e4a:	d901      	bls.n	8005e50 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005e4c:	2303      	movs	r3, #3
 8005e4e:	e05c      	b.n	8005f0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e50:	4b11      	ldr	r3, [pc, #68]	@ (8005e98 <HAL_RCC_OscConfig+0x470>)
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d0f0      	beq.n	8005e3e <HAL_RCC_OscConfig+0x416>
 8005e5c:	e054      	b.n	8005f08 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e5e:	4b10      	ldr	r3, [pc, #64]	@ (8005ea0 <HAL_RCC_OscConfig+0x478>)
 8005e60:	2200      	movs	r2, #0
 8005e62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e64:	f7fd fa70 	bl	8003348 <HAL_GetTick>
 8005e68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e6a:	e008      	b.n	8005e7e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e6c:	f7fd fa6c 	bl	8003348 <HAL_GetTick>
 8005e70:	4602      	mov	r2, r0
 8005e72:	693b      	ldr	r3, [r7, #16]
 8005e74:	1ad3      	subs	r3, r2, r3
 8005e76:	2b02      	cmp	r3, #2
 8005e78:	d901      	bls.n	8005e7e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005e7a:	2303      	movs	r3, #3
 8005e7c:	e045      	b.n	8005f0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e7e:	4b06      	ldr	r3, [pc, #24]	@ (8005e98 <HAL_RCC_OscConfig+0x470>)
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d1f0      	bne.n	8005e6c <HAL_RCC_OscConfig+0x444>
 8005e8a:	e03d      	b.n	8005f08 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	699b      	ldr	r3, [r3, #24]
 8005e90:	2b01      	cmp	r3, #1
 8005e92:	d107      	bne.n	8005ea4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005e94:	2301      	movs	r3, #1
 8005e96:	e038      	b.n	8005f0a <HAL_RCC_OscConfig+0x4e2>
 8005e98:	40023800 	.word	0x40023800
 8005e9c:	40007000 	.word	0x40007000
 8005ea0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005ea4:	4b1b      	ldr	r3, [pc, #108]	@ (8005f14 <HAL_RCC_OscConfig+0x4ec>)
 8005ea6:	685b      	ldr	r3, [r3, #4]
 8005ea8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	699b      	ldr	r3, [r3, #24]
 8005eae:	2b01      	cmp	r3, #1
 8005eb0:	d028      	beq.n	8005f04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005ebc:	429a      	cmp	r2, r3
 8005ebe:	d121      	bne.n	8005f04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005eca:	429a      	cmp	r2, r3
 8005ecc:	d11a      	bne.n	8005f04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005ece:	68fa      	ldr	r2, [r7, #12]
 8005ed0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005ed4:	4013      	ands	r3, r2
 8005ed6:	687a      	ldr	r2, [r7, #4]
 8005ed8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005eda:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d111      	bne.n	8005f04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005eea:	085b      	lsrs	r3, r3, #1
 8005eec:	3b01      	subs	r3, #1
 8005eee:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005ef0:	429a      	cmp	r2, r3
 8005ef2:	d107      	bne.n	8005f04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005efe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005f00:	429a      	cmp	r2, r3
 8005f02:	d001      	beq.n	8005f08 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005f04:	2301      	movs	r3, #1
 8005f06:	e000      	b.n	8005f0a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005f08:	2300      	movs	r3, #0
}
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	3718      	adds	r7, #24
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	bd80      	pop	{r7, pc}
 8005f12:	bf00      	nop
 8005f14:	40023800 	.word	0x40023800

08005f18 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b084      	sub	sp, #16
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
 8005f20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d101      	bne.n	8005f2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005f28:	2301      	movs	r3, #1
 8005f2a:	e0cc      	b.n	80060c6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005f2c:	4b68      	ldr	r3, [pc, #416]	@ (80060d0 <HAL_RCC_ClockConfig+0x1b8>)
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f003 0307 	and.w	r3, r3, #7
 8005f34:	683a      	ldr	r2, [r7, #0]
 8005f36:	429a      	cmp	r2, r3
 8005f38:	d90c      	bls.n	8005f54 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f3a:	4b65      	ldr	r3, [pc, #404]	@ (80060d0 <HAL_RCC_ClockConfig+0x1b8>)
 8005f3c:	683a      	ldr	r2, [r7, #0]
 8005f3e:	b2d2      	uxtb	r2, r2
 8005f40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f42:	4b63      	ldr	r3, [pc, #396]	@ (80060d0 <HAL_RCC_ClockConfig+0x1b8>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f003 0307 	and.w	r3, r3, #7
 8005f4a:	683a      	ldr	r2, [r7, #0]
 8005f4c:	429a      	cmp	r2, r3
 8005f4e:	d001      	beq.n	8005f54 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005f50:	2301      	movs	r3, #1
 8005f52:	e0b8      	b.n	80060c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f003 0302 	and.w	r3, r3, #2
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d020      	beq.n	8005fa2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f003 0304 	and.w	r3, r3, #4
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d005      	beq.n	8005f78 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005f6c:	4b59      	ldr	r3, [pc, #356]	@ (80060d4 <HAL_RCC_ClockConfig+0x1bc>)
 8005f6e:	689b      	ldr	r3, [r3, #8]
 8005f70:	4a58      	ldr	r2, [pc, #352]	@ (80060d4 <HAL_RCC_ClockConfig+0x1bc>)
 8005f72:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005f76:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f003 0308 	and.w	r3, r3, #8
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d005      	beq.n	8005f90 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005f84:	4b53      	ldr	r3, [pc, #332]	@ (80060d4 <HAL_RCC_ClockConfig+0x1bc>)
 8005f86:	689b      	ldr	r3, [r3, #8]
 8005f88:	4a52      	ldr	r2, [pc, #328]	@ (80060d4 <HAL_RCC_ClockConfig+0x1bc>)
 8005f8a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005f8e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f90:	4b50      	ldr	r3, [pc, #320]	@ (80060d4 <HAL_RCC_ClockConfig+0x1bc>)
 8005f92:	689b      	ldr	r3, [r3, #8]
 8005f94:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	689b      	ldr	r3, [r3, #8]
 8005f9c:	494d      	ldr	r1, [pc, #308]	@ (80060d4 <HAL_RCC_ClockConfig+0x1bc>)
 8005f9e:	4313      	orrs	r3, r2
 8005fa0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f003 0301 	and.w	r3, r3, #1
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d044      	beq.n	8006038 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	685b      	ldr	r3, [r3, #4]
 8005fb2:	2b01      	cmp	r3, #1
 8005fb4:	d107      	bne.n	8005fc6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005fb6:	4b47      	ldr	r3, [pc, #284]	@ (80060d4 <HAL_RCC_ClockConfig+0x1bc>)
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d119      	bne.n	8005ff6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	e07f      	b.n	80060c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	685b      	ldr	r3, [r3, #4]
 8005fca:	2b02      	cmp	r3, #2
 8005fcc:	d003      	beq.n	8005fd6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005fd2:	2b03      	cmp	r3, #3
 8005fd4:	d107      	bne.n	8005fe6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005fd6:	4b3f      	ldr	r3, [pc, #252]	@ (80060d4 <HAL_RCC_ClockConfig+0x1bc>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d109      	bne.n	8005ff6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	e06f      	b.n	80060c6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005fe6:	4b3b      	ldr	r3, [pc, #236]	@ (80060d4 <HAL_RCC_ClockConfig+0x1bc>)
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f003 0302 	and.w	r3, r3, #2
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d101      	bne.n	8005ff6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	e067      	b.n	80060c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005ff6:	4b37      	ldr	r3, [pc, #220]	@ (80060d4 <HAL_RCC_ClockConfig+0x1bc>)
 8005ff8:	689b      	ldr	r3, [r3, #8]
 8005ffa:	f023 0203 	bic.w	r2, r3, #3
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	685b      	ldr	r3, [r3, #4]
 8006002:	4934      	ldr	r1, [pc, #208]	@ (80060d4 <HAL_RCC_ClockConfig+0x1bc>)
 8006004:	4313      	orrs	r3, r2
 8006006:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006008:	f7fd f99e 	bl	8003348 <HAL_GetTick>
 800600c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800600e:	e00a      	b.n	8006026 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006010:	f7fd f99a 	bl	8003348 <HAL_GetTick>
 8006014:	4602      	mov	r2, r0
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	1ad3      	subs	r3, r2, r3
 800601a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800601e:	4293      	cmp	r3, r2
 8006020:	d901      	bls.n	8006026 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006022:	2303      	movs	r3, #3
 8006024:	e04f      	b.n	80060c6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006026:	4b2b      	ldr	r3, [pc, #172]	@ (80060d4 <HAL_RCC_ClockConfig+0x1bc>)
 8006028:	689b      	ldr	r3, [r3, #8]
 800602a:	f003 020c 	and.w	r2, r3, #12
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	685b      	ldr	r3, [r3, #4]
 8006032:	009b      	lsls	r3, r3, #2
 8006034:	429a      	cmp	r2, r3
 8006036:	d1eb      	bne.n	8006010 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006038:	4b25      	ldr	r3, [pc, #148]	@ (80060d0 <HAL_RCC_ClockConfig+0x1b8>)
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f003 0307 	and.w	r3, r3, #7
 8006040:	683a      	ldr	r2, [r7, #0]
 8006042:	429a      	cmp	r2, r3
 8006044:	d20c      	bcs.n	8006060 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006046:	4b22      	ldr	r3, [pc, #136]	@ (80060d0 <HAL_RCC_ClockConfig+0x1b8>)
 8006048:	683a      	ldr	r2, [r7, #0]
 800604a:	b2d2      	uxtb	r2, r2
 800604c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800604e:	4b20      	ldr	r3, [pc, #128]	@ (80060d0 <HAL_RCC_ClockConfig+0x1b8>)
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f003 0307 	and.w	r3, r3, #7
 8006056:	683a      	ldr	r2, [r7, #0]
 8006058:	429a      	cmp	r2, r3
 800605a:	d001      	beq.n	8006060 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800605c:	2301      	movs	r3, #1
 800605e:	e032      	b.n	80060c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f003 0304 	and.w	r3, r3, #4
 8006068:	2b00      	cmp	r3, #0
 800606a:	d008      	beq.n	800607e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800606c:	4b19      	ldr	r3, [pc, #100]	@ (80060d4 <HAL_RCC_ClockConfig+0x1bc>)
 800606e:	689b      	ldr	r3, [r3, #8]
 8006070:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	68db      	ldr	r3, [r3, #12]
 8006078:	4916      	ldr	r1, [pc, #88]	@ (80060d4 <HAL_RCC_ClockConfig+0x1bc>)
 800607a:	4313      	orrs	r3, r2
 800607c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f003 0308 	and.w	r3, r3, #8
 8006086:	2b00      	cmp	r3, #0
 8006088:	d009      	beq.n	800609e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800608a:	4b12      	ldr	r3, [pc, #72]	@ (80060d4 <HAL_RCC_ClockConfig+0x1bc>)
 800608c:	689b      	ldr	r3, [r3, #8]
 800608e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	691b      	ldr	r3, [r3, #16]
 8006096:	00db      	lsls	r3, r3, #3
 8006098:	490e      	ldr	r1, [pc, #56]	@ (80060d4 <HAL_RCC_ClockConfig+0x1bc>)
 800609a:	4313      	orrs	r3, r2
 800609c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800609e:	f000 f821 	bl	80060e4 <HAL_RCC_GetSysClockFreq>
 80060a2:	4602      	mov	r2, r0
 80060a4:	4b0b      	ldr	r3, [pc, #44]	@ (80060d4 <HAL_RCC_ClockConfig+0x1bc>)
 80060a6:	689b      	ldr	r3, [r3, #8]
 80060a8:	091b      	lsrs	r3, r3, #4
 80060aa:	f003 030f 	and.w	r3, r3, #15
 80060ae:	490a      	ldr	r1, [pc, #40]	@ (80060d8 <HAL_RCC_ClockConfig+0x1c0>)
 80060b0:	5ccb      	ldrb	r3, [r1, r3]
 80060b2:	fa22 f303 	lsr.w	r3, r2, r3
 80060b6:	4a09      	ldr	r2, [pc, #36]	@ (80060dc <HAL_RCC_ClockConfig+0x1c4>)
 80060b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80060ba:	4b09      	ldr	r3, [pc, #36]	@ (80060e0 <HAL_RCC_ClockConfig+0x1c8>)
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	4618      	mov	r0, r3
 80060c0:	f7fd f8fe 	bl	80032c0 <HAL_InitTick>

  return HAL_OK;
 80060c4:	2300      	movs	r3, #0
}
 80060c6:	4618      	mov	r0, r3
 80060c8:	3710      	adds	r7, #16
 80060ca:	46bd      	mov	sp, r7
 80060cc:	bd80      	pop	{r7, pc}
 80060ce:	bf00      	nop
 80060d0:	40023c00 	.word	0x40023c00
 80060d4:	40023800 	.word	0x40023800
 80060d8:	0800d054 	.word	0x0800d054
 80060dc:	2000017c 	.word	0x2000017c
 80060e0:	20000180 	.word	0x20000180

080060e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80060e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80060e8:	b094      	sub	sp, #80	@ 0x50
 80060ea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80060ec:	2300      	movs	r3, #0
 80060ee:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80060f0:	2300      	movs	r3, #0
 80060f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80060f4:	2300      	movs	r3, #0
 80060f6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80060f8:	2300      	movs	r3, #0
 80060fa:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80060fc:	4b79      	ldr	r3, [pc, #484]	@ (80062e4 <HAL_RCC_GetSysClockFreq+0x200>)
 80060fe:	689b      	ldr	r3, [r3, #8]
 8006100:	f003 030c 	and.w	r3, r3, #12
 8006104:	2b08      	cmp	r3, #8
 8006106:	d00d      	beq.n	8006124 <HAL_RCC_GetSysClockFreq+0x40>
 8006108:	2b08      	cmp	r3, #8
 800610a:	f200 80e1 	bhi.w	80062d0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800610e:	2b00      	cmp	r3, #0
 8006110:	d002      	beq.n	8006118 <HAL_RCC_GetSysClockFreq+0x34>
 8006112:	2b04      	cmp	r3, #4
 8006114:	d003      	beq.n	800611e <HAL_RCC_GetSysClockFreq+0x3a>
 8006116:	e0db      	b.n	80062d0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006118:	4b73      	ldr	r3, [pc, #460]	@ (80062e8 <HAL_RCC_GetSysClockFreq+0x204>)
 800611a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800611c:	e0db      	b.n	80062d6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800611e:	4b72      	ldr	r3, [pc, #456]	@ (80062e8 <HAL_RCC_GetSysClockFreq+0x204>)
 8006120:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006122:	e0d8      	b.n	80062d6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006124:	4b6f      	ldr	r3, [pc, #444]	@ (80062e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006126:	685b      	ldr	r3, [r3, #4]
 8006128:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800612c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800612e:	4b6d      	ldr	r3, [pc, #436]	@ (80062e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006130:	685b      	ldr	r3, [r3, #4]
 8006132:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006136:	2b00      	cmp	r3, #0
 8006138:	d063      	beq.n	8006202 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800613a:	4b6a      	ldr	r3, [pc, #424]	@ (80062e4 <HAL_RCC_GetSysClockFreq+0x200>)
 800613c:	685b      	ldr	r3, [r3, #4]
 800613e:	099b      	lsrs	r3, r3, #6
 8006140:	2200      	movs	r2, #0
 8006142:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006144:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006146:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006148:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800614c:	633b      	str	r3, [r7, #48]	@ 0x30
 800614e:	2300      	movs	r3, #0
 8006150:	637b      	str	r3, [r7, #52]	@ 0x34
 8006152:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006156:	4622      	mov	r2, r4
 8006158:	462b      	mov	r3, r5
 800615a:	f04f 0000 	mov.w	r0, #0
 800615e:	f04f 0100 	mov.w	r1, #0
 8006162:	0159      	lsls	r1, r3, #5
 8006164:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006168:	0150      	lsls	r0, r2, #5
 800616a:	4602      	mov	r2, r0
 800616c:	460b      	mov	r3, r1
 800616e:	4621      	mov	r1, r4
 8006170:	1a51      	subs	r1, r2, r1
 8006172:	6139      	str	r1, [r7, #16]
 8006174:	4629      	mov	r1, r5
 8006176:	eb63 0301 	sbc.w	r3, r3, r1
 800617a:	617b      	str	r3, [r7, #20]
 800617c:	f04f 0200 	mov.w	r2, #0
 8006180:	f04f 0300 	mov.w	r3, #0
 8006184:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006188:	4659      	mov	r1, fp
 800618a:	018b      	lsls	r3, r1, #6
 800618c:	4651      	mov	r1, sl
 800618e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006192:	4651      	mov	r1, sl
 8006194:	018a      	lsls	r2, r1, #6
 8006196:	4651      	mov	r1, sl
 8006198:	ebb2 0801 	subs.w	r8, r2, r1
 800619c:	4659      	mov	r1, fp
 800619e:	eb63 0901 	sbc.w	r9, r3, r1
 80061a2:	f04f 0200 	mov.w	r2, #0
 80061a6:	f04f 0300 	mov.w	r3, #0
 80061aa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80061ae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80061b2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80061b6:	4690      	mov	r8, r2
 80061b8:	4699      	mov	r9, r3
 80061ba:	4623      	mov	r3, r4
 80061bc:	eb18 0303 	adds.w	r3, r8, r3
 80061c0:	60bb      	str	r3, [r7, #8]
 80061c2:	462b      	mov	r3, r5
 80061c4:	eb49 0303 	adc.w	r3, r9, r3
 80061c8:	60fb      	str	r3, [r7, #12]
 80061ca:	f04f 0200 	mov.w	r2, #0
 80061ce:	f04f 0300 	mov.w	r3, #0
 80061d2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80061d6:	4629      	mov	r1, r5
 80061d8:	028b      	lsls	r3, r1, #10
 80061da:	4621      	mov	r1, r4
 80061dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80061e0:	4621      	mov	r1, r4
 80061e2:	028a      	lsls	r2, r1, #10
 80061e4:	4610      	mov	r0, r2
 80061e6:	4619      	mov	r1, r3
 80061e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80061ea:	2200      	movs	r2, #0
 80061ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80061ee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80061f0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80061f4:	f7fa fd48 	bl	8000c88 <__aeabi_uldivmod>
 80061f8:	4602      	mov	r2, r0
 80061fa:	460b      	mov	r3, r1
 80061fc:	4613      	mov	r3, r2
 80061fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006200:	e058      	b.n	80062b4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006202:	4b38      	ldr	r3, [pc, #224]	@ (80062e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006204:	685b      	ldr	r3, [r3, #4]
 8006206:	099b      	lsrs	r3, r3, #6
 8006208:	2200      	movs	r2, #0
 800620a:	4618      	mov	r0, r3
 800620c:	4611      	mov	r1, r2
 800620e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006212:	623b      	str	r3, [r7, #32]
 8006214:	2300      	movs	r3, #0
 8006216:	627b      	str	r3, [r7, #36]	@ 0x24
 8006218:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800621c:	4642      	mov	r2, r8
 800621e:	464b      	mov	r3, r9
 8006220:	f04f 0000 	mov.w	r0, #0
 8006224:	f04f 0100 	mov.w	r1, #0
 8006228:	0159      	lsls	r1, r3, #5
 800622a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800622e:	0150      	lsls	r0, r2, #5
 8006230:	4602      	mov	r2, r0
 8006232:	460b      	mov	r3, r1
 8006234:	4641      	mov	r1, r8
 8006236:	ebb2 0a01 	subs.w	sl, r2, r1
 800623a:	4649      	mov	r1, r9
 800623c:	eb63 0b01 	sbc.w	fp, r3, r1
 8006240:	f04f 0200 	mov.w	r2, #0
 8006244:	f04f 0300 	mov.w	r3, #0
 8006248:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800624c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006250:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006254:	ebb2 040a 	subs.w	r4, r2, sl
 8006258:	eb63 050b 	sbc.w	r5, r3, fp
 800625c:	f04f 0200 	mov.w	r2, #0
 8006260:	f04f 0300 	mov.w	r3, #0
 8006264:	00eb      	lsls	r3, r5, #3
 8006266:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800626a:	00e2      	lsls	r2, r4, #3
 800626c:	4614      	mov	r4, r2
 800626e:	461d      	mov	r5, r3
 8006270:	4643      	mov	r3, r8
 8006272:	18e3      	adds	r3, r4, r3
 8006274:	603b      	str	r3, [r7, #0]
 8006276:	464b      	mov	r3, r9
 8006278:	eb45 0303 	adc.w	r3, r5, r3
 800627c:	607b      	str	r3, [r7, #4]
 800627e:	f04f 0200 	mov.w	r2, #0
 8006282:	f04f 0300 	mov.w	r3, #0
 8006286:	e9d7 4500 	ldrd	r4, r5, [r7]
 800628a:	4629      	mov	r1, r5
 800628c:	028b      	lsls	r3, r1, #10
 800628e:	4621      	mov	r1, r4
 8006290:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006294:	4621      	mov	r1, r4
 8006296:	028a      	lsls	r2, r1, #10
 8006298:	4610      	mov	r0, r2
 800629a:	4619      	mov	r1, r3
 800629c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800629e:	2200      	movs	r2, #0
 80062a0:	61bb      	str	r3, [r7, #24]
 80062a2:	61fa      	str	r2, [r7, #28]
 80062a4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80062a8:	f7fa fcee 	bl	8000c88 <__aeabi_uldivmod>
 80062ac:	4602      	mov	r2, r0
 80062ae:	460b      	mov	r3, r1
 80062b0:	4613      	mov	r3, r2
 80062b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80062b4:	4b0b      	ldr	r3, [pc, #44]	@ (80062e4 <HAL_RCC_GetSysClockFreq+0x200>)
 80062b6:	685b      	ldr	r3, [r3, #4]
 80062b8:	0c1b      	lsrs	r3, r3, #16
 80062ba:	f003 0303 	and.w	r3, r3, #3
 80062be:	3301      	adds	r3, #1
 80062c0:	005b      	lsls	r3, r3, #1
 80062c2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80062c4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80062c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80062cc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80062ce:	e002      	b.n	80062d6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80062d0:	4b05      	ldr	r3, [pc, #20]	@ (80062e8 <HAL_RCC_GetSysClockFreq+0x204>)
 80062d2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80062d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80062d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80062d8:	4618      	mov	r0, r3
 80062da:	3750      	adds	r7, #80	@ 0x50
 80062dc:	46bd      	mov	sp, r7
 80062de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80062e2:	bf00      	nop
 80062e4:	40023800 	.word	0x40023800
 80062e8:	00f42400 	.word	0x00f42400

080062ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80062ec:	b480      	push	{r7}
 80062ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80062f0:	4b03      	ldr	r3, [pc, #12]	@ (8006300 <HAL_RCC_GetHCLKFreq+0x14>)
 80062f2:	681b      	ldr	r3, [r3, #0]
}
 80062f4:	4618      	mov	r0, r3
 80062f6:	46bd      	mov	sp, r7
 80062f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fc:	4770      	bx	lr
 80062fe:	bf00      	nop
 8006300:	2000017c 	.word	0x2000017c

08006304 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006304:	b580      	push	{r7, lr}
 8006306:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006308:	f7ff fff0 	bl	80062ec <HAL_RCC_GetHCLKFreq>
 800630c:	4602      	mov	r2, r0
 800630e:	4b05      	ldr	r3, [pc, #20]	@ (8006324 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006310:	689b      	ldr	r3, [r3, #8]
 8006312:	0a9b      	lsrs	r3, r3, #10
 8006314:	f003 0307 	and.w	r3, r3, #7
 8006318:	4903      	ldr	r1, [pc, #12]	@ (8006328 <HAL_RCC_GetPCLK1Freq+0x24>)
 800631a:	5ccb      	ldrb	r3, [r1, r3]
 800631c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006320:	4618      	mov	r0, r3
 8006322:	bd80      	pop	{r7, pc}
 8006324:	40023800 	.word	0x40023800
 8006328:	0800d064 	.word	0x0800d064

0800632c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800632c:	b580      	push	{r7, lr}
 800632e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006330:	f7ff ffdc 	bl	80062ec <HAL_RCC_GetHCLKFreq>
 8006334:	4602      	mov	r2, r0
 8006336:	4b05      	ldr	r3, [pc, #20]	@ (800634c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006338:	689b      	ldr	r3, [r3, #8]
 800633a:	0b5b      	lsrs	r3, r3, #13
 800633c:	f003 0307 	and.w	r3, r3, #7
 8006340:	4903      	ldr	r1, [pc, #12]	@ (8006350 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006342:	5ccb      	ldrb	r3, [r1, r3]
 8006344:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006348:	4618      	mov	r0, r3
 800634a:	bd80      	pop	{r7, pc}
 800634c:	40023800 	.word	0x40023800
 8006350:	0800d064 	.word	0x0800d064

08006354 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006354:	b580      	push	{r7, lr}
 8006356:	b082      	sub	sp, #8
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d101      	bne.n	8006366 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006362:	2301      	movs	r3, #1
 8006364:	e041      	b.n	80063ea <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800636c:	b2db      	uxtb	r3, r3
 800636e:	2b00      	cmp	r3, #0
 8006370:	d106      	bne.n	8006380 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2200      	movs	r2, #0
 8006376:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800637a:	6878      	ldr	r0, [r7, #4]
 800637c:	f7fc fd88 	bl	8002e90 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2202      	movs	r2, #2
 8006384:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681a      	ldr	r2, [r3, #0]
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	3304      	adds	r3, #4
 8006390:	4619      	mov	r1, r3
 8006392:	4610      	mov	r0, r2
 8006394:	f000 f95e 	bl	8006654 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2201      	movs	r2, #1
 800639c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2201      	movs	r2, #1
 80063a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2201      	movs	r2, #1
 80063ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2201      	movs	r2, #1
 80063b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2201      	movs	r2, #1
 80063bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2201      	movs	r2, #1
 80063c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2201      	movs	r2, #1
 80063cc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2201      	movs	r2, #1
 80063d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2201      	movs	r2, #1
 80063dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2201      	movs	r2, #1
 80063e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80063e8:	2300      	movs	r3, #0
}
 80063ea:	4618      	mov	r0, r3
 80063ec:	3708      	adds	r7, #8
 80063ee:	46bd      	mov	sp, r7
 80063f0:	bd80      	pop	{r7, pc}
	...

080063f4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80063f4:	b480      	push	{r7}
 80063f6:	b085      	sub	sp, #20
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006402:	b2db      	uxtb	r3, r3
 8006404:	2b01      	cmp	r3, #1
 8006406:	d001      	beq.n	800640c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006408:	2301      	movs	r3, #1
 800640a:	e046      	b.n	800649a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2202      	movs	r2, #2
 8006410:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	4a23      	ldr	r2, [pc, #140]	@ (80064a8 <HAL_TIM_Base_Start+0xb4>)
 800641a:	4293      	cmp	r3, r2
 800641c:	d022      	beq.n	8006464 <HAL_TIM_Base_Start+0x70>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006426:	d01d      	beq.n	8006464 <HAL_TIM_Base_Start+0x70>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4a1f      	ldr	r2, [pc, #124]	@ (80064ac <HAL_TIM_Base_Start+0xb8>)
 800642e:	4293      	cmp	r3, r2
 8006430:	d018      	beq.n	8006464 <HAL_TIM_Base_Start+0x70>
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	4a1e      	ldr	r2, [pc, #120]	@ (80064b0 <HAL_TIM_Base_Start+0xbc>)
 8006438:	4293      	cmp	r3, r2
 800643a:	d013      	beq.n	8006464 <HAL_TIM_Base_Start+0x70>
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4a1c      	ldr	r2, [pc, #112]	@ (80064b4 <HAL_TIM_Base_Start+0xc0>)
 8006442:	4293      	cmp	r3, r2
 8006444:	d00e      	beq.n	8006464 <HAL_TIM_Base_Start+0x70>
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	4a1b      	ldr	r2, [pc, #108]	@ (80064b8 <HAL_TIM_Base_Start+0xc4>)
 800644c:	4293      	cmp	r3, r2
 800644e:	d009      	beq.n	8006464 <HAL_TIM_Base_Start+0x70>
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	4a19      	ldr	r2, [pc, #100]	@ (80064bc <HAL_TIM_Base_Start+0xc8>)
 8006456:	4293      	cmp	r3, r2
 8006458:	d004      	beq.n	8006464 <HAL_TIM_Base_Start+0x70>
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	4a18      	ldr	r2, [pc, #96]	@ (80064c0 <HAL_TIM_Base_Start+0xcc>)
 8006460:	4293      	cmp	r3, r2
 8006462:	d111      	bne.n	8006488 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	689b      	ldr	r3, [r3, #8]
 800646a:	f003 0307 	and.w	r3, r3, #7
 800646e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	2b06      	cmp	r3, #6
 8006474:	d010      	beq.n	8006498 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	681a      	ldr	r2, [r3, #0]
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f042 0201 	orr.w	r2, r2, #1
 8006484:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006486:	e007      	b.n	8006498 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	681a      	ldr	r2, [r3, #0]
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f042 0201 	orr.w	r2, r2, #1
 8006496:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006498:	2300      	movs	r3, #0
}
 800649a:	4618      	mov	r0, r3
 800649c:	3714      	adds	r7, #20
 800649e:	46bd      	mov	sp, r7
 80064a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a4:	4770      	bx	lr
 80064a6:	bf00      	nop
 80064a8:	40010000 	.word	0x40010000
 80064ac:	40000400 	.word	0x40000400
 80064b0:	40000800 	.word	0x40000800
 80064b4:	40000c00 	.word	0x40000c00
 80064b8:	40010400 	.word	0x40010400
 80064bc:	40014000 	.word	0x40014000
 80064c0:	40001800 	.word	0x40001800

080064c4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80064c4:	b580      	push	{r7, lr}
 80064c6:	b084      	sub	sp, #16
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
 80064cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80064ce:	2300      	movs	r3, #0
 80064d0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80064d8:	2b01      	cmp	r3, #1
 80064da:	d101      	bne.n	80064e0 <HAL_TIM_ConfigClockSource+0x1c>
 80064dc:	2302      	movs	r3, #2
 80064de:	e0b4      	b.n	800664a <HAL_TIM_ConfigClockSource+0x186>
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2201      	movs	r2, #1
 80064e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2202      	movs	r2, #2
 80064ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	689b      	ldr	r3, [r3, #8]
 80064f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80064f8:	68bb      	ldr	r3, [r7, #8]
 80064fa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80064fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006500:	68bb      	ldr	r3, [r7, #8]
 8006502:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006506:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	68ba      	ldr	r2, [r7, #8]
 800650e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006518:	d03e      	beq.n	8006598 <HAL_TIM_ConfigClockSource+0xd4>
 800651a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800651e:	f200 8087 	bhi.w	8006630 <HAL_TIM_ConfigClockSource+0x16c>
 8006522:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006526:	f000 8086 	beq.w	8006636 <HAL_TIM_ConfigClockSource+0x172>
 800652a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800652e:	d87f      	bhi.n	8006630 <HAL_TIM_ConfigClockSource+0x16c>
 8006530:	2b70      	cmp	r3, #112	@ 0x70
 8006532:	d01a      	beq.n	800656a <HAL_TIM_ConfigClockSource+0xa6>
 8006534:	2b70      	cmp	r3, #112	@ 0x70
 8006536:	d87b      	bhi.n	8006630 <HAL_TIM_ConfigClockSource+0x16c>
 8006538:	2b60      	cmp	r3, #96	@ 0x60
 800653a:	d050      	beq.n	80065de <HAL_TIM_ConfigClockSource+0x11a>
 800653c:	2b60      	cmp	r3, #96	@ 0x60
 800653e:	d877      	bhi.n	8006630 <HAL_TIM_ConfigClockSource+0x16c>
 8006540:	2b50      	cmp	r3, #80	@ 0x50
 8006542:	d03c      	beq.n	80065be <HAL_TIM_ConfigClockSource+0xfa>
 8006544:	2b50      	cmp	r3, #80	@ 0x50
 8006546:	d873      	bhi.n	8006630 <HAL_TIM_ConfigClockSource+0x16c>
 8006548:	2b40      	cmp	r3, #64	@ 0x40
 800654a:	d058      	beq.n	80065fe <HAL_TIM_ConfigClockSource+0x13a>
 800654c:	2b40      	cmp	r3, #64	@ 0x40
 800654e:	d86f      	bhi.n	8006630 <HAL_TIM_ConfigClockSource+0x16c>
 8006550:	2b30      	cmp	r3, #48	@ 0x30
 8006552:	d064      	beq.n	800661e <HAL_TIM_ConfigClockSource+0x15a>
 8006554:	2b30      	cmp	r3, #48	@ 0x30
 8006556:	d86b      	bhi.n	8006630 <HAL_TIM_ConfigClockSource+0x16c>
 8006558:	2b20      	cmp	r3, #32
 800655a:	d060      	beq.n	800661e <HAL_TIM_ConfigClockSource+0x15a>
 800655c:	2b20      	cmp	r3, #32
 800655e:	d867      	bhi.n	8006630 <HAL_TIM_ConfigClockSource+0x16c>
 8006560:	2b00      	cmp	r3, #0
 8006562:	d05c      	beq.n	800661e <HAL_TIM_ConfigClockSource+0x15a>
 8006564:	2b10      	cmp	r3, #16
 8006566:	d05a      	beq.n	800661e <HAL_TIM_ConfigClockSource+0x15a>
 8006568:	e062      	b.n	8006630 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800657a:	f000 f991 	bl	80068a0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	689b      	ldr	r3, [r3, #8]
 8006584:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006586:	68bb      	ldr	r3, [r7, #8]
 8006588:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800658c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	68ba      	ldr	r2, [r7, #8]
 8006594:	609a      	str	r2, [r3, #8]
      break;
 8006596:	e04f      	b.n	8006638 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80065a0:	683b      	ldr	r3, [r7, #0]
 80065a2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80065a8:	f000 f97a 	bl	80068a0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	689a      	ldr	r2, [r3, #8]
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80065ba:	609a      	str	r2, [r3, #8]
      break;
 80065bc:	e03c      	b.n	8006638 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80065c2:	683b      	ldr	r3, [r7, #0]
 80065c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80065c6:	683b      	ldr	r3, [r7, #0]
 80065c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80065ca:	461a      	mov	r2, r3
 80065cc:	f000 f8ee 	bl	80067ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	2150      	movs	r1, #80	@ 0x50
 80065d6:	4618      	mov	r0, r3
 80065d8:	f000 f947 	bl	800686a <TIM_ITRx_SetConfig>
      break;
 80065dc:	e02c      	b.n	8006638 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80065ea:	461a      	mov	r2, r3
 80065ec:	f000 f90d 	bl	800680a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	2160      	movs	r1, #96	@ 0x60
 80065f6:	4618      	mov	r0, r3
 80065f8:	f000 f937 	bl	800686a <TIM_ITRx_SetConfig>
      break;
 80065fc:	e01c      	b.n	8006638 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006602:	683b      	ldr	r3, [r7, #0]
 8006604:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006606:	683b      	ldr	r3, [r7, #0]
 8006608:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800660a:	461a      	mov	r2, r3
 800660c:	f000 f8ce 	bl	80067ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	2140      	movs	r1, #64	@ 0x40
 8006616:	4618      	mov	r0, r3
 8006618:	f000 f927 	bl	800686a <TIM_ITRx_SetConfig>
      break;
 800661c:	e00c      	b.n	8006638 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681a      	ldr	r2, [r3, #0]
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	4619      	mov	r1, r3
 8006628:	4610      	mov	r0, r2
 800662a:	f000 f91e 	bl	800686a <TIM_ITRx_SetConfig>
      break;
 800662e:	e003      	b.n	8006638 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006630:	2301      	movs	r3, #1
 8006632:	73fb      	strb	r3, [r7, #15]
      break;
 8006634:	e000      	b.n	8006638 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006636:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2201      	movs	r2, #1
 800663c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2200      	movs	r2, #0
 8006644:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006648:	7bfb      	ldrb	r3, [r7, #15]
}
 800664a:	4618      	mov	r0, r3
 800664c:	3710      	adds	r7, #16
 800664e:	46bd      	mov	sp, r7
 8006650:	bd80      	pop	{r7, pc}
	...

08006654 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006654:	b480      	push	{r7}
 8006656:	b085      	sub	sp, #20
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
 800665c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	4a46      	ldr	r2, [pc, #280]	@ (8006780 <TIM_Base_SetConfig+0x12c>)
 8006668:	4293      	cmp	r3, r2
 800666a:	d013      	beq.n	8006694 <TIM_Base_SetConfig+0x40>
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006672:	d00f      	beq.n	8006694 <TIM_Base_SetConfig+0x40>
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	4a43      	ldr	r2, [pc, #268]	@ (8006784 <TIM_Base_SetConfig+0x130>)
 8006678:	4293      	cmp	r3, r2
 800667a:	d00b      	beq.n	8006694 <TIM_Base_SetConfig+0x40>
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	4a42      	ldr	r2, [pc, #264]	@ (8006788 <TIM_Base_SetConfig+0x134>)
 8006680:	4293      	cmp	r3, r2
 8006682:	d007      	beq.n	8006694 <TIM_Base_SetConfig+0x40>
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	4a41      	ldr	r2, [pc, #260]	@ (800678c <TIM_Base_SetConfig+0x138>)
 8006688:	4293      	cmp	r3, r2
 800668a:	d003      	beq.n	8006694 <TIM_Base_SetConfig+0x40>
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	4a40      	ldr	r2, [pc, #256]	@ (8006790 <TIM_Base_SetConfig+0x13c>)
 8006690:	4293      	cmp	r3, r2
 8006692:	d108      	bne.n	80066a6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800669a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800669c:	683b      	ldr	r3, [r7, #0]
 800669e:	685b      	ldr	r3, [r3, #4]
 80066a0:	68fa      	ldr	r2, [r7, #12]
 80066a2:	4313      	orrs	r3, r2
 80066a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	4a35      	ldr	r2, [pc, #212]	@ (8006780 <TIM_Base_SetConfig+0x12c>)
 80066aa:	4293      	cmp	r3, r2
 80066ac:	d02b      	beq.n	8006706 <TIM_Base_SetConfig+0xb2>
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066b4:	d027      	beq.n	8006706 <TIM_Base_SetConfig+0xb2>
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	4a32      	ldr	r2, [pc, #200]	@ (8006784 <TIM_Base_SetConfig+0x130>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d023      	beq.n	8006706 <TIM_Base_SetConfig+0xb2>
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	4a31      	ldr	r2, [pc, #196]	@ (8006788 <TIM_Base_SetConfig+0x134>)
 80066c2:	4293      	cmp	r3, r2
 80066c4:	d01f      	beq.n	8006706 <TIM_Base_SetConfig+0xb2>
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	4a30      	ldr	r2, [pc, #192]	@ (800678c <TIM_Base_SetConfig+0x138>)
 80066ca:	4293      	cmp	r3, r2
 80066cc:	d01b      	beq.n	8006706 <TIM_Base_SetConfig+0xb2>
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	4a2f      	ldr	r2, [pc, #188]	@ (8006790 <TIM_Base_SetConfig+0x13c>)
 80066d2:	4293      	cmp	r3, r2
 80066d4:	d017      	beq.n	8006706 <TIM_Base_SetConfig+0xb2>
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	4a2e      	ldr	r2, [pc, #184]	@ (8006794 <TIM_Base_SetConfig+0x140>)
 80066da:	4293      	cmp	r3, r2
 80066dc:	d013      	beq.n	8006706 <TIM_Base_SetConfig+0xb2>
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	4a2d      	ldr	r2, [pc, #180]	@ (8006798 <TIM_Base_SetConfig+0x144>)
 80066e2:	4293      	cmp	r3, r2
 80066e4:	d00f      	beq.n	8006706 <TIM_Base_SetConfig+0xb2>
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	4a2c      	ldr	r2, [pc, #176]	@ (800679c <TIM_Base_SetConfig+0x148>)
 80066ea:	4293      	cmp	r3, r2
 80066ec:	d00b      	beq.n	8006706 <TIM_Base_SetConfig+0xb2>
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	4a2b      	ldr	r2, [pc, #172]	@ (80067a0 <TIM_Base_SetConfig+0x14c>)
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d007      	beq.n	8006706 <TIM_Base_SetConfig+0xb2>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	4a2a      	ldr	r2, [pc, #168]	@ (80067a4 <TIM_Base_SetConfig+0x150>)
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d003      	beq.n	8006706 <TIM_Base_SetConfig+0xb2>
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	4a29      	ldr	r2, [pc, #164]	@ (80067a8 <TIM_Base_SetConfig+0x154>)
 8006702:	4293      	cmp	r3, r2
 8006704:	d108      	bne.n	8006718 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800670c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	68db      	ldr	r3, [r3, #12]
 8006712:	68fa      	ldr	r2, [r7, #12]
 8006714:	4313      	orrs	r3, r2
 8006716:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	695b      	ldr	r3, [r3, #20]
 8006722:	4313      	orrs	r3, r2
 8006724:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	68fa      	ldr	r2, [r7, #12]
 800672a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	689a      	ldr	r2, [r3, #8]
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006734:	683b      	ldr	r3, [r7, #0]
 8006736:	681a      	ldr	r2, [r3, #0]
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	4a10      	ldr	r2, [pc, #64]	@ (8006780 <TIM_Base_SetConfig+0x12c>)
 8006740:	4293      	cmp	r3, r2
 8006742:	d003      	beq.n	800674c <TIM_Base_SetConfig+0xf8>
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	4a12      	ldr	r2, [pc, #72]	@ (8006790 <TIM_Base_SetConfig+0x13c>)
 8006748:	4293      	cmp	r3, r2
 800674a:	d103      	bne.n	8006754 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	691a      	ldr	r2, [r3, #16]
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2201      	movs	r2, #1
 8006758:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	691b      	ldr	r3, [r3, #16]
 800675e:	f003 0301 	and.w	r3, r3, #1
 8006762:	2b01      	cmp	r3, #1
 8006764:	d105      	bne.n	8006772 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	691b      	ldr	r3, [r3, #16]
 800676a:	f023 0201 	bic.w	r2, r3, #1
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	611a      	str	r2, [r3, #16]
  }
}
 8006772:	bf00      	nop
 8006774:	3714      	adds	r7, #20
 8006776:	46bd      	mov	sp, r7
 8006778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677c:	4770      	bx	lr
 800677e:	bf00      	nop
 8006780:	40010000 	.word	0x40010000
 8006784:	40000400 	.word	0x40000400
 8006788:	40000800 	.word	0x40000800
 800678c:	40000c00 	.word	0x40000c00
 8006790:	40010400 	.word	0x40010400
 8006794:	40014000 	.word	0x40014000
 8006798:	40014400 	.word	0x40014400
 800679c:	40014800 	.word	0x40014800
 80067a0:	40001800 	.word	0x40001800
 80067a4:	40001c00 	.word	0x40001c00
 80067a8:	40002000 	.word	0x40002000

080067ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80067ac:	b480      	push	{r7}
 80067ae:	b087      	sub	sp, #28
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	60f8      	str	r0, [r7, #12]
 80067b4:	60b9      	str	r1, [r7, #8]
 80067b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	6a1b      	ldr	r3, [r3, #32]
 80067bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	6a1b      	ldr	r3, [r3, #32]
 80067c2:	f023 0201 	bic.w	r2, r3, #1
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	699b      	ldr	r3, [r3, #24]
 80067ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80067d0:	693b      	ldr	r3, [r7, #16]
 80067d2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80067d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	011b      	lsls	r3, r3, #4
 80067dc:	693a      	ldr	r2, [r7, #16]
 80067de:	4313      	orrs	r3, r2
 80067e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80067e2:	697b      	ldr	r3, [r7, #20]
 80067e4:	f023 030a 	bic.w	r3, r3, #10
 80067e8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80067ea:	697a      	ldr	r2, [r7, #20]
 80067ec:	68bb      	ldr	r3, [r7, #8]
 80067ee:	4313      	orrs	r3, r2
 80067f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	693a      	ldr	r2, [r7, #16]
 80067f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	697a      	ldr	r2, [r7, #20]
 80067fc:	621a      	str	r2, [r3, #32]
}
 80067fe:	bf00      	nop
 8006800:	371c      	adds	r7, #28
 8006802:	46bd      	mov	sp, r7
 8006804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006808:	4770      	bx	lr

0800680a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800680a:	b480      	push	{r7}
 800680c:	b087      	sub	sp, #28
 800680e:	af00      	add	r7, sp, #0
 8006810:	60f8      	str	r0, [r7, #12]
 8006812:	60b9      	str	r1, [r7, #8]
 8006814:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	6a1b      	ldr	r3, [r3, #32]
 800681a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	6a1b      	ldr	r3, [r3, #32]
 8006820:	f023 0210 	bic.w	r2, r3, #16
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	699b      	ldr	r3, [r3, #24]
 800682c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800682e:	693b      	ldr	r3, [r7, #16]
 8006830:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006834:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	031b      	lsls	r3, r3, #12
 800683a:	693a      	ldr	r2, [r7, #16]
 800683c:	4313      	orrs	r3, r2
 800683e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006840:	697b      	ldr	r3, [r7, #20]
 8006842:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006846:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006848:	68bb      	ldr	r3, [r7, #8]
 800684a:	011b      	lsls	r3, r3, #4
 800684c:	697a      	ldr	r2, [r7, #20]
 800684e:	4313      	orrs	r3, r2
 8006850:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	693a      	ldr	r2, [r7, #16]
 8006856:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	697a      	ldr	r2, [r7, #20]
 800685c:	621a      	str	r2, [r3, #32]
}
 800685e:	bf00      	nop
 8006860:	371c      	adds	r7, #28
 8006862:	46bd      	mov	sp, r7
 8006864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006868:	4770      	bx	lr

0800686a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800686a:	b480      	push	{r7}
 800686c:	b085      	sub	sp, #20
 800686e:	af00      	add	r7, sp, #0
 8006870:	6078      	str	r0, [r7, #4]
 8006872:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	689b      	ldr	r3, [r3, #8]
 8006878:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006880:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006882:	683a      	ldr	r2, [r7, #0]
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	4313      	orrs	r3, r2
 8006888:	f043 0307 	orr.w	r3, r3, #7
 800688c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	68fa      	ldr	r2, [r7, #12]
 8006892:	609a      	str	r2, [r3, #8]
}
 8006894:	bf00      	nop
 8006896:	3714      	adds	r7, #20
 8006898:	46bd      	mov	sp, r7
 800689a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689e:	4770      	bx	lr

080068a0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80068a0:	b480      	push	{r7}
 80068a2:	b087      	sub	sp, #28
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	60f8      	str	r0, [r7, #12]
 80068a8:	60b9      	str	r1, [r7, #8]
 80068aa:	607a      	str	r2, [r7, #4]
 80068ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	689b      	ldr	r3, [r3, #8]
 80068b2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80068b4:	697b      	ldr	r3, [r7, #20]
 80068b6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80068ba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	021a      	lsls	r2, r3, #8
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	431a      	orrs	r2, r3
 80068c4:	68bb      	ldr	r3, [r7, #8]
 80068c6:	4313      	orrs	r3, r2
 80068c8:	697a      	ldr	r2, [r7, #20]
 80068ca:	4313      	orrs	r3, r2
 80068cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	697a      	ldr	r2, [r7, #20]
 80068d2:	609a      	str	r2, [r3, #8]
}
 80068d4:	bf00      	nop
 80068d6:	371c      	adds	r7, #28
 80068d8:	46bd      	mov	sp, r7
 80068da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068de:	4770      	bx	lr

080068e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80068e0:	b480      	push	{r7}
 80068e2:	b085      	sub	sp, #20
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
 80068e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80068f0:	2b01      	cmp	r3, #1
 80068f2:	d101      	bne.n	80068f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80068f4:	2302      	movs	r3, #2
 80068f6:	e05a      	b.n	80069ae <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2201      	movs	r2, #1
 80068fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2202      	movs	r2, #2
 8006904:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	689b      	ldr	r3, [r3, #8]
 8006916:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800691e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006920:	683b      	ldr	r3, [r7, #0]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	68fa      	ldr	r2, [r7, #12]
 8006926:	4313      	orrs	r3, r2
 8006928:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	68fa      	ldr	r2, [r7, #12]
 8006930:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	4a21      	ldr	r2, [pc, #132]	@ (80069bc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006938:	4293      	cmp	r3, r2
 800693a:	d022      	beq.n	8006982 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006944:	d01d      	beq.n	8006982 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	4a1d      	ldr	r2, [pc, #116]	@ (80069c0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800694c:	4293      	cmp	r3, r2
 800694e:	d018      	beq.n	8006982 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	4a1b      	ldr	r2, [pc, #108]	@ (80069c4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006956:	4293      	cmp	r3, r2
 8006958:	d013      	beq.n	8006982 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	4a1a      	ldr	r2, [pc, #104]	@ (80069c8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006960:	4293      	cmp	r3, r2
 8006962:	d00e      	beq.n	8006982 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	4a18      	ldr	r2, [pc, #96]	@ (80069cc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800696a:	4293      	cmp	r3, r2
 800696c:	d009      	beq.n	8006982 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	4a17      	ldr	r2, [pc, #92]	@ (80069d0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006974:	4293      	cmp	r3, r2
 8006976:	d004      	beq.n	8006982 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	4a15      	ldr	r2, [pc, #84]	@ (80069d4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800697e:	4293      	cmp	r3, r2
 8006980:	d10c      	bne.n	800699c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006982:	68bb      	ldr	r3, [r7, #8]
 8006984:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006988:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800698a:	683b      	ldr	r3, [r7, #0]
 800698c:	685b      	ldr	r3, [r3, #4]
 800698e:	68ba      	ldr	r2, [r7, #8]
 8006990:	4313      	orrs	r3, r2
 8006992:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	68ba      	ldr	r2, [r7, #8]
 800699a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2201      	movs	r2, #1
 80069a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2200      	movs	r2, #0
 80069a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80069ac:	2300      	movs	r3, #0
}
 80069ae:	4618      	mov	r0, r3
 80069b0:	3714      	adds	r7, #20
 80069b2:	46bd      	mov	sp, r7
 80069b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b8:	4770      	bx	lr
 80069ba:	bf00      	nop
 80069bc:	40010000 	.word	0x40010000
 80069c0:	40000400 	.word	0x40000400
 80069c4:	40000800 	.word	0x40000800
 80069c8:	40000c00 	.word	0x40000c00
 80069cc:	40010400 	.word	0x40010400
 80069d0:	40014000 	.word	0x40014000
 80069d4:	40001800 	.word	0x40001800

080069d8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80069d8:	b580      	push	{r7, lr}
 80069da:	b082      	sub	sp, #8
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d101      	bne.n	80069ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80069e6:	2301      	movs	r3, #1
 80069e8:	e042      	b.n	8006a70 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80069f0:	b2db      	uxtb	r3, r3
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d106      	bne.n	8006a04 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	2200      	movs	r2, #0
 80069fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80069fe:	6878      	ldr	r0, [r7, #4]
 8006a00:	f7fc fa68 	bl	8002ed4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2224      	movs	r2, #36	@ 0x24
 8006a08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	68da      	ldr	r2, [r3, #12]
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006a1a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006a1c:	6878      	ldr	r0, [r7, #4]
 8006a1e:	f000 fd11 	bl	8007444 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	691a      	ldr	r2, [r3, #16]
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006a30:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	695a      	ldr	r2, [r3, #20]
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006a40:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	68da      	ldr	r2, [r3, #12]
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006a50:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	2200      	movs	r2, #0
 8006a56:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2220      	movs	r2, #32
 8006a5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2220      	movs	r2, #32
 8006a64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006a6e:	2300      	movs	r3, #0
}
 8006a70:	4618      	mov	r0, r3
 8006a72:	3708      	adds	r7, #8
 8006a74:	46bd      	mov	sp, r7
 8006a76:	bd80      	pop	{r7, pc}

08006a78 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b08c      	sub	sp, #48	@ 0x30
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	60f8      	str	r0, [r7, #12]
 8006a80:	60b9      	str	r1, [r7, #8]
 8006a82:	4613      	mov	r3, r2
 8006a84:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006a8c:	b2db      	uxtb	r3, r3
 8006a8e:	2b20      	cmp	r3, #32
 8006a90:	d14a      	bne.n	8006b28 <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8006a92:	68bb      	ldr	r3, [r7, #8]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d002      	beq.n	8006a9e <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 8006a98:	88fb      	ldrh	r3, [r7, #6]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d101      	bne.n	8006aa2 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	e043      	b.n	8006b2a <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	2201      	movs	r2, #1
 8006aa6:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	2200      	movs	r2, #0
 8006aac:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 8006aae:	88fb      	ldrh	r3, [r7, #6]
 8006ab0:	461a      	mov	r2, r3
 8006ab2:	68b9      	ldr	r1, [r7, #8]
 8006ab4:	68f8      	ldr	r0, [r7, #12]
 8006ab6:	f000 faed 	bl	8007094 <UART_Start_Receive_IT>
 8006aba:	4603      	mov	r3, r0
 8006abc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8006ac0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d12c      	bne.n	8006b22 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006acc:	2b01      	cmp	r3, #1
 8006ace:	d125      	bne.n	8006b1c <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006ad0:	2300      	movs	r3, #0
 8006ad2:	613b      	str	r3, [r7, #16]
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	613b      	str	r3, [r7, #16]
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	685b      	ldr	r3, [r3, #4]
 8006ae2:	613b      	str	r3, [r7, #16]
 8006ae4:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	330c      	adds	r3, #12
 8006aec:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aee:	69bb      	ldr	r3, [r7, #24]
 8006af0:	e853 3f00 	ldrex	r3, [r3]
 8006af4:	617b      	str	r3, [r7, #20]
   return(result);
 8006af6:	697b      	ldr	r3, [r7, #20]
 8006af8:	f043 0310 	orr.w	r3, r3, #16
 8006afc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	330c      	adds	r3, #12
 8006b04:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006b06:	627a      	str	r2, [r7, #36]	@ 0x24
 8006b08:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b0a:	6a39      	ldr	r1, [r7, #32]
 8006b0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b0e:	e841 2300 	strex	r3, r2, [r1]
 8006b12:	61fb      	str	r3, [r7, #28]
   return(result);
 8006b14:	69fb      	ldr	r3, [r7, #28]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d1e5      	bne.n	8006ae6 <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 8006b1a:	e002      	b.n	8006b22 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8006b1c:	2301      	movs	r3, #1
 8006b1e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8006b22:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006b26:	e000      	b.n	8006b2a <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8006b28:	2302      	movs	r3, #2
  }
}
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	3730      	adds	r7, #48	@ 0x30
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	bd80      	pop	{r7, pc}
	...

08006b34 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	b0ba      	sub	sp, #232	@ 0xe8
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	68db      	ldr	r3, [r3, #12]
 8006b4c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	695b      	ldr	r3, [r3, #20]
 8006b56:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006b5a:	2300      	movs	r3, #0
 8006b5c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006b60:	2300      	movs	r3, #0
 8006b62:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006b66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b6a:	f003 030f 	and.w	r3, r3, #15
 8006b6e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006b72:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d10f      	bne.n	8006b9a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006b7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b7e:	f003 0320 	and.w	r3, r3, #32
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d009      	beq.n	8006b9a <HAL_UART_IRQHandler+0x66>
 8006b86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b8a:	f003 0320 	and.w	r3, r3, #32
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d003      	beq.n	8006b9a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006b92:	6878      	ldr	r0, [r7, #4]
 8006b94:	f000 fb97 	bl	80072c6 <UART_Receive_IT>
      return;
 8006b98:	e25b      	b.n	8007052 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006b9a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	f000 80de 	beq.w	8006d60 <HAL_UART_IRQHandler+0x22c>
 8006ba4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006ba8:	f003 0301 	and.w	r3, r3, #1
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d106      	bne.n	8006bbe <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006bb0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006bb4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	f000 80d1 	beq.w	8006d60 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006bbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006bc2:	f003 0301 	and.w	r3, r3, #1
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d00b      	beq.n	8006be2 <HAL_UART_IRQHandler+0xae>
 8006bca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006bce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d005      	beq.n	8006be2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006bda:	f043 0201 	orr.w	r2, r3, #1
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006be2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006be6:	f003 0304 	and.w	r3, r3, #4
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d00b      	beq.n	8006c06 <HAL_UART_IRQHandler+0xd2>
 8006bee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006bf2:	f003 0301 	and.w	r3, r3, #1
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d005      	beq.n	8006c06 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006bfe:	f043 0202 	orr.w	r2, r3, #2
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006c06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c0a:	f003 0302 	and.w	r3, r3, #2
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d00b      	beq.n	8006c2a <HAL_UART_IRQHandler+0xf6>
 8006c12:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006c16:	f003 0301 	and.w	r3, r3, #1
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d005      	beq.n	8006c2a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c22:	f043 0204 	orr.w	r2, r3, #4
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006c2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c2e:	f003 0308 	and.w	r3, r3, #8
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d011      	beq.n	8006c5a <HAL_UART_IRQHandler+0x126>
 8006c36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c3a:	f003 0320 	and.w	r3, r3, #32
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d105      	bne.n	8006c4e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006c42:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006c46:	f003 0301 	and.w	r3, r3, #1
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d005      	beq.n	8006c5a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c52:	f043 0208 	orr.w	r2, r3, #8
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	f000 81f2 	beq.w	8007048 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006c64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c68:	f003 0320 	and.w	r3, r3, #32
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d008      	beq.n	8006c82 <HAL_UART_IRQHandler+0x14e>
 8006c70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c74:	f003 0320 	and.w	r3, r3, #32
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d002      	beq.n	8006c82 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006c7c:	6878      	ldr	r0, [r7, #4]
 8006c7e:	f000 fb22 	bl	80072c6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	695b      	ldr	r3, [r3, #20]
 8006c88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c8c:	2b40      	cmp	r3, #64	@ 0x40
 8006c8e:	bf0c      	ite	eq
 8006c90:	2301      	moveq	r3, #1
 8006c92:	2300      	movne	r3, #0
 8006c94:	b2db      	uxtb	r3, r3
 8006c96:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c9e:	f003 0308 	and.w	r3, r3, #8
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d103      	bne.n	8006cae <HAL_UART_IRQHandler+0x17a>
 8006ca6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d04f      	beq.n	8006d4e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006cae:	6878      	ldr	r0, [r7, #4]
 8006cb0:	f000 fa2a 	bl	8007108 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	695b      	ldr	r3, [r3, #20]
 8006cba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006cbe:	2b40      	cmp	r3, #64	@ 0x40
 8006cc0:	d141      	bne.n	8006d46 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	3314      	adds	r3, #20
 8006cc8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ccc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006cd0:	e853 3f00 	ldrex	r3, [r3]
 8006cd4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006cd8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006cdc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ce0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	3314      	adds	r3, #20
 8006cea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006cee:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006cf2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cf6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006cfa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006cfe:	e841 2300 	strex	r3, r2, [r1]
 8006d02:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006d06:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d1d9      	bne.n	8006cc2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d013      	beq.n	8006d3e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d1a:	4a7e      	ldr	r2, [pc, #504]	@ (8006f14 <HAL_UART_IRQHandler+0x3e0>)
 8006d1c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d22:	4618      	mov	r0, r3
 8006d24:	f7fd fb4d 	bl	80043c2 <HAL_DMA_Abort_IT>
 8006d28:	4603      	mov	r3, r0
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d016      	beq.n	8006d5c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d34:	687a      	ldr	r2, [r7, #4]
 8006d36:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006d38:	4610      	mov	r0, r2
 8006d3a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d3c:	e00e      	b.n	8006d5c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006d3e:	6878      	ldr	r0, [r7, #4]
 8006d40:	f000 f99e 	bl	8007080 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d44:	e00a      	b.n	8006d5c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006d46:	6878      	ldr	r0, [r7, #4]
 8006d48:	f000 f99a 	bl	8007080 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d4c:	e006      	b.n	8006d5c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006d4e:	6878      	ldr	r0, [r7, #4]
 8006d50:	f000 f996 	bl	8007080 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2200      	movs	r2, #0
 8006d58:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006d5a:	e175      	b.n	8007048 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d5c:	bf00      	nop
    return;
 8006d5e:	e173      	b.n	8007048 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d64:	2b01      	cmp	r3, #1
 8006d66:	f040 814f 	bne.w	8007008 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006d6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d6e:	f003 0310 	and.w	r3, r3, #16
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	f000 8148 	beq.w	8007008 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006d78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d7c:	f003 0310 	and.w	r3, r3, #16
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	f000 8141 	beq.w	8007008 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006d86:	2300      	movs	r3, #0
 8006d88:	60bb      	str	r3, [r7, #8]
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	60bb      	str	r3, [r7, #8]
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	685b      	ldr	r3, [r3, #4]
 8006d98:	60bb      	str	r3, [r7, #8]
 8006d9a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	695b      	ldr	r3, [r3, #20]
 8006da2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006da6:	2b40      	cmp	r3, #64	@ 0x40
 8006da8:	f040 80b6 	bne.w	8006f18 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	685b      	ldr	r3, [r3, #4]
 8006db4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006db8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	f000 8145 	beq.w	800704c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006dc6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006dca:	429a      	cmp	r2, r3
 8006dcc:	f080 813e 	bcs.w	800704c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006dd6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ddc:	69db      	ldr	r3, [r3, #28]
 8006dde:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006de2:	f000 8088 	beq.w	8006ef6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	330c      	adds	r3, #12
 8006dec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006df0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006df4:	e853 3f00 	ldrex	r3, [r3]
 8006df8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006dfc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006e00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006e04:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	330c      	adds	r3, #12
 8006e0e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006e12:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006e16:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e1a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006e1e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006e22:	e841 2300 	strex	r3, r2, [r1]
 8006e26:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006e2a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d1d9      	bne.n	8006de6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	3314      	adds	r3, #20
 8006e38:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e3a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006e3c:	e853 3f00 	ldrex	r3, [r3]
 8006e40:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006e42:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006e44:	f023 0301 	bic.w	r3, r3, #1
 8006e48:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	3314      	adds	r3, #20
 8006e52:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006e56:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006e5a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e5c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006e5e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006e62:	e841 2300 	strex	r3, r2, [r1]
 8006e66:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006e68:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d1e1      	bne.n	8006e32 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	3314      	adds	r3, #20
 8006e74:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e76:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006e78:	e853 3f00 	ldrex	r3, [r3]
 8006e7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006e7e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006e80:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e84:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	3314      	adds	r3, #20
 8006e8e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006e92:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006e94:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e96:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006e98:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006e9a:	e841 2300 	strex	r3, r2, [r1]
 8006e9e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006ea0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d1e3      	bne.n	8006e6e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	2220      	movs	r2, #32
 8006eaa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	2200      	movs	r2, #0
 8006eb2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	330c      	adds	r3, #12
 8006eba:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ebc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ebe:	e853 3f00 	ldrex	r3, [r3]
 8006ec2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006ec4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006ec6:	f023 0310 	bic.w	r3, r3, #16
 8006eca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	330c      	adds	r3, #12
 8006ed4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006ed8:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006eda:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006edc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006ede:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006ee0:	e841 2300 	strex	r3, r2, [r1]
 8006ee4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006ee6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d1e3      	bne.n	8006eb4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	f7fd f9f6 	bl	80042e2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2202      	movs	r2, #2
 8006efa:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006f04:	b29b      	uxth	r3, r3
 8006f06:	1ad3      	subs	r3, r2, r3
 8006f08:	b29b      	uxth	r3, r3
 8006f0a:	4619      	mov	r1, r3
 8006f0c:	6878      	ldr	r0, [r7, #4]
 8006f0e:	f7fb fde1 	bl	8002ad4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006f12:	e09b      	b.n	800704c <HAL_UART_IRQHandler+0x518>
 8006f14:	080071cf 	.word	0x080071cf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006f20:	b29b      	uxth	r3, r3
 8006f22:	1ad3      	subs	r3, r2, r3
 8006f24:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006f2c:	b29b      	uxth	r3, r3
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	f000 808e 	beq.w	8007050 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8006f34:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	f000 8089 	beq.w	8007050 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	330c      	adds	r3, #12
 8006f44:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f48:	e853 3f00 	ldrex	r3, [r3]
 8006f4c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006f4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f50:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006f54:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	330c      	adds	r3, #12
 8006f5e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006f62:	647a      	str	r2, [r7, #68]	@ 0x44
 8006f64:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f66:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006f68:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006f6a:	e841 2300 	strex	r3, r2, [r1]
 8006f6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006f70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d1e3      	bne.n	8006f3e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	3314      	adds	r3, #20
 8006f7c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f80:	e853 3f00 	ldrex	r3, [r3]
 8006f84:	623b      	str	r3, [r7, #32]
   return(result);
 8006f86:	6a3b      	ldr	r3, [r7, #32]
 8006f88:	f023 0301 	bic.w	r3, r3, #1
 8006f8c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	3314      	adds	r3, #20
 8006f96:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006f9a:	633a      	str	r2, [r7, #48]	@ 0x30
 8006f9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f9e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006fa0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006fa2:	e841 2300 	strex	r3, r2, [r1]
 8006fa6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006fa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d1e3      	bne.n	8006f76 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	2220      	movs	r2, #32
 8006fb2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2200      	movs	r2, #0
 8006fba:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	330c      	adds	r3, #12
 8006fc2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fc4:	693b      	ldr	r3, [r7, #16]
 8006fc6:	e853 3f00 	ldrex	r3, [r3]
 8006fca:	60fb      	str	r3, [r7, #12]
   return(result);
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	f023 0310 	bic.w	r3, r3, #16
 8006fd2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	330c      	adds	r3, #12
 8006fdc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006fe0:	61fa      	str	r2, [r7, #28]
 8006fe2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fe4:	69b9      	ldr	r1, [r7, #24]
 8006fe6:	69fa      	ldr	r2, [r7, #28]
 8006fe8:	e841 2300 	strex	r3, r2, [r1]
 8006fec:	617b      	str	r3, [r7, #20]
   return(result);
 8006fee:	697b      	ldr	r3, [r7, #20]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d1e3      	bne.n	8006fbc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2202      	movs	r2, #2
 8006ff8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006ffa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006ffe:	4619      	mov	r1, r3
 8007000:	6878      	ldr	r0, [r7, #4]
 8007002:	f7fb fd67 	bl	8002ad4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007006:	e023      	b.n	8007050 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007008:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800700c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007010:	2b00      	cmp	r3, #0
 8007012:	d009      	beq.n	8007028 <HAL_UART_IRQHandler+0x4f4>
 8007014:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007018:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800701c:	2b00      	cmp	r3, #0
 800701e:	d003      	beq.n	8007028 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8007020:	6878      	ldr	r0, [r7, #4]
 8007022:	f000 f8e8 	bl	80071f6 <UART_Transmit_IT>
    return;
 8007026:	e014      	b.n	8007052 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007028:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800702c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007030:	2b00      	cmp	r3, #0
 8007032:	d00e      	beq.n	8007052 <HAL_UART_IRQHandler+0x51e>
 8007034:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007038:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800703c:	2b00      	cmp	r3, #0
 800703e:	d008      	beq.n	8007052 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8007040:	6878      	ldr	r0, [r7, #4]
 8007042:	f000 f928 	bl	8007296 <UART_EndTransmit_IT>
    return;
 8007046:	e004      	b.n	8007052 <HAL_UART_IRQHandler+0x51e>
    return;
 8007048:	bf00      	nop
 800704a:	e002      	b.n	8007052 <HAL_UART_IRQHandler+0x51e>
      return;
 800704c:	bf00      	nop
 800704e:	e000      	b.n	8007052 <HAL_UART_IRQHandler+0x51e>
      return;
 8007050:	bf00      	nop
  }
}
 8007052:	37e8      	adds	r7, #232	@ 0xe8
 8007054:	46bd      	mov	sp, r7
 8007056:	bd80      	pop	{r7, pc}

08007058 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007058:	b480      	push	{r7}
 800705a:	b083      	sub	sp, #12
 800705c:	af00      	add	r7, sp, #0
 800705e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007060:	bf00      	nop
 8007062:	370c      	adds	r7, #12
 8007064:	46bd      	mov	sp, r7
 8007066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706a:	4770      	bx	lr

0800706c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800706c:	b480      	push	{r7}
 800706e:	b083      	sub	sp, #12
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007074:	bf00      	nop
 8007076:	370c      	adds	r7, #12
 8007078:	46bd      	mov	sp, r7
 800707a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707e:	4770      	bx	lr

08007080 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007080:	b480      	push	{r7}
 8007082:	b083      	sub	sp, #12
 8007084:	af00      	add	r7, sp, #0
 8007086:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007088:	bf00      	nop
 800708a:	370c      	adds	r7, #12
 800708c:	46bd      	mov	sp, r7
 800708e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007092:	4770      	bx	lr

08007094 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007094:	b480      	push	{r7}
 8007096:	b085      	sub	sp, #20
 8007098:	af00      	add	r7, sp, #0
 800709a:	60f8      	str	r0, [r7, #12]
 800709c:	60b9      	str	r1, [r7, #8]
 800709e:	4613      	mov	r3, r2
 80070a0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	68ba      	ldr	r2, [r7, #8]
 80070a6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	88fa      	ldrh	r2, [r7, #6]
 80070ac:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	88fa      	ldrh	r2, [r7, #6]
 80070b2:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	2200      	movs	r2, #0
 80070b8:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	2222      	movs	r2, #34	@ 0x22
 80070be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	691b      	ldr	r3, [r3, #16]
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d007      	beq.n	80070da <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	68da      	ldr	r2, [r3, #12]
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80070d8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	695a      	ldr	r2, [r3, #20]
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f042 0201 	orr.w	r2, r2, #1
 80070e8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	68da      	ldr	r2, [r3, #12]
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f042 0220 	orr.w	r2, r2, #32
 80070f8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80070fa:	2300      	movs	r3, #0
}
 80070fc:	4618      	mov	r0, r3
 80070fe:	3714      	adds	r7, #20
 8007100:	46bd      	mov	sp, r7
 8007102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007106:	4770      	bx	lr

08007108 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007108:	b480      	push	{r7}
 800710a:	b095      	sub	sp, #84	@ 0x54
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	330c      	adds	r3, #12
 8007116:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007118:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800711a:	e853 3f00 	ldrex	r3, [r3]
 800711e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007120:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007122:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007126:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	330c      	adds	r3, #12
 800712e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007130:	643a      	str	r2, [r7, #64]	@ 0x40
 8007132:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007134:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007136:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007138:	e841 2300 	strex	r3, r2, [r1]
 800713c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800713e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007140:	2b00      	cmp	r3, #0
 8007142:	d1e5      	bne.n	8007110 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	3314      	adds	r3, #20
 800714a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800714c:	6a3b      	ldr	r3, [r7, #32]
 800714e:	e853 3f00 	ldrex	r3, [r3]
 8007152:	61fb      	str	r3, [r7, #28]
   return(result);
 8007154:	69fb      	ldr	r3, [r7, #28]
 8007156:	f023 0301 	bic.w	r3, r3, #1
 800715a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	3314      	adds	r3, #20
 8007162:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007164:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007166:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007168:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800716a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800716c:	e841 2300 	strex	r3, r2, [r1]
 8007170:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007174:	2b00      	cmp	r3, #0
 8007176:	d1e5      	bne.n	8007144 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800717c:	2b01      	cmp	r3, #1
 800717e:	d119      	bne.n	80071b4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	330c      	adds	r3, #12
 8007186:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	e853 3f00 	ldrex	r3, [r3]
 800718e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	f023 0310 	bic.w	r3, r3, #16
 8007196:	647b      	str	r3, [r7, #68]	@ 0x44
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	330c      	adds	r3, #12
 800719e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80071a0:	61ba      	str	r2, [r7, #24]
 80071a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071a4:	6979      	ldr	r1, [r7, #20]
 80071a6:	69ba      	ldr	r2, [r7, #24]
 80071a8:	e841 2300 	strex	r3, r2, [r1]
 80071ac:	613b      	str	r3, [r7, #16]
   return(result);
 80071ae:	693b      	ldr	r3, [r7, #16]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d1e5      	bne.n	8007180 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2220      	movs	r2, #32
 80071b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2200      	movs	r2, #0
 80071c0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80071c2:	bf00      	nop
 80071c4:	3754      	adds	r7, #84	@ 0x54
 80071c6:	46bd      	mov	sp, r7
 80071c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071cc:	4770      	bx	lr

080071ce <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80071ce:	b580      	push	{r7, lr}
 80071d0:	b084      	sub	sp, #16
 80071d2:	af00      	add	r7, sp, #0
 80071d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071da:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	2200      	movs	r2, #0
 80071e0:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	2200      	movs	r2, #0
 80071e6:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80071e8:	68f8      	ldr	r0, [r7, #12]
 80071ea:	f7ff ff49 	bl	8007080 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80071ee:	bf00      	nop
 80071f0:	3710      	adds	r7, #16
 80071f2:	46bd      	mov	sp, r7
 80071f4:	bd80      	pop	{r7, pc}

080071f6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80071f6:	b480      	push	{r7}
 80071f8:	b085      	sub	sp, #20
 80071fa:	af00      	add	r7, sp, #0
 80071fc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007204:	b2db      	uxtb	r3, r3
 8007206:	2b21      	cmp	r3, #33	@ 0x21
 8007208:	d13e      	bne.n	8007288 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	689b      	ldr	r3, [r3, #8]
 800720e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007212:	d114      	bne.n	800723e <UART_Transmit_IT+0x48>
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	691b      	ldr	r3, [r3, #16]
 8007218:	2b00      	cmp	r3, #0
 800721a:	d110      	bne.n	800723e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	6a1b      	ldr	r3, [r3, #32]
 8007220:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	881b      	ldrh	r3, [r3, #0]
 8007226:	461a      	mov	r2, r3
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007230:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	6a1b      	ldr	r3, [r3, #32]
 8007236:	1c9a      	adds	r2, r3, #2
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	621a      	str	r2, [r3, #32]
 800723c:	e008      	b.n	8007250 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	6a1b      	ldr	r3, [r3, #32]
 8007242:	1c59      	adds	r1, r3, #1
 8007244:	687a      	ldr	r2, [r7, #4]
 8007246:	6211      	str	r1, [r2, #32]
 8007248:	781a      	ldrb	r2, [r3, #0]
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007254:	b29b      	uxth	r3, r3
 8007256:	3b01      	subs	r3, #1
 8007258:	b29b      	uxth	r3, r3
 800725a:	687a      	ldr	r2, [r7, #4]
 800725c:	4619      	mov	r1, r3
 800725e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007260:	2b00      	cmp	r3, #0
 8007262:	d10f      	bne.n	8007284 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	68da      	ldr	r2, [r3, #12]
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007272:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	68da      	ldr	r2, [r3, #12]
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007282:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007284:	2300      	movs	r3, #0
 8007286:	e000      	b.n	800728a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007288:	2302      	movs	r3, #2
  }
}
 800728a:	4618      	mov	r0, r3
 800728c:	3714      	adds	r7, #20
 800728e:	46bd      	mov	sp, r7
 8007290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007294:	4770      	bx	lr

08007296 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007296:	b580      	push	{r7, lr}
 8007298:	b082      	sub	sp, #8
 800729a:	af00      	add	r7, sp, #0
 800729c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	68da      	ldr	r2, [r3, #12]
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80072ac:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	2220      	movs	r2, #32
 80072b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80072b6:	6878      	ldr	r0, [r7, #4]
 80072b8:	f7ff fece 	bl	8007058 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80072bc:	2300      	movs	r3, #0
}
 80072be:	4618      	mov	r0, r3
 80072c0:	3708      	adds	r7, #8
 80072c2:	46bd      	mov	sp, r7
 80072c4:	bd80      	pop	{r7, pc}

080072c6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80072c6:	b580      	push	{r7, lr}
 80072c8:	b08c      	sub	sp, #48	@ 0x30
 80072ca:	af00      	add	r7, sp, #0
 80072cc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80072d4:	b2db      	uxtb	r3, r3
 80072d6:	2b22      	cmp	r3, #34	@ 0x22
 80072d8:	f040 80ae 	bne.w	8007438 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	689b      	ldr	r3, [r3, #8]
 80072e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80072e4:	d117      	bne.n	8007316 <UART_Receive_IT+0x50>
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	691b      	ldr	r3, [r3, #16]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d113      	bne.n	8007316 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80072ee:	2300      	movs	r3, #0
 80072f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072f6:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	685b      	ldr	r3, [r3, #4]
 80072fe:	b29b      	uxth	r3, r3
 8007300:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007304:	b29a      	uxth	r2, r3
 8007306:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007308:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800730e:	1c9a      	adds	r2, r3, #2
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	629a      	str	r2, [r3, #40]	@ 0x28
 8007314:	e026      	b.n	8007364 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800731a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800731c:	2300      	movs	r3, #0
 800731e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	689b      	ldr	r3, [r3, #8]
 8007324:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007328:	d007      	beq.n	800733a <UART_Receive_IT+0x74>
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	689b      	ldr	r3, [r3, #8]
 800732e:	2b00      	cmp	r3, #0
 8007330:	d10a      	bne.n	8007348 <UART_Receive_IT+0x82>
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	691b      	ldr	r3, [r3, #16]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d106      	bne.n	8007348 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	685b      	ldr	r3, [r3, #4]
 8007340:	b2da      	uxtb	r2, r3
 8007342:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007344:	701a      	strb	r2, [r3, #0]
 8007346:	e008      	b.n	800735a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	685b      	ldr	r3, [r3, #4]
 800734e:	b2db      	uxtb	r3, r3
 8007350:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007354:	b2da      	uxtb	r2, r3
 8007356:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007358:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800735e:	1c5a      	adds	r2, r3, #1
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007368:	b29b      	uxth	r3, r3
 800736a:	3b01      	subs	r3, #1
 800736c:	b29b      	uxth	r3, r3
 800736e:	687a      	ldr	r2, [r7, #4]
 8007370:	4619      	mov	r1, r3
 8007372:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007374:	2b00      	cmp	r3, #0
 8007376:	d15d      	bne.n	8007434 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	68da      	ldr	r2, [r3, #12]
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	f022 0220 	bic.w	r2, r2, #32
 8007386:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	68da      	ldr	r2, [r3, #12]
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007396:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	695a      	ldr	r2, [r3, #20]
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f022 0201 	bic.w	r2, r2, #1
 80073a6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	2220      	movs	r2, #32
 80073ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	2200      	movs	r2, #0
 80073b4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073ba:	2b01      	cmp	r3, #1
 80073bc:	d135      	bne.n	800742a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2200      	movs	r2, #0
 80073c2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	330c      	adds	r3, #12
 80073ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073cc:	697b      	ldr	r3, [r7, #20]
 80073ce:	e853 3f00 	ldrex	r3, [r3]
 80073d2:	613b      	str	r3, [r7, #16]
   return(result);
 80073d4:	693b      	ldr	r3, [r7, #16]
 80073d6:	f023 0310 	bic.w	r3, r3, #16
 80073da:	627b      	str	r3, [r7, #36]	@ 0x24
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	330c      	adds	r3, #12
 80073e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80073e4:	623a      	str	r2, [r7, #32]
 80073e6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073e8:	69f9      	ldr	r1, [r7, #28]
 80073ea:	6a3a      	ldr	r2, [r7, #32]
 80073ec:	e841 2300 	strex	r3, r2, [r1]
 80073f0:	61bb      	str	r3, [r7, #24]
   return(result);
 80073f2:	69bb      	ldr	r3, [r7, #24]
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d1e5      	bne.n	80073c4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	f003 0310 	and.w	r3, r3, #16
 8007402:	2b10      	cmp	r3, #16
 8007404:	d10a      	bne.n	800741c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007406:	2300      	movs	r3, #0
 8007408:	60fb      	str	r3, [r7, #12]
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	60fb      	str	r3, [r7, #12]
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	685b      	ldr	r3, [r3, #4]
 8007418:	60fb      	str	r3, [r7, #12]
 800741a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007420:	4619      	mov	r1, r3
 8007422:	6878      	ldr	r0, [r7, #4]
 8007424:	f7fb fb56 	bl	8002ad4 <HAL_UARTEx_RxEventCallback>
 8007428:	e002      	b.n	8007430 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800742a:	6878      	ldr	r0, [r7, #4]
 800742c:	f7ff fe1e 	bl	800706c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007430:	2300      	movs	r3, #0
 8007432:	e002      	b.n	800743a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007434:	2300      	movs	r3, #0
 8007436:	e000      	b.n	800743a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007438:	2302      	movs	r3, #2
  }
}
 800743a:	4618      	mov	r0, r3
 800743c:	3730      	adds	r7, #48	@ 0x30
 800743e:	46bd      	mov	sp, r7
 8007440:	bd80      	pop	{r7, pc}
	...

08007444 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007444:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007448:	b0c0      	sub	sp, #256	@ 0x100
 800744a:	af00      	add	r7, sp, #0
 800744c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007450:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	691b      	ldr	r3, [r3, #16]
 8007458:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800745c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007460:	68d9      	ldr	r1, [r3, #12]
 8007462:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007466:	681a      	ldr	r2, [r3, #0]
 8007468:	ea40 0301 	orr.w	r3, r0, r1
 800746c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800746e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007472:	689a      	ldr	r2, [r3, #8]
 8007474:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007478:	691b      	ldr	r3, [r3, #16]
 800747a:	431a      	orrs	r2, r3
 800747c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007480:	695b      	ldr	r3, [r3, #20]
 8007482:	431a      	orrs	r2, r3
 8007484:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007488:	69db      	ldr	r3, [r3, #28]
 800748a:	4313      	orrs	r3, r2
 800748c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007490:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	68db      	ldr	r3, [r3, #12]
 8007498:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800749c:	f021 010c 	bic.w	r1, r1, #12
 80074a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074a4:	681a      	ldr	r2, [r3, #0]
 80074a6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80074aa:	430b      	orrs	r3, r1
 80074ac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80074ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	695b      	ldr	r3, [r3, #20]
 80074b6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80074ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074be:	6999      	ldr	r1, [r3, #24]
 80074c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074c4:	681a      	ldr	r2, [r3, #0]
 80074c6:	ea40 0301 	orr.w	r3, r0, r1
 80074ca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80074cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074d0:	681a      	ldr	r2, [r3, #0]
 80074d2:	4b8f      	ldr	r3, [pc, #572]	@ (8007710 <UART_SetConfig+0x2cc>)
 80074d4:	429a      	cmp	r2, r3
 80074d6:	d005      	beq.n	80074e4 <UART_SetConfig+0xa0>
 80074d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074dc:	681a      	ldr	r2, [r3, #0]
 80074de:	4b8d      	ldr	r3, [pc, #564]	@ (8007714 <UART_SetConfig+0x2d0>)
 80074e0:	429a      	cmp	r2, r3
 80074e2:	d104      	bne.n	80074ee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80074e4:	f7fe ff22 	bl	800632c <HAL_RCC_GetPCLK2Freq>
 80074e8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80074ec:	e003      	b.n	80074f6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80074ee:	f7fe ff09 	bl	8006304 <HAL_RCC_GetPCLK1Freq>
 80074f2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80074f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074fa:	69db      	ldr	r3, [r3, #28]
 80074fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007500:	f040 810c 	bne.w	800771c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007504:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007508:	2200      	movs	r2, #0
 800750a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800750e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007512:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007516:	4622      	mov	r2, r4
 8007518:	462b      	mov	r3, r5
 800751a:	1891      	adds	r1, r2, r2
 800751c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800751e:	415b      	adcs	r3, r3
 8007520:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007522:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007526:	4621      	mov	r1, r4
 8007528:	eb12 0801 	adds.w	r8, r2, r1
 800752c:	4629      	mov	r1, r5
 800752e:	eb43 0901 	adc.w	r9, r3, r1
 8007532:	f04f 0200 	mov.w	r2, #0
 8007536:	f04f 0300 	mov.w	r3, #0
 800753a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800753e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007542:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007546:	4690      	mov	r8, r2
 8007548:	4699      	mov	r9, r3
 800754a:	4623      	mov	r3, r4
 800754c:	eb18 0303 	adds.w	r3, r8, r3
 8007550:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007554:	462b      	mov	r3, r5
 8007556:	eb49 0303 	adc.w	r3, r9, r3
 800755a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800755e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007562:	685b      	ldr	r3, [r3, #4]
 8007564:	2200      	movs	r2, #0
 8007566:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800756a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800756e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007572:	460b      	mov	r3, r1
 8007574:	18db      	adds	r3, r3, r3
 8007576:	653b      	str	r3, [r7, #80]	@ 0x50
 8007578:	4613      	mov	r3, r2
 800757a:	eb42 0303 	adc.w	r3, r2, r3
 800757e:	657b      	str	r3, [r7, #84]	@ 0x54
 8007580:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007584:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007588:	f7f9 fb7e 	bl	8000c88 <__aeabi_uldivmod>
 800758c:	4602      	mov	r2, r0
 800758e:	460b      	mov	r3, r1
 8007590:	4b61      	ldr	r3, [pc, #388]	@ (8007718 <UART_SetConfig+0x2d4>)
 8007592:	fba3 2302 	umull	r2, r3, r3, r2
 8007596:	095b      	lsrs	r3, r3, #5
 8007598:	011c      	lsls	r4, r3, #4
 800759a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800759e:	2200      	movs	r2, #0
 80075a0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80075a4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80075a8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80075ac:	4642      	mov	r2, r8
 80075ae:	464b      	mov	r3, r9
 80075b0:	1891      	adds	r1, r2, r2
 80075b2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80075b4:	415b      	adcs	r3, r3
 80075b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80075b8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80075bc:	4641      	mov	r1, r8
 80075be:	eb12 0a01 	adds.w	sl, r2, r1
 80075c2:	4649      	mov	r1, r9
 80075c4:	eb43 0b01 	adc.w	fp, r3, r1
 80075c8:	f04f 0200 	mov.w	r2, #0
 80075cc:	f04f 0300 	mov.w	r3, #0
 80075d0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80075d4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80075d8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80075dc:	4692      	mov	sl, r2
 80075de:	469b      	mov	fp, r3
 80075e0:	4643      	mov	r3, r8
 80075e2:	eb1a 0303 	adds.w	r3, sl, r3
 80075e6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80075ea:	464b      	mov	r3, r9
 80075ec:	eb4b 0303 	adc.w	r3, fp, r3
 80075f0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80075f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075f8:	685b      	ldr	r3, [r3, #4]
 80075fa:	2200      	movs	r2, #0
 80075fc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007600:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007604:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007608:	460b      	mov	r3, r1
 800760a:	18db      	adds	r3, r3, r3
 800760c:	643b      	str	r3, [r7, #64]	@ 0x40
 800760e:	4613      	mov	r3, r2
 8007610:	eb42 0303 	adc.w	r3, r2, r3
 8007614:	647b      	str	r3, [r7, #68]	@ 0x44
 8007616:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800761a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800761e:	f7f9 fb33 	bl	8000c88 <__aeabi_uldivmod>
 8007622:	4602      	mov	r2, r0
 8007624:	460b      	mov	r3, r1
 8007626:	4611      	mov	r1, r2
 8007628:	4b3b      	ldr	r3, [pc, #236]	@ (8007718 <UART_SetConfig+0x2d4>)
 800762a:	fba3 2301 	umull	r2, r3, r3, r1
 800762e:	095b      	lsrs	r3, r3, #5
 8007630:	2264      	movs	r2, #100	@ 0x64
 8007632:	fb02 f303 	mul.w	r3, r2, r3
 8007636:	1acb      	subs	r3, r1, r3
 8007638:	00db      	lsls	r3, r3, #3
 800763a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800763e:	4b36      	ldr	r3, [pc, #216]	@ (8007718 <UART_SetConfig+0x2d4>)
 8007640:	fba3 2302 	umull	r2, r3, r3, r2
 8007644:	095b      	lsrs	r3, r3, #5
 8007646:	005b      	lsls	r3, r3, #1
 8007648:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800764c:	441c      	add	r4, r3
 800764e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007652:	2200      	movs	r2, #0
 8007654:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007658:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800765c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007660:	4642      	mov	r2, r8
 8007662:	464b      	mov	r3, r9
 8007664:	1891      	adds	r1, r2, r2
 8007666:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007668:	415b      	adcs	r3, r3
 800766a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800766c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007670:	4641      	mov	r1, r8
 8007672:	1851      	adds	r1, r2, r1
 8007674:	6339      	str	r1, [r7, #48]	@ 0x30
 8007676:	4649      	mov	r1, r9
 8007678:	414b      	adcs	r3, r1
 800767a:	637b      	str	r3, [r7, #52]	@ 0x34
 800767c:	f04f 0200 	mov.w	r2, #0
 8007680:	f04f 0300 	mov.w	r3, #0
 8007684:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007688:	4659      	mov	r1, fp
 800768a:	00cb      	lsls	r3, r1, #3
 800768c:	4651      	mov	r1, sl
 800768e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007692:	4651      	mov	r1, sl
 8007694:	00ca      	lsls	r2, r1, #3
 8007696:	4610      	mov	r0, r2
 8007698:	4619      	mov	r1, r3
 800769a:	4603      	mov	r3, r0
 800769c:	4642      	mov	r2, r8
 800769e:	189b      	adds	r3, r3, r2
 80076a0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80076a4:	464b      	mov	r3, r9
 80076a6:	460a      	mov	r2, r1
 80076a8:	eb42 0303 	adc.w	r3, r2, r3
 80076ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80076b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076b4:	685b      	ldr	r3, [r3, #4]
 80076b6:	2200      	movs	r2, #0
 80076b8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80076bc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80076c0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80076c4:	460b      	mov	r3, r1
 80076c6:	18db      	adds	r3, r3, r3
 80076c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80076ca:	4613      	mov	r3, r2
 80076cc:	eb42 0303 	adc.w	r3, r2, r3
 80076d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80076d2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80076d6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80076da:	f7f9 fad5 	bl	8000c88 <__aeabi_uldivmod>
 80076de:	4602      	mov	r2, r0
 80076e0:	460b      	mov	r3, r1
 80076e2:	4b0d      	ldr	r3, [pc, #52]	@ (8007718 <UART_SetConfig+0x2d4>)
 80076e4:	fba3 1302 	umull	r1, r3, r3, r2
 80076e8:	095b      	lsrs	r3, r3, #5
 80076ea:	2164      	movs	r1, #100	@ 0x64
 80076ec:	fb01 f303 	mul.w	r3, r1, r3
 80076f0:	1ad3      	subs	r3, r2, r3
 80076f2:	00db      	lsls	r3, r3, #3
 80076f4:	3332      	adds	r3, #50	@ 0x32
 80076f6:	4a08      	ldr	r2, [pc, #32]	@ (8007718 <UART_SetConfig+0x2d4>)
 80076f8:	fba2 2303 	umull	r2, r3, r2, r3
 80076fc:	095b      	lsrs	r3, r3, #5
 80076fe:	f003 0207 	and.w	r2, r3, #7
 8007702:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	4422      	add	r2, r4
 800770a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800770c:	e106      	b.n	800791c <UART_SetConfig+0x4d8>
 800770e:	bf00      	nop
 8007710:	40011000 	.word	0x40011000
 8007714:	40011400 	.word	0x40011400
 8007718:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800771c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007720:	2200      	movs	r2, #0
 8007722:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007726:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800772a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800772e:	4642      	mov	r2, r8
 8007730:	464b      	mov	r3, r9
 8007732:	1891      	adds	r1, r2, r2
 8007734:	6239      	str	r1, [r7, #32]
 8007736:	415b      	adcs	r3, r3
 8007738:	627b      	str	r3, [r7, #36]	@ 0x24
 800773a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800773e:	4641      	mov	r1, r8
 8007740:	1854      	adds	r4, r2, r1
 8007742:	4649      	mov	r1, r9
 8007744:	eb43 0501 	adc.w	r5, r3, r1
 8007748:	f04f 0200 	mov.w	r2, #0
 800774c:	f04f 0300 	mov.w	r3, #0
 8007750:	00eb      	lsls	r3, r5, #3
 8007752:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007756:	00e2      	lsls	r2, r4, #3
 8007758:	4614      	mov	r4, r2
 800775a:	461d      	mov	r5, r3
 800775c:	4643      	mov	r3, r8
 800775e:	18e3      	adds	r3, r4, r3
 8007760:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007764:	464b      	mov	r3, r9
 8007766:	eb45 0303 	adc.w	r3, r5, r3
 800776a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800776e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007772:	685b      	ldr	r3, [r3, #4]
 8007774:	2200      	movs	r2, #0
 8007776:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800777a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800777e:	f04f 0200 	mov.w	r2, #0
 8007782:	f04f 0300 	mov.w	r3, #0
 8007786:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800778a:	4629      	mov	r1, r5
 800778c:	008b      	lsls	r3, r1, #2
 800778e:	4621      	mov	r1, r4
 8007790:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007794:	4621      	mov	r1, r4
 8007796:	008a      	lsls	r2, r1, #2
 8007798:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800779c:	f7f9 fa74 	bl	8000c88 <__aeabi_uldivmod>
 80077a0:	4602      	mov	r2, r0
 80077a2:	460b      	mov	r3, r1
 80077a4:	4b60      	ldr	r3, [pc, #384]	@ (8007928 <UART_SetConfig+0x4e4>)
 80077a6:	fba3 2302 	umull	r2, r3, r3, r2
 80077aa:	095b      	lsrs	r3, r3, #5
 80077ac:	011c      	lsls	r4, r3, #4
 80077ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80077b2:	2200      	movs	r2, #0
 80077b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80077b8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80077bc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80077c0:	4642      	mov	r2, r8
 80077c2:	464b      	mov	r3, r9
 80077c4:	1891      	adds	r1, r2, r2
 80077c6:	61b9      	str	r1, [r7, #24]
 80077c8:	415b      	adcs	r3, r3
 80077ca:	61fb      	str	r3, [r7, #28]
 80077cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80077d0:	4641      	mov	r1, r8
 80077d2:	1851      	adds	r1, r2, r1
 80077d4:	6139      	str	r1, [r7, #16]
 80077d6:	4649      	mov	r1, r9
 80077d8:	414b      	adcs	r3, r1
 80077da:	617b      	str	r3, [r7, #20]
 80077dc:	f04f 0200 	mov.w	r2, #0
 80077e0:	f04f 0300 	mov.w	r3, #0
 80077e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80077e8:	4659      	mov	r1, fp
 80077ea:	00cb      	lsls	r3, r1, #3
 80077ec:	4651      	mov	r1, sl
 80077ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80077f2:	4651      	mov	r1, sl
 80077f4:	00ca      	lsls	r2, r1, #3
 80077f6:	4610      	mov	r0, r2
 80077f8:	4619      	mov	r1, r3
 80077fa:	4603      	mov	r3, r0
 80077fc:	4642      	mov	r2, r8
 80077fe:	189b      	adds	r3, r3, r2
 8007800:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007804:	464b      	mov	r3, r9
 8007806:	460a      	mov	r2, r1
 8007808:	eb42 0303 	adc.w	r3, r2, r3
 800780c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007810:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007814:	685b      	ldr	r3, [r3, #4]
 8007816:	2200      	movs	r2, #0
 8007818:	67bb      	str	r3, [r7, #120]	@ 0x78
 800781a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800781c:	f04f 0200 	mov.w	r2, #0
 8007820:	f04f 0300 	mov.w	r3, #0
 8007824:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007828:	4649      	mov	r1, r9
 800782a:	008b      	lsls	r3, r1, #2
 800782c:	4641      	mov	r1, r8
 800782e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007832:	4641      	mov	r1, r8
 8007834:	008a      	lsls	r2, r1, #2
 8007836:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800783a:	f7f9 fa25 	bl	8000c88 <__aeabi_uldivmod>
 800783e:	4602      	mov	r2, r0
 8007840:	460b      	mov	r3, r1
 8007842:	4611      	mov	r1, r2
 8007844:	4b38      	ldr	r3, [pc, #224]	@ (8007928 <UART_SetConfig+0x4e4>)
 8007846:	fba3 2301 	umull	r2, r3, r3, r1
 800784a:	095b      	lsrs	r3, r3, #5
 800784c:	2264      	movs	r2, #100	@ 0x64
 800784e:	fb02 f303 	mul.w	r3, r2, r3
 8007852:	1acb      	subs	r3, r1, r3
 8007854:	011b      	lsls	r3, r3, #4
 8007856:	3332      	adds	r3, #50	@ 0x32
 8007858:	4a33      	ldr	r2, [pc, #204]	@ (8007928 <UART_SetConfig+0x4e4>)
 800785a:	fba2 2303 	umull	r2, r3, r2, r3
 800785e:	095b      	lsrs	r3, r3, #5
 8007860:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007864:	441c      	add	r4, r3
 8007866:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800786a:	2200      	movs	r2, #0
 800786c:	673b      	str	r3, [r7, #112]	@ 0x70
 800786e:	677a      	str	r2, [r7, #116]	@ 0x74
 8007870:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007874:	4642      	mov	r2, r8
 8007876:	464b      	mov	r3, r9
 8007878:	1891      	adds	r1, r2, r2
 800787a:	60b9      	str	r1, [r7, #8]
 800787c:	415b      	adcs	r3, r3
 800787e:	60fb      	str	r3, [r7, #12]
 8007880:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007884:	4641      	mov	r1, r8
 8007886:	1851      	adds	r1, r2, r1
 8007888:	6039      	str	r1, [r7, #0]
 800788a:	4649      	mov	r1, r9
 800788c:	414b      	adcs	r3, r1
 800788e:	607b      	str	r3, [r7, #4]
 8007890:	f04f 0200 	mov.w	r2, #0
 8007894:	f04f 0300 	mov.w	r3, #0
 8007898:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800789c:	4659      	mov	r1, fp
 800789e:	00cb      	lsls	r3, r1, #3
 80078a0:	4651      	mov	r1, sl
 80078a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80078a6:	4651      	mov	r1, sl
 80078a8:	00ca      	lsls	r2, r1, #3
 80078aa:	4610      	mov	r0, r2
 80078ac:	4619      	mov	r1, r3
 80078ae:	4603      	mov	r3, r0
 80078b0:	4642      	mov	r2, r8
 80078b2:	189b      	adds	r3, r3, r2
 80078b4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80078b6:	464b      	mov	r3, r9
 80078b8:	460a      	mov	r2, r1
 80078ba:	eb42 0303 	adc.w	r3, r2, r3
 80078be:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80078c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078c4:	685b      	ldr	r3, [r3, #4]
 80078c6:	2200      	movs	r2, #0
 80078c8:	663b      	str	r3, [r7, #96]	@ 0x60
 80078ca:	667a      	str	r2, [r7, #100]	@ 0x64
 80078cc:	f04f 0200 	mov.w	r2, #0
 80078d0:	f04f 0300 	mov.w	r3, #0
 80078d4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80078d8:	4649      	mov	r1, r9
 80078da:	008b      	lsls	r3, r1, #2
 80078dc:	4641      	mov	r1, r8
 80078de:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80078e2:	4641      	mov	r1, r8
 80078e4:	008a      	lsls	r2, r1, #2
 80078e6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80078ea:	f7f9 f9cd 	bl	8000c88 <__aeabi_uldivmod>
 80078ee:	4602      	mov	r2, r0
 80078f0:	460b      	mov	r3, r1
 80078f2:	4b0d      	ldr	r3, [pc, #52]	@ (8007928 <UART_SetConfig+0x4e4>)
 80078f4:	fba3 1302 	umull	r1, r3, r3, r2
 80078f8:	095b      	lsrs	r3, r3, #5
 80078fa:	2164      	movs	r1, #100	@ 0x64
 80078fc:	fb01 f303 	mul.w	r3, r1, r3
 8007900:	1ad3      	subs	r3, r2, r3
 8007902:	011b      	lsls	r3, r3, #4
 8007904:	3332      	adds	r3, #50	@ 0x32
 8007906:	4a08      	ldr	r2, [pc, #32]	@ (8007928 <UART_SetConfig+0x4e4>)
 8007908:	fba2 2303 	umull	r2, r3, r2, r3
 800790c:	095b      	lsrs	r3, r3, #5
 800790e:	f003 020f 	and.w	r2, r3, #15
 8007912:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	4422      	add	r2, r4
 800791a:	609a      	str	r2, [r3, #8]
}
 800791c:	bf00      	nop
 800791e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007922:	46bd      	mov	sp, r7
 8007924:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007928:	51eb851f 	.word	0x51eb851f

0800792c <Screen_RX_data>:

    _Screen.Status_Dev_1 = false;
}

// USED IN RX UART CALLBACK FUNCTION WHEN RECEIVE DATA
void Screen_RX_data(uint8_t *RX_Buffer) {
 800792c:	b580      	push	{r7, lr}
 800792e:	b082      	sub	sp, #8
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
    DWIN_Listen((Dwin_t *)&_Screen, RX_Buffer);
 8007934:	6879      	ldr	r1, [r7, #4]
 8007936:	4803      	ldr	r0, [pc, #12]	@ (8007944 <Screen_RX_data+0x18>)
 8007938:	f000 f93a 	bl	8007bb0 <DWIN_Listen>
}
 800793c:	bf00      	nop
 800793e:	3708      	adds	r7, #8
 8007940:	46bd      	mov	sp, r7
 8007942:	bd80      	pop	{r7, pc}
 8007944:	20000cd0 	.word	0x20000cd0

08007948 <ADS1115_Init>:
void ADS1115_makeConfig_frame(uint8_t *buffer,config_reg_t *reg_config);
void compute_VoltageConv(ADS1115_t *pADS1115);
float getValue(ADS1115_t *pADS1115);
void ADS1115_setThresholds(ADS1115_t *pADS1115, int16_t lowValue, int16_t highValue);

ADS115_Status ADS1115_Init(ADS1115_t *pADS1115, I2C_HandleTypeDef *i2c, uint16_t dev_address) {
 8007948:	b580      	push	{r7, lr}
 800794a:	b084      	sub	sp, #16
 800794c:	af00      	add	r7, sp, #0
 800794e:	60f8      	str	r0, [r7, #12]
 8007950:	60b9      	str	r1, [r7, #8]
 8007952:	4613      	mov	r3, r2
 8007954:	80fb      	strh	r3, [r7, #6]
    pADS1115->i2c_port = i2c;
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	68ba      	ldr	r2, [r7, #8]
 800795a:	601a      	str	r2, [r3, #0]
//    memcpy(pADS1115->i2c_port,i2c,sizeof(I2C_HandleTypeDef));
    pADS1115->dev_address = dev_address << 1;
 800795c:	88fb      	ldrh	r3, [r7, #6]
 800795e:	b2db      	uxtb	r3, r3
 8007960:	005b      	lsls	r3, r3, #1
 8007962:	b2da      	uxtb	r2, r3
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	711a      	strb	r2, [r3, #4]

    compute_VoltageConv(pADS1115);
 8007968:	68f8      	ldr	r0, [r7, #12]
 800796a:	f000 f8dd 	bl	8007b28 <compute_VoltageConv>
    /* Test communication */
    if (HAL_I2C_IsDeviceReady(pADS1115->i2c_port, pADS1115->dev_address, 1, 100) == HAL_OK) {
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	6818      	ldr	r0, [r3, #0]
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	791b      	ldrb	r3, [r3, #4]
 8007976:	4619      	mov	r1, r3
 8007978:	2364      	movs	r3, #100	@ 0x64
 800797a:	2201      	movs	r2, #1
 800797c:	f7fd fb86 	bl	800508c <HAL_I2C_IsDeviceReady>
 8007980:	4603      	mov	r3, r0
 8007982:	2b00      	cmp	r3, #0
 8007984:	d101      	bne.n	800798a <ADS1115_Init+0x42>
        return ADS1115_Init_OK;
 8007986:	2300      	movs	r3, #0
 8007988:	e000      	b.n	800798c <ADS1115_Init+0x44>
    }
    return ADS1115_Init_Fail;
 800798a:	2301      	movs	r3, #1
}
 800798c:	4618      	mov	r0, r3
 800798e:	3710      	adds	r7, #16
 8007990:	46bd      	mov	sp, r7
 8007992:	bd80      	pop	{r7, pc}

08007994 <ADS1115_single_getdata>:

float ADS1115_single_getdata(ADS1115_t *pADS1115, MultiplexerConfig_t channel) {
 8007994:	b580      	push	{r7, lr}
 8007996:	b088      	sub	sp, #32
 8007998:	af04      	add	r7, sp, #16
 800799a:	6078      	str	r0, [r7, #4]
 800799c:	460b      	mov	r3, r1
 800799e:	70fb      	strb	r3, [r7, #3]
    uint8_t  config_val[2];
    uint16_t config_check;
    /* update channel */
    uint8_t bytes[3] = {0};
 80079a0:	f107 0308 	add.w	r3, r7, #8
 80079a4:	2100      	movs	r1, #0
 80079a6:	460a      	mov	r2, r1
 80079a8:	801a      	strh	r2, [r3, #0]
 80079aa:	460a      	mov	r2, r1
 80079ac:	709a      	strb	r2, [r3, #2]
    pADS1115->config->channel = channel;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	68db      	ldr	r3, [r3, #12]
 80079b2:	78fa      	ldrb	r2, [r7, #3]
 80079b4:	701a      	strb	r2, [r3, #0]

    ADS1115_makeConfig_frame(bytes,pADS1115->config);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	68da      	ldr	r2, [r3, #12]
 80079ba:	f107 0308 	add.w	r3, r7, #8
 80079be:	4611      	mov	r1, r2
 80079c0:	4618      	mov	r0, r3
 80079c2:	f000 f86b 	bl	8007a9c <ADS1115_makeConfig_frame>
    /* Set single conversion */
    bytes[1] |= (1u << 7);
 80079c6:	7a7b      	ldrb	r3, [r7, #9]
 80079c8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80079cc:	b2db      	uxtb	r3, r3
 80079ce:	727b      	strb	r3, [r7, #9]

    HAL_I2C_Master_Transmit(pADS1115->i2c_port,pADS1115->dev_address,bytes,3,100);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	6818      	ldr	r0, [r3, #0]
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	791b      	ldrb	r3, [r3, #4]
 80079d8:	4619      	mov	r1, r3
 80079da:	f107 0208 	add.w	r2, r7, #8
 80079de:	2364      	movs	r3, #100	@ 0x64
 80079e0:	9300      	str	r3, [sp, #0]
 80079e2:	2303      	movs	r3, #3
 80079e4:	f7fd f822 	bl	8004a2c <HAL_I2C_Master_Transmit>
    HAL_Delay(8);
 80079e8:	2008      	movs	r0, #8
 80079ea:	f7fb fcb9 	bl	8003360 <HAL_Delay>
    // if (HAL_I2C_Mem_Read( pADS1115->i2c_port, pADS1115->dev_address, 0x01, I2C_MEMADD_SIZE_8BIT, config_val, 2, 100 ) != HAL_OK ) {
    // 	return -1;
    // }
    /* wait conversion complete */
    do {
        HAL_I2C_Mem_Read( pADS1115->i2c_port, pADS1115->dev_address, 0x01, I2C_MEMADD_SIZE_8BIT, config_val, 2, 100 );
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	6818      	ldr	r0, [r3, #0]
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	791b      	ldrb	r3, [r3, #4]
 80079f6:	4619      	mov	r1, r3
 80079f8:	2364      	movs	r3, #100	@ 0x64
 80079fa:	9302      	str	r3, [sp, #8]
 80079fc:	2302      	movs	r3, #2
 80079fe:	9301      	str	r3, [sp, #4]
 8007a00:	f107 030c 	add.w	r3, r7, #12
 8007a04:	9300      	str	r3, [sp, #0]
 8007a06:	2301      	movs	r3, #1
 8007a08:	2201      	movs	r2, #1
 8007a0a:	f7fd f90d 	bl	8004c28 <HAL_I2C_Mem_Read>
        config_check = ((config_val[0] << 8) | config_val[1]);
 8007a0e:	7b3b      	ldrb	r3, [r7, #12]
 8007a10:	b21b      	sxth	r3, r3
 8007a12:	021b      	lsls	r3, r3, #8
 8007a14:	b21a      	sxth	r2, r3
 8007a16:	7b7b      	ldrb	r3, [r7, #13]
 8007a18:	b21b      	sxth	r3, r3
 8007a1a:	4313      	orrs	r3, r2
 8007a1c:	b21b      	sxth	r3, r3
 8007a1e:	81fb      	strh	r3, [r7, #14]
    } while ((config_check & 0x8000) == 0);
 8007a20:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	dae2      	bge.n	80079ee <ADS1115_single_getdata+0x5a>
    
    return getValue(pADS1115);
 8007a28:	6878      	ldr	r0, [r7, #4]
 8007a2a:	f000 f807 	bl	8007a3c <getValue>
 8007a2e:	eef0 7a40 	vmov.f32	s15, s0
}
 8007a32:	eeb0 0a67 	vmov.f32	s0, s15
 8007a36:	3710      	adds	r7, #16
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	bd80      	pop	{r7, pc}

08007a3c <getValue>:

float getValue(ADS1115_t *pADS1115) {
 8007a3c:	b580      	push	{r7, lr}
 8007a3e:	b088      	sub	sp, #32
 8007a40:	af04      	add	r7, sp, #16
 8007a42:	6078      	str	r0, [r7, #4]
    uint8_t bytes[2] = {0};
 8007a44:	2300      	movs	r3, #0
 8007a46:	81bb      	strh	r3, [r7, #12]
    int16_t value_ret;
	bytes[0] = 0x00; /* Conversion register contains the result */
 8007a48:	2300      	movs	r3, #0
 8007a4a:	733b      	strb	r3, [r7, #12]
    // HAL_I2C_Master_Transmit(pADS1115->i2c_port,pADS1115->dev_address,bytes,1,100);

    // if (HAL_I2C_Master_Receive(pADS1115->i2c_port,pADS1115->dev_address,bytes,2,100) != HAL_OK) {
    //     return ADS1115_Read_Data_Fail;
    // }
    HAL_I2C_Mem_Read(pADS1115->i2c_port, pADS1115->dev_address, 0x00, I2C_MEMADD_SIZE_8BIT, bytes, 2, 100);
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	6818      	ldr	r0, [r3, #0]
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	791b      	ldrb	r3, [r3, #4]
 8007a54:	4619      	mov	r1, r3
 8007a56:	2364      	movs	r3, #100	@ 0x64
 8007a58:	9302      	str	r3, [sp, #8]
 8007a5a:	2302      	movs	r3, #2
 8007a5c:	9301      	str	r3, [sp, #4]
 8007a5e:	f107 030c 	add.w	r3, r7, #12
 8007a62:	9300      	str	r3, [sp, #0]
 8007a64:	2301      	movs	r3, #1
 8007a66:	2200      	movs	r2, #0
 8007a68:	f7fd f8de 	bl	8004c28 <HAL_I2C_Mem_Read>

    value_ret = ((bytes[0] << 8) | bytes[1]);
 8007a6c:	7b3b      	ldrb	r3, [r7, #12]
 8007a6e:	b21b      	sxth	r3, r3
 8007a70:	021b      	lsls	r3, r3, #8
 8007a72:	b21a      	sxth	r2, r3
 8007a74:	7b7b      	ldrb	r3, [r7, #13]
 8007a76:	b21b      	sxth	r3, r3
 8007a78:	4313      	orrs	r3, r2
 8007a7a:	81fb      	strh	r3, [r7, #14]
    /* Convert to Voltage */
    return value_ret * pADS1115->voltageConv;
 8007a7c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007a80:	ee07 3a90 	vmov	s15, r3
 8007a84:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	edd3 7a02 	vldr	s15, [r3, #8]
 8007a8e:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8007a92:	eeb0 0a67 	vmov.f32	s0, s15
 8007a96:	3710      	adds	r7, #16
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	bd80      	pop	{r7, pc}

08007a9c <ADS1115_makeConfig_frame>:
    ADS1115_makeConfig_frame(byte_write,pADS1115->config);

    HAL_I2C_Master_Transmit(pADS1115->i2c_port,pADS1115->dev_address,byte_write,3,100);
}

void ADS1115_makeConfig_frame(uint8_t *buffer,config_reg_t *reg_config) {
 8007a9c:	b480      	push	{r7}
 8007a9e:	b083      	sub	sp, #12
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
 8007aa4:	6039      	str	r1, [r7, #0]
    buffer[0] = 0x01; /* points to Config register */
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	2201      	movs	r2, #1
 8007aaa:	701a      	strb	r2, [r3, #0]
    buffer[1] = (reg_config->channel << 4) | (reg_config->PGA << 1) | (reg_config->mode << 0);
 8007aac:	683b      	ldr	r3, [r7, #0]
 8007aae:	781b      	ldrb	r3, [r3, #0]
 8007ab0:	b25b      	sxtb	r3, r3
 8007ab2:	011b      	lsls	r3, r3, #4
 8007ab4:	b25a      	sxtb	r2, r3
 8007ab6:	683b      	ldr	r3, [r7, #0]
 8007ab8:	789b      	ldrb	r3, [r3, #2]
 8007aba:	b25b      	sxtb	r3, r3
 8007abc:	005b      	lsls	r3, r3, #1
 8007abe:	b25b      	sxtb	r3, r3
 8007ac0:	4313      	orrs	r3, r2
 8007ac2:	b25a      	sxtb	r2, r3
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	78db      	ldrb	r3, [r3, #3]
 8007ac8:	b25b      	sxtb	r3, r3
 8007aca:	4313      	orrs	r3, r2
 8007acc:	b25a      	sxtb	r2, r3
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	3301      	adds	r3, #1
 8007ad2:	b2d2      	uxtb	r2, r2
 8007ad4:	701a      	strb	r2, [r3, #0]
    buffer[2] = (reg_config->DataRate << 5) | (reg_config->compareMode << 4) | (reg_config->polarityMode << 3) | (reg_config->latchingMode << 2) | (reg_config->queueComparator << 0);
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	785b      	ldrb	r3, [r3, #1]
 8007ada:	b25b      	sxtb	r3, r3
 8007adc:	015b      	lsls	r3, r3, #5
 8007ade:	b25a      	sxtb	r2, r3
 8007ae0:	683b      	ldr	r3, [r7, #0]
 8007ae2:	791b      	ldrb	r3, [r3, #4]
 8007ae4:	b25b      	sxtb	r3, r3
 8007ae6:	011b      	lsls	r3, r3, #4
 8007ae8:	b25b      	sxtb	r3, r3
 8007aea:	4313      	orrs	r3, r2
 8007aec:	b25a      	sxtb	r2, r3
 8007aee:	683b      	ldr	r3, [r7, #0]
 8007af0:	795b      	ldrb	r3, [r3, #5]
 8007af2:	b25b      	sxtb	r3, r3
 8007af4:	00db      	lsls	r3, r3, #3
 8007af6:	b25b      	sxtb	r3, r3
 8007af8:	4313      	orrs	r3, r2
 8007afa:	b25a      	sxtb	r2, r3
 8007afc:	683b      	ldr	r3, [r7, #0]
 8007afe:	799b      	ldrb	r3, [r3, #6]
 8007b00:	b25b      	sxtb	r3, r3
 8007b02:	009b      	lsls	r3, r3, #2
 8007b04:	b25b      	sxtb	r3, r3
 8007b06:	4313      	orrs	r3, r2
 8007b08:	b25a      	sxtb	r2, r3
 8007b0a:	683b      	ldr	r3, [r7, #0]
 8007b0c:	79db      	ldrb	r3, [r3, #7]
 8007b0e:	b25b      	sxtb	r3, r3
 8007b10:	4313      	orrs	r3, r2
 8007b12:	b25a      	sxtb	r2, r3
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	3302      	adds	r3, #2
 8007b18:	b2d2      	uxtb	r2, r2
 8007b1a:	701a      	strb	r2, [r3, #0]
}
 8007b1c:	bf00      	nop
 8007b1e:	370c      	adds	r7, #12
 8007b20:	46bd      	mov	sp, r7
 8007b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b26:	4770      	bx	lr

08007b28 <compute_VoltageConv>:

void compute_VoltageConv(ADS1115_t *pADS1115) {
 8007b28:	b480      	push	{r7}
 8007b2a:	b083      	sub	sp, #12
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
    switch (pADS1115->config->PGA) {
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	68db      	ldr	r3, [r3, #12]
 8007b34:	789b      	ldrb	r3, [r3, #2]
 8007b36:	2b05      	cmp	r3, #5
 8007b38:	d826      	bhi.n	8007b88 <compute_VoltageConv+0x60>
 8007b3a:	a201      	add	r2, pc, #4	@ (adr r2, 8007b40 <compute_VoltageConv+0x18>)
 8007b3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b40:	08007b59 	.word	0x08007b59
 8007b44:	08007b61 	.word	0x08007b61
 8007b48:	08007b69 	.word	0x08007b69
 8007b4c:	08007b71 	.word	0x08007b71
 8007b50:	08007b79 	.word	0x08007b79
 8007b54:	08007b81 	.word	0x08007b81
        case PGA_6_144 : {
            pADS1115->voltageConv = (6.144f)/(32768.0f);
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	4a0f      	ldr	r2, [pc, #60]	@ (8007b98 <compute_VoltageConv+0x70>)
 8007b5c:	609a      	str	r2, [r3, #8]
        } break;
 8007b5e:	e014      	b.n	8007b8a <compute_VoltageConv+0x62>
        case PGA_4_096 : {
            pADS1115->voltageConv = (4.096f)/(32768.0f);
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	4a0e      	ldr	r2, [pc, #56]	@ (8007b9c <compute_VoltageConv+0x74>)
 8007b64:	609a      	str	r2, [r3, #8]
        } break;
 8007b66:	e010      	b.n	8007b8a <compute_VoltageConv+0x62>
        case PGA_2_048 : {
            pADS1115->voltageConv = (2.048f)/(32768.0f);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	4a0d      	ldr	r2, [pc, #52]	@ (8007ba0 <compute_VoltageConv+0x78>)
 8007b6c:	609a      	str	r2, [r3, #8]
        } break;
 8007b6e:	e00c      	b.n	8007b8a <compute_VoltageConv+0x62>
        case PGA_1_024 : {
            pADS1115->voltageConv = (1.024f)/(32768.0f);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	4a0c      	ldr	r2, [pc, #48]	@ (8007ba4 <compute_VoltageConv+0x7c>)
 8007b74:	609a      	str	r2, [r3, #8]
        } break;
 8007b76:	e008      	b.n	8007b8a <compute_VoltageConv+0x62>
        case PGA_0_512 : {
            pADS1115->voltageConv = (0.512f)/(32768.0f);
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	4a0b      	ldr	r2, [pc, #44]	@ (8007ba8 <compute_VoltageConv+0x80>)
 8007b7c:	609a      	str	r2, [r3, #8]
        } break;
 8007b7e:	e004      	b.n	8007b8a <compute_VoltageConv+0x62>
        case PGA_0_256 : {
            pADS1115->voltageConv = (0.256f)/(32768.0f);
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	4a0a      	ldr	r2, [pc, #40]	@ (8007bac <compute_VoltageConv+0x84>)
 8007b84:	609a      	str	r2, [r3, #8]
        } break; 
 8007b86:	e000      	b.n	8007b8a <compute_VoltageConv+0x62>
        
        default : break;
 8007b88:	bf00      	nop
    }
}
 8007b8a:	bf00      	nop
 8007b8c:	370c      	adds	r7, #12
 8007b8e:	46bd      	mov	sp, r7
 8007b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b94:	4770      	bx	lr
 8007b96:	bf00      	nop
 8007b98:	39449ba6 	.word	0x39449ba6
 8007b9c:	3903126f 	.word	0x3903126f
 8007ba0:	3883126f 	.word	0x3883126f
 8007ba4:	3803126f 	.word	0x3803126f
 8007ba8:	3783126f 	.word	0x3783126f
 8007bac:	3703126f 	.word	0x3703126f

08007bb0 <DWIN_Listen>:
{
    pDwin->p_ListenDWIN_Callback = dwin_callback;
}

void DWIN_Listen(Dwin_t *pDwin, uint8_t *RX_Buffer)
{
 8007bb0:	b580      	push	{r7, lr}
 8007bb2:	b084      	sub	sp, #16
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	6078      	str	r0, [r7, #4]
 8007bb8:	6039      	str	r1, [r7, #0]
    uint8_t message_ASCII;
    uint16_t VPaddress;
    uint16_t lastByte;


    if( RX_Buffer[0] == 0x5A && RX_Buffer[1] == 0xA5 ) 
 8007bba:	683b      	ldr	r3, [r7, #0]
 8007bbc:	781b      	ldrb	r3, [r3, #0]
 8007bbe:	2b5a      	cmp	r3, #90	@ 0x5a
 8007bc0:	d13b      	bne.n	8007c3a <DWIN_Listen+0x8a>
 8007bc2:	683b      	ldr	r3, [r7, #0]
 8007bc4:	3301      	adds	r3, #1
 8007bc6:	781b      	ldrb	r3, [r3, #0]
 8007bc8:	2ba5      	cmp	r3, #165	@ 0xa5
 8007bca:	d136      	bne.n	8007c3a <DWIN_Listen+0x8a>
    {
        if( RX_Buffer[3] == 0x83 )   // READ INSTRUCTION 
 8007bcc:	683b      	ldr	r3, [r7, #0]
 8007bce:	3303      	adds	r3, #3
 8007bd0:	781b      	ldrb	r3, [r3, #0]
 8007bd2:	2b83      	cmp	r3, #131	@ 0x83
 8007bd4:	d131      	bne.n	8007c3a <DWIN_Listen+0x8a>
        {
            datalength = RX_Buffer[2];
 8007bd6:	683b      	ldr	r3, [r7, #0]
 8007bd8:	789b      	ldrb	r3, [r3, #2]
 8007bda:	73fb      	strb	r3, [r7, #15]
            datalength += 2; // Plus with Frame header
 8007bdc:	7bfb      	ldrb	r3, [r7, #15]
 8007bde:	3302      	adds	r3, #2
 8007be0:	73fb      	strb	r3, [r7, #15]
            // get vp address
            VPaddress = (uint16_t)(RX_Buffer[4] << 8 | RX_Buffer[5]);
 8007be2:	683b      	ldr	r3, [r7, #0]
 8007be4:	3304      	adds	r3, #4
 8007be6:	781b      	ldrb	r3, [r3, #0]
 8007be8:	b21b      	sxth	r3, r3
 8007bea:	021b      	lsls	r3, r3, #8
 8007bec:	b21a      	sxth	r2, r3
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	3305      	adds	r3, #5
 8007bf2:	781b      	ldrb	r3, [r3, #0]
 8007bf4:	b21b      	sxth	r3, r3
 8007bf6:	4313      	orrs	r3, r2
 8007bf8:	b21b      	sxth	r3, r3
 8007bfa:	81bb      	strh	r3, [r7, #12]
            // get return key value
            lastByte = (uint16_t)(RX_Buffer[datalength-1] << 8 | RX_Buffer[datalength]);
 8007bfc:	7bfb      	ldrb	r3, [r7, #15]
 8007bfe:	3b01      	subs	r3, #1
 8007c00:	683a      	ldr	r2, [r7, #0]
 8007c02:	4413      	add	r3, r2
 8007c04:	781b      	ldrb	r3, [r3, #0]
 8007c06:	b21b      	sxth	r3, r3
 8007c08:	021b      	lsls	r3, r3, #8
 8007c0a:	b21a      	sxth	r2, r3
 8007c0c:	7bfb      	ldrb	r3, [r7, #15]
 8007c0e:	6839      	ldr	r1, [r7, #0]
 8007c10:	440b      	add	r3, r1
 8007c12:	781b      	ldrb	r3, [r3, #0]
 8007c14:	b21b      	sxth	r3, r3
 8007c16:	4313      	orrs	r3, r2
 8007c18:	b21b      	sxth	r3, r3
 8007c1a:	817b      	strh	r3, [r7, #10]
            // Get message ASCII
            message_ASCII = RX_Buffer[datalength];
 8007c1c:	7bfb      	ldrb	r3, [r7, #15]
 8007c1e:	683a      	ldr	r2, [r7, #0]
 8007c20:	4413      	add	r3, r2
 8007c22:	781b      	ldrb	r3, [r3, #0]
 8007c24:	727b      	strb	r3, [r7, #9]

            // Call back function
            if( pDwin->p_ListenDWIN_Callback != NULL )
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	689b      	ldr	r3, [r3, #8]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d005      	beq.n	8007c3a <DWIN_Listen+0x8a>
            {
                pDwin->p_ListenDWIN_Callback(VPaddress,lastByte,message_ASCII);
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	689b      	ldr	r3, [r3, #8]
 8007c32:	7a7a      	ldrb	r2, [r7, #9]
 8007c34:	8979      	ldrh	r1, [r7, #10]
 8007c36:	89b8      	ldrh	r0, [r7, #12]
 8007c38:	4798      	blx	r3
            }
        }
    }

    
}
 8007c3a:	bf00      	nop
 8007c3c:	3710      	adds	r7, #16
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	bd80      	pop	{r7, pc}

08007c42 <isotp_ms_to_st_min>:
///////////////////////////////////////////////////////
///                 STATIC FUNCTIONS                ///
///////////////////////////////////////////////////////

/* st_min to microsecond */
static uint8_t isotp_ms_to_st_min(uint8_t ms) {
 8007c42:	b480      	push	{r7}
 8007c44:	b085      	sub	sp, #20
 8007c46:	af00      	add	r7, sp, #0
 8007c48:	4603      	mov	r3, r0
 8007c4a:	71fb      	strb	r3, [r7, #7]
    uint8_t st_min;

    st_min = ms;
 8007c4c:	79fb      	ldrb	r3, [r7, #7]
 8007c4e:	73fb      	strb	r3, [r7, #15]
    if (st_min > 0x7F) {
 8007c50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	da01      	bge.n	8007c5c <isotp_ms_to_st_min+0x1a>
        st_min = 0x7F;
 8007c58:	237f      	movs	r3, #127	@ 0x7f
 8007c5a:	73fb      	strb	r3, [r7, #15]
    }

    return st_min;
 8007c5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c5e:	4618      	mov	r0, r3
 8007c60:	3714      	adds	r7, #20
 8007c62:	46bd      	mov	sp, r7
 8007c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c68:	4770      	bx	lr

08007c6a <isotp_st_min_to_ms>:

/* st_min to msec  */
static uint8_t isotp_st_min_to_ms(uint8_t st_min) {
 8007c6a:	b480      	push	{r7}
 8007c6c:	b085      	sub	sp, #20
 8007c6e:	af00      	add	r7, sp, #0
 8007c70:	4603      	mov	r3, r0
 8007c72:	71fb      	strb	r3, [r7, #7]
    uint8_t ms;
    
    if (st_min >= 0xF1 && st_min <= 0xF9) {
 8007c74:	79fb      	ldrb	r3, [r7, #7]
 8007c76:	2bf0      	cmp	r3, #240	@ 0xf0
 8007c78:	d905      	bls.n	8007c86 <isotp_st_min_to_ms+0x1c>
 8007c7a:	79fb      	ldrb	r3, [r7, #7]
 8007c7c:	2bf9      	cmp	r3, #249	@ 0xf9
 8007c7e:	d802      	bhi.n	8007c86 <isotp_st_min_to_ms+0x1c>
        ms = 1;
 8007c80:	2301      	movs	r3, #1
 8007c82:	73fb      	strb	r3, [r7, #15]
 8007c84:	e008      	b.n	8007c98 <isotp_st_min_to_ms+0x2e>
    } else if (st_min <= 0x7F) {
 8007c86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	db02      	blt.n	8007c94 <isotp_st_min_to_ms+0x2a>
        ms = st_min;
 8007c8e:	79fb      	ldrb	r3, [r7, #7]
 8007c90:	73fb      	strb	r3, [r7, #15]
 8007c92:	e001      	b.n	8007c98 <isotp_st_min_to_ms+0x2e>
    } else {
        ms = 0;
 8007c94:	2300      	movs	r3, #0
 8007c96:	73fb      	strb	r3, [r7, #15]
    }

    return ms;
 8007c98:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c9a:	4618      	mov	r0, r3
 8007c9c:	3714      	adds	r7, #20
 8007c9e:	46bd      	mov	sp, r7
 8007ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca4:	4770      	bx	lr

08007ca6 <isotp_send_flow_control>:

static int isotp_send_flow_control(IsoTpLink* link, uint8_t flow_status, uint8_t block_size, uint8_t st_min_ms) {
 8007ca6:	b580      	push	{r7, lr}
 8007ca8:	b086      	sub	sp, #24
 8007caa:	af00      	add	r7, sp, #0
 8007cac:	6078      	str	r0, [r7, #4]
 8007cae:	4608      	mov	r0, r1
 8007cb0:	4611      	mov	r1, r2
 8007cb2:	461a      	mov	r2, r3
 8007cb4:	4603      	mov	r3, r0
 8007cb6:	70fb      	strb	r3, [r7, #3]
 8007cb8:	460b      	mov	r3, r1
 8007cba:	70bb      	strb	r3, [r7, #2]
 8007cbc:	4613      	mov	r3, r2
 8007cbe:	707b      	strb	r3, [r7, #1]

    IsoTpCanMessage message;
    int ret;

    /* setup message  */
    message.as.flow_control.type = ISOTP_PCI_TYPE_FLOW_CONTROL_FRAME;
 8007cc0:	7b3b      	ldrb	r3, [r7, #12]
 8007cc2:	2203      	movs	r2, #3
 8007cc4:	f362 1307 	bfi	r3, r2, #4, #4
 8007cc8:	733b      	strb	r3, [r7, #12]
    message.as.flow_control.FS = flow_status;
 8007cca:	78fb      	ldrb	r3, [r7, #3]
 8007ccc:	f003 030f 	and.w	r3, r3, #15
 8007cd0:	b2da      	uxtb	r2, r3
 8007cd2:	7b3b      	ldrb	r3, [r7, #12]
 8007cd4:	f362 0303 	bfi	r3, r2, #0, #4
 8007cd8:	733b      	strb	r3, [r7, #12]
    message.as.flow_control.BS = block_size;
 8007cda:	78bb      	ldrb	r3, [r7, #2]
 8007cdc:	737b      	strb	r3, [r7, #13]
    message.as.flow_control.STmin = isotp_ms_to_st_min(st_min_ms);
 8007cde:	787b      	ldrb	r3, [r7, #1]
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	f7ff ffae 	bl	8007c42 <isotp_ms_to_st_min>
 8007ce6:	4603      	mov	r3, r0
 8007ce8:	73bb      	strb	r3, [r7, #14]

    /* send message */
#ifdef ISO_TP_FRAME_PADDING
    (void) memset(message.as.flow_control.reserve, 0, sizeof(message.as.flow_control.reserve));
 8007cea:	f107 030c 	add.w	r3, r7, #12
 8007cee:	3303      	adds	r3, #3
 8007cf0:	2205      	movs	r2, #5
 8007cf2:	2100      	movs	r1, #0
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	f002 fb2e 	bl	800a356 <memset>
    ret = isotp_user_send_can(link->send_arbitration_id, message.as.data_array.ptr, sizeof(message));
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	f107 010c 	add.w	r1, r7, #12
 8007d02:	2208      	movs	r2, #8
 8007d04:	4618      	mov	r0, r3
 8007d06:	f7fa ffb3 	bl	8002c70 <isotp_user_send_can>
 8007d0a:	6178      	str	r0, [r7, #20]
    ret = isotp_user_send_can(link->send_arbitration_id,
            message.as.data_array.ptr,
            3);
#endif

    return ret;
 8007d0c:	697b      	ldr	r3, [r7, #20]
}
 8007d0e:	4618      	mov	r0, r3
 8007d10:	3718      	adds	r7, #24
 8007d12:	46bd      	mov	sp, r7
 8007d14:	bd80      	pop	{r7, pc}
	...

08007d18 <isotp_send_single_frame>:

static int isotp_send_single_frame(IsoTpLink* link, uint32_t id) {
 8007d18:	b580      	push	{r7, lr}
 8007d1a:	b086      	sub	sp, #24
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	6078      	str	r0, [r7, #4]
 8007d20:	6039      	str	r1, [r7, #0]

    IsoTpCanMessage message;
    int ret;

    /* multi frame message length must greater than 7  */
    assert(link->send_size <= 7);
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	895b      	ldrh	r3, [r3, #10]
 8007d26:	2b07      	cmp	r3, #7
 8007d28:	d905      	bls.n	8007d36 <isotp_send_single_frame+0x1e>
 8007d2a:	4b1d      	ldr	r3, [pc, #116]	@ (8007da0 <isotp_send_single_frame+0x88>)
 8007d2c:	4a1d      	ldr	r2, [pc, #116]	@ (8007da4 <isotp_send_single_frame+0x8c>)
 8007d2e:	2142      	movs	r1, #66	@ 0x42
 8007d30:	481d      	ldr	r0, [pc, #116]	@ (8007da8 <isotp_send_single_frame+0x90>)
 8007d32:	f000 fc95 	bl	8008660 <__assert_func>

    /* setup message  */
    message.as.single_frame.type = ISOTP_PCI_TYPE_SINGLE;
 8007d36:	7b3b      	ldrb	r3, [r7, #12]
 8007d38:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007d3c:	733b      	strb	r3, [r7, #12]
    message.as.single_frame.SF_DL = (uint8_t) link->send_size;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	895b      	ldrh	r3, [r3, #10]
 8007d42:	f003 030f 	and.w	r3, r3, #15
 8007d46:	b2da      	uxtb	r2, r3
 8007d48:	7b3b      	ldrb	r3, [r7, #12]
 8007d4a:	f362 0303 	bfi	r3, r2, #0, #4
 8007d4e:	733b      	strb	r3, [r7, #12]
    (void) memcpy(message.as.single_frame.data, link->send_buffer, link->send_size);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	6859      	ldr	r1, [r3, #4]
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	895b      	ldrh	r3, [r3, #10]
 8007d58:	461a      	mov	r2, r3
 8007d5a:	f107 030c 	add.w	r3, r7, #12
 8007d5e:	3301      	adds	r3, #1
 8007d60:	4618      	mov	r0, r3
 8007d62:	f002 fbf6 	bl	800a552 <memcpy>

    /* send message */
#ifdef ISO_TP_FRAME_PADDING
    (void) memset(message.as.single_frame.data + link->send_size, 0, sizeof(message.as.single_frame.data) - link->send_size);
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	895b      	ldrh	r3, [r3, #10]
 8007d6a:	461a      	mov	r2, r3
 8007d6c:	f107 030c 	add.w	r3, r7, #12
 8007d70:	3301      	adds	r3, #1
 8007d72:	1898      	adds	r0, r3, r2
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	895b      	ldrh	r3, [r3, #10]
 8007d78:	f1c3 0307 	rsb	r3, r3, #7
 8007d7c:	461a      	mov	r2, r3
 8007d7e:	2100      	movs	r1, #0
 8007d80:	f002 fae9 	bl	800a356 <memset>
    ret = isotp_user_send_can(id, message.as.data_array.ptr, sizeof(message));
 8007d84:	f107 030c 	add.w	r3, r7, #12
 8007d88:	2208      	movs	r2, #8
 8007d8a:	4619      	mov	r1, r3
 8007d8c:	6838      	ldr	r0, [r7, #0]
 8007d8e:	f7fa ff6f 	bl	8002c70 <isotp_user_send_can>
 8007d92:	6178      	str	r0, [r7, #20]
    ret = isotp_user_send_can(id,
            message.as.data_array.ptr,
            link->send_size + 1);
#endif

    return ret;
 8007d94:	697b      	ldr	r3, [r7, #20]
}
 8007d96:	4618      	mov	r0, r3
 8007d98:	3718      	adds	r7, #24
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	bd80      	pop	{r7, pc}
 8007d9e:	bf00      	nop
 8007da0:	0800ce58 	.word	0x0800ce58
 8007da4:	0800d06c 	.word	0x0800d06c
 8007da8:	0800ce70 	.word	0x0800ce70

08007dac <isotp_send_first_frame>:

static int isotp_send_first_frame(IsoTpLink* link, uint32_t id) {
 8007dac:	b580      	push	{r7, lr}
 8007dae:	b086      	sub	sp, #24
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	6078      	str	r0, [r7, #4]
 8007db4:	6039      	str	r1, [r7, #0]
    
    IsoTpCanMessage message;
    int ret;

    /* multi frame message length must greater than 7  */
    assert(link->send_size > 7);
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	895b      	ldrh	r3, [r3, #10]
 8007dba:	2b07      	cmp	r3, #7
 8007dbc:	d805      	bhi.n	8007dca <isotp_send_first_frame+0x1e>
 8007dbe:	4b1d      	ldr	r3, [pc, #116]	@ (8007e34 <isotp_send_first_frame+0x88>)
 8007dc0:	4a1d      	ldr	r2, [pc, #116]	@ (8007e38 <isotp_send_first_frame+0x8c>)
 8007dc2:	215c      	movs	r1, #92	@ 0x5c
 8007dc4:	481d      	ldr	r0, [pc, #116]	@ (8007e3c <isotp_send_first_frame+0x90>)
 8007dc6:	f000 fc4b 	bl	8008660 <__assert_func>

    /* setup message  */
    message.as.first_frame.type = ISOTP_PCI_TYPE_FIRST_FRAME;
 8007dca:	7b3b      	ldrb	r3, [r7, #12]
 8007dcc:	2201      	movs	r2, #1
 8007dce:	f362 1307 	bfi	r3, r2, #4, #4
 8007dd2:	733b      	strb	r3, [r7, #12]
    message.as.first_frame.FF_DL_low = (uint8_t) link->send_size;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	895b      	ldrh	r3, [r3, #10]
 8007dd8:	b2db      	uxtb	r3, r3
 8007dda:	737b      	strb	r3, [r7, #13]
    message.as.first_frame.FF_DL_high = (uint8_t) (0x0F & (link->send_size >> 8));
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	895b      	ldrh	r3, [r3, #10]
 8007de0:	0a1b      	lsrs	r3, r3, #8
 8007de2:	b29b      	uxth	r3, r3
 8007de4:	f003 030f 	and.w	r3, r3, #15
 8007de8:	b2da      	uxtb	r2, r3
 8007dea:	7b3b      	ldrb	r3, [r7, #12]
 8007dec:	f362 0303 	bfi	r3, r2, #0, #4
 8007df0:	733b      	strb	r3, [r7, #12]
    (void) memcpy(message.as.first_frame.data, link->send_buffer, sizeof(message.as.first_frame.data));
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	685a      	ldr	r2, [r3, #4]
 8007df6:	f107 030e 	add.w	r3, r7, #14
 8007dfa:	6811      	ldr	r1, [r2, #0]
 8007dfc:	6019      	str	r1, [r3, #0]
 8007dfe:	8892      	ldrh	r2, [r2, #4]
 8007e00:	809a      	strh	r2, [r3, #4]

    /* send message */
    ret = isotp_user_send_can(id, message.as.data_array.ptr, sizeof(message));
 8007e02:	f107 030c 	add.w	r3, r7, #12
 8007e06:	2208      	movs	r2, #8
 8007e08:	4619      	mov	r1, r3
 8007e0a:	6838      	ldr	r0, [r7, #0]
 8007e0c:	f7fa ff30 	bl	8002c70 <isotp_user_send_can>
 8007e10:	6178      	str	r0, [r7, #20]
    if (ISOTP_RET_OK == ret) {
 8007e12:	697b      	ldr	r3, [r7, #20]
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d108      	bne.n	8007e2a <isotp_send_first_frame+0x7e>
        link->send_offset += sizeof(message.as.first_frame.data);
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	899b      	ldrh	r3, [r3, #12]
 8007e1c:	3306      	adds	r3, #6
 8007e1e:	b29a      	uxth	r2, r3
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	819a      	strh	r2, [r3, #12]
        link->send_sn = 1;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2201      	movs	r2, #1
 8007e28:	739a      	strb	r2, [r3, #14]
    }

    return ret;
 8007e2a:	697b      	ldr	r3, [r7, #20]
}
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	3718      	adds	r7, #24
 8007e30:	46bd      	mov	sp, r7
 8007e32:	bd80      	pop	{r7, pc}
 8007e34:	0800ce88 	.word	0x0800ce88
 8007e38:	0800d084 	.word	0x0800d084
 8007e3c:	0800ce70 	.word	0x0800ce70

08007e40 <isotp_send_consecutive_frame>:

static int isotp_send_consecutive_frame(IsoTpLink* link) {
 8007e40:	b580      	push	{r7, lr}
 8007e42:	b086      	sub	sp, #24
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	6078      	str	r0, [r7, #4]
    IsoTpCanMessage message;
    uint16_t data_length;
    int ret;

    /* multi frame message length must greater than 7  */
    assert(link->send_size > 7);
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	895b      	ldrh	r3, [r3, #10]
 8007e4c:	2b07      	cmp	r3, #7
 8007e4e:	d805      	bhi.n	8007e5c <isotp_send_consecutive_frame+0x1c>
 8007e50:	4b2d      	ldr	r3, [pc, #180]	@ (8007f08 <isotp_send_consecutive_frame+0xc8>)
 8007e52:	4a2e      	ldr	r2, [pc, #184]	@ (8007f0c <isotp_send_consecutive_frame+0xcc>)
 8007e54:	2175      	movs	r1, #117	@ 0x75
 8007e56:	482e      	ldr	r0, [pc, #184]	@ (8007f10 <isotp_send_consecutive_frame+0xd0>)
 8007e58:	f000 fc02 	bl	8008660 <__assert_func>

    /* setup message  */
    message.as.consecutive_frame.type = TSOTP_PCI_TYPE_CONSECUTIVE_FRAME;
 8007e5c:	7a3b      	ldrb	r3, [r7, #8]
 8007e5e:	2202      	movs	r2, #2
 8007e60:	f362 1307 	bfi	r3, r2, #4, #4
 8007e64:	723b      	strb	r3, [r7, #8]
    message.as.consecutive_frame.SN = link->send_sn;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	7b9b      	ldrb	r3, [r3, #14]
 8007e6a:	f003 030f 	and.w	r3, r3, #15
 8007e6e:	b2da      	uxtb	r2, r3
 8007e70:	7a3b      	ldrb	r3, [r7, #8]
 8007e72:	f362 0303 	bfi	r3, r2, #0, #4
 8007e76:	723b      	strb	r3, [r7, #8]
    data_length = link->send_size - link->send_offset;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	895a      	ldrh	r2, [r3, #10]
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	899b      	ldrh	r3, [r3, #12]
 8007e80:	1ad3      	subs	r3, r2, r3
 8007e82:	82fb      	strh	r3, [r7, #22]
    if (data_length > sizeof(message.as.consecutive_frame.data)) {
 8007e84:	8afb      	ldrh	r3, [r7, #22]
 8007e86:	2b07      	cmp	r3, #7
 8007e88:	d901      	bls.n	8007e8e <isotp_send_consecutive_frame+0x4e>
        data_length = sizeof(message.as.consecutive_frame.data);
 8007e8a:	2307      	movs	r3, #7
 8007e8c:	82fb      	strh	r3, [r7, #22]
    }
    (void) memcpy(message.as.consecutive_frame.data, link->send_buffer + link->send_offset, data_length);
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	685b      	ldr	r3, [r3, #4]
 8007e92:	687a      	ldr	r2, [r7, #4]
 8007e94:	8992      	ldrh	r2, [r2, #12]
 8007e96:	1899      	adds	r1, r3, r2
 8007e98:	8afa      	ldrh	r2, [r7, #22]
 8007e9a:	f107 0308 	add.w	r3, r7, #8
 8007e9e:	3301      	adds	r3, #1
 8007ea0:	4618      	mov	r0, r3
 8007ea2:	f002 fb56 	bl	800a552 <memcpy>

    /* send message */
#ifdef ISO_TP_FRAME_PADDING
    (void) memset(message.as.consecutive_frame.data + data_length, 0, sizeof(message.as.consecutive_frame.data) - data_length);
 8007ea6:	8afb      	ldrh	r3, [r7, #22]
 8007ea8:	f107 0208 	add.w	r2, r7, #8
 8007eac:	3201      	adds	r2, #1
 8007eae:	18d0      	adds	r0, r2, r3
 8007eb0:	8afb      	ldrh	r3, [r7, #22]
 8007eb2:	f1c3 0307 	rsb	r3, r3, #7
 8007eb6:	461a      	mov	r2, r3
 8007eb8:	2100      	movs	r1, #0
 8007eba:	f002 fa4c 	bl	800a356 <memset>
    ret = isotp_user_send_can(link->send_arbitration_id, message.as.data_array.ptr, sizeof(message));
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	f107 0108 	add.w	r1, r7, #8
 8007ec6:	2208      	movs	r2, #8
 8007ec8:	4618      	mov	r0, r3
 8007eca:	f7fa fed1 	bl	8002c70 <isotp_user_send_can>
 8007ece:	6138      	str	r0, [r7, #16]
#else
    ret = isotp_user_send_can(link->send_arbitration_id,
            message.as.data_array.ptr,
            data_length + 1);
#endif
    if (ISOTP_RET_OK == ret) {
 8007ed0:	693b      	ldr	r3, [r7, #16]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d113      	bne.n	8007efe <isotp_send_consecutive_frame+0xbe>
        link->send_offset += data_length;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	899a      	ldrh	r2, [r3, #12]
 8007eda:	8afb      	ldrh	r3, [r7, #22]
 8007edc:	4413      	add	r3, r2
 8007ede:	b29a      	uxth	r2, r3
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	819a      	strh	r2, [r3, #12]
        if (++(link->send_sn) > 0x0F) {
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	7b9b      	ldrb	r3, [r3, #14]
 8007ee8:	3301      	adds	r3, #1
 8007eea:	b2da      	uxtb	r2, r3
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	739a      	strb	r2, [r3, #14]
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	7b9b      	ldrb	r3, [r3, #14]
 8007ef4:	2b0f      	cmp	r3, #15
 8007ef6:	d902      	bls.n	8007efe <isotp_send_consecutive_frame+0xbe>
            link->send_sn = 0;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	2200      	movs	r2, #0
 8007efc:	739a      	strb	r2, [r3, #14]
        }
    }
    
    return ret;
 8007efe:	693b      	ldr	r3, [r7, #16]
}
 8007f00:	4618      	mov	r0, r3
 8007f02:	3718      	adds	r7, #24
 8007f04:	46bd      	mov	sp, r7
 8007f06:	bd80      	pop	{r7, pc}
 8007f08:	0800ce88 	.word	0x0800ce88
 8007f0c:	0800d09c 	.word	0x0800d09c
 8007f10:	0800ce70 	.word	0x0800ce70

08007f14 <isotp_receive_single_frame>:

static int isotp_receive_single_frame(IsoTpLink *link, IsoTpCanMessage *message, uint8_t len) {
 8007f14:	b580      	push	{r7, lr}
 8007f16:	b084      	sub	sp, #16
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	60f8      	str	r0, [r7, #12]
 8007f1c:	60b9      	str	r1, [r7, #8]
 8007f1e:	4613      	mov	r3, r2
 8007f20:	71fb      	strb	r3, [r7, #7]
    /* check data length */
    if ((0 == message->as.single_frame.SF_DL) || (message->as.single_frame.SF_DL > (len - 1))) {
 8007f22:	68bb      	ldr	r3, [r7, #8]
 8007f24:	781b      	ldrb	r3, [r3, #0]
 8007f26:	f003 030f 	and.w	r3, r3, #15
 8007f2a:	b2db      	uxtb	r3, r3
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d008      	beq.n	8007f42 <isotp_receive_single_frame+0x2e>
 8007f30:	68bb      	ldr	r3, [r7, #8]
 8007f32:	781b      	ldrb	r3, [r3, #0]
 8007f34:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8007f38:	b2db      	uxtb	r3, r3
 8007f3a:	461a      	mov	r2, r3
 8007f3c:	79fb      	ldrb	r3, [r7, #7]
 8007f3e:	4293      	cmp	r3, r2
 8007f40:	d805      	bhi.n	8007f4e <isotp_receive_single_frame+0x3a>
        isotp_user_debug("Single-frame length too small.");
 8007f42:	480f      	ldr	r0, [pc, #60]	@ (8007f80 <isotp_receive_single_frame+0x6c>)
 8007f44:	f7fa fec5 	bl	8002cd2 <isotp_user_debug>
        return ISOTP_RET_LENGTH;
 8007f48:	f06f 0306 	mvn.w	r3, #6
 8007f4c:	e014      	b.n	8007f78 <isotp_receive_single_frame+0x64>
    }

    /* copying data */
    (void) memcpy(link->receive_buffer, message->as.single_frame.data, message->as.single_frame.SF_DL);
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8007f52:	68bb      	ldr	r3, [r7, #8]
 8007f54:	1c59      	adds	r1, r3, #1
 8007f56:	68bb      	ldr	r3, [r7, #8]
 8007f58:	781b      	ldrb	r3, [r3, #0]
 8007f5a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8007f5e:	b2db      	uxtb	r3, r3
 8007f60:	461a      	mov	r2, r3
 8007f62:	f002 faf6 	bl	800a552 <memcpy>
    link->receive_size = message->as.single_frame.SF_DL;
 8007f66:	68bb      	ldr	r3, [r7, #8]
 8007f68:	781b      	ldrb	r3, [r3, #0]
 8007f6a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8007f6e:	b2db      	uxtb	r3, r3
 8007f70:	461a      	mov	r2, r3
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	85da      	strh	r2, [r3, #46]	@ 0x2e
    
    return ISOTP_RET_OK;
 8007f76:	2300      	movs	r3, #0
}
 8007f78:	4618      	mov	r0, r3
 8007f7a:	3710      	adds	r7, #16
 8007f7c:	46bd      	mov	sp, r7
 8007f7e:	bd80      	pop	{r7, pc}
 8007f80:	0800ce9c 	.word	0x0800ce9c

08007f84 <isotp_receive_first_frame>:

static int isotp_receive_first_frame(IsoTpLink *link, IsoTpCanMessage *message, uint8_t len) {
 8007f84:	b580      	push	{r7, lr}
 8007f86:	b086      	sub	sp, #24
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	60f8      	str	r0, [r7, #12]
 8007f8c:	60b9      	str	r1, [r7, #8]
 8007f8e:	4613      	mov	r3, r2
 8007f90:	71fb      	strb	r3, [r7, #7]
    uint16_t payload_length;

    if (8 != len) {
 8007f92:	79fb      	ldrb	r3, [r7, #7]
 8007f94:	2b08      	cmp	r3, #8
 8007f96:	d005      	beq.n	8007fa4 <isotp_receive_first_frame+0x20>
        isotp_user_debug("First frame should be 8 bytes in length.");
 8007f98:	481e      	ldr	r0, [pc, #120]	@ (8008014 <isotp_receive_first_frame+0x90>)
 8007f9a:	f7fa fe9a 	bl	8002cd2 <isotp_user_debug>
        return ISOTP_RET_LENGTH;
 8007f9e:	f06f 0306 	mvn.w	r3, #6
 8007fa2:	e033      	b.n	800800c <isotp_receive_first_frame+0x88>
    }

    /* check data length */
    payload_length = message->as.first_frame.FF_DL_high;
 8007fa4:	68bb      	ldr	r3, [r7, #8]
 8007fa6:	781b      	ldrb	r3, [r3, #0]
 8007fa8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8007fac:	b2db      	uxtb	r3, r3
 8007fae:	82fb      	strh	r3, [r7, #22]
    payload_length = (payload_length << 8) + message->as.first_frame.FF_DL_low;
 8007fb0:	8afb      	ldrh	r3, [r7, #22]
 8007fb2:	021b      	lsls	r3, r3, #8
 8007fb4:	b29b      	uxth	r3, r3
 8007fb6:	68ba      	ldr	r2, [r7, #8]
 8007fb8:	7852      	ldrb	r2, [r2, #1]
 8007fba:	4413      	add	r3, r2
 8007fbc:	82fb      	strh	r3, [r7, #22]

    /* should not use multiple frame transmition */
    if (payload_length <= 7) {
 8007fbe:	8afb      	ldrh	r3, [r7, #22]
 8007fc0:	2b07      	cmp	r3, #7
 8007fc2:	d805      	bhi.n	8007fd0 <isotp_receive_first_frame+0x4c>
        isotp_user_debug("Should not use multiple frame transmission.");
 8007fc4:	4814      	ldr	r0, [pc, #80]	@ (8008018 <isotp_receive_first_frame+0x94>)
 8007fc6:	f7fa fe84 	bl	8002cd2 <isotp_user_debug>
        return ISOTP_RET_LENGTH;
 8007fca:	f06f 0306 	mvn.w	r3, #6
 8007fce:	e01d      	b.n	800800c <isotp_receive_first_frame+0x88>
    }
    
    if (payload_length > link->receive_buf_size) {
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007fd4:	8afa      	ldrh	r2, [r7, #22]
 8007fd6:	429a      	cmp	r2, r3
 8007fd8:	d905      	bls.n	8007fe6 <isotp_receive_first_frame+0x62>
        isotp_user_debug("Multi-frame response too large for receiving buffer.");
 8007fda:	4810      	ldr	r0, [pc, #64]	@ (800801c <isotp_receive_first_frame+0x98>)
 8007fdc:	f7fa fe79 	bl	8002cd2 <isotp_user_debug>
        return ISOTP_RET_OVERFLOW;
 8007fe0:	f06f 0302 	mvn.w	r3, #2
 8007fe4:	e012      	b.n	800800c <isotp_receive_first_frame+0x88>
    }
    
    /* copying data */
    (void) memcpy(link->receive_buffer, message->as.first_frame.data, sizeof(message->as.first_frame.data));
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8007fea:	68bb      	ldr	r3, [r7, #8]
 8007fec:	3302      	adds	r3, #2
 8007fee:	2206      	movs	r2, #6
 8007ff0:	4619      	mov	r1, r3
 8007ff2:	f002 faae 	bl	800a552 <memcpy>
    link->receive_size = payload_length;
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	8afa      	ldrh	r2, [r7, #22]
 8007ffa:	85da      	strh	r2, [r3, #46]	@ 0x2e
    link->receive_offset = sizeof(message->as.first_frame.data);
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	2206      	movs	r2, #6
 8008000:	861a      	strh	r2, [r3, #48]	@ 0x30
    link->receive_sn = 1;
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	2201      	movs	r2, #1
 8008006:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32

    return ISOTP_RET_OK;
 800800a:	2300      	movs	r3, #0
}
 800800c:	4618      	mov	r0, r3
 800800e:	3718      	adds	r7, #24
 8008010:	46bd      	mov	sp, r7
 8008012:	bd80      	pop	{r7, pc}
 8008014:	0800cebc 	.word	0x0800cebc
 8008018:	0800cee8 	.word	0x0800cee8
 800801c:	0800cf14 	.word	0x0800cf14

08008020 <isotp_receive_consecutive_frame>:

static int isotp_receive_consecutive_frame(IsoTpLink *link, IsoTpCanMessage *message, uint8_t len) {
 8008020:	b580      	push	{r7, lr}
 8008022:	b086      	sub	sp, #24
 8008024:	af00      	add	r7, sp, #0
 8008026:	60f8      	str	r0, [r7, #12]
 8008028:	60b9      	str	r1, [r7, #8]
 800802a:	4613      	mov	r3, r2
 800802c:	71fb      	strb	r3, [r7, #7]
    uint16_t remaining_bytes;
    
    /* check sn */
    if (link->receive_sn != message->as.consecutive_frame.SN) {
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8008034:	68ba      	ldr	r2, [r7, #8]
 8008036:	7812      	ldrb	r2, [r2, #0]
 8008038:	f3c2 0203 	ubfx	r2, r2, #0, #4
 800803c:	b2d2      	uxtb	r2, r2
 800803e:	4293      	cmp	r3, r2
 8008040:	d002      	beq.n	8008048 <isotp_receive_consecutive_frame+0x28>
        return ISOTP_RET_WRONG_SN;
 8008042:	f06f 0303 	mvn.w	r3, #3
 8008046:	e038      	b.n	80080ba <isotp_receive_consecutive_frame+0x9a>
    }

    /* check data length */
    remaining_bytes = link->receive_size - link->receive_offset;
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	8dda      	ldrh	r2, [r3, #46]	@ 0x2e
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8008050:	1ad3      	subs	r3, r2, r3
 8008052:	82fb      	strh	r3, [r7, #22]
    if (remaining_bytes > sizeof(message->as.consecutive_frame.data)) {
 8008054:	8afb      	ldrh	r3, [r7, #22]
 8008056:	2b07      	cmp	r3, #7
 8008058:	d901      	bls.n	800805e <isotp_receive_consecutive_frame+0x3e>
        remaining_bytes = sizeof(message->as.consecutive_frame.data);
 800805a:	2307      	movs	r3, #7
 800805c:	82fb      	strh	r3, [r7, #22]
    }
    if (remaining_bytes > len - 1) {
 800805e:	79fa      	ldrb	r2, [r7, #7]
 8008060:	8afb      	ldrh	r3, [r7, #22]
 8008062:	429a      	cmp	r2, r3
 8008064:	dc05      	bgt.n	8008072 <isotp_receive_consecutive_frame+0x52>
        isotp_user_debug("Consecutive frame too short.");
 8008066:	4817      	ldr	r0, [pc, #92]	@ (80080c4 <isotp_receive_consecutive_frame+0xa4>)
 8008068:	f7fa fe33 	bl	8002cd2 <isotp_user_debug>
        return ISOTP_RET_LENGTH;
 800806c:	f06f 0306 	mvn.w	r3, #6
 8008070:	e023      	b.n	80080ba <isotp_receive_consecutive_frame+0x9a>
    }

    /* copying data */
    (void) memcpy(link->receive_buffer + link->receive_offset, message->as.consecutive_frame.data, remaining_bytes);
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008076:	68fa      	ldr	r2, [r7, #12]
 8008078:	8e12      	ldrh	r2, [r2, #48]	@ 0x30
 800807a:	1898      	adds	r0, r3, r2
 800807c:	68bb      	ldr	r3, [r7, #8]
 800807e:	3301      	adds	r3, #1
 8008080:	8afa      	ldrh	r2, [r7, #22]
 8008082:	4619      	mov	r1, r3
 8008084:	f002 fa65 	bl	800a552 <memcpy>

    link->receive_offset += remaining_bytes;
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
 800808c:	8afb      	ldrh	r3, [r7, #22]
 800808e:	4413      	add	r3, r2
 8008090:	b29a      	uxth	r2, r3
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	861a      	strh	r2, [r3, #48]	@ 0x30
    if (++(link->receive_sn) > 0x0F) {
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800809c:	3301      	adds	r3, #1
 800809e:	b2da      	uxtb	r2, r3
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80080ac:	2b0f      	cmp	r3, #15
 80080ae:	d903      	bls.n	80080b8 <isotp_receive_consecutive_frame+0x98>
        link->receive_sn = 0;
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	2200      	movs	r2, #0
 80080b4:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
    }

    return ISOTP_RET_OK;
 80080b8:	2300      	movs	r3, #0
}
 80080ba:	4618      	mov	r0, r3
 80080bc:	3718      	adds	r7, #24
 80080be:	46bd      	mov	sp, r7
 80080c0:	bd80      	pop	{r7, pc}
 80080c2:	bf00      	nop
 80080c4:	0800cf4c 	.word	0x0800cf4c

080080c8 <isotp_receive_flow_control_frame>:

static int isotp_receive_flow_control_frame(IsoTpLink *link, IsoTpCanMessage *message, uint8_t len) {
 80080c8:	b580      	push	{r7, lr}
 80080ca:	b084      	sub	sp, #16
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	60f8      	str	r0, [r7, #12]
 80080d0:	60b9      	str	r1, [r7, #8]
 80080d2:	4613      	mov	r3, r2
 80080d4:	71fb      	strb	r3, [r7, #7]
    /* check message length */
    if (len < 3) {
 80080d6:	79fb      	ldrb	r3, [r7, #7]
 80080d8:	2b02      	cmp	r3, #2
 80080da:	d805      	bhi.n	80080e8 <isotp_receive_flow_control_frame+0x20>
        isotp_user_debug("Flow control frame too short.");
 80080dc:	4805      	ldr	r0, [pc, #20]	@ (80080f4 <isotp_receive_flow_control_frame+0x2c>)
 80080de:	f7fa fdf8 	bl	8002cd2 <isotp_user_debug>
        return ISOTP_RET_LENGTH;
 80080e2:	f06f 0306 	mvn.w	r3, #6
 80080e6:	e000      	b.n	80080ea <isotp_receive_flow_control_frame+0x22>
    }

    return ISOTP_RET_OK;
 80080e8:	2300      	movs	r3, #0
}
 80080ea:	4618      	mov	r0, r3
 80080ec:	3710      	adds	r7, #16
 80080ee:	46bd      	mov	sp, r7
 80080f0:	bd80      	pop	{r7, pc}
 80080f2:	bf00      	nop
 80080f4:	0800cf6c 	.word	0x0800cf6c

080080f8 <isotp_send>:

///////////////////////////////////////////////////////
///                 PUBLIC FUNCTIONS                ///
///////////////////////////////////////////////////////

int isotp_send(IsoTpLink *link, const uint8_t payload[], uint16_t size) {
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b084      	sub	sp, #16
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	60f8      	str	r0, [r7, #12]
 8008100:	60b9      	str	r1, [r7, #8]
 8008102:	4613      	mov	r3, r2
 8008104:	80fb      	strh	r3, [r7, #6]
    return isotp_send_with_id(link, link->send_arbitration_id, payload, size);
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	6819      	ldr	r1, [r3, #0]
 800810a:	88fb      	ldrh	r3, [r7, #6]
 800810c:	68ba      	ldr	r2, [r7, #8]
 800810e:	68f8      	ldr	r0, [r7, #12]
 8008110:	f000 f806 	bl	8008120 <isotp_send_with_id>
 8008114:	4603      	mov	r3, r0
}
 8008116:	4618      	mov	r0, r3
 8008118:	3710      	adds	r7, #16
 800811a:	46bd      	mov	sp, r7
 800811c:	bd80      	pop	{r7, pc}
	...

08008120 <isotp_send_with_id>:

int isotp_send_with_id(IsoTpLink *link, uint32_t id, const uint8_t payload[], uint16_t size) {
 8008120:	b580      	push	{r7, lr}
 8008122:	b0a6      	sub	sp, #152	@ 0x98
 8008124:	af00      	add	r7, sp, #0
 8008126:	60f8      	str	r0, [r7, #12]
 8008128:	60b9      	str	r1, [r7, #8]
 800812a:	607a      	str	r2, [r7, #4]
 800812c:	807b      	strh	r3, [r7, #2]
    int ret;

    if (link == 0x0) {
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	2b00      	cmp	r3, #0
 8008132:	d105      	bne.n	8008140 <isotp_send_with_id+0x20>
        isotp_user_debug("Link is null!");
 8008134:	4833      	ldr	r0, [pc, #204]	@ (8008204 <isotp_send_with_id+0xe4>)
 8008136:	f7fa fdcc 	bl	8002cd2 <isotp_user_debug>
        return ISOTP_RET_ERROR;
 800813a:	f04f 33ff 	mov.w	r3, #4294967295
 800813e:	e05d      	b.n	80081fc <isotp_send_with_id+0xdc>
    }

    if (size > link->send_buf_size) {
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	891b      	ldrh	r3, [r3, #8]
 8008144:	887a      	ldrh	r2, [r7, #2]
 8008146:	429a      	cmp	r2, r3
 8008148:	d90d      	bls.n	8008166 <isotp_send_with_id+0x46>
        isotp_user_debug("Message size too large. Increase ISO_TP_MAX_MESSAGE_SIZE to set a larger buffer\n");
 800814a:	482f      	ldr	r0, [pc, #188]	@ (8008208 <isotp_send_with_id+0xe8>)
 800814c:	f7fa fdc1 	bl	8002cd2 <isotp_user_debug>
        char message[128];
        sprintf(&message[0], "Attempted to send %d bytes; max size is %d!\n", size, link->send_buf_size);
 8008150:	887a      	ldrh	r2, [r7, #2]
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	891b      	ldrh	r3, [r3, #8]
 8008156:	f107 0014 	add.w	r0, r7, #20
 800815a:	492c      	ldr	r1, [pc, #176]	@ (800820c <isotp_send_with_id+0xec>)
 800815c:	f002 f896 	bl	800a28c <siprintf>
        return ISOTP_RET_OVERFLOW;
 8008160:	f06f 0302 	mvn.w	r3, #2
 8008164:	e04a      	b.n	80081fc <isotp_send_with_id+0xdc>
    }

    if (ISOTP_SEND_STATUS_INPROGRESS == link->send_status) {
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	f893 3020 	ldrb.w	r3, [r3, #32]
 800816c:	2b01      	cmp	r3, #1
 800816e:	d105      	bne.n	800817c <isotp_send_with_id+0x5c>
        isotp_user_debug("Abort previous message, transmission in progress.\n");
 8008170:	4827      	ldr	r0, [pc, #156]	@ (8008210 <isotp_send_with_id+0xf0>)
 8008172:	f7fa fdae 	bl	8002cd2 <isotp_user_debug>
        return ISOTP_RET_INPROGRESS;
 8008176:	f06f 0301 	mvn.w	r3, #1
 800817a:	e03f      	b.n	80081fc <isotp_send_with_id+0xdc>
    }

    /* copy into local buffer */
    link->send_size = size;
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	887a      	ldrh	r2, [r7, #2]
 8008180:	815a      	strh	r2, [r3, #10]
    link->send_offset = 0;
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	2200      	movs	r2, #0
 8008186:	819a      	strh	r2, [r3, #12]
    (void) memcpy(link->send_buffer, payload, size);
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	685b      	ldr	r3, [r3, #4]
 800818c:	887a      	ldrh	r2, [r7, #2]
 800818e:	6879      	ldr	r1, [r7, #4]
 8008190:	4618      	mov	r0, r3
 8008192:	f002 f9de 	bl	800a552 <memcpy>

    if (link->send_size < 8) {
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	895b      	ldrh	r3, [r3, #10]
 800819a:	2b07      	cmp	r3, #7
 800819c:	d806      	bhi.n	80081ac <isotp_send_with_id+0x8c>
        /* send single frame */
        ret = isotp_send_single_frame(link, id);
 800819e:	68b9      	ldr	r1, [r7, #8]
 80081a0:	68f8      	ldr	r0, [r7, #12]
 80081a2:	f7ff fdb9 	bl	8007d18 <isotp_send_single_frame>
 80081a6:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
 80081aa:	e025      	b.n	80081f8 <isotp_send_with_id+0xd8>
    } else {
        /* send multi-frame */
        ret = isotp_send_first_frame(link, id);
 80081ac:	68b9      	ldr	r1, [r7, #8]
 80081ae:	68f8      	ldr	r0, [r7, #12]
 80081b0:	f7ff fdfc 	bl	8007dac <isotp_send_first_frame>
 80081b4:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94

        /* init multi-frame control flags */
        if (ISOTP_RET_OK == ret) {
 80081b8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d11b      	bne.n	80081f8 <isotp_send_with_id+0xd8>
            link->send_bs_remain = 0;
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	2200      	movs	r2, #0
 80081c4:	821a      	strh	r2, [r3, #16]
            link->send_st_min = 0;
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	2200      	movs	r2, #0
 80081ca:	749a      	strb	r2, [r3, #18]
            link->send_wtf_count = 0;
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	2200      	movs	r2, #0
 80081d0:	74da      	strb	r2, [r3, #19]
            link->send_timer_st = isotp_user_get_ms();
 80081d2:	f7fa fd77 	bl	8002cc4 <isotp_user_get_ms>
 80081d6:	4602      	mov	r2, r0
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	615a      	str	r2, [r3, #20]
            link->send_timer_bs = isotp_user_get_ms() + ISO_TP_DEFAULT_RESPONSE_TIMEOUT;
 80081dc:	f7fa fd72 	bl	8002cc4 <isotp_user_get_ms>
 80081e0:	4603      	mov	r3, r0
 80081e2:	f103 0264 	add.w	r2, r3, #100	@ 0x64
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	619a      	str	r2, [r3, #24]
            link->send_protocol_result = ISOTP_PROTOCOL_RESULT_OK;
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	2200      	movs	r2, #0
 80081ee:	61da      	str	r2, [r3, #28]
            link->send_status = ISOTP_SEND_STATUS_INPROGRESS;
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	2201      	movs	r2, #1
 80081f4:	f883 2020 	strb.w	r2, [r3, #32]
        }
    }

    return ret;
 80081f8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
}
 80081fc:	4618      	mov	r0, r3
 80081fe:	3798      	adds	r7, #152	@ 0x98
 8008200:	46bd      	mov	sp, r7
 8008202:	bd80      	pop	{r7, pc}
 8008204:	0800cf8c 	.word	0x0800cf8c
 8008208:	0800cf9c 	.word	0x0800cf9c
 800820c:	0800cff0 	.word	0x0800cff0
 8008210:	0800d020 	.word	0x0800d020

08008214 <isotp_on_can_message>:

void isotp_on_can_message(IsoTpLink *link, uint8_t *data, uint8_t len) {
 8008214:	b580      	push	{r7, lr}
 8008216:	b088      	sub	sp, #32
 8008218:	af00      	add	r7, sp, #0
 800821a:	60f8      	str	r0, [r7, #12]
 800821c:	60b9      	str	r1, [r7, #8]
 800821e:	4613      	mov	r3, r2
 8008220:	71fb      	strb	r3, [r7, #7]
    IsoTpCanMessage message;
    int ret;
    
    if (len < 2 || len > 8) {
 8008222:	79fb      	ldrb	r3, [r7, #7]
 8008224:	2b01      	cmp	r3, #1
 8008226:	f240 8143 	bls.w	80084b0 <isotp_on_can_message+0x29c>
 800822a:	79fb      	ldrb	r3, [r7, #7]
 800822c:	2b08      	cmp	r3, #8
 800822e:	f200 813f 	bhi.w	80084b0 <isotp_on_can_message+0x29c>
        return;
    }

    memcpy(message.as.data_array.ptr, data, len);
 8008232:	79fa      	ldrb	r2, [r7, #7]
 8008234:	f107 0314 	add.w	r3, r7, #20
 8008238:	68b9      	ldr	r1, [r7, #8]
 800823a:	4618      	mov	r0, r3
 800823c:	f002 f989 	bl	800a552 <memcpy>
    memset(message.as.data_array.ptr + len, 0, sizeof(message.as.data_array.ptr) - len);
 8008240:	79fb      	ldrb	r3, [r7, #7]
 8008242:	f107 0214 	add.w	r2, r7, #20
 8008246:	18d0      	adds	r0, r2, r3
 8008248:	79fb      	ldrb	r3, [r7, #7]
 800824a:	f1c3 0308 	rsb	r3, r3, #8
 800824e:	461a      	mov	r2, r3
 8008250:	2100      	movs	r1, #0
 8008252:	f002 f880 	bl	800a356 <memset>

    switch (message.as.common.type) {
 8008256:	7d3b      	ldrb	r3, [r7, #20]
 8008258:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800825c:	b2db      	uxtb	r3, r3
 800825e:	2b03      	cmp	r3, #3
 8008260:	f200 811a 	bhi.w	8008498 <isotp_on_can_message+0x284>
 8008264:	a201      	add	r2, pc, #4	@ (adr r2, 800826c <isotp_on_can_message+0x58>)
 8008266:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800826a:	bf00      	nop
 800826c:	0800827d 	.word	0x0800827d
 8008270:	080082b9 	.word	0x080082b9
 8008274:	08008341 	.word	0x08008341
 8008278:	080083df 	.word	0x080083df
        case ISOTP_PCI_TYPE_SINGLE: {
            /* update protocol result */
            if (ISOTP_RECEIVE_STATUS_INPROGRESS == link->receive_status) {
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008282:	2b01      	cmp	r3, #1
 8008284:	d104      	bne.n	8008290 <isotp_on_can_message+0x7c>
                link->receive_protocol_result = ISOTP_PROTOCOL_RESULT_UNEXP_PDU;
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	f06f 0205 	mvn.w	r2, #5
 800828c:	639a      	str	r2, [r3, #56]	@ 0x38
 800828e:	e002      	b.n	8008296 <isotp_on_can_message+0x82>
            } else {
                link->receive_protocol_result = ISOTP_PROTOCOL_RESULT_OK;
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	2200      	movs	r2, #0
 8008294:	639a      	str	r2, [r3, #56]	@ 0x38
            }

            /* handle message */
            ret = isotp_receive_single_frame(link, &message, len);
 8008296:	79fa      	ldrb	r2, [r7, #7]
 8008298:	f107 0314 	add.w	r3, r7, #20
 800829c:	4619      	mov	r1, r3
 800829e:	68f8      	ldr	r0, [r7, #12]
 80082a0:	f7ff fe38 	bl	8007f14 <isotp_receive_single_frame>
 80082a4:	61f8      	str	r0, [r7, #28]
            
            if (ISOTP_RET_OK == ret) {
 80082a6:	69fb      	ldr	r3, [r7, #28]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	f040 80f7 	bne.w	800849c <isotp_on_can_message+0x288>
                /* change status */
                link->receive_status = ISOTP_RECEIVE_STATUS_FULL;
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	2202      	movs	r2, #2
 80082b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
            }
            break;
 80082b6:	e0f1      	b.n	800849c <isotp_on_can_message+0x288>
        }
        case ISOTP_PCI_TYPE_FIRST_FRAME: {
            /* update protocol result */
            if (ISOTP_RECEIVE_STATUS_INPROGRESS == link->receive_status) {
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80082be:	2b01      	cmp	r3, #1
 80082c0:	d104      	bne.n	80082cc <isotp_on_can_message+0xb8>
                link->receive_protocol_result = ISOTP_PROTOCOL_RESULT_UNEXP_PDU;
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	f06f 0205 	mvn.w	r2, #5
 80082c8:	639a      	str	r2, [r3, #56]	@ 0x38
 80082ca:	e002      	b.n	80082d2 <isotp_on_can_message+0xbe>
            } else {
                link->receive_protocol_result = ISOTP_PROTOCOL_RESULT_OK;
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	2200      	movs	r2, #0
 80082d0:	639a      	str	r2, [r3, #56]	@ 0x38
            }

            /* handle message */
            ret = isotp_receive_first_frame(link, &message, len);
 80082d2:	79fa      	ldrb	r2, [r7, #7]
 80082d4:	f107 0314 	add.w	r3, r7, #20
 80082d8:	4619      	mov	r1, r3
 80082da:	68f8      	ldr	r0, [r7, #12]
 80082dc:	f7ff fe52 	bl	8007f84 <isotp_receive_first_frame>
 80082e0:	61f8      	str	r0, [r7, #28]

            /* if overflow happened */
            if (ISOTP_RET_OVERFLOW == ret) {
 80082e2:	69fb      	ldr	r3, [r7, #28]
 80082e4:	f113 0f03 	cmn.w	r3, #3
 80082e8:	d10e      	bne.n	8008308 <isotp_on_can_message+0xf4>
                /* update protocol result */
                link->receive_protocol_result = ISOTP_PROTOCOL_RESULT_BUFFER_OVFLW;
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	f06f 0207 	mvn.w	r2, #7
 80082f0:	639a      	str	r2, [r3, #56]	@ 0x38
                /* change status */
                link->receive_status = ISOTP_RECEIVE_STATUS_IDLE;
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	2200      	movs	r2, #0
 80082f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
                /* send error message */
                isotp_send_flow_control(link, PCI_FLOW_STATUS_OVERFLOW, 0, 0);
 80082fa:	2300      	movs	r3, #0
 80082fc:	2200      	movs	r2, #0
 80082fe:	2102      	movs	r1, #2
 8008300:	68f8      	ldr	r0, [r7, #12]
 8008302:	f7ff fcd0 	bl	8007ca6 <isotp_send_flow_control>
                break;
 8008306:	e0d2      	b.n	80084ae <isotp_on_can_message+0x29a>
            }

            /* if receive successful */
            if (ISOTP_RET_OK == ret) {
 8008308:	69fb      	ldr	r3, [r7, #28]
 800830a:	2b00      	cmp	r3, #0
 800830c:	f040 80c8 	bne.w	80084a0 <isotp_on_can_message+0x28c>
                /* change status */
                link->receive_status = ISOTP_RECEIVE_STATUS_INPROGRESS;
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	2201      	movs	r2, #1
 8008314:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
                /* send fc frame */
                link->receive_bs_count = ISO_TP_DEFAULT_BLOCK_SIZE;
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	22c8      	movs	r2, #200	@ 0xc8
 800831c:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
                isotp_send_flow_control(link, PCI_FLOW_STATUS_CONTINUE, link->receive_bs_count, ISO_TP_DEFAULT_ST_MIN);
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	f893 2033 	ldrb.w	r2, [r3, #51]	@ 0x33
 8008326:	2300      	movs	r3, #0
 8008328:	2100      	movs	r1, #0
 800832a:	68f8      	ldr	r0, [r7, #12]
 800832c:	f7ff fcbb 	bl	8007ca6 <isotp_send_flow_control>
                /* refresh timer cs */
                link->receive_timer_cr = isotp_user_get_ms() + ISO_TP_DEFAULT_RESPONSE_TIMEOUT;
 8008330:	f7fa fcc8 	bl	8002cc4 <isotp_user_get_ms>
 8008334:	4603      	mov	r3, r0
 8008336:	f103 0264 	add.w	r2, r3, #100	@ 0x64
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	635a      	str	r2, [r3, #52]	@ 0x34
            }
            
            break;
 800833e:	e0af      	b.n	80084a0 <isotp_on_can_message+0x28c>
        }
        case TSOTP_PCI_TYPE_CONSECUTIVE_FRAME: {
            /* check if in receiving status */
            if (ISOTP_RECEIVE_STATUS_INPROGRESS != link->receive_status) {
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008346:	2b01      	cmp	r3, #1
 8008348:	d004      	beq.n	8008354 <isotp_on_can_message+0x140>
                link->receive_protocol_result = ISOTP_PROTOCOL_RESULT_UNEXP_PDU;
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	f06f 0205 	mvn.w	r2, #5
 8008350:	639a      	str	r2, [r3, #56]	@ 0x38
                break;
 8008352:	e0ac      	b.n	80084ae <isotp_on_can_message+0x29a>
            }

            /* handle message */
            ret = isotp_receive_consecutive_frame(link, &message, len);
 8008354:	79fa      	ldrb	r2, [r7, #7]
 8008356:	f107 0314 	add.w	r3, r7, #20
 800835a:	4619      	mov	r1, r3
 800835c:	68f8      	ldr	r0, [r7, #12]
 800835e:	f7ff fe5f 	bl	8008020 <isotp_receive_consecutive_frame>
 8008362:	61f8      	str	r0, [r7, #28]

            /* if wrong sn */
            if (ISOTP_RET_WRONG_SN == ret) {
 8008364:	69fb      	ldr	r3, [r7, #28]
 8008366:	f113 0f04 	cmn.w	r3, #4
 800836a:	d108      	bne.n	800837e <isotp_on_can_message+0x16a>
                link->receive_protocol_result = ISOTP_PROTOCOL_RESULT_WRONG_SN;
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	f06f 0203 	mvn.w	r2, #3
 8008372:	639a      	str	r2, [r3, #56]	@ 0x38
                link->receive_status = ISOTP_RECEIVE_STATUS_IDLE;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	2200      	movs	r2, #0
 8008378:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
                break;
 800837c:	e097      	b.n	80084ae <isotp_on_can_message+0x29a>
            }

            /* if success */
            if (ISOTP_RET_OK == ret) {
 800837e:	69fb      	ldr	r3, [r7, #28]
 8008380:	2b00      	cmp	r3, #0
 8008382:	f040 808f 	bne.w	80084a4 <isotp_on_can_message+0x290>
                /* refresh timer cs */
                link->receive_timer_cr = isotp_user_get_ms() + ISO_TP_DEFAULT_RESPONSE_TIMEOUT;
 8008386:	f7fa fc9d 	bl	8002cc4 <isotp_user_get_ms>
 800838a:	4603      	mov	r3, r0
 800838c:	f103 0264 	add.w	r2, r3, #100	@ 0x64
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	635a      	str	r2, [r3, #52]	@ 0x34
                
                /* receive finished */
                if (link->receive_offset >= link->receive_size) {
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800839c:	429a      	cmp	r2, r3
 800839e:	d304      	bcc.n	80083aa <isotp_on_can_message+0x196>
                    link->receive_status = ISOTP_RECEIVE_STATUS_FULL;
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	2202      	movs	r2, #2
 80083a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
                        isotp_send_flow_control(link, PCI_FLOW_STATUS_CONTINUE, link->receive_bs_count, ISO_TP_DEFAULT_ST_MIN);
                    }
                }
            }
            
            break;
 80083a8:	e07c      	b.n	80084a4 <isotp_on_can_message+0x290>
                    if (0 == --link->receive_bs_count) {
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 80083b0:	3b01      	subs	r3, #1
 80083b2:	b2da      	uxtb	r2, r3
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d16f      	bne.n	80084a4 <isotp_on_can_message+0x290>
                        link->receive_bs_count = ISO_TP_DEFAULT_BLOCK_SIZE;
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	22c8      	movs	r2, #200	@ 0xc8
 80083c8:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
                        isotp_send_flow_control(link, PCI_FLOW_STATUS_CONTINUE, link->receive_bs_count, ISO_TP_DEFAULT_ST_MIN);
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	f893 2033 	ldrb.w	r2, [r3, #51]	@ 0x33
 80083d2:	2300      	movs	r3, #0
 80083d4:	2100      	movs	r1, #0
 80083d6:	68f8      	ldr	r0, [r7, #12]
 80083d8:	f7ff fc65 	bl	8007ca6 <isotp_send_flow_control>
            break;
 80083dc:	e062      	b.n	80084a4 <isotp_on_can_message+0x290>
        }
        case ISOTP_PCI_TYPE_FLOW_CONTROL_FRAME:
            /* handle fc frame only when sending in progress  */
            if (ISOTP_SEND_STATUS_INPROGRESS != link->send_status) {
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80083e4:	2b01      	cmp	r3, #1
 80083e6:	d15f      	bne.n	80084a8 <isotp_on_can_message+0x294>
                break;
            }

            /* handle message */
            ret = isotp_receive_flow_control_frame(link, &message, len);
 80083e8:	79fa      	ldrb	r2, [r7, #7]
 80083ea:	f107 0314 	add.w	r3, r7, #20
 80083ee:	4619      	mov	r1, r3
 80083f0:	68f8      	ldr	r0, [r7, #12]
 80083f2:	f7ff fe69 	bl	80080c8 <isotp_receive_flow_control_frame>
 80083f6:	61f8      	str	r0, [r7, #28]
            
            if (ISOTP_RET_OK == ret) {
 80083f8:	69fb      	ldr	r3, [r7, #28]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d156      	bne.n	80084ac <isotp_on_can_message+0x298>
                /* refresh bs timer */
                link->send_timer_bs = isotp_user_get_ms() + ISO_TP_DEFAULT_RESPONSE_TIMEOUT;
 80083fe:	f7fa fc61 	bl	8002cc4 <isotp_user_get_ms>
 8008402:	4603      	mov	r3, r0
 8008404:	f103 0264 	add.w	r2, r3, #100	@ 0x64
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	619a      	str	r2, [r3, #24]

                /* overflow */
                if (PCI_FLOW_STATUS_OVERFLOW == message.as.flow_control.FS) {
 800840c:	7d3b      	ldrb	r3, [r7, #20]
 800840e:	f003 030f 	and.w	r3, r3, #15
 8008412:	b2db      	uxtb	r3, r3
 8008414:	2b02      	cmp	r3, #2
 8008416:	d108      	bne.n	800842a <isotp_on_can_message+0x216>
                    link->send_protocol_result = ISOTP_PROTOCOL_RESULT_BUFFER_OVFLW;
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	f06f 0207 	mvn.w	r2, #7
 800841e:	61da      	str	r2, [r3, #28]
                    link->send_status = ISOTP_SEND_STATUS_ERROR;
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	2202      	movs	r2, #2
 8008424:	f883 2020 	strb.w	r2, [r3, #32]
                    }
                    link->send_st_min = isotp_st_min_to_ms(message.as.flow_control.STmin);
                    link->send_wtf_count = 0;
                }
            }
            break;
 8008428:	e040      	b.n	80084ac <isotp_on_can_message+0x298>
                else if (PCI_FLOW_STATUS_WAIT == message.as.flow_control.FS) {
 800842a:	7d3b      	ldrb	r3, [r7, #20]
 800842c:	f003 030f 	and.w	r3, r3, #15
 8008430:	b2db      	uxtb	r3, r3
 8008432:	2b01      	cmp	r3, #1
 8008434:	d112      	bne.n	800845c <isotp_on_can_message+0x248>
                    link->send_wtf_count += 1;
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	7cdb      	ldrb	r3, [r3, #19]
 800843a:	3301      	adds	r3, #1
 800843c:	b2da      	uxtb	r2, r3
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	74da      	strb	r2, [r3, #19]
                    if (link->send_wtf_count > ISO_TP_MAX_WFT_NUMBER) {
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	7cdb      	ldrb	r3, [r3, #19]
 8008446:	2b01      	cmp	r3, #1
 8008448:	d930      	bls.n	80084ac <isotp_on_can_message+0x298>
                        link->send_protocol_result = ISOTP_PROTOCOL_RESULT_WFT_OVRN;
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	f06f 0206 	mvn.w	r2, #6
 8008450:	61da      	str	r2, [r3, #28]
                        link->send_status = ISOTP_SEND_STATUS_ERROR;
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	2202      	movs	r2, #2
 8008456:	f883 2020 	strb.w	r2, [r3, #32]
            break;
 800845a:	e027      	b.n	80084ac <isotp_on_can_message+0x298>
                else if (PCI_FLOW_STATUS_CONTINUE == message.as.flow_control.FS) {
 800845c:	7d3b      	ldrb	r3, [r7, #20]
 800845e:	f003 030f 	and.w	r3, r3, #15
 8008462:	b2db      	uxtb	r3, r3
 8008464:	2b00      	cmp	r3, #0
 8008466:	d121      	bne.n	80084ac <isotp_on_can_message+0x298>
                    if (0 == message.as.flow_control.BS) {
 8008468:	7d7b      	ldrb	r3, [r7, #21]
 800846a:	2b00      	cmp	r3, #0
 800846c:	d104      	bne.n	8008478 <isotp_on_can_message+0x264>
                        link->send_bs_remain = ISOTP_INVALID_BS;
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008474:	821a      	strh	r2, [r3, #16]
 8008476:	e003      	b.n	8008480 <isotp_on_can_message+0x26c>
                        link->send_bs_remain = message.as.flow_control.BS;
 8008478:	7d7b      	ldrb	r3, [r7, #21]
 800847a:	461a      	mov	r2, r3
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	821a      	strh	r2, [r3, #16]
                    link->send_st_min = isotp_st_min_to_ms(message.as.flow_control.STmin);
 8008480:	7dbb      	ldrb	r3, [r7, #22]
 8008482:	4618      	mov	r0, r3
 8008484:	f7ff fbf1 	bl	8007c6a <isotp_st_min_to_ms>
 8008488:	4603      	mov	r3, r0
 800848a:	461a      	mov	r2, r3
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	749a      	strb	r2, [r3, #18]
                    link->send_wtf_count = 0;
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	2200      	movs	r2, #0
 8008494:	74da      	strb	r2, [r3, #19]
            break;
 8008496:	e009      	b.n	80084ac <isotp_on_can_message+0x298>
        default:
            break;
 8008498:	bf00      	nop
 800849a:	e00a      	b.n	80084b2 <isotp_on_can_message+0x29e>
            break;
 800849c:	bf00      	nop
 800849e:	e008      	b.n	80084b2 <isotp_on_can_message+0x29e>
            break;
 80084a0:	bf00      	nop
 80084a2:	e006      	b.n	80084b2 <isotp_on_can_message+0x29e>
            break;
 80084a4:	bf00      	nop
 80084a6:	e004      	b.n	80084b2 <isotp_on_can_message+0x29e>
                break;
 80084a8:	bf00      	nop
 80084aa:	e002      	b.n	80084b2 <isotp_on_can_message+0x29e>
            break;
 80084ac:	bf00      	nop
    };
    
    return;
 80084ae:	e000      	b.n	80084b2 <isotp_on_can_message+0x29e>
        return;
 80084b0:	bf00      	nop
}
 80084b2:	3720      	adds	r7, #32
 80084b4:	46bd      	mov	sp, r7
 80084b6:	bd80      	pop	{r7, pc}

080084b8 <isotp_receive>:

int isotp_receive(IsoTpLink *link, uint8_t *payload, const uint16_t payload_size, uint16_t *out_size) {
 80084b8:	b580      	push	{r7, lr}
 80084ba:	b086      	sub	sp, #24
 80084bc:	af00      	add	r7, sp, #0
 80084be:	60f8      	str	r0, [r7, #12]
 80084c0:	60b9      	str	r1, [r7, #8]
 80084c2:	603b      	str	r3, [r7, #0]
 80084c4:	4613      	mov	r3, r2
 80084c6:	80fb      	strh	r3, [r7, #6]
    uint16_t copylen;
    
    if (ISOTP_RECEIVE_STATUS_FULL != link->receive_status) {
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80084ce:	2b02      	cmp	r3, #2
 80084d0:	d002      	beq.n	80084d8 <isotp_receive+0x20>
        return ISOTP_RET_NO_DATA;
 80084d2:	f06f 0304 	mvn.w	r3, #4
 80084d6:	e017      	b.n	8008508 <isotp_receive+0x50>
    }

    copylen = link->receive_size;
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80084dc:	82fb      	strh	r3, [r7, #22]
    if (copylen > payload_size) {
 80084de:	8afa      	ldrh	r2, [r7, #22]
 80084e0:	88fb      	ldrh	r3, [r7, #6]
 80084e2:	429a      	cmp	r2, r3
 80084e4:	d901      	bls.n	80084ea <isotp_receive+0x32>
        copylen = payload_size;
 80084e6:	88fb      	ldrh	r3, [r7, #6]
 80084e8:	82fb      	strh	r3, [r7, #22]
    }

    memcpy(payload, link->receive_buffer, copylen);
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084ee:	8afa      	ldrh	r2, [r7, #22]
 80084f0:	4619      	mov	r1, r3
 80084f2:	68b8      	ldr	r0, [r7, #8]
 80084f4:	f002 f82d 	bl	800a552 <memcpy>
    *out_size = copylen;
 80084f8:	683b      	ldr	r3, [r7, #0]
 80084fa:	8afa      	ldrh	r2, [r7, #22]
 80084fc:	801a      	strh	r2, [r3, #0]

    link->receive_status = ISOTP_RECEIVE_STATUS_IDLE;
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	2200      	movs	r2, #0
 8008502:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return ISOTP_RET_OK;
 8008506:	2300      	movs	r3, #0
}
 8008508:	4618      	mov	r0, r3
 800850a:	3718      	adds	r7, #24
 800850c:	46bd      	mov	sp, r7
 800850e:	bd80      	pop	{r7, pc}

08008510 <isotp_init_link>:

void isotp_init_link(IsoTpLink *link, uint32_t sendid, uint8_t *sendbuf, uint16_t sendbufsize, uint8_t *recvbuf, uint16_t recvbufsize) {
 8008510:	b580      	push	{r7, lr}
 8008512:	b084      	sub	sp, #16
 8008514:	af00      	add	r7, sp, #0
 8008516:	60f8      	str	r0, [r7, #12]
 8008518:	60b9      	str	r1, [r7, #8]
 800851a:	607a      	str	r2, [r7, #4]
 800851c:	807b      	strh	r3, [r7, #2]
    memset(link, 0, sizeof(*link));
 800851e:	2240      	movs	r2, #64	@ 0x40
 8008520:	2100      	movs	r1, #0
 8008522:	68f8      	ldr	r0, [r7, #12]
 8008524:	f001 ff17 	bl	800a356 <memset>
    link->receive_status = ISOTP_RECEIVE_STATUS_IDLE;
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	2200      	movs	r2, #0
 800852c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    link->send_status = ISOTP_SEND_STATUS_IDLE;
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	2200      	movs	r2, #0
 8008534:	f883 2020 	strb.w	r2, [r3, #32]
    link->send_arbitration_id = sendid;
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	68ba      	ldr	r2, [r7, #8]
 800853c:	601a      	str	r2, [r3, #0]
    link->send_buffer = sendbuf;
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	687a      	ldr	r2, [r7, #4]
 8008542:	605a      	str	r2, [r3, #4]
    link->send_buf_size = sendbufsize;
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	887a      	ldrh	r2, [r7, #2]
 8008548:	811a      	strh	r2, [r3, #8]
    link->receive_buffer = recvbuf;
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	69ba      	ldr	r2, [r7, #24]
 800854e:	629a      	str	r2, [r3, #40]	@ 0x28
    link->receive_buf_size = recvbufsize;
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	8bba      	ldrh	r2, [r7, #28]
 8008554:	859a      	strh	r2, [r3, #44]	@ 0x2c
    
    return;
 8008556:	bf00      	nop
}
 8008558:	3710      	adds	r7, #16
 800855a:	46bd      	mov	sp, r7
 800855c:	bd80      	pop	{r7, pc}

0800855e <isotp_poll>:

void isotp_poll(IsoTpLink *link) {
 800855e:	b590      	push	{r4, r7, lr}
 8008560:	b085      	sub	sp, #20
 8008562:	af00      	add	r7, sp, #0
 8008564:	6078      	str	r0, [r7, #4]
    int ret;

    /* only polling when operation in progress */
    if (ISOTP_SEND_STATUS_INPROGRESS == link->send_status) {
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	f893 3020 	ldrb.w	r3, [r3, #32]
 800856c:	2b01      	cmp	r3, #1
 800856e:	d15c      	bne.n	800862a <isotp_poll+0xcc>

        /* continue send data */
        if (/* send data if bs_remain is invalid or bs_remain large than zero */
        (ISOTP_INVALID_BS == link->send_bs_remain || link->send_bs_remain > 0) &&
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	8a1b      	ldrh	r3, [r3, #16]
        if (/* send data if bs_remain is invalid or bs_remain large than zero */
 8008574:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008578:	4293      	cmp	r3, r2
 800857a:	d003      	beq.n	8008584 <isotp_poll+0x26>
        (ISOTP_INVALID_BS == link->send_bs_remain || link->send_bs_remain > 0) &&
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	8a1b      	ldrh	r3, [r3, #16]
 8008580:	2b00      	cmp	r3, #0
 8008582:	d041      	beq.n	8008608 <isotp_poll+0xaa>
        /* and if st_min is zero or go beyond interval time */
        (0 == link->send_st_min || (0 != link->send_st_min && IsoTpTimeAfter(isotp_user_get_ms(), link->send_timer_st)))) {
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	7c9b      	ldrb	r3, [r3, #18]
        (ISOTP_INVALID_BS == link->send_bs_remain || link->send_bs_remain > 0) &&
 8008588:	2b00      	cmp	r3, #0
 800858a:	d00c      	beq.n	80085a6 <isotp_poll+0x48>
        (0 == link->send_st_min || (0 != link->send_st_min && IsoTpTimeAfter(isotp_user_get_ms(), link->send_timer_st)))) {
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	7c9b      	ldrb	r3, [r3, #18]
 8008590:	2b00      	cmp	r3, #0
 8008592:	d039      	beq.n	8008608 <isotp_poll+0xaa>
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	695b      	ldr	r3, [r3, #20]
 8008598:	461c      	mov	r4, r3
 800859a:	f7fa fb93 	bl	8002cc4 <isotp_user_get_ms>
 800859e:	4603      	mov	r3, r0
 80085a0:	1ae3      	subs	r3, r4, r3
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	da30      	bge.n	8008608 <isotp_poll+0xaa>
            
            ret = isotp_send_consecutive_frame(link);
 80085a6:	6878      	ldr	r0, [r7, #4]
 80085a8:	f7ff fc4a 	bl	8007e40 <isotp_send_consecutive_frame>
 80085ac:	60f8      	str	r0, [r7, #12]
            if (ISOTP_RET_OK == ret) {
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d125      	bne.n	8008600 <isotp_poll+0xa2>
                if (ISOTP_INVALID_BS != link->send_bs_remain) {
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	8a1b      	ldrh	r3, [r3, #16]
 80085b8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80085bc:	4293      	cmp	r3, r2
 80085be:	d005      	beq.n	80085cc <isotp_poll+0x6e>
                    link->send_bs_remain -= 1;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	8a1b      	ldrh	r3, [r3, #16]
 80085c4:	3b01      	subs	r3, #1
 80085c6:	b29a      	uxth	r2, r3
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	821a      	strh	r2, [r3, #16]
                }
                link->send_timer_bs = isotp_user_get_ms() + ISO_TP_DEFAULT_RESPONSE_TIMEOUT;
 80085cc:	f7fa fb7a 	bl	8002cc4 <isotp_user_get_ms>
 80085d0:	4603      	mov	r3, r0
 80085d2:	f103 0264 	add.w	r2, r3, #100	@ 0x64
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	619a      	str	r2, [r3, #24]
                link->send_timer_st = isotp_user_get_ms() + link->send_st_min;
 80085da:	f7fa fb73 	bl	8002cc4 <isotp_user_get_ms>
 80085de:	4602      	mov	r2, r0
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	7c9b      	ldrb	r3, [r3, #18]
 80085e4:	441a      	add	r2, r3
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	615a      	str	r2, [r3, #20]

                /* check if send finish */
                if (link->send_offset >= link->send_size) {
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	899a      	ldrh	r2, [r3, #12]
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	895b      	ldrh	r3, [r3, #10]
 80085f2:	429a      	cmp	r2, r3
 80085f4:	d308      	bcc.n	8008608 <isotp_poll+0xaa>
                    link->send_status = ISOTP_SEND_STATUS_IDLE;
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	2200      	movs	r2, #0
 80085fa:	f883 2020 	strb.w	r2, [r3, #32]
 80085fe:	e003      	b.n	8008608 <isotp_poll+0xaa>
                }
            } else {
                link->send_status = ISOTP_SEND_STATUS_ERROR;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	2202      	movs	r2, #2
 8008604:	f883 2020 	strb.w	r2, [r3, #32]
            }
        }

        /* check timeout */
        if (IsoTpTimeAfter(isotp_user_get_ms(), link->send_timer_bs)) {
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	699b      	ldr	r3, [r3, #24]
 800860c:	461c      	mov	r4, r3
 800860e:	f7fa fb59 	bl	8002cc4 <isotp_user_get_ms>
 8008612:	4603      	mov	r3, r0
 8008614:	1ae3      	subs	r3, r4, r3
 8008616:	2b00      	cmp	r3, #0
 8008618:	da07      	bge.n	800862a <isotp_poll+0xcc>
            link->send_protocol_result = ISOTP_PROTOCOL_RESULT_TIMEOUT_BS;
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	f06f 0201 	mvn.w	r2, #1
 8008620:	61da      	str	r2, [r3, #28]
            link->send_status = ISOTP_SEND_STATUS_ERROR;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	2202      	movs	r2, #2
 8008626:	f883 2020 	strb.w	r2, [r3, #32]
        }
    }

    /* only polling when operation in progress */
    if (ISOTP_RECEIVE_STATUS_INPROGRESS == link->receive_status) {
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008630:	2b01      	cmp	r3, #1
 8008632:	d111      	bne.n	8008658 <isotp_poll+0xfa>
        
        /* check timeout */
        if (IsoTpTimeAfter(isotp_user_get_ms(), link->receive_timer_cr)) {
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008638:	461c      	mov	r4, r3
 800863a:	f7fa fb43 	bl	8002cc4 <isotp_user_get_ms>
 800863e:	4603      	mov	r3, r0
 8008640:	1ae3      	subs	r3, r4, r3
 8008642:	2b00      	cmp	r3, #0
 8008644:	da08      	bge.n	8008658 <isotp_poll+0xfa>
            link->receive_protocol_result = ISOTP_PROTOCOL_RESULT_TIMEOUT_CR;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	f06f 0202 	mvn.w	r2, #2
 800864c:	639a      	str	r2, [r3, #56]	@ 0x38
            link->receive_status = ISOTP_RECEIVE_STATUS_IDLE;
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	2200      	movs	r2, #0
 8008652:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        }
    }

    return;
 8008656:	bf00      	nop
 8008658:	bf00      	nop
}
 800865a:	3714      	adds	r7, #20
 800865c:	46bd      	mov	sp, r7
 800865e:	bd90      	pop	{r4, r7, pc}

08008660 <__assert_func>:
 8008660:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008662:	4614      	mov	r4, r2
 8008664:	461a      	mov	r2, r3
 8008666:	4b09      	ldr	r3, [pc, #36]	@ (800868c <__assert_func+0x2c>)
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	4605      	mov	r5, r0
 800866c:	68d8      	ldr	r0, [r3, #12]
 800866e:	b14c      	cbz	r4, 8008684 <__assert_func+0x24>
 8008670:	4b07      	ldr	r3, [pc, #28]	@ (8008690 <__assert_func+0x30>)
 8008672:	9100      	str	r1, [sp, #0]
 8008674:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008678:	4906      	ldr	r1, [pc, #24]	@ (8008694 <__assert_func+0x34>)
 800867a:	462b      	mov	r3, r5
 800867c:	f001 fdd6 	bl	800a22c <fiprintf>
 8008680:	f001 ff84 	bl	800a58c <abort>
 8008684:	4b04      	ldr	r3, [pc, #16]	@ (8008698 <__assert_func+0x38>)
 8008686:	461c      	mov	r4, r3
 8008688:	e7f3      	b.n	8008672 <__assert_func+0x12>
 800868a:	bf00      	nop
 800868c:	20000300 	.word	0x20000300
 8008690:	0800d0b9 	.word	0x0800d0b9
 8008694:	0800d0c6 	.word	0x0800d0c6
 8008698:	0800d0f4 	.word	0x0800d0f4

0800869c <malloc>:
 800869c:	4b02      	ldr	r3, [pc, #8]	@ (80086a8 <malloc+0xc>)
 800869e:	4601      	mov	r1, r0
 80086a0:	6818      	ldr	r0, [r3, #0]
 80086a2:	f000 b825 	b.w	80086f0 <_malloc_r>
 80086a6:	bf00      	nop
 80086a8:	20000300 	.word	0x20000300

080086ac <sbrk_aligned>:
 80086ac:	b570      	push	{r4, r5, r6, lr}
 80086ae:	4e0f      	ldr	r6, [pc, #60]	@ (80086ec <sbrk_aligned+0x40>)
 80086b0:	460c      	mov	r4, r1
 80086b2:	6831      	ldr	r1, [r6, #0]
 80086b4:	4605      	mov	r5, r0
 80086b6:	b911      	cbnz	r1, 80086be <sbrk_aligned+0x12>
 80086b8:	f001 fefc 	bl	800a4b4 <_sbrk_r>
 80086bc:	6030      	str	r0, [r6, #0]
 80086be:	4621      	mov	r1, r4
 80086c0:	4628      	mov	r0, r5
 80086c2:	f001 fef7 	bl	800a4b4 <_sbrk_r>
 80086c6:	1c43      	adds	r3, r0, #1
 80086c8:	d103      	bne.n	80086d2 <sbrk_aligned+0x26>
 80086ca:	f04f 34ff 	mov.w	r4, #4294967295
 80086ce:	4620      	mov	r0, r4
 80086d0:	bd70      	pop	{r4, r5, r6, pc}
 80086d2:	1cc4      	adds	r4, r0, #3
 80086d4:	f024 0403 	bic.w	r4, r4, #3
 80086d8:	42a0      	cmp	r0, r4
 80086da:	d0f8      	beq.n	80086ce <sbrk_aligned+0x22>
 80086dc:	1a21      	subs	r1, r4, r0
 80086de:	4628      	mov	r0, r5
 80086e0:	f001 fee8 	bl	800a4b4 <_sbrk_r>
 80086e4:	3001      	adds	r0, #1
 80086e6:	d1f2      	bne.n	80086ce <sbrk_aligned+0x22>
 80086e8:	e7ef      	b.n	80086ca <sbrk_aligned+0x1e>
 80086ea:	bf00      	nop
 80086ec:	20000d98 	.word	0x20000d98

080086f0 <_malloc_r>:
 80086f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80086f4:	1ccd      	adds	r5, r1, #3
 80086f6:	f025 0503 	bic.w	r5, r5, #3
 80086fa:	3508      	adds	r5, #8
 80086fc:	2d0c      	cmp	r5, #12
 80086fe:	bf38      	it	cc
 8008700:	250c      	movcc	r5, #12
 8008702:	2d00      	cmp	r5, #0
 8008704:	4606      	mov	r6, r0
 8008706:	db01      	blt.n	800870c <_malloc_r+0x1c>
 8008708:	42a9      	cmp	r1, r5
 800870a:	d904      	bls.n	8008716 <_malloc_r+0x26>
 800870c:	230c      	movs	r3, #12
 800870e:	6033      	str	r3, [r6, #0]
 8008710:	2000      	movs	r0, #0
 8008712:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008716:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80087ec <_malloc_r+0xfc>
 800871a:	f000 f869 	bl	80087f0 <__malloc_lock>
 800871e:	f8d8 3000 	ldr.w	r3, [r8]
 8008722:	461c      	mov	r4, r3
 8008724:	bb44      	cbnz	r4, 8008778 <_malloc_r+0x88>
 8008726:	4629      	mov	r1, r5
 8008728:	4630      	mov	r0, r6
 800872a:	f7ff ffbf 	bl	80086ac <sbrk_aligned>
 800872e:	1c43      	adds	r3, r0, #1
 8008730:	4604      	mov	r4, r0
 8008732:	d158      	bne.n	80087e6 <_malloc_r+0xf6>
 8008734:	f8d8 4000 	ldr.w	r4, [r8]
 8008738:	4627      	mov	r7, r4
 800873a:	2f00      	cmp	r7, #0
 800873c:	d143      	bne.n	80087c6 <_malloc_r+0xd6>
 800873e:	2c00      	cmp	r4, #0
 8008740:	d04b      	beq.n	80087da <_malloc_r+0xea>
 8008742:	6823      	ldr	r3, [r4, #0]
 8008744:	4639      	mov	r1, r7
 8008746:	4630      	mov	r0, r6
 8008748:	eb04 0903 	add.w	r9, r4, r3
 800874c:	f001 feb2 	bl	800a4b4 <_sbrk_r>
 8008750:	4581      	cmp	r9, r0
 8008752:	d142      	bne.n	80087da <_malloc_r+0xea>
 8008754:	6821      	ldr	r1, [r4, #0]
 8008756:	1a6d      	subs	r5, r5, r1
 8008758:	4629      	mov	r1, r5
 800875a:	4630      	mov	r0, r6
 800875c:	f7ff ffa6 	bl	80086ac <sbrk_aligned>
 8008760:	3001      	adds	r0, #1
 8008762:	d03a      	beq.n	80087da <_malloc_r+0xea>
 8008764:	6823      	ldr	r3, [r4, #0]
 8008766:	442b      	add	r3, r5
 8008768:	6023      	str	r3, [r4, #0]
 800876a:	f8d8 3000 	ldr.w	r3, [r8]
 800876e:	685a      	ldr	r2, [r3, #4]
 8008770:	bb62      	cbnz	r2, 80087cc <_malloc_r+0xdc>
 8008772:	f8c8 7000 	str.w	r7, [r8]
 8008776:	e00f      	b.n	8008798 <_malloc_r+0xa8>
 8008778:	6822      	ldr	r2, [r4, #0]
 800877a:	1b52      	subs	r2, r2, r5
 800877c:	d420      	bmi.n	80087c0 <_malloc_r+0xd0>
 800877e:	2a0b      	cmp	r2, #11
 8008780:	d917      	bls.n	80087b2 <_malloc_r+0xc2>
 8008782:	1961      	adds	r1, r4, r5
 8008784:	42a3      	cmp	r3, r4
 8008786:	6025      	str	r5, [r4, #0]
 8008788:	bf18      	it	ne
 800878a:	6059      	strne	r1, [r3, #4]
 800878c:	6863      	ldr	r3, [r4, #4]
 800878e:	bf08      	it	eq
 8008790:	f8c8 1000 	streq.w	r1, [r8]
 8008794:	5162      	str	r2, [r4, r5]
 8008796:	604b      	str	r3, [r1, #4]
 8008798:	4630      	mov	r0, r6
 800879a:	f000 f82f 	bl	80087fc <__malloc_unlock>
 800879e:	f104 000b 	add.w	r0, r4, #11
 80087a2:	1d23      	adds	r3, r4, #4
 80087a4:	f020 0007 	bic.w	r0, r0, #7
 80087a8:	1ac2      	subs	r2, r0, r3
 80087aa:	bf1c      	itt	ne
 80087ac:	1a1b      	subne	r3, r3, r0
 80087ae:	50a3      	strne	r3, [r4, r2]
 80087b0:	e7af      	b.n	8008712 <_malloc_r+0x22>
 80087b2:	6862      	ldr	r2, [r4, #4]
 80087b4:	42a3      	cmp	r3, r4
 80087b6:	bf0c      	ite	eq
 80087b8:	f8c8 2000 	streq.w	r2, [r8]
 80087bc:	605a      	strne	r2, [r3, #4]
 80087be:	e7eb      	b.n	8008798 <_malloc_r+0xa8>
 80087c0:	4623      	mov	r3, r4
 80087c2:	6864      	ldr	r4, [r4, #4]
 80087c4:	e7ae      	b.n	8008724 <_malloc_r+0x34>
 80087c6:	463c      	mov	r4, r7
 80087c8:	687f      	ldr	r7, [r7, #4]
 80087ca:	e7b6      	b.n	800873a <_malloc_r+0x4a>
 80087cc:	461a      	mov	r2, r3
 80087ce:	685b      	ldr	r3, [r3, #4]
 80087d0:	42a3      	cmp	r3, r4
 80087d2:	d1fb      	bne.n	80087cc <_malloc_r+0xdc>
 80087d4:	2300      	movs	r3, #0
 80087d6:	6053      	str	r3, [r2, #4]
 80087d8:	e7de      	b.n	8008798 <_malloc_r+0xa8>
 80087da:	230c      	movs	r3, #12
 80087dc:	6033      	str	r3, [r6, #0]
 80087de:	4630      	mov	r0, r6
 80087e0:	f000 f80c 	bl	80087fc <__malloc_unlock>
 80087e4:	e794      	b.n	8008710 <_malloc_r+0x20>
 80087e6:	6005      	str	r5, [r0, #0]
 80087e8:	e7d6      	b.n	8008798 <_malloc_r+0xa8>
 80087ea:	bf00      	nop
 80087ec:	20000d9c 	.word	0x20000d9c

080087f0 <__malloc_lock>:
 80087f0:	4801      	ldr	r0, [pc, #4]	@ (80087f8 <__malloc_lock+0x8>)
 80087f2:	f001 beac 	b.w	800a54e <__retarget_lock_acquire_recursive>
 80087f6:	bf00      	nop
 80087f8:	20000ee0 	.word	0x20000ee0

080087fc <__malloc_unlock>:
 80087fc:	4801      	ldr	r0, [pc, #4]	@ (8008804 <__malloc_unlock+0x8>)
 80087fe:	f001 bea7 	b.w	800a550 <__retarget_lock_release_recursive>
 8008802:	bf00      	nop
 8008804:	20000ee0 	.word	0x20000ee0

08008808 <sulp>:
 8008808:	b570      	push	{r4, r5, r6, lr}
 800880a:	4604      	mov	r4, r0
 800880c:	460d      	mov	r5, r1
 800880e:	ec45 4b10 	vmov	d0, r4, r5
 8008812:	4616      	mov	r6, r2
 8008814:	f003 fc1e 	bl	800c054 <__ulp>
 8008818:	ec51 0b10 	vmov	r0, r1, d0
 800881c:	b17e      	cbz	r6, 800883e <sulp+0x36>
 800881e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008822:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008826:	2b00      	cmp	r3, #0
 8008828:	dd09      	ble.n	800883e <sulp+0x36>
 800882a:	051b      	lsls	r3, r3, #20
 800882c:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8008830:	2400      	movs	r4, #0
 8008832:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008836:	4622      	mov	r2, r4
 8008838:	462b      	mov	r3, r5
 800883a:	f7f7 fedd 	bl	80005f8 <__aeabi_dmul>
 800883e:	ec41 0b10 	vmov	d0, r0, r1
 8008842:	bd70      	pop	{r4, r5, r6, pc}
 8008844:	0000      	movs	r0, r0
	...

08008848 <_strtod_l>:
 8008848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800884c:	b09f      	sub	sp, #124	@ 0x7c
 800884e:	460c      	mov	r4, r1
 8008850:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008852:	2200      	movs	r2, #0
 8008854:	921a      	str	r2, [sp, #104]	@ 0x68
 8008856:	9005      	str	r0, [sp, #20]
 8008858:	f04f 0a00 	mov.w	sl, #0
 800885c:	f04f 0b00 	mov.w	fp, #0
 8008860:	460a      	mov	r2, r1
 8008862:	9219      	str	r2, [sp, #100]	@ 0x64
 8008864:	7811      	ldrb	r1, [r2, #0]
 8008866:	292b      	cmp	r1, #43	@ 0x2b
 8008868:	d04a      	beq.n	8008900 <_strtod_l+0xb8>
 800886a:	d838      	bhi.n	80088de <_strtod_l+0x96>
 800886c:	290d      	cmp	r1, #13
 800886e:	d832      	bhi.n	80088d6 <_strtod_l+0x8e>
 8008870:	2908      	cmp	r1, #8
 8008872:	d832      	bhi.n	80088da <_strtod_l+0x92>
 8008874:	2900      	cmp	r1, #0
 8008876:	d03b      	beq.n	80088f0 <_strtod_l+0xa8>
 8008878:	2200      	movs	r2, #0
 800887a:	920e      	str	r2, [sp, #56]	@ 0x38
 800887c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800887e:	782a      	ldrb	r2, [r5, #0]
 8008880:	2a30      	cmp	r2, #48	@ 0x30
 8008882:	f040 80b2 	bne.w	80089ea <_strtod_l+0x1a2>
 8008886:	786a      	ldrb	r2, [r5, #1]
 8008888:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800888c:	2a58      	cmp	r2, #88	@ 0x58
 800888e:	d16e      	bne.n	800896e <_strtod_l+0x126>
 8008890:	9302      	str	r3, [sp, #8]
 8008892:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008894:	9301      	str	r3, [sp, #4]
 8008896:	ab1a      	add	r3, sp, #104	@ 0x68
 8008898:	9300      	str	r3, [sp, #0]
 800889a:	4a8f      	ldr	r2, [pc, #572]	@ (8008ad8 <_strtod_l+0x290>)
 800889c:	9805      	ldr	r0, [sp, #20]
 800889e:	ab1b      	add	r3, sp, #108	@ 0x6c
 80088a0:	a919      	add	r1, sp, #100	@ 0x64
 80088a2:	f002 fd87 	bl	800b3b4 <__gethex>
 80088a6:	f010 060f 	ands.w	r6, r0, #15
 80088aa:	4604      	mov	r4, r0
 80088ac:	d005      	beq.n	80088ba <_strtod_l+0x72>
 80088ae:	2e06      	cmp	r6, #6
 80088b0:	d128      	bne.n	8008904 <_strtod_l+0xbc>
 80088b2:	3501      	adds	r5, #1
 80088b4:	2300      	movs	r3, #0
 80088b6:	9519      	str	r5, [sp, #100]	@ 0x64
 80088b8:	930e      	str	r3, [sp, #56]	@ 0x38
 80088ba:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80088bc:	2b00      	cmp	r3, #0
 80088be:	f040 858e 	bne.w	80093de <_strtod_l+0xb96>
 80088c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80088c4:	b1cb      	cbz	r3, 80088fa <_strtod_l+0xb2>
 80088c6:	4652      	mov	r2, sl
 80088c8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80088cc:	ec43 2b10 	vmov	d0, r2, r3
 80088d0:	b01f      	add	sp, #124	@ 0x7c
 80088d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088d6:	2920      	cmp	r1, #32
 80088d8:	d1ce      	bne.n	8008878 <_strtod_l+0x30>
 80088da:	3201      	adds	r2, #1
 80088dc:	e7c1      	b.n	8008862 <_strtod_l+0x1a>
 80088de:	292d      	cmp	r1, #45	@ 0x2d
 80088e0:	d1ca      	bne.n	8008878 <_strtod_l+0x30>
 80088e2:	2101      	movs	r1, #1
 80088e4:	910e      	str	r1, [sp, #56]	@ 0x38
 80088e6:	1c51      	adds	r1, r2, #1
 80088e8:	9119      	str	r1, [sp, #100]	@ 0x64
 80088ea:	7852      	ldrb	r2, [r2, #1]
 80088ec:	2a00      	cmp	r2, #0
 80088ee:	d1c5      	bne.n	800887c <_strtod_l+0x34>
 80088f0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80088f2:	9419      	str	r4, [sp, #100]	@ 0x64
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	f040 8570 	bne.w	80093da <_strtod_l+0xb92>
 80088fa:	4652      	mov	r2, sl
 80088fc:	465b      	mov	r3, fp
 80088fe:	e7e5      	b.n	80088cc <_strtod_l+0x84>
 8008900:	2100      	movs	r1, #0
 8008902:	e7ef      	b.n	80088e4 <_strtod_l+0x9c>
 8008904:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008906:	b13a      	cbz	r2, 8008918 <_strtod_l+0xd0>
 8008908:	2135      	movs	r1, #53	@ 0x35
 800890a:	a81c      	add	r0, sp, #112	@ 0x70
 800890c:	f003 fc9c 	bl	800c248 <__copybits>
 8008910:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008912:	9805      	ldr	r0, [sp, #20]
 8008914:	f003 f872 	bl	800b9fc <_Bfree>
 8008918:	3e01      	subs	r6, #1
 800891a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800891c:	2e04      	cmp	r6, #4
 800891e:	d806      	bhi.n	800892e <_strtod_l+0xe6>
 8008920:	e8df f006 	tbb	[pc, r6]
 8008924:	201d0314 	.word	0x201d0314
 8008928:	14          	.byte	0x14
 8008929:	00          	.byte	0x00
 800892a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800892e:	05e1      	lsls	r1, r4, #23
 8008930:	bf48      	it	mi
 8008932:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008936:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800893a:	0d1b      	lsrs	r3, r3, #20
 800893c:	051b      	lsls	r3, r3, #20
 800893e:	2b00      	cmp	r3, #0
 8008940:	d1bb      	bne.n	80088ba <_strtod_l+0x72>
 8008942:	f001 fdd9 	bl	800a4f8 <__errno>
 8008946:	2322      	movs	r3, #34	@ 0x22
 8008948:	6003      	str	r3, [r0, #0]
 800894a:	e7b6      	b.n	80088ba <_strtod_l+0x72>
 800894c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008950:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008954:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008958:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800895c:	e7e7      	b.n	800892e <_strtod_l+0xe6>
 800895e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8008ae0 <_strtod_l+0x298>
 8008962:	e7e4      	b.n	800892e <_strtod_l+0xe6>
 8008964:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008968:	f04f 3aff 	mov.w	sl, #4294967295
 800896c:	e7df      	b.n	800892e <_strtod_l+0xe6>
 800896e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008970:	1c5a      	adds	r2, r3, #1
 8008972:	9219      	str	r2, [sp, #100]	@ 0x64
 8008974:	785b      	ldrb	r3, [r3, #1]
 8008976:	2b30      	cmp	r3, #48	@ 0x30
 8008978:	d0f9      	beq.n	800896e <_strtod_l+0x126>
 800897a:	2b00      	cmp	r3, #0
 800897c:	d09d      	beq.n	80088ba <_strtod_l+0x72>
 800897e:	2301      	movs	r3, #1
 8008980:	2700      	movs	r7, #0
 8008982:	9308      	str	r3, [sp, #32]
 8008984:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008986:	930c      	str	r3, [sp, #48]	@ 0x30
 8008988:	970b      	str	r7, [sp, #44]	@ 0x2c
 800898a:	46b9      	mov	r9, r7
 800898c:	220a      	movs	r2, #10
 800898e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008990:	7805      	ldrb	r5, [r0, #0]
 8008992:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008996:	b2d9      	uxtb	r1, r3
 8008998:	2909      	cmp	r1, #9
 800899a:	d928      	bls.n	80089ee <_strtod_l+0x1a6>
 800899c:	494f      	ldr	r1, [pc, #316]	@ (8008adc <_strtod_l+0x294>)
 800899e:	2201      	movs	r2, #1
 80089a0:	f001 fce1 	bl	800a366 <strncmp>
 80089a4:	2800      	cmp	r0, #0
 80089a6:	d032      	beq.n	8008a0e <_strtod_l+0x1c6>
 80089a8:	2000      	movs	r0, #0
 80089aa:	462a      	mov	r2, r5
 80089ac:	900a      	str	r0, [sp, #40]	@ 0x28
 80089ae:	464d      	mov	r5, r9
 80089b0:	4603      	mov	r3, r0
 80089b2:	2a65      	cmp	r2, #101	@ 0x65
 80089b4:	d001      	beq.n	80089ba <_strtod_l+0x172>
 80089b6:	2a45      	cmp	r2, #69	@ 0x45
 80089b8:	d114      	bne.n	80089e4 <_strtod_l+0x19c>
 80089ba:	b91d      	cbnz	r5, 80089c4 <_strtod_l+0x17c>
 80089bc:	9a08      	ldr	r2, [sp, #32]
 80089be:	4302      	orrs	r2, r0
 80089c0:	d096      	beq.n	80088f0 <_strtod_l+0xa8>
 80089c2:	2500      	movs	r5, #0
 80089c4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80089c6:	1c62      	adds	r2, r4, #1
 80089c8:	9219      	str	r2, [sp, #100]	@ 0x64
 80089ca:	7862      	ldrb	r2, [r4, #1]
 80089cc:	2a2b      	cmp	r2, #43	@ 0x2b
 80089ce:	d07a      	beq.n	8008ac6 <_strtod_l+0x27e>
 80089d0:	2a2d      	cmp	r2, #45	@ 0x2d
 80089d2:	d07e      	beq.n	8008ad2 <_strtod_l+0x28a>
 80089d4:	f04f 0c00 	mov.w	ip, #0
 80089d8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80089dc:	2909      	cmp	r1, #9
 80089de:	f240 8085 	bls.w	8008aec <_strtod_l+0x2a4>
 80089e2:	9419      	str	r4, [sp, #100]	@ 0x64
 80089e4:	f04f 0800 	mov.w	r8, #0
 80089e8:	e0a5      	b.n	8008b36 <_strtod_l+0x2ee>
 80089ea:	2300      	movs	r3, #0
 80089ec:	e7c8      	b.n	8008980 <_strtod_l+0x138>
 80089ee:	f1b9 0f08 	cmp.w	r9, #8
 80089f2:	bfd8      	it	le
 80089f4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 80089f6:	f100 0001 	add.w	r0, r0, #1
 80089fa:	bfda      	itte	le
 80089fc:	fb02 3301 	mlale	r3, r2, r1, r3
 8008a00:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8008a02:	fb02 3707 	mlagt	r7, r2, r7, r3
 8008a06:	f109 0901 	add.w	r9, r9, #1
 8008a0a:	9019      	str	r0, [sp, #100]	@ 0x64
 8008a0c:	e7bf      	b.n	800898e <_strtod_l+0x146>
 8008a0e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008a10:	1c5a      	adds	r2, r3, #1
 8008a12:	9219      	str	r2, [sp, #100]	@ 0x64
 8008a14:	785a      	ldrb	r2, [r3, #1]
 8008a16:	f1b9 0f00 	cmp.w	r9, #0
 8008a1a:	d03b      	beq.n	8008a94 <_strtod_l+0x24c>
 8008a1c:	900a      	str	r0, [sp, #40]	@ 0x28
 8008a1e:	464d      	mov	r5, r9
 8008a20:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008a24:	2b09      	cmp	r3, #9
 8008a26:	d912      	bls.n	8008a4e <_strtod_l+0x206>
 8008a28:	2301      	movs	r3, #1
 8008a2a:	e7c2      	b.n	80089b2 <_strtod_l+0x16a>
 8008a2c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008a2e:	1c5a      	adds	r2, r3, #1
 8008a30:	9219      	str	r2, [sp, #100]	@ 0x64
 8008a32:	785a      	ldrb	r2, [r3, #1]
 8008a34:	3001      	adds	r0, #1
 8008a36:	2a30      	cmp	r2, #48	@ 0x30
 8008a38:	d0f8      	beq.n	8008a2c <_strtod_l+0x1e4>
 8008a3a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8008a3e:	2b08      	cmp	r3, #8
 8008a40:	f200 84d2 	bhi.w	80093e8 <_strtod_l+0xba0>
 8008a44:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008a46:	900a      	str	r0, [sp, #40]	@ 0x28
 8008a48:	2000      	movs	r0, #0
 8008a4a:	930c      	str	r3, [sp, #48]	@ 0x30
 8008a4c:	4605      	mov	r5, r0
 8008a4e:	3a30      	subs	r2, #48	@ 0x30
 8008a50:	f100 0301 	add.w	r3, r0, #1
 8008a54:	d018      	beq.n	8008a88 <_strtod_l+0x240>
 8008a56:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008a58:	4419      	add	r1, r3
 8008a5a:	910a      	str	r1, [sp, #40]	@ 0x28
 8008a5c:	462e      	mov	r6, r5
 8008a5e:	f04f 0e0a 	mov.w	lr, #10
 8008a62:	1c71      	adds	r1, r6, #1
 8008a64:	eba1 0c05 	sub.w	ip, r1, r5
 8008a68:	4563      	cmp	r3, ip
 8008a6a:	dc15      	bgt.n	8008a98 <_strtod_l+0x250>
 8008a6c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8008a70:	182b      	adds	r3, r5, r0
 8008a72:	2b08      	cmp	r3, #8
 8008a74:	f105 0501 	add.w	r5, r5, #1
 8008a78:	4405      	add	r5, r0
 8008a7a:	dc1a      	bgt.n	8008ab2 <_strtod_l+0x26a>
 8008a7c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008a7e:	230a      	movs	r3, #10
 8008a80:	fb03 2301 	mla	r3, r3, r1, r2
 8008a84:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008a86:	2300      	movs	r3, #0
 8008a88:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008a8a:	1c51      	adds	r1, r2, #1
 8008a8c:	9119      	str	r1, [sp, #100]	@ 0x64
 8008a8e:	7852      	ldrb	r2, [r2, #1]
 8008a90:	4618      	mov	r0, r3
 8008a92:	e7c5      	b.n	8008a20 <_strtod_l+0x1d8>
 8008a94:	4648      	mov	r0, r9
 8008a96:	e7ce      	b.n	8008a36 <_strtod_l+0x1ee>
 8008a98:	2e08      	cmp	r6, #8
 8008a9a:	dc05      	bgt.n	8008aa8 <_strtod_l+0x260>
 8008a9c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8008a9e:	fb0e f606 	mul.w	r6, lr, r6
 8008aa2:	960b      	str	r6, [sp, #44]	@ 0x2c
 8008aa4:	460e      	mov	r6, r1
 8008aa6:	e7dc      	b.n	8008a62 <_strtod_l+0x21a>
 8008aa8:	2910      	cmp	r1, #16
 8008aaa:	bfd8      	it	le
 8008aac:	fb0e f707 	mulle.w	r7, lr, r7
 8008ab0:	e7f8      	b.n	8008aa4 <_strtod_l+0x25c>
 8008ab2:	2b0f      	cmp	r3, #15
 8008ab4:	bfdc      	itt	le
 8008ab6:	230a      	movle	r3, #10
 8008ab8:	fb03 2707 	mlale	r7, r3, r7, r2
 8008abc:	e7e3      	b.n	8008a86 <_strtod_l+0x23e>
 8008abe:	2300      	movs	r3, #0
 8008ac0:	930a      	str	r3, [sp, #40]	@ 0x28
 8008ac2:	2301      	movs	r3, #1
 8008ac4:	e77a      	b.n	80089bc <_strtod_l+0x174>
 8008ac6:	f04f 0c00 	mov.w	ip, #0
 8008aca:	1ca2      	adds	r2, r4, #2
 8008acc:	9219      	str	r2, [sp, #100]	@ 0x64
 8008ace:	78a2      	ldrb	r2, [r4, #2]
 8008ad0:	e782      	b.n	80089d8 <_strtod_l+0x190>
 8008ad2:	f04f 0c01 	mov.w	ip, #1
 8008ad6:	e7f8      	b.n	8008aca <_strtod_l+0x282>
 8008ad8:	0800d300 	.word	0x0800d300
 8008adc:	0800d0f5 	.word	0x0800d0f5
 8008ae0:	7ff00000 	.word	0x7ff00000
 8008ae4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008ae6:	1c51      	adds	r1, r2, #1
 8008ae8:	9119      	str	r1, [sp, #100]	@ 0x64
 8008aea:	7852      	ldrb	r2, [r2, #1]
 8008aec:	2a30      	cmp	r2, #48	@ 0x30
 8008aee:	d0f9      	beq.n	8008ae4 <_strtod_l+0x29c>
 8008af0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008af4:	2908      	cmp	r1, #8
 8008af6:	f63f af75 	bhi.w	80089e4 <_strtod_l+0x19c>
 8008afa:	3a30      	subs	r2, #48	@ 0x30
 8008afc:	9209      	str	r2, [sp, #36]	@ 0x24
 8008afe:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008b00:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008b02:	f04f 080a 	mov.w	r8, #10
 8008b06:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008b08:	1c56      	adds	r6, r2, #1
 8008b0a:	9619      	str	r6, [sp, #100]	@ 0x64
 8008b0c:	7852      	ldrb	r2, [r2, #1]
 8008b0e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008b12:	f1be 0f09 	cmp.w	lr, #9
 8008b16:	d939      	bls.n	8008b8c <_strtod_l+0x344>
 8008b18:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008b1a:	1a76      	subs	r6, r6, r1
 8008b1c:	2e08      	cmp	r6, #8
 8008b1e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008b22:	dc03      	bgt.n	8008b2c <_strtod_l+0x2e4>
 8008b24:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008b26:	4588      	cmp	r8, r1
 8008b28:	bfa8      	it	ge
 8008b2a:	4688      	movge	r8, r1
 8008b2c:	f1bc 0f00 	cmp.w	ip, #0
 8008b30:	d001      	beq.n	8008b36 <_strtod_l+0x2ee>
 8008b32:	f1c8 0800 	rsb	r8, r8, #0
 8008b36:	2d00      	cmp	r5, #0
 8008b38:	d14e      	bne.n	8008bd8 <_strtod_l+0x390>
 8008b3a:	9908      	ldr	r1, [sp, #32]
 8008b3c:	4308      	orrs	r0, r1
 8008b3e:	f47f aebc 	bne.w	80088ba <_strtod_l+0x72>
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	f47f aed4 	bne.w	80088f0 <_strtod_l+0xa8>
 8008b48:	2a69      	cmp	r2, #105	@ 0x69
 8008b4a:	d028      	beq.n	8008b9e <_strtod_l+0x356>
 8008b4c:	dc25      	bgt.n	8008b9a <_strtod_l+0x352>
 8008b4e:	2a49      	cmp	r2, #73	@ 0x49
 8008b50:	d025      	beq.n	8008b9e <_strtod_l+0x356>
 8008b52:	2a4e      	cmp	r2, #78	@ 0x4e
 8008b54:	f47f aecc 	bne.w	80088f0 <_strtod_l+0xa8>
 8008b58:	499a      	ldr	r1, [pc, #616]	@ (8008dc4 <_strtod_l+0x57c>)
 8008b5a:	a819      	add	r0, sp, #100	@ 0x64
 8008b5c:	f002 fe4c 	bl	800b7f8 <__match>
 8008b60:	2800      	cmp	r0, #0
 8008b62:	f43f aec5 	beq.w	80088f0 <_strtod_l+0xa8>
 8008b66:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008b68:	781b      	ldrb	r3, [r3, #0]
 8008b6a:	2b28      	cmp	r3, #40	@ 0x28
 8008b6c:	d12e      	bne.n	8008bcc <_strtod_l+0x384>
 8008b6e:	4996      	ldr	r1, [pc, #600]	@ (8008dc8 <_strtod_l+0x580>)
 8008b70:	aa1c      	add	r2, sp, #112	@ 0x70
 8008b72:	a819      	add	r0, sp, #100	@ 0x64
 8008b74:	f002 fe54 	bl	800b820 <__hexnan>
 8008b78:	2805      	cmp	r0, #5
 8008b7a:	d127      	bne.n	8008bcc <_strtod_l+0x384>
 8008b7c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008b7e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8008b82:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8008b86:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8008b8a:	e696      	b.n	80088ba <_strtod_l+0x72>
 8008b8c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008b8e:	fb08 2101 	mla	r1, r8, r1, r2
 8008b92:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8008b96:	9209      	str	r2, [sp, #36]	@ 0x24
 8008b98:	e7b5      	b.n	8008b06 <_strtod_l+0x2be>
 8008b9a:	2a6e      	cmp	r2, #110	@ 0x6e
 8008b9c:	e7da      	b.n	8008b54 <_strtod_l+0x30c>
 8008b9e:	498b      	ldr	r1, [pc, #556]	@ (8008dcc <_strtod_l+0x584>)
 8008ba0:	a819      	add	r0, sp, #100	@ 0x64
 8008ba2:	f002 fe29 	bl	800b7f8 <__match>
 8008ba6:	2800      	cmp	r0, #0
 8008ba8:	f43f aea2 	beq.w	80088f0 <_strtod_l+0xa8>
 8008bac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008bae:	4988      	ldr	r1, [pc, #544]	@ (8008dd0 <_strtod_l+0x588>)
 8008bb0:	3b01      	subs	r3, #1
 8008bb2:	a819      	add	r0, sp, #100	@ 0x64
 8008bb4:	9319      	str	r3, [sp, #100]	@ 0x64
 8008bb6:	f002 fe1f 	bl	800b7f8 <__match>
 8008bba:	b910      	cbnz	r0, 8008bc2 <_strtod_l+0x37a>
 8008bbc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008bbe:	3301      	adds	r3, #1
 8008bc0:	9319      	str	r3, [sp, #100]	@ 0x64
 8008bc2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8008de0 <_strtod_l+0x598>
 8008bc6:	f04f 0a00 	mov.w	sl, #0
 8008bca:	e676      	b.n	80088ba <_strtod_l+0x72>
 8008bcc:	4881      	ldr	r0, [pc, #516]	@ (8008dd4 <_strtod_l+0x58c>)
 8008bce:	f001 fccf 	bl	800a570 <nan>
 8008bd2:	ec5b ab10 	vmov	sl, fp, d0
 8008bd6:	e670      	b.n	80088ba <_strtod_l+0x72>
 8008bd8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008bda:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8008bdc:	eba8 0303 	sub.w	r3, r8, r3
 8008be0:	f1b9 0f00 	cmp.w	r9, #0
 8008be4:	bf08      	it	eq
 8008be6:	46a9      	moveq	r9, r5
 8008be8:	2d10      	cmp	r5, #16
 8008bea:	9309      	str	r3, [sp, #36]	@ 0x24
 8008bec:	462c      	mov	r4, r5
 8008bee:	bfa8      	it	ge
 8008bf0:	2410      	movge	r4, #16
 8008bf2:	f7f7 fc87 	bl	8000504 <__aeabi_ui2d>
 8008bf6:	2d09      	cmp	r5, #9
 8008bf8:	4682      	mov	sl, r0
 8008bfa:	468b      	mov	fp, r1
 8008bfc:	dc13      	bgt.n	8008c26 <_strtod_l+0x3de>
 8008bfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	f43f ae5a 	beq.w	80088ba <_strtod_l+0x72>
 8008c06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c08:	dd78      	ble.n	8008cfc <_strtod_l+0x4b4>
 8008c0a:	2b16      	cmp	r3, #22
 8008c0c:	dc5f      	bgt.n	8008cce <_strtod_l+0x486>
 8008c0e:	4972      	ldr	r1, [pc, #456]	@ (8008dd8 <_strtod_l+0x590>)
 8008c10:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008c14:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008c18:	4652      	mov	r2, sl
 8008c1a:	465b      	mov	r3, fp
 8008c1c:	f7f7 fcec 	bl	80005f8 <__aeabi_dmul>
 8008c20:	4682      	mov	sl, r0
 8008c22:	468b      	mov	fp, r1
 8008c24:	e649      	b.n	80088ba <_strtod_l+0x72>
 8008c26:	4b6c      	ldr	r3, [pc, #432]	@ (8008dd8 <_strtod_l+0x590>)
 8008c28:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008c2c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008c30:	f7f7 fce2 	bl	80005f8 <__aeabi_dmul>
 8008c34:	4682      	mov	sl, r0
 8008c36:	4638      	mov	r0, r7
 8008c38:	468b      	mov	fp, r1
 8008c3a:	f7f7 fc63 	bl	8000504 <__aeabi_ui2d>
 8008c3e:	4602      	mov	r2, r0
 8008c40:	460b      	mov	r3, r1
 8008c42:	4650      	mov	r0, sl
 8008c44:	4659      	mov	r1, fp
 8008c46:	f7f7 fb21 	bl	800028c <__adddf3>
 8008c4a:	2d0f      	cmp	r5, #15
 8008c4c:	4682      	mov	sl, r0
 8008c4e:	468b      	mov	fp, r1
 8008c50:	ddd5      	ble.n	8008bfe <_strtod_l+0x3b6>
 8008c52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c54:	1b2c      	subs	r4, r5, r4
 8008c56:	441c      	add	r4, r3
 8008c58:	2c00      	cmp	r4, #0
 8008c5a:	f340 8093 	ble.w	8008d84 <_strtod_l+0x53c>
 8008c5e:	f014 030f 	ands.w	r3, r4, #15
 8008c62:	d00a      	beq.n	8008c7a <_strtod_l+0x432>
 8008c64:	495c      	ldr	r1, [pc, #368]	@ (8008dd8 <_strtod_l+0x590>)
 8008c66:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008c6a:	4652      	mov	r2, sl
 8008c6c:	465b      	mov	r3, fp
 8008c6e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008c72:	f7f7 fcc1 	bl	80005f8 <__aeabi_dmul>
 8008c76:	4682      	mov	sl, r0
 8008c78:	468b      	mov	fp, r1
 8008c7a:	f034 040f 	bics.w	r4, r4, #15
 8008c7e:	d073      	beq.n	8008d68 <_strtod_l+0x520>
 8008c80:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8008c84:	dd49      	ble.n	8008d1a <_strtod_l+0x4d2>
 8008c86:	2400      	movs	r4, #0
 8008c88:	46a0      	mov	r8, r4
 8008c8a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008c8c:	46a1      	mov	r9, r4
 8008c8e:	9a05      	ldr	r2, [sp, #20]
 8008c90:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8008de0 <_strtod_l+0x598>
 8008c94:	2322      	movs	r3, #34	@ 0x22
 8008c96:	6013      	str	r3, [r2, #0]
 8008c98:	f04f 0a00 	mov.w	sl, #0
 8008c9c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	f43f ae0b 	beq.w	80088ba <_strtod_l+0x72>
 8008ca4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008ca6:	9805      	ldr	r0, [sp, #20]
 8008ca8:	f002 fea8 	bl	800b9fc <_Bfree>
 8008cac:	9805      	ldr	r0, [sp, #20]
 8008cae:	4649      	mov	r1, r9
 8008cb0:	f002 fea4 	bl	800b9fc <_Bfree>
 8008cb4:	9805      	ldr	r0, [sp, #20]
 8008cb6:	4641      	mov	r1, r8
 8008cb8:	f002 fea0 	bl	800b9fc <_Bfree>
 8008cbc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008cbe:	9805      	ldr	r0, [sp, #20]
 8008cc0:	f002 fe9c 	bl	800b9fc <_Bfree>
 8008cc4:	9805      	ldr	r0, [sp, #20]
 8008cc6:	4621      	mov	r1, r4
 8008cc8:	f002 fe98 	bl	800b9fc <_Bfree>
 8008ccc:	e5f5      	b.n	80088ba <_strtod_l+0x72>
 8008cce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008cd0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008cd4:	4293      	cmp	r3, r2
 8008cd6:	dbbc      	blt.n	8008c52 <_strtod_l+0x40a>
 8008cd8:	4c3f      	ldr	r4, [pc, #252]	@ (8008dd8 <_strtod_l+0x590>)
 8008cda:	f1c5 050f 	rsb	r5, r5, #15
 8008cde:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008ce2:	4652      	mov	r2, sl
 8008ce4:	465b      	mov	r3, fp
 8008ce6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008cea:	f7f7 fc85 	bl	80005f8 <__aeabi_dmul>
 8008cee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008cf0:	1b5d      	subs	r5, r3, r5
 8008cf2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008cf6:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008cfa:	e78f      	b.n	8008c1c <_strtod_l+0x3d4>
 8008cfc:	3316      	adds	r3, #22
 8008cfe:	dba8      	blt.n	8008c52 <_strtod_l+0x40a>
 8008d00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d02:	eba3 0808 	sub.w	r8, r3, r8
 8008d06:	4b34      	ldr	r3, [pc, #208]	@ (8008dd8 <_strtod_l+0x590>)
 8008d08:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008d0c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008d10:	4650      	mov	r0, sl
 8008d12:	4659      	mov	r1, fp
 8008d14:	f7f7 fd9a 	bl	800084c <__aeabi_ddiv>
 8008d18:	e782      	b.n	8008c20 <_strtod_l+0x3d8>
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	4f2f      	ldr	r7, [pc, #188]	@ (8008ddc <_strtod_l+0x594>)
 8008d1e:	1124      	asrs	r4, r4, #4
 8008d20:	4650      	mov	r0, sl
 8008d22:	4659      	mov	r1, fp
 8008d24:	461e      	mov	r6, r3
 8008d26:	2c01      	cmp	r4, #1
 8008d28:	dc21      	bgt.n	8008d6e <_strtod_l+0x526>
 8008d2a:	b10b      	cbz	r3, 8008d30 <_strtod_l+0x4e8>
 8008d2c:	4682      	mov	sl, r0
 8008d2e:	468b      	mov	fp, r1
 8008d30:	492a      	ldr	r1, [pc, #168]	@ (8008ddc <_strtod_l+0x594>)
 8008d32:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008d36:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008d3a:	4652      	mov	r2, sl
 8008d3c:	465b      	mov	r3, fp
 8008d3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d42:	f7f7 fc59 	bl	80005f8 <__aeabi_dmul>
 8008d46:	4b26      	ldr	r3, [pc, #152]	@ (8008de0 <_strtod_l+0x598>)
 8008d48:	460a      	mov	r2, r1
 8008d4a:	400b      	ands	r3, r1
 8008d4c:	4925      	ldr	r1, [pc, #148]	@ (8008de4 <_strtod_l+0x59c>)
 8008d4e:	428b      	cmp	r3, r1
 8008d50:	4682      	mov	sl, r0
 8008d52:	d898      	bhi.n	8008c86 <_strtod_l+0x43e>
 8008d54:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008d58:	428b      	cmp	r3, r1
 8008d5a:	bf86      	itte	hi
 8008d5c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8008de8 <_strtod_l+0x5a0>
 8008d60:	f04f 3aff 	movhi.w	sl, #4294967295
 8008d64:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008d68:	2300      	movs	r3, #0
 8008d6a:	9308      	str	r3, [sp, #32]
 8008d6c:	e076      	b.n	8008e5c <_strtod_l+0x614>
 8008d6e:	07e2      	lsls	r2, r4, #31
 8008d70:	d504      	bpl.n	8008d7c <_strtod_l+0x534>
 8008d72:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008d76:	f7f7 fc3f 	bl	80005f8 <__aeabi_dmul>
 8008d7a:	2301      	movs	r3, #1
 8008d7c:	3601      	adds	r6, #1
 8008d7e:	1064      	asrs	r4, r4, #1
 8008d80:	3708      	adds	r7, #8
 8008d82:	e7d0      	b.n	8008d26 <_strtod_l+0x4de>
 8008d84:	d0f0      	beq.n	8008d68 <_strtod_l+0x520>
 8008d86:	4264      	negs	r4, r4
 8008d88:	f014 020f 	ands.w	r2, r4, #15
 8008d8c:	d00a      	beq.n	8008da4 <_strtod_l+0x55c>
 8008d8e:	4b12      	ldr	r3, [pc, #72]	@ (8008dd8 <_strtod_l+0x590>)
 8008d90:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008d94:	4650      	mov	r0, sl
 8008d96:	4659      	mov	r1, fp
 8008d98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d9c:	f7f7 fd56 	bl	800084c <__aeabi_ddiv>
 8008da0:	4682      	mov	sl, r0
 8008da2:	468b      	mov	fp, r1
 8008da4:	1124      	asrs	r4, r4, #4
 8008da6:	d0df      	beq.n	8008d68 <_strtod_l+0x520>
 8008da8:	2c1f      	cmp	r4, #31
 8008daa:	dd1f      	ble.n	8008dec <_strtod_l+0x5a4>
 8008dac:	2400      	movs	r4, #0
 8008dae:	46a0      	mov	r8, r4
 8008db0:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008db2:	46a1      	mov	r9, r4
 8008db4:	9a05      	ldr	r2, [sp, #20]
 8008db6:	2322      	movs	r3, #34	@ 0x22
 8008db8:	f04f 0a00 	mov.w	sl, #0
 8008dbc:	f04f 0b00 	mov.w	fp, #0
 8008dc0:	6013      	str	r3, [r2, #0]
 8008dc2:	e76b      	b.n	8008c9c <_strtod_l+0x454>
 8008dc4:	0800d104 	.word	0x0800d104
 8008dc8:	0800d2ec 	.word	0x0800d2ec
 8008dcc:	0800d0fc 	.word	0x0800d0fc
 8008dd0:	0800d1ac 	.word	0x0800d1ac
 8008dd4:	0800d0f4 	.word	0x0800d0f4
 8008dd8:	0800d378 	.word	0x0800d378
 8008ddc:	0800d350 	.word	0x0800d350
 8008de0:	7ff00000 	.word	0x7ff00000
 8008de4:	7ca00000 	.word	0x7ca00000
 8008de8:	7fefffff 	.word	0x7fefffff
 8008dec:	f014 0310 	ands.w	r3, r4, #16
 8008df0:	bf18      	it	ne
 8008df2:	236a      	movne	r3, #106	@ 0x6a
 8008df4:	4ea9      	ldr	r6, [pc, #676]	@ (800909c <_strtod_l+0x854>)
 8008df6:	9308      	str	r3, [sp, #32]
 8008df8:	4650      	mov	r0, sl
 8008dfa:	4659      	mov	r1, fp
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	07e7      	lsls	r7, r4, #31
 8008e00:	d504      	bpl.n	8008e0c <_strtod_l+0x5c4>
 8008e02:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008e06:	f7f7 fbf7 	bl	80005f8 <__aeabi_dmul>
 8008e0a:	2301      	movs	r3, #1
 8008e0c:	1064      	asrs	r4, r4, #1
 8008e0e:	f106 0608 	add.w	r6, r6, #8
 8008e12:	d1f4      	bne.n	8008dfe <_strtod_l+0x5b6>
 8008e14:	b10b      	cbz	r3, 8008e1a <_strtod_l+0x5d2>
 8008e16:	4682      	mov	sl, r0
 8008e18:	468b      	mov	fp, r1
 8008e1a:	9b08      	ldr	r3, [sp, #32]
 8008e1c:	b1b3      	cbz	r3, 8008e4c <_strtod_l+0x604>
 8008e1e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008e22:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	4659      	mov	r1, fp
 8008e2a:	dd0f      	ble.n	8008e4c <_strtod_l+0x604>
 8008e2c:	2b1f      	cmp	r3, #31
 8008e2e:	dd56      	ble.n	8008ede <_strtod_l+0x696>
 8008e30:	2b34      	cmp	r3, #52	@ 0x34
 8008e32:	bfde      	ittt	le
 8008e34:	f04f 33ff 	movle.w	r3, #4294967295
 8008e38:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8008e3c:	4093      	lslle	r3, r2
 8008e3e:	f04f 0a00 	mov.w	sl, #0
 8008e42:	bfcc      	ite	gt
 8008e44:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008e48:	ea03 0b01 	andle.w	fp, r3, r1
 8008e4c:	2200      	movs	r2, #0
 8008e4e:	2300      	movs	r3, #0
 8008e50:	4650      	mov	r0, sl
 8008e52:	4659      	mov	r1, fp
 8008e54:	f7f7 fe38 	bl	8000ac8 <__aeabi_dcmpeq>
 8008e58:	2800      	cmp	r0, #0
 8008e5a:	d1a7      	bne.n	8008dac <_strtod_l+0x564>
 8008e5c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008e5e:	9300      	str	r3, [sp, #0]
 8008e60:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008e62:	9805      	ldr	r0, [sp, #20]
 8008e64:	462b      	mov	r3, r5
 8008e66:	464a      	mov	r2, r9
 8008e68:	f002 fe30 	bl	800bacc <__s2b>
 8008e6c:	900b      	str	r0, [sp, #44]	@ 0x2c
 8008e6e:	2800      	cmp	r0, #0
 8008e70:	f43f af09 	beq.w	8008c86 <_strtod_l+0x43e>
 8008e74:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008e76:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008e78:	2a00      	cmp	r2, #0
 8008e7a:	eba3 0308 	sub.w	r3, r3, r8
 8008e7e:	bfa8      	it	ge
 8008e80:	2300      	movge	r3, #0
 8008e82:	9312      	str	r3, [sp, #72]	@ 0x48
 8008e84:	2400      	movs	r4, #0
 8008e86:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008e8a:	9316      	str	r3, [sp, #88]	@ 0x58
 8008e8c:	46a0      	mov	r8, r4
 8008e8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008e90:	9805      	ldr	r0, [sp, #20]
 8008e92:	6859      	ldr	r1, [r3, #4]
 8008e94:	f002 fd72 	bl	800b97c <_Balloc>
 8008e98:	4681      	mov	r9, r0
 8008e9a:	2800      	cmp	r0, #0
 8008e9c:	f43f aef7 	beq.w	8008c8e <_strtod_l+0x446>
 8008ea0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008ea2:	691a      	ldr	r2, [r3, #16]
 8008ea4:	3202      	adds	r2, #2
 8008ea6:	f103 010c 	add.w	r1, r3, #12
 8008eaa:	0092      	lsls	r2, r2, #2
 8008eac:	300c      	adds	r0, #12
 8008eae:	f001 fb50 	bl	800a552 <memcpy>
 8008eb2:	ec4b ab10 	vmov	d0, sl, fp
 8008eb6:	9805      	ldr	r0, [sp, #20]
 8008eb8:	aa1c      	add	r2, sp, #112	@ 0x70
 8008eba:	a91b      	add	r1, sp, #108	@ 0x6c
 8008ebc:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8008ec0:	f003 f938 	bl	800c134 <__d2b>
 8008ec4:	901a      	str	r0, [sp, #104]	@ 0x68
 8008ec6:	2800      	cmp	r0, #0
 8008ec8:	f43f aee1 	beq.w	8008c8e <_strtod_l+0x446>
 8008ecc:	9805      	ldr	r0, [sp, #20]
 8008ece:	2101      	movs	r1, #1
 8008ed0:	f002 fe92 	bl	800bbf8 <__i2b>
 8008ed4:	4680      	mov	r8, r0
 8008ed6:	b948      	cbnz	r0, 8008eec <_strtod_l+0x6a4>
 8008ed8:	f04f 0800 	mov.w	r8, #0
 8008edc:	e6d7      	b.n	8008c8e <_strtod_l+0x446>
 8008ede:	f04f 32ff 	mov.w	r2, #4294967295
 8008ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8008ee6:	ea03 0a0a 	and.w	sl, r3, sl
 8008eea:	e7af      	b.n	8008e4c <_strtod_l+0x604>
 8008eec:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008eee:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008ef0:	2d00      	cmp	r5, #0
 8008ef2:	bfab      	itete	ge
 8008ef4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008ef6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008ef8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008efa:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8008efc:	bfac      	ite	ge
 8008efe:	18ef      	addge	r7, r5, r3
 8008f00:	1b5e      	sublt	r6, r3, r5
 8008f02:	9b08      	ldr	r3, [sp, #32]
 8008f04:	1aed      	subs	r5, r5, r3
 8008f06:	4415      	add	r5, r2
 8008f08:	4b65      	ldr	r3, [pc, #404]	@ (80090a0 <_strtod_l+0x858>)
 8008f0a:	3d01      	subs	r5, #1
 8008f0c:	429d      	cmp	r5, r3
 8008f0e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008f12:	da50      	bge.n	8008fb6 <_strtod_l+0x76e>
 8008f14:	1b5b      	subs	r3, r3, r5
 8008f16:	2b1f      	cmp	r3, #31
 8008f18:	eba2 0203 	sub.w	r2, r2, r3
 8008f1c:	f04f 0101 	mov.w	r1, #1
 8008f20:	dc3d      	bgt.n	8008f9e <_strtod_l+0x756>
 8008f22:	fa01 f303 	lsl.w	r3, r1, r3
 8008f26:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008f28:	2300      	movs	r3, #0
 8008f2a:	9310      	str	r3, [sp, #64]	@ 0x40
 8008f2c:	18bd      	adds	r5, r7, r2
 8008f2e:	9b08      	ldr	r3, [sp, #32]
 8008f30:	42af      	cmp	r7, r5
 8008f32:	4416      	add	r6, r2
 8008f34:	441e      	add	r6, r3
 8008f36:	463b      	mov	r3, r7
 8008f38:	bfa8      	it	ge
 8008f3a:	462b      	movge	r3, r5
 8008f3c:	42b3      	cmp	r3, r6
 8008f3e:	bfa8      	it	ge
 8008f40:	4633      	movge	r3, r6
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	bfc2      	ittt	gt
 8008f46:	1aed      	subgt	r5, r5, r3
 8008f48:	1af6      	subgt	r6, r6, r3
 8008f4a:	1aff      	subgt	r7, r7, r3
 8008f4c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	dd16      	ble.n	8008f80 <_strtod_l+0x738>
 8008f52:	4641      	mov	r1, r8
 8008f54:	9805      	ldr	r0, [sp, #20]
 8008f56:	461a      	mov	r2, r3
 8008f58:	f002 ff06 	bl	800bd68 <__pow5mult>
 8008f5c:	4680      	mov	r8, r0
 8008f5e:	2800      	cmp	r0, #0
 8008f60:	d0ba      	beq.n	8008ed8 <_strtod_l+0x690>
 8008f62:	4601      	mov	r1, r0
 8008f64:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008f66:	9805      	ldr	r0, [sp, #20]
 8008f68:	f002 fe5c 	bl	800bc24 <__multiply>
 8008f6c:	900a      	str	r0, [sp, #40]	@ 0x28
 8008f6e:	2800      	cmp	r0, #0
 8008f70:	f43f ae8d 	beq.w	8008c8e <_strtod_l+0x446>
 8008f74:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008f76:	9805      	ldr	r0, [sp, #20]
 8008f78:	f002 fd40 	bl	800b9fc <_Bfree>
 8008f7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008f7e:	931a      	str	r3, [sp, #104]	@ 0x68
 8008f80:	2d00      	cmp	r5, #0
 8008f82:	dc1d      	bgt.n	8008fc0 <_strtod_l+0x778>
 8008f84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	dd23      	ble.n	8008fd2 <_strtod_l+0x78a>
 8008f8a:	4649      	mov	r1, r9
 8008f8c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008f8e:	9805      	ldr	r0, [sp, #20]
 8008f90:	f002 feea 	bl	800bd68 <__pow5mult>
 8008f94:	4681      	mov	r9, r0
 8008f96:	b9e0      	cbnz	r0, 8008fd2 <_strtod_l+0x78a>
 8008f98:	f04f 0900 	mov.w	r9, #0
 8008f9c:	e677      	b.n	8008c8e <_strtod_l+0x446>
 8008f9e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8008fa2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8008fa6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8008faa:	35e2      	adds	r5, #226	@ 0xe2
 8008fac:	fa01 f305 	lsl.w	r3, r1, r5
 8008fb0:	9310      	str	r3, [sp, #64]	@ 0x40
 8008fb2:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008fb4:	e7ba      	b.n	8008f2c <_strtod_l+0x6e4>
 8008fb6:	2300      	movs	r3, #0
 8008fb8:	9310      	str	r3, [sp, #64]	@ 0x40
 8008fba:	2301      	movs	r3, #1
 8008fbc:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008fbe:	e7b5      	b.n	8008f2c <_strtod_l+0x6e4>
 8008fc0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008fc2:	9805      	ldr	r0, [sp, #20]
 8008fc4:	462a      	mov	r2, r5
 8008fc6:	f002 ff29 	bl	800be1c <__lshift>
 8008fca:	901a      	str	r0, [sp, #104]	@ 0x68
 8008fcc:	2800      	cmp	r0, #0
 8008fce:	d1d9      	bne.n	8008f84 <_strtod_l+0x73c>
 8008fd0:	e65d      	b.n	8008c8e <_strtod_l+0x446>
 8008fd2:	2e00      	cmp	r6, #0
 8008fd4:	dd07      	ble.n	8008fe6 <_strtod_l+0x79e>
 8008fd6:	4649      	mov	r1, r9
 8008fd8:	9805      	ldr	r0, [sp, #20]
 8008fda:	4632      	mov	r2, r6
 8008fdc:	f002 ff1e 	bl	800be1c <__lshift>
 8008fe0:	4681      	mov	r9, r0
 8008fe2:	2800      	cmp	r0, #0
 8008fe4:	d0d8      	beq.n	8008f98 <_strtod_l+0x750>
 8008fe6:	2f00      	cmp	r7, #0
 8008fe8:	dd08      	ble.n	8008ffc <_strtod_l+0x7b4>
 8008fea:	4641      	mov	r1, r8
 8008fec:	9805      	ldr	r0, [sp, #20]
 8008fee:	463a      	mov	r2, r7
 8008ff0:	f002 ff14 	bl	800be1c <__lshift>
 8008ff4:	4680      	mov	r8, r0
 8008ff6:	2800      	cmp	r0, #0
 8008ff8:	f43f ae49 	beq.w	8008c8e <_strtod_l+0x446>
 8008ffc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008ffe:	9805      	ldr	r0, [sp, #20]
 8009000:	464a      	mov	r2, r9
 8009002:	f002 ff93 	bl	800bf2c <__mdiff>
 8009006:	4604      	mov	r4, r0
 8009008:	2800      	cmp	r0, #0
 800900a:	f43f ae40 	beq.w	8008c8e <_strtod_l+0x446>
 800900e:	68c3      	ldr	r3, [r0, #12]
 8009010:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009012:	2300      	movs	r3, #0
 8009014:	60c3      	str	r3, [r0, #12]
 8009016:	4641      	mov	r1, r8
 8009018:	f002 ff6c 	bl	800bef4 <__mcmp>
 800901c:	2800      	cmp	r0, #0
 800901e:	da45      	bge.n	80090ac <_strtod_l+0x864>
 8009020:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009022:	ea53 030a 	orrs.w	r3, r3, sl
 8009026:	d16b      	bne.n	8009100 <_strtod_l+0x8b8>
 8009028:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800902c:	2b00      	cmp	r3, #0
 800902e:	d167      	bne.n	8009100 <_strtod_l+0x8b8>
 8009030:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009034:	0d1b      	lsrs	r3, r3, #20
 8009036:	051b      	lsls	r3, r3, #20
 8009038:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800903c:	d960      	bls.n	8009100 <_strtod_l+0x8b8>
 800903e:	6963      	ldr	r3, [r4, #20]
 8009040:	b913      	cbnz	r3, 8009048 <_strtod_l+0x800>
 8009042:	6923      	ldr	r3, [r4, #16]
 8009044:	2b01      	cmp	r3, #1
 8009046:	dd5b      	ble.n	8009100 <_strtod_l+0x8b8>
 8009048:	4621      	mov	r1, r4
 800904a:	2201      	movs	r2, #1
 800904c:	9805      	ldr	r0, [sp, #20]
 800904e:	f002 fee5 	bl	800be1c <__lshift>
 8009052:	4641      	mov	r1, r8
 8009054:	4604      	mov	r4, r0
 8009056:	f002 ff4d 	bl	800bef4 <__mcmp>
 800905a:	2800      	cmp	r0, #0
 800905c:	dd50      	ble.n	8009100 <_strtod_l+0x8b8>
 800905e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009062:	9a08      	ldr	r2, [sp, #32]
 8009064:	0d1b      	lsrs	r3, r3, #20
 8009066:	051b      	lsls	r3, r3, #20
 8009068:	2a00      	cmp	r2, #0
 800906a:	d06a      	beq.n	8009142 <_strtod_l+0x8fa>
 800906c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009070:	d867      	bhi.n	8009142 <_strtod_l+0x8fa>
 8009072:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009076:	f67f ae9d 	bls.w	8008db4 <_strtod_l+0x56c>
 800907a:	4b0a      	ldr	r3, [pc, #40]	@ (80090a4 <_strtod_l+0x85c>)
 800907c:	4650      	mov	r0, sl
 800907e:	4659      	mov	r1, fp
 8009080:	2200      	movs	r2, #0
 8009082:	f7f7 fab9 	bl	80005f8 <__aeabi_dmul>
 8009086:	4b08      	ldr	r3, [pc, #32]	@ (80090a8 <_strtod_l+0x860>)
 8009088:	400b      	ands	r3, r1
 800908a:	4682      	mov	sl, r0
 800908c:	468b      	mov	fp, r1
 800908e:	2b00      	cmp	r3, #0
 8009090:	f47f ae08 	bne.w	8008ca4 <_strtod_l+0x45c>
 8009094:	9a05      	ldr	r2, [sp, #20]
 8009096:	2322      	movs	r3, #34	@ 0x22
 8009098:	6013      	str	r3, [r2, #0]
 800909a:	e603      	b.n	8008ca4 <_strtod_l+0x45c>
 800909c:	0800d318 	.word	0x0800d318
 80090a0:	fffffc02 	.word	0xfffffc02
 80090a4:	39500000 	.word	0x39500000
 80090a8:	7ff00000 	.word	0x7ff00000
 80090ac:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80090b0:	d165      	bne.n	800917e <_strtod_l+0x936>
 80090b2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80090b4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80090b8:	b35a      	cbz	r2, 8009112 <_strtod_l+0x8ca>
 80090ba:	4a9f      	ldr	r2, [pc, #636]	@ (8009338 <_strtod_l+0xaf0>)
 80090bc:	4293      	cmp	r3, r2
 80090be:	d12b      	bne.n	8009118 <_strtod_l+0x8d0>
 80090c0:	9b08      	ldr	r3, [sp, #32]
 80090c2:	4651      	mov	r1, sl
 80090c4:	b303      	cbz	r3, 8009108 <_strtod_l+0x8c0>
 80090c6:	4b9d      	ldr	r3, [pc, #628]	@ (800933c <_strtod_l+0xaf4>)
 80090c8:	465a      	mov	r2, fp
 80090ca:	4013      	ands	r3, r2
 80090cc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80090d0:	f04f 32ff 	mov.w	r2, #4294967295
 80090d4:	d81b      	bhi.n	800910e <_strtod_l+0x8c6>
 80090d6:	0d1b      	lsrs	r3, r3, #20
 80090d8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80090dc:	fa02 f303 	lsl.w	r3, r2, r3
 80090e0:	4299      	cmp	r1, r3
 80090e2:	d119      	bne.n	8009118 <_strtod_l+0x8d0>
 80090e4:	4b96      	ldr	r3, [pc, #600]	@ (8009340 <_strtod_l+0xaf8>)
 80090e6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80090e8:	429a      	cmp	r2, r3
 80090ea:	d102      	bne.n	80090f2 <_strtod_l+0x8aa>
 80090ec:	3101      	adds	r1, #1
 80090ee:	f43f adce 	beq.w	8008c8e <_strtod_l+0x446>
 80090f2:	4b92      	ldr	r3, [pc, #584]	@ (800933c <_strtod_l+0xaf4>)
 80090f4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80090f6:	401a      	ands	r2, r3
 80090f8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80090fc:	f04f 0a00 	mov.w	sl, #0
 8009100:	9b08      	ldr	r3, [sp, #32]
 8009102:	2b00      	cmp	r3, #0
 8009104:	d1b9      	bne.n	800907a <_strtod_l+0x832>
 8009106:	e5cd      	b.n	8008ca4 <_strtod_l+0x45c>
 8009108:	f04f 33ff 	mov.w	r3, #4294967295
 800910c:	e7e8      	b.n	80090e0 <_strtod_l+0x898>
 800910e:	4613      	mov	r3, r2
 8009110:	e7e6      	b.n	80090e0 <_strtod_l+0x898>
 8009112:	ea53 030a 	orrs.w	r3, r3, sl
 8009116:	d0a2      	beq.n	800905e <_strtod_l+0x816>
 8009118:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800911a:	b1db      	cbz	r3, 8009154 <_strtod_l+0x90c>
 800911c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800911e:	4213      	tst	r3, r2
 8009120:	d0ee      	beq.n	8009100 <_strtod_l+0x8b8>
 8009122:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009124:	9a08      	ldr	r2, [sp, #32]
 8009126:	4650      	mov	r0, sl
 8009128:	4659      	mov	r1, fp
 800912a:	b1bb      	cbz	r3, 800915c <_strtod_l+0x914>
 800912c:	f7ff fb6c 	bl	8008808 <sulp>
 8009130:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009134:	ec53 2b10 	vmov	r2, r3, d0
 8009138:	f7f7 f8a8 	bl	800028c <__adddf3>
 800913c:	4682      	mov	sl, r0
 800913e:	468b      	mov	fp, r1
 8009140:	e7de      	b.n	8009100 <_strtod_l+0x8b8>
 8009142:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009146:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800914a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800914e:	f04f 3aff 	mov.w	sl, #4294967295
 8009152:	e7d5      	b.n	8009100 <_strtod_l+0x8b8>
 8009154:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009156:	ea13 0f0a 	tst.w	r3, sl
 800915a:	e7e1      	b.n	8009120 <_strtod_l+0x8d8>
 800915c:	f7ff fb54 	bl	8008808 <sulp>
 8009160:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009164:	ec53 2b10 	vmov	r2, r3, d0
 8009168:	f7f7 f88e 	bl	8000288 <__aeabi_dsub>
 800916c:	2200      	movs	r2, #0
 800916e:	2300      	movs	r3, #0
 8009170:	4682      	mov	sl, r0
 8009172:	468b      	mov	fp, r1
 8009174:	f7f7 fca8 	bl	8000ac8 <__aeabi_dcmpeq>
 8009178:	2800      	cmp	r0, #0
 800917a:	d0c1      	beq.n	8009100 <_strtod_l+0x8b8>
 800917c:	e61a      	b.n	8008db4 <_strtod_l+0x56c>
 800917e:	4641      	mov	r1, r8
 8009180:	4620      	mov	r0, r4
 8009182:	f003 f82f 	bl	800c1e4 <__ratio>
 8009186:	ec57 6b10 	vmov	r6, r7, d0
 800918a:	2200      	movs	r2, #0
 800918c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009190:	4630      	mov	r0, r6
 8009192:	4639      	mov	r1, r7
 8009194:	f7f7 fcac 	bl	8000af0 <__aeabi_dcmple>
 8009198:	2800      	cmp	r0, #0
 800919a:	d06f      	beq.n	800927c <_strtod_l+0xa34>
 800919c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d17a      	bne.n	8009298 <_strtod_l+0xa50>
 80091a2:	f1ba 0f00 	cmp.w	sl, #0
 80091a6:	d158      	bne.n	800925a <_strtod_l+0xa12>
 80091a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80091aa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d15a      	bne.n	8009268 <_strtod_l+0xa20>
 80091b2:	4b64      	ldr	r3, [pc, #400]	@ (8009344 <_strtod_l+0xafc>)
 80091b4:	2200      	movs	r2, #0
 80091b6:	4630      	mov	r0, r6
 80091b8:	4639      	mov	r1, r7
 80091ba:	f7f7 fc8f 	bl	8000adc <__aeabi_dcmplt>
 80091be:	2800      	cmp	r0, #0
 80091c0:	d159      	bne.n	8009276 <_strtod_l+0xa2e>
 80091c2:	4630      	mov	r0, r6
 80091c4:	4639      	mov	r1, r7
 80091c6:	4b60      	ldr	r3, [pc, #384]	@ (8009348 <_strtod_l+0xb00>)
 80091c8:	2200      	movs	r2, #0
 80091ca:	f7f7 fa15 	bl	80005f8 <__aeabi_dmul>
 80091ce:	4606      	mov	r6, r0
 80091d0:	460f      	mov	r7, r1
 80091d2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80091d6:	9606      	str	r6, [sp, #24]
 80091d8:	9307      	str	r3, [sp, #28]
 80091da:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80091de:	4d57      	ldr	r5, [pc, #348]	@ (800933c <_strtod_l+0xaf4>)
 80091e0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80091e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80091e6:	401d      	ands	r5, r3
 80091e8:	4b58      	ldr	r3, [pc, #352]	@ (800934c <_strtod_l+0xb04>)
 80091ea:	429d      	cmp	r5, r3
 80091ec:	f040 80b2 	bne.w	8009354 <_strtod_l+0xb0c>
 80091f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80091f2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80091f6:	ec4b ab10 	vmov	d0, sl, fp
 80091fa:	f002 ff2b 	bl	800c054 <__ulp>
 80091fe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009202:	ec51 0b10 	vmov	r0, r1, d0
 8009206:	f7f7 f9f7 	bl	80005f8 <__aeabi_dmul>
 800920a:	4652      	mov	r2, sl
 800920c:	465b      	mov	r3, fp
 800920e:	f7f7 f83d 	bl	800028c <__adddf3>
 8009212:	460b      	mov	r3, r1
 8009214:	4949      	ldr	r1, [pc, #292]	@ (800933c <_strtod_l+0xaf4>)
 8009216:	4a4e      	ldr	r2, [pc, #312]	@ (8009350 <_strtod_l+0xb08>)
 8009218:	4019      	ands	r1, r3
 800921a:	4291      	cmp	r1, r2
 800921c:	4682      	mov	sl, r0
 800921e:	d942      	bls.n	80092a6 <_strtod_l+0xa5e>
 8009220:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009222:	4b47      	ldr	r3, [pc, #284]	@ (8009340 <_strtod_l+0xaf8>)
 8009224:	429a      	cmp	r2, r3
 8009226:	d103      	bne.n	8009230 <_strtod_l+0x9e8>
 8009228:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800922a:	3301      	adds	r3, #1
 800922c:	f43f ad2f 	beq.w	8008c8e <_strtod_l+0x446>
 8009230:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009340 <_strtod_l+0xaf8>
 8009234:	f04f 3aff 	mov.w	sl, #4294967295
 8009238:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800923a:	9805      	ldr	r0, [sp, #20]
 800923c:	f002 fbde 	bl	800b9fc <_Bfree>
 8009240:	9805      	ldr	r0, [sp, #20]
 8009242:	4649      	mov	r1, r9
 8009244:	f002 fbda 	bl	800b9fc <_Bfree>
 8009248:	9805      	ldr	r0, [sp, #20]
 800924a:	4641      	mov	r1, r8
 800924c:	f002 fbd6 	bl	800b9fc <_Bfree>
 8009250:	9805      	ldr	r0, [sp, #20]
 8009252:	4621      	mov	r1, r4
 8009254:	f002 fbd2 	bl	800b9fc <_Bfree>
 8009258:	e619      	b.n	8008e8e <_strtod_l+0x646>
 800925a:	f1ba 0f01 	cmp.w	sl, #1
 800925e:	d103      	bne.n	8009268 <_strtod_l+0xa20>
 8009260:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009262:	2b00      	cmp	r3, #0
 8009264:	f43f ada6 	beq.w	8008db4 <_strtod_l+0x56c>
 8009268:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009318 <_strtod_l+0xad0>
 800926c:	4f35      	ldr	r7, [pc, #212]	@ (8009344 <_strtod_l+0xafc>)
 800926e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009272:	2600      	movs	r6, #0
 8009274:	e7b1      	b.n	80091da <_strtod_l+0x992>
 8009276:	4f34      	ldr	r7, [pc, #208]	@ (8009348 <_strtod_l+0xb00>)
 8009278:	2600      	movs	r6, #0
 800927a:	e7aa      	b.n	80091d2 <_strtod_l+0x98a>
 800927c:	4b32      	ldr	r3, [pc, #200]	@ (8009348 <_strtod_l+0xb00>)
 800927e:	4630      	mov	r0, r6
 8009280:	4639      	mov	r1, r7
 8009282:	2200      	movs	r2, #0
 8009284:	f7f7 f9b8 	bl	80005f8 <__aeabi_dmul>
 8009288:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800928a:	4606      	mov	r6, r0
 800928c:	460f      	mov	r7, r1
 800928e:	2b00      	cmp	r3, #0
 8009290:	d09f      	beq.n	80091d2 <_strtod_l+0x98a>
 8009292:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009296:	e7a0      	b.n	80091da <_strtod_l+0x992>
 8009298:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009320 <_strtod_l+0xad8>
 800929c:	ed8d 7b06 	vstr	d7, [sp, #24]
 80092a0:	ec57 6b17 	vmov	r6, r7, d7
 80092a4:	e799      	b.n	80091da <_strtod_l+0x992>
 80092a6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80092aa:	9b08      	ldr	r3, [sp, #32]
 80092ac:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d1c1      	bne.n	8009238 <_strtod_l+0x9f0>
 80092b4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80092b8:	0d1b      	lsrs	r3, r3, #20
 80092ba:	051b      	lsls	r3, r3, #20
 80092bc:	429d      	cmp	r5, r3
 80092be:	d1bb      	bne.n	8009238 <_strtod_l+0x9f0>
 80092c0:	4630      	mov	r0, r6
 80092c2:	4639      	mov	r1, r7
 80092c4:	f7f7 fcf8 	bl	8000cb8 <__aeabi_d2lz>
 80092c8:	f7f7 f968 	bl	800059c <__aeabi_l2d>
 80092cc:	4602      	mov	r2, r0
 80092ce:	460b      	mov	r3, r1
 80092d0:	4630      	mov	r0, r6
 80092d2:	4639      	mov	r1, r7
 80092d4:	f7f6 ffd8 	bl	8000288 <__aeabi_dsub>
 80092d8:	460b      	mov	r3, r1
 80092da:	4602      	mov	r2, r0
 80092dc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80092e0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80092e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80092e6:	ea46 060a 	orr.w	r6, r6, sl
 80092ea:	431e      	orrs	r6, r3
 80092ec:	d06f      	beq.n	80093ce <_strtod_l+0xb86>
 80092ee:	a30e      	add	r3, pc, #56	@ (adr r3, 8009328 <_strtod_l+0xae0>)
 80092f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092f4:	f7f7 fbf2 	bl	8000adc <__aeabi_dcmplt>
 80092f8:	2800      	cmp	r0, #0
 80092fa:	f47f acd3 	bne.w	8008ca4 <_strtod_l+0x45c>
 80092fe:	a30c      	add	r3, pc, #48	@ (adr r3, 8009330 <_strtod_l+0xae8>)
 8009300:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009304:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009308:	f7f7 fc06 	bl	8000b18 <__aeabi_dcmpgt>
 800930c:	2800      	cmp	r0, #0
 800930e:	d093      	beq.n	8009238 <_strtod_l+0x9f0>
 8009310:	e4c8      	b.n	8008ca4 <_strtod_l+0x45c>
 8009312:	bf00      	nop
 8009314:	f3af 8000 	nop.w
 8009318:	00000000 	.word	0x00000000
 800931c:	bff00000 	.word	0xbff00000
 8009320:	00000000 	.word	0x00000000
 8009324:	3ff00000 	.word	0x3ff00000
 8009328:	94a03595 	.word	0x94a03595
 800932c:	3fdfffff 	.word	0x3fdfffff
 8009330:	35afe535 	.word	0x35afe535
 8009334:	3fe00000 	.word	0x3fe00000
 8009338:	000fffff 	.word	0x000fffff
 800933c:	7ff00000 	.word	0x7ff00000
 8009340:	7fefffff 	.word	0x7fefffff
 8009344:	3ff00000 	.word	0x3ff00000
 8009348:	3fe00000 	.word	0x3fe00000
 800934c:	7fe00000 	.word	0x7fe00000
 8009350:	7c9fffff 	.word	0x7c9fffff
 8009354:	9b08      	ldr	r3, [sp, #32]
 8009356:	b323      	cbz	r3, 80093a2 <_strtod_l+0xb5a>
 8009358:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800935c:	d821      	bhi.n	80093a2 <_strtod_l+0xb5a>
 800935e:	a328      	add	r3, pc, #160	@ (adr r3, 8009400 <_strtod_l+0xbb8>)
 8009360:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009364:	4630      	mov	r0, r6
 8009366:	4639      	mov	r1, r7
 8009368:	f7f7 fbc2 	bl	8000af0 <__aeabi_dcmple>
 800936c:	b1a0      	cbz	r0, 8009398 <_strtod_l+0xb50>
 800936e:	4639      	mov	r1, r7
 8009370:	4630      	mov	r0, r6
 8009372:	f7f7 fc19 	bl	8000ba8 <__aeabi_d2uiz>
 8009376:	2801      	cmp	r0, #1
 8009378:	bf38      	it	cc
 800937a:	2001      	movcc	r0, #1
 800937c:	f7f7 f8c2 	bl	8000504 <__aeabi_ui2d>
 8009380:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009382:	4606      	mov	r6, r0
 8009384:	460f      	mov	r7, r1
 8009386:	b9fb      	cbnz	r3, 80093c8 <_strtod_l+0xb80>
 8009388:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800938c:	9014      	str	r0, [sp, #80]	@ 0x50
 800938e:	9315      	str	r3, [sp, #84]	@ 0x54
 8009390:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009394:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009398:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800939a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800939e:	1b5b      	subs	r3, r3, r5
 80093a0:	9311      	str	r3, [sp, #68]	@ 0x44
 80093a2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80093a6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80093aa:	f002 fe53 	bl	800c054 <__ulp>
 80093ae:	4650      	mov	r0, sl
 80093b0:	ec53 2b10 	vmov	r2, r3, d0
 80093b4:	4659      	mov	r1, fp
 80093b6:	f7f7 f91f 	bl	80005f8 <__aeabi_dmul>
 80093ba:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80093be:	f7f6 ff65 	bl	800028c <__adddf3>
 80093c2:	4682      	mov	sl, r0
 80093c4:	468b      	mov	fp, r1
 80093c6:	e770      	b.n	80092aa <_strtod_l+0xa62>
 80093c8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80093cc:	e7e0      	b.n	8009390 <_strtod_l+0xb48>
 80093ce:	a30e      	add	r3, pc, #56	@ (adr r3, 8009408 <_strtod_l+0xbc0>)
 80093d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093d4:	f7f7 fb82 	bl	8000adc <__aeabi_dcmplt>
 80093d8:	e798      	b.n	800930c <_strtod_l+0xac4>
 80093da:	2300      	movs	r3, #0
 80093dc:	930e      	str	r3, [sp, #56]	@ 0x38
 80093de:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80093e0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80093e2:	6013      	str	r3, [r2, #0]
 80093e4:	f7ff ba6d 	b.w	80088c2 <_strtod_l+0x7a>
 80093e8:	2a65      	cmp	r2, #101	@ 0x65
 80093ea:	f43f ab68 	beq.w	8008abe <_strtod_l+0x276>
 80093ee:	2a45      	cmp	r2, #69	@ 0x45
 80093f0:	f43f ab65 	beq.w	8008abe <_strtod_l+0x276>
 80093f4:	2301      	movs	r3, #1
 80093f6:	f7ff bba0 	b.w	8008b3a <_strtod_l+0x2f2>
 80093fa:	bf00      	nop
 80093fc:	f3af 8000 	nop.w
 8009400:	ffc00000 	.word	0xffc00000
 8009404:	41dfffff 	.word	0x41dfffff
 8009408:	94a03595 	.word	0x94a03595
 800940c:	3fcfffff 	.word	0x3fcfffff

08009410 <_strtod_r>:
 8009410:	4b01      	ldr	r3, [pc, #4]	@ (8009418 <_strtod_r+0x8>)
 8009412:	f7ff ba19 	b.w	8008848 <_strtod_l>
 8009416:	bf00      	nop
 8009418:	20000194 	.word	0x20000194

0800941c <__cvt>:
 800941c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009420:	ec57 6b10 	vmov	r6, r7, d0
 8009424:	2f00      	cmp	r7, #0
 8009426:	460c      	mov	r4, r1
 8009428:	4619      	mov	r1, r3
 800942a:	463b      	mov	r3, r7
 800942c:	bfbb      	ittet	lt
 800942e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009432:	461f      	movlt	r7, r3
 8009434:	2300      	movge	r3, #0
 8009436:	232d      	movlt	r3, #45	@ 0x2d
 8009438:	700b      	strb	r3, [r1, #0]
 800943a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800943c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009440:	4691      	mov	r9, r2
 8009442:	f023 0820 	bic.w	r8, r3, #32
 8009446:	bfbc      	itt	lt
 8009448:	4632      	movlt	r2, r6
 800944a:	4616      	movlt	r6, r2
 800944c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009450:	d005      	beq.n	800945e <__cvt+0x42>
 8009452:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009456:	d100      	bne.n	800945a <__cvt+0x3e>
 8009458:	3401      	adds	r4, #1
 800945a:	2102      	movs	r1, #2
 800945c:	e000      	b.n	8009460 <__cvt+0x44>
 800945e:	2103      	movs	r1, #3
 8009460:	ab03      	add	r3, sp, #12
 8009462:	9301      	str	r3, [sp, #4]
 8009464:	ab02      	add	r3, sp, #8
 8009466:	9300      	str	r3, [sp, #0]
 8009468:	ec47 6b10 	vmov	d0, r6, r7
 800946c:	4653      	mov	r3, sl
 800946e:	4622      	mov	r2, r4
 8009470:	f001 f91e 	bl	800a6b0 <_dtoa_r>
 8009474:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009478:	4605      	mov	r5, r0
 800947a:	d119      	bne.n	80094b0 <__cvt+0x94>
 800947c:	f019 0f01 	tst.w	r9, #1
 8009480:	d00e      	beq.n	80094a0 <__cvt+0x84>
 8009482:	eb00 0904 	add.w	r9, r0, r4
 8009486:	2200      	movs	r2, #0
 8009488:	2300      	movs	r3, #0
 800948a:	4630      	mov	r0, r6
 800948c:	4639      	mov	r1, r7
 800948e:	f7f7 fb1b 	bl	8000ac8 <__aeabi_dcmpeq>
 8009492:	b108      	cbz	r0, 8009498 <__cvt+0x7c>
 8009494:	f8cd 900c 	str.w	r9, [sp, #12]
 8009498:	2230      	movs	r2, #48	@ 0x30
 800949a:	9b03      	ldr	r3, [sp, #12]
 800949c:	454b      	cmp	r3, r9
 800949e:	d31e      	bcc.n	80094de <__cvt+0xc2>
 80094a0:	9b03      	ldr	r3, [sp, #12]
 80094a2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80094a4:	1b5b      	subs	r3, r3, r5
 80094a6:	4628      	mov	r0, r5
 80094a8:	6013      	str	r3, [r2, #0]
 80094aa:	b004      	add	sp, #16
 80094ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094b0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80094b4:	eb00 0904 	add.w	r9, r0, r4
 80094b8:	d1e5      	bne.n	8009486 <__cvt+0x6a>
 80094ba:	7803      	ldrb	r3, [r0, #0]
 80094bc:	2b30      	cmp	r3, #48	@ 0x30
 80094be:	d10a      	bne.n	80094d6 <__cvt+0xba>
 80094c0:	2200      	movs	r2, #0
 80094c2:	2300      	movs	r3, #0
 80094c4:	4630      	mov	r0, r6
 80094c6:	4639      	mov	r1, r7
 80094c8:	f7f7 fafe 	bl	8000ac8 <__aeabi_dcmpeq>
 80094cc:	b918      	cbnz	r0, 80094d6 <__cvt+0xba>
 80094ce:	f1c4 0401 	rsb	r4, r4, #1
 80094d2:	f8ca 4000 	str.w	r4, [sl]
 80094d6:	f8da 3000 	ldr.w	r3, [sl]
 80094da:	4499      	add	r9, r3
 80094dc:	e7d3      	b.n	8009486 <__cvt+0x6a>
 80094de:	1c59      	adds	r1, r3, #1
 80094e0:	9103      	str	r1, [sp, #12]
 80094e2:	701a      	strb	r2, [r3, #0]
 80094e4:	e7d9      	b.n	800949a <__cvt+0x7e>

080094e6 <__exponent>:
 80094e6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80094e8:	2900      	cmp	r1, #0
 80094ea:	bfba      	itte	lt
 80094ec:	4249      	neglt	r1, r1
 80094ee:	232d      	movlt	r3, #45	@ 0x2d
 80094f0:	232b      	movge	r3, #43	@ 0x2b
 80094f2:	2909      	cmp	r1, #9
 80094f4:	7002      	strb	r2, [r0, #0]
 80094f6:	7043      	strb	r3, [r0, #1]
 80094f8:	dd29      	ble.n	800954e <__exponent+0x68>
 80094fa:	f10d 0307 	add.w	r3, sp, #7
 80094fe:	461d      	mov	r5, r3
 8009500:	270a      	movs	r7, #10
 8009502:	461a      	mov	r2, r3
 8009504:	fbb1 f6f7 	udiv	r6, r1, r7
 8009508:	fb07 1416 	mls	r4, r7, r6, r1
 800950c:	3430      	adds	r4, #48	@ 0x30
 800950e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009512:	460c      	mov	r4, r1
 8009514:	2c63      	cmp	r4, #99	@ 0x63
 8009516:	f103 33ff 	add.w	r3, r3, #4294967295
 800951a:	4631      	mov	r1, r6
 800951c:	dcf1      	bgt.n	8009502 <__exponent+0x1c>
 800951e:	3130      	adds	r1, #48	@ 0x30
 8009520:	1e94      	subs	r4, r2, #2
 8009522:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009526:	1c41      	adds	r1, r0, #1
 8009528:	4623      	mov	r3, r4
 800952a:	42ab      	cmp	r3, r5
 800952c:	d30a      	bcc.n	8009544 <__exponent+0x5e>
 800952e:	f10d 0309 	add.w	r3, sp, #9
 8009532:	1a9b      	subs	r3, r3, r2
 8009534:	42ac      	cmp	r4, r5
 8009536:	bf88      	it	hi
 8009538:	2300      	movhi	r3, #0
 800953a:	3302      	adds	r3, #2
 800953c:	4403      	add	r3, r0
 800953e:	1a18      	subs	r0, r3, r0
 8009540:	b003      	add	sp, #12
 8009542:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009544:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009548:	f801 6f01 	strb.w	r6, [r1, #1]!
 800954c:	e7ed      	b.n	800952a <__exponent+0x44>
 800954e:	2330      	movs	r3, #48	@ 0x30
 8009550:	3130      	adds	r1, #48	@ 0x30
 8009552:	7083      	strb	r3, [r0, #2]
 8009554:	70c1      	strb	r1, [r0, #3]
 8009556:	1d03      	adds	r3, r0, #4
 8009558:	e7f1      	b.n	800953e <__exponent+0x58>
	...

0800955c <_printf_float>:
 800955c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009560:	b08d      	sub	sp, #52	@ 0x34
 8009562:	460c      	mov	r4, r1
 8009564:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009568:	4616      	mov	r6, r2
 800956a:	461f      	mov	r7, r3
 800956c:	4605      	mov	r5, r0
 800956e:	f000 ff69 	bl	800a444 <_localeconv_r>
 8009572:	6803      	ldr	r3, [r0, #0]
 8009574:	9304      	str	r3, [sp, #16]
 8009576:	4618      	mov	r0, r3
 8009578:	f7f6 fe7a 	bl	8000270 <strlen>
 800957c:	2300      	movs	r3, #0
 800957e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009580:	f8d8 3000 	ldr.w	r3, [r8]
 8009584:	9005      	str	r0, [sp, #20]
 8009586:	3307      	adds	r3, #7
 8009588:	f023 0307 	bic.w	r3, r3, #7
 800958c:	f103 0208 	add.w	r2, r3, #8
 8009590:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009594:	f8d4 b000 	ldr.w	fp, [r4]
 8009598:	f8c8 2000 	str.w	r2, [r8]
 800959c:	e9d3 8900 	ldrd	r8, r9, [r3]
 80095a0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80095a4:	9307      	str	r3, [sp, #28]
 80095a6:	f8cd 8018 	str.w	r8, [sp, #24]
 80095aa:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80095ae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80095b2:	4b9c      	ldr	r3, [pc, #624]	@ (8009824 <_printf_float+0x2c8>)
 80095b4:	f04f 32ff 	mov.w	r2, #4294967295
 80095b8:	f7f7 fab8 	bl	8000b2c <__aeabi_dcmpun>
 80095bc:	bb70      	cbnz	r0, 800961c <_printf_float+0xc0>
 80095be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80095c2:	4b98      	ldr	r3, [pc, #608]	@ (8009824 <_printf_float+0x2c8>)
 80095c4:	f04f 32ff 	mov.w	r2, #4294967295
 80095c8:	f7f7 fa92 	bl	8000af0 <__aeabi_dcmple>
 80095cc:	bb30      	cbnz	r0, 800961c <_printf_float+0xc0>
 80095ce:	2200      	movs	r2, #0
 80095d0:	2300      	movs	r3, #0
 80095d2:	4640      	mov	r0, r8
 80095d4:	4649      	mov	r1, r9
 80095d6:	f7f7 fa81 	bl	8000adc <__aeabi_dcmplt>
 80095da:	b110      	cbz	r0, 80095e2 <_printf_float+0x86>
 80095dc:	232d      	movs	r3, #45	@ 0x2d
 80095de:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80095e2:	4a91      	ldr	r2, [pc, #580]	@ (8009828 <_printf_float+0x2cc>)
 80095e4:	4b91      	ldr	r3, [pc, #580]	@ (800982c <_printf_float+0x2d0>)
 80095e6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80095ea:	bf8c      	ite	hi
 80095ec:	4690      	movhi	r8, r2
 80095ee:	4698      	movls	r8, r3
 80095f0:	2303      	movs	r3, #3
 80095f2:	6123      	str	r3, [r4, #16]
 80095f4:	f02b 0304 	bic.w	r3, fp, #4
 80095f8:	6023      	str	r3, [r4, #0]
 80095fa:	f04f 0900 	mov.w	r9, #0
 80095fe:	9700      	str	r7, [sp, #0]
 8009600:	4633      	mov	r3, r6
 8009602:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009604:	4621      	mov	r1, r4
 8009606:	4628      	mov	r0, r5
 8009608:	f000 f9d2 	bl	80099b0 <_printf_common>
 800960c:	3001      	adds	r0, #1
 800960e:	f040 808d 	bne.w	800972c <_printf_float+0x1d0>
 8009612:	f04f 30ff 	mov.w	r0, #4294967295
 8009616:	b00d      	add	sp, #52	@ 0x34
 8009618:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800961c:	4642      	mov	r2, r8
 800961e:	464b      	mov	r3, r9
 8009620:	4640      	mov	r0, r8
 8009622:	4649      	mov	r1, r9
 8009624:	f7f7 fa82 	bl	8000b2c <__aeabi_dcmpun>
 8009628:	b140      	cbz	r0, 800963c <_printf_float+0xe0>
 800962a:	464b      	mov	r3, r9
 800962c:	2b00      	cmp	r3, #0
 800962e:	bfbc      	itt	lt
 8009630:	232d      	movlt	r3, #45	@ 0x2d
 8009632:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009636:	4a7e      	ldr	r2, [pc, #504]	@ (8009830 <_printf_float+0x2d4>)
 8009638:	4b7e      	ldr	r3, [pc, #504]	@ (8009834 <_printf_float+0x2d8>)
 800963a:	e7d4      	b.n	80095e6 <_printf_float+0x8a>
 800963c:	6863      	ldr	r3, [r4, #4]
 800963e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009642:	9206      	str	r2, [sp, #24]
 8009644:	1c5a      	adds	r2, r3, #1
 8009646:	d13b      	bne.n	80096c0 <_printf_float+0x164>
 8009648:	2306      	movs	r3, #6
 800964a:	6063      	str	r3, [r4, #4]
 800964c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009650:	2300      	movs	r3, #0
 8009652:	6022      	str	r2, [r4, #0]
 8009654:	9303      	str	r3, [sp, #12]
 8009656:	ab0a      	add	r3, sp, #40	@ 0x28
 8009658:	e9cd a301 	strd	sl, r3, [sp, #4]
 800965c:	ab09      	add	r3, sp, #36	@ 0x24
 800965e:	9300      	str	r3, [sp, #0]
 8009660:	6861      	ldr	r1, [r4, #4]
 8009662:	ec49 8b10 	vmov	d0, r8, r9
 8009666:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800966a:	4628      	mov	r0, r5
 800966c:	f7ff fed6 	bl	800941c <__cvt>
 8009670:	9b06      	ldr	r3, [sp, #24]
 8009672:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009674:	2b47      	cmp	r3, #71	@ 0x47
 8009676:	4680      	mov	r8, r0
 8009678:	d129      	bne.n	80096ce <_printf_float+0x172>
 800967a:	1cc8      	adds	r0, r1, #3
 800967c:	db02      	blt.n	8009684 <_printf_float+0x128>
 800967e:	6863      	ldr	r3, [r4, #4]
 8009680:	4299      	cmp	r1, r3
 8009682:	dd41      	ble.n	8009708 <_printf_float+0x1ac>
 8009684:	f1aa 0a02 	sub.w	sl, sl, #2
 8009688:	fa5f fa8a 	uxtb.w	sl, sl
 800968c:	3901      	subs	r1, #1
 800968e:	4652      	mov	r2, sl
 8009690:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009694:	9109      	str	r1, [sp, #36]	@ 0x24
 8009696:	f7ff ff26 	bl	80094e6 <__exponent>
 800969a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800969c:	1813      	adds	r3, r2, r0
 800969e:	2a01      	cmp	r2, #1
 80096a0:	4681      	mov	r9, r0
 80096a2:	6123      	str	r3, [r4, #16]
 80096a4:	dc02      	bgt.n	80096ac <_printf_float+0x150>
 80096a6:	6822      	ldr	r2, [r4, #0]
 80096a8:	07d2      	lsls	r2, r2, #31
 80096aa:	d501      	bpl.n	80096b0 <_printf_float+0x154>
 80096ac:	3301      	adds	r3, #1
 80096ae:	6123      	str	r3, [r4, #16]
 80096b0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d0a2      	beq.n	80095fe <_printf_float+0xa2>
 80096b8:	232d      	movs	r3, #45	@ 0x2d
 80096ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80096be:	e79e      	b.n	80095fe <_printf_float+0xa2>
 80096c0:	9a06      	ldr	r2, [sp, #24]
 80096c2:	2a47      	cmp	r2, #71	@ 0x47
 80096c4:	d1c2      	bne.n	800964c <_printf_float+0xf0>
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d1c0      	bne.n	800964c <_printf_float+0xf0>
 80096ca:	2301      	movs	r3, #1
 80096cc:	e7bd      	b.n	800964a <_printf_float+0xee>
 80096ce:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80096d2:	d9db      	bls.n	800968c <_printf_float+0x130>
 80096d4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80096d8:	d118      	bne.n	800970c <_printf_float+0x1b0>
 80096da:	2900      	cmp	r1, #0
 80096dc:	6863      	ldr	r3, [r4, #4]
 80096de:	dd0b      	ble.n	80096f8 <_printf_float+0x19c>
 80096e0:	6121      	str	r1, [r4, #16]
 80096e2:	b913      	cbnz	r3, 80096ea <_printf_float+0x18e>
 80096e4:	6822      	ldr	r2, [r4, #0]
 80096e6:	07d0      	lsls	r0, r2, #31
 80096e8:	d502      	bpl.n	80096f0 <_printf_float+0x194>
 80096ea:	3301      	adds	r3, #1
 80096ec:	440b      	add	r3, r1
 80096ee:	6123      	str	r3, [r4, #16]
 80096f0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80096f2:	f04f 0900 	mov.w	r9, #0
 80096f6:	e7db      	b.n	80096b0 <_printf_float+0x154>
 80096f8:	b913      	cbnz	r3, 8009700 <_printf_float+0x1a4>
 80096fa:	6822      	ldr	r2, [r4, #0]
 80096fc:	07d2      	lsls	r2, r2, #31
 80096fe:	d501      	bpl.n	8009704 <_printf_float+0x1a8>
 8009700:	3302      	adds	r3, #2
 8009702:	e7f4      	b.n	80096ee <_printf_float+0x192>
 8009704:	2301      	movs	r3, #1
 8009706:	e7f2      	b.n	80096ee <_printf_float+0x192>
 8009708:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800970c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800970e:	4299      	cmp	r1, r3
 8009710:	db05      	blt.n	800971e <_printf_float+0x1c2>
 8009712:	6823      	ldr	r3, [r4, #0]
 8009714:	6121      	str	r1, [r4, #16]
 8009716:	07d8      	lsls	r0, r3, #31
 8009718:	d5ea      	bpl.n	80096f0 <_printf_float+0x194>
 800971a:	1c4b      	adds	r3, r1, #1
 800971c:	e7e7      	b.n	80096ee <_printf_float+0x192>
 800971e:	2900      	cmp	r1, #0
 8009720:	bfd4      	ite	le
 8009722:	f1c1 0202 	rsble	r2, r1, #2
 8009726:	2201      	movgt	r2, #1
 8009728:	4413      	add	r3, r2
 800972a:	e7e0      	b.n	80096ee <_printf_float+0x192>
 800972c:	6823      	ldr	r3, [r4, #0]
 800972e:	055a      	lsls	r2, r3, #21
 8009730:	d407      	bmi.n	8009742 <_printf_float+0x1e6>
 8009732:	6923      	ldr	r3, [r4, #16]
 8009734:	4642      	mov	r2, r8
 8009736:	4631      	mov	r1, r6
 8009738:	4628      	mov	r0, r5
 800973a:	47b8      	blx	r7
 800973c:	3001      	adds	r0, #1
 800973e:	d12b      	bne.n	8009798 <_printf_float+0x23c>
 8009740:	e767      	b.n	8009612 <_printf_float+0xb6>
 8009742:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009746:	f240 80dd 	bls.w	8009904 <_printf_float+0x3a8>
 800974a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800974e:	2200      	movs	r2, #0
 8009750:	2300      	movs	r3, #0
 8009752:	f7f7 f9b9 	bl	8000ac8 <__aeabi_dcmpeq>
 8009756:	2800      	cmp	r0, #0
 8009758:	d033      	beq.n	80097c2 <_printf_float+0x266>
 800975a:	4a37      	ldr	r2, [pc, #220]	@ (8009838 <_printf_float+0x2dc>)
 800975c:	2301      	movs	r3, #1
 800975e:	4631      	mov	r1, r6
 8009760:	4628      	mov	r0, r5
 8009762:	47b8      	blx	r7
 8009764:	3001      	adds	r0, #1
 8009766:	f43f af54 	beq.w	8009612 <_printf_float+0xb6>
 800976a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800976e:	4543      	cmp	r3, r8
 8009770:	db02      	blt.n	8009778 <_printf_float+0x21c>
 8009772:	6823      	ldr	r3, [r4, #0]
 8009774:	07d8      	lsls	r0, r3, #31
 8009776:	d50f      	bpl.n	8009798 <_printf_float+0x23c>
 8009778:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800977c:	4631      	mov	r1, r6
 800977e:	4628      	mov	r0, r5
 8009780:	47b8      	blx	r7
 8009782:	3001      	adds	r0, #1
 8009784:	f43f af45 	beq.w	8009612 <_printf_float+0xb6>
 8009788:	f04f 0900 	mov.w	r9, #0
 800978c:	f108 38ff 	add.w	r8, r8, #4294967295
 8009790:	f104 0a1a 	add.w	sl, r4, #26
 8009794:	45c8      	cmp	r8, r9
 8009796:	dc09      	bgt.n	80097ac <_printf_float+0x250>
 8009798:	6823      	ldr	r3, [r4, #0]
 800979a:	079b      	lsls	r3, r3, #30
 800979c:	f100 8103 	bmi.w	80099a6 <_printf_float+0x44a>
 80097a0:	68e0      	ldr	r0, [r4, #12]
 80097a2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80097a4:	4298      	cmp	r0, r3
 80097a6:	bfb8      	it	lt
 80097a8:	4618      	movlt	r0, r3
 80097aa:	e734      	b.n	8009616 <_printf_float+0xba>
 80097ac:	2301      	movs	r3, #1
 80097ae:	4652      	mov	r2, sl
 80097b0:	4631      	mov	r1, r6
 80097b2:	4628      	mov	r0, r5
 80097b4:	47b8      	blx	r7
 80097b6:	3001      	adds	r0, #1
 80097b8:	f43f af2b 	beq.w	8009612 <_printf_float+0xb6>
 80097bc:	f109 0901 	add.w	r9, r9, #1
 80097c0:	e7e8      	b.n	8009794 <_printf_float+0x238>
 80097c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	dc39      	bgt.n	800983c <_printf_float+0x2e0>
 80097c8:	4a1b      	ldr	r2, [pc, #108]	@ (8009838 <_printf_float+0x2dc>)
 80097ca:	2301      	movs	r3, #1
 80097cc:	4631      	mov	r1, r6
 80097ce:	4628      	mov	r0, r5
 80097d0:	47b8      	blx	r7
 80097d2:	3001      	adds	r0, #1
 80097d4:	f43f af1d 	beq.w	8009612 <_printf_float+0xb6>
 80097d8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80097dc:	ea59 0303 	orrs.w	r3, r9, r3
 80097e0:	d102      	bne.n	80097e8 <_printf_float+0x28c>
 80097e2:	6823      	ldr	r3, [r4, #0]
 80097e4:	07d9      	lsls	r1, r3, #31
 80097e6:	d5d7      	bpl.n	8009798 <_printf_float+0x23c>
 80097e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80097ec:	4631      	mov	r1, r6
 80097ee:	4628      	mov	r0, r5
 80097f0:	47b8      	blx	r7
 80097f2:	3001      	adds	r0, #1
 80097f4:	f43f af0d 	beq.w	8009612 <_printf_float+0xb6>
 80097f8:	f04f 0a00 	mov.w	sl, #0
 80097fc:	f104 0b1a 	add.w	fp, r4, #26
 8009800:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009802:	425b      	negs	r3, r3
 8009804:	4553      	cmp	r3, sl
 8009806:	dc01      	bgt.n	800980c <_printf_float+0x2b0>
 8009808:	464b      	mov	r3, r9
 800980a:	e793      	b.n	8009734 <_printf_float+0x1d8>
 800980c:	2301      	movs	r3, #1
 800980e:	465a      	mov	r2, fp
 8009810:	4631      	mov	r1, r6
 8009812:	4628      	mov	r0, r5
 8009814:	47b8      	blx	r7
 8009816:	3001      	adds	r0, #1
 8009818:	f43f aefb 	beq.w	8009612 <_printf_float+0xb6>
 800981c:	f10a 0a01 	add.w	sl, sl, #1
 8009820:	e7ee      	b.n	8009800 <_printf_float+0x2a4>
 8009822:	bf00      	nop
 8009824:	7fefffff 	.word	0x7fefffff
 8009828:	0800d0fb 	.word	0x0800d0fb
 800982c:	0800d0f7 	.word	0x0800d0f7
 8009830:	0800d103 	.word	0x0800d103
 8009834:	0800d0ff 	.word	0x0800d0ff
 8009838:	0800d107 	.word	0x0800d107
 800983c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800983e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009842:	4553      	cmp	r3, sl
 8009844:	bfa8      	it	ge
 8009846:	4653      	movge	r3, sl
 8009848:	2b00      	cmp	r3, #0
 800984a:	4699      	mov	r9, r3
 800984c:	dc36      	bgt.n	80098bc <_printf_float+0x360>
 800984e:	f04f 0b00 	mov.w	fp, #0
 8009852:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009856:	f104 021a 	add.w	r2, r4, #26
 800985a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800985c:	9306      	str	r3, [sp, #24]
 800985e:	eba3 0309 	sub.w	r3, r3, r9
 8009862:	455b      	cmp	r3, fp
 8009864:	dc31      	bgt.n	80098ca <_printf_float+0x36e>
 8009866:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009868:	459a      	cmp	sl, r3
 800986a:	dc3a      	bgt.n	80098e2 <_printf_float+0x386>
 800986c:	6823      	ldr	r3, [r4, #0]
 800986e:	07da      	lsls	r2, r3, #31
 8009870:	d437      	bmi.n	80098e2 <_printf_float+0x386>
 8009872:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009874:	ebaa 0903 	sub.w	r9, sl, r3
 8009878:	9b06      	ldr	r3, [sp, #24]
 800987a:	ebaa 0303 	sub.w	r3, sl, r3
 800987e:	4599      	cmp	r9, r3
 8009880:	bfa8      	it	ge
 8009882:	4699      	movge	r9, r3
 8009884:	f1b9 0f00 	cmp.w	r9, #0
 8009888:	dc33      	bgt.n	80098f2 <_printf_float+0x396>
 800988a:	f04f 0800 	mov.w	r8, #0
 800988e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009892:	f104 0b1a 	add.w	fp, r4, #26
 8009896:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009898:	ebaa 0303 	sub.w	r3, sl, r3
 800989c:	eba3 0309 	sub.w	r3, r3, r9
 80098a0:	4543      	cmp	r3, r8
 80098a2:	f77f af79 	ble.w	8009798 <_printf_float+0x23c>
 80098a6:	2301      	movs	r3, #1
 80098a8:	465a      	mov	r2, fp
 80098aa:	4631      	mov	r1, r6
 80098ac:	4628      	mov	r0, r5
 80098ae:	47b8      	blx	r7
 80098b0:	3001      	adds	r0, #1
 80098b2:	f43f aeae 	beq.w	8009612 <_printf_float+0xb6>
 80098b6:	f108 0801 	add.w	r8, r8, #1
 80098ba:	e7ec      	b.n	8009896 <_printf_float+0x33a>
 80098bc:	4642      	mov	r2, r8
 80098be:	4631      	mov	r1, r6
 80098c0:	4628      	mov	r0, r5
 80098c2:	47b8      	blx	r7
 80098c4:	3001      	adds	r0, #1
 80098c6:	d1c2      	bne.n	800984e <_printf_float+0x2f2>
 80098c8:	e6a3      	b.n	8009612 <_printf_float+0xb6>
 80098ca:	2301      	movs	r3, #1
 80098cc:	4631      	mov	r1, r6
 80098ce:	4628      	mov	r0, r5
 80098d0:	9206      	str	r2, [sp, #24]
 80098d2:	47b8      	blx	r7
 80098d4:	3001      	adds	r0, #1
 80098d6:	f43f ae9c 	beq.w	8009612 <_printf_float+0xb6>
 80098da:	9a06      	ldr	r2, [sp, #24]
 80098dc:	f10b 0b01 	add.w	fp, fp, #1
 80098e0:	e7bb      	b.n	800985a <_printf_float+0x2fe>
 80098e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80098e6:	4631      	mov	r1, r6
 80098e8:	4628      	mov	r0, r5
 80098ea:	47b8      	blx	r7
 80098ec:	3001      	adds	r0, #1
 80098ee:	d1c0      	bne.n	8009872 <_printf_float+0x316>
 80098f0:	e68f      	b.n	8009612 <_printf_float+0xb6>
 80098f2:	9a06      	ldr	r2, [sp, #24]
 80098f4:	464b      	mov	r3, r9
 80098f6:	4442      	add	r2, r8
 80098f8:	4631      	mov	r1, r6
 80098fa:	4628      	mov	r0, r5
 80098fc:	47b8      	blx	r7
 80098fe:	3001      	adds	r0, #1
 8009900:	d1c3      	bne.n	800988a <_printf_float+0x32e>
 8009902:	e686      	b.n	8009612 <_printf_float+0xb6>
 8009904:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009908:	f1ba 0f01 	cmp.w	sl, #1
 800990c:	dc01      	bgt.n	8009912 <_printf_float+0x3b6>
 800990e:	07db      	lsls	r3, r3, #31
 8009910:	d536      	bpl.n	8009980 <_printf_float+0x424>
 8009912:	2301      	movs	r3, #1
 8009914:	4642      	mov	r2, r8
 8009916:	4631      	mov	r1, r6
 8009918:	4628      	mov	r0, r5
 800991a:	47b8      	blx	r7
 800991c:	3001      	adds	r0, #1
 800991e:	f43f ae78 	beq.w	8009612 <_printf_float+0xb6>
 8009922:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009926:	4631      	mov	r1, r6
 8009928:	4628      	mov	r0, r5
 800992a:	47b8      	blx	r7
 800992c:	3001      	adds	r0, #1
 800992e:	f43f ae70 	beq.w	8009612 <_printf_float+0xb6>
 8009932:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009936:	2200      	movs	r2, #0
 8009938:	2300      	movs	r3, #0
 800993a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800993e:	f7f7 f8c3 	bl	8000ac8 <__aeabi_dcmpeq>
 8009942:	b9c0      	cbnz	r0, 8009976 <_printf_float+0x41a>
 8009944:	4653      	mov	r3, sl
 8009946:	f108 0201 	add.w	r2, r8, #1
 800994a:	4631      	mov	r1, r6
 800994c:	4628      	mov	r0, r5
 800994e:	47b8      	blx	r7
 8009950:	3001      	adds	r0, #1
 8009952:	d10c      	bne.n	800996e <_printf_float+0x412>
 8009954:	e65d      	b.n	8009612 <_printf_float+0xb6>
 8009956:	2301      	movs	r3, #1
 8009958:	465a      	mov	r2, fp
 800995a:	4631      	mov	r1, r6
 800995c:	4628      	mov	r0, r5
 800995e:	47b8      	blx	r7
 8009960:	3001      	adds	r0, #1
 8009962:	f43f ae56 	beq.w	8009612 <_printf_float+0xb6>
 8009966:	f108 0801 	add.w	r8, r8, #1
 800996a:	45d0      	cmp	r8, sl
 800996c:	dbf3      	blt.n	8009956 <_printf_float+0x3fa>
 800996e:	464b      	mov	r3, r9
 8009970:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009974:	e6df      	b.n	8009736 <_printf_float+0x1da>
 8009976:	f04f 0800 	mov.w	r8, #0
 800997a:	f104 0b1a 	add.w	fp, r4, #26
 800997e:	e7f4      	b.n	800996a <_printf_float+0x40e>
 8009980:	2301      	movs	r3, #1
 8009982:	4642      	mov	r2, r8
 8009984:	e7e1      	b.n	800994a <_printf_float+0x3ee>
 8009986:	2301      	movs	r3, #1
 8009988:	464a      	mov	r2, r9
 800998a:	4631      	mov	r1, r6
 800998c:	4628      	mov	r0, r5
 800998e:	47b8      	blx	r7
 8009990:	3001      	adds	r0, #1
 8009992:	f43f ae3e 	beq.w	8009612 <_printf_float+0xb6>
 8009996:	f108 0801 	add.w	r8, r8, #1
 800999a:	68e3      	ldr	r3, [r4, #12]
 800999c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800999e:	1a5b      	subs	r3, r3, r1
 80099a0:	4543      	cmp	r3, r8
 80099a2:	dcf0      	bgt.n	8009986 <_printf_float+0x42a>
 80099a4:	e6fc      	b.n	80097a0 <_printf_float+0x244>
 80099a6:	f04f 0800 	mov.w	r8, #0
 80099aa:	f104 0919 	add.w	r9, r4, #25
 80099ae:	e7f4      	b.n	800999a <_printf_float+0x43e>

080099b0 <_printf_common>:
 80099b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80099b4:	4616      	mov	r6, r2
 80099b6:	4698      	mov	r8, r3
 80099b8:	688a      	ldr	r2, [r1, #8]
 80099ba:	690b      	ldr	r3, [r1, #16]
 80099bc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80099c0:	4293      	cmp	r3, r2
 80099c2:	bfb8      	it	lt
 80099c4:	4613      	movlt	r3, r2
 80099c6:	6033      	str	r3, [r6, #0]
 80099c8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80099cc:	4607      	mov	r7, r0
 80099ce:	460c      	mov	r4, r1
 80099d0:	b10a      	cbz	r2, 80099d6 <_printf_common+0x26>
 80099d2:	3301      	adds	r3, #1
 80099d4:	6033      	str	r3, [r6, #0]
 80099d6:	6823      	ldr	r3, [r4, #0]
 80099d8:	0699      	lsls	r1, r3, #26
 80099da:	bf42      	ittt	mi
 80099dc:	6833      	ldrmi	r3, [r6, #0]
 80099de:	3302      	addmi	r3, #2
 80099e0:	6033      	strmi	r3, [r6, #0]
 80099e2:	6825      	ldr	r5, [r4, #0]
 80099e4:	f015 0506 	ands.w	r5, r5, #6
 80099e8:	d106      	bne.n	80099f8 <_printf_common+0x48>
 80099ea:	f104 0a19 	add.w	sl, r4, #25
 80099ee:	68e3      	ldr	r3, [r4, #12]
 80099f0:	6832      	ldr	r2, [r6, #0]
 80099f2:	1a9b      	subs	r3, r3, r2
 80099f4:	42ab      	cmp	r3, r5
 80099f6:	dc26      	bgt.n	8009a46 <_printf_common+0x96>
 80099f8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80099fc:	6822      	ldr	r2, [r4, #0]
 80099fe:	3b00      	subs	r3, #0
 8009a00:	bf18      	it	ne
 8009a02:	2301      	movne	r3, #1
 8009a04:	0692      	lsls	r2, r2, #26
 8009a06:	d42b      	bmi.n	8009a60 <_printf_common+0xb0>
 8009a08:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009a0c:	4641      	mov	r1, r8
 8009a0e:	4638      	mov	r0, r7
 8009a10:	47c8      	blx	r9
 8009a12:	3001      	adds	r0, #1
 8009a14:	d01e      	beq.n	8009a54 <_printf_common+0xa4>
 8009a16:	6823      	ldr	r3, [r4, #0]
 8009a18:	6922      	ldr	r2, [r4, #16]
 8009a1a:	f003 0306 	and.w	r3, r3, #6
 8009a1e:	2b04      	cmp	r3, #4
 8009a20:	bf02      	ittt	eq
 8009a22:	68e5      	ldreq	r5, [r4, #12]
 8009a24:	6833      	ldreq	r3, [r6, #0]
 8009a26:	1aed      	subeq	r5, r5, r3
 8009a28:	68a3      	ldr	r3, [r4, #8]
 8009a2a:	bf0c      	ite	eq
 8009a2c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009a30:	2500      	movne	r5, #0
 8009a32:	4293      	cmp	r3, r2
 8009a34:	bfc4      	itt	gt
 8009a36:	1a9b      	subgt	r3, r3, r2
 8009a38:	18ed      	addgt	r5, r5, r3
 8009a3a:	2600      	movs	r6, #0
 8009a3c:	341a      	adds	r4, #26
 8009a3e:	42b5      	cmp	r5, r6
 8009a40:	d11a      	bne.n	8009a78 <_printf_common+0xc8>
 8009a42:	2000      	movs	r0, #0
 8009a44:	e008      	b.n	8009a58 <_printf_common+0xa8>
 8009a46:	2301      	movs	r3, #1
 8009a48:	4652      	mov	r2, sl
 8009a4a:	4641      	mov	r1, r8
 8009a4c:	4638      	mov	r0, r7
 8009a4e:	47c8      	blx	r9
 8009a50:	3001      	adds	r0, #1
 8009a52:	d103      	bne.n	8009a5c <_printf_common+0xac>
 8009a54:	f04f 30ff 	mov.w	r0, #4294967295
 8009a58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a5c:	3501      	adds	r5, #1
 8009a5e:	e7c6      	b.n	80099ee <_printf_common+0x3e>
 8009a60:	18e1      	adds	r1, r4, r3
 8009a62:	1c5a      	adds	r2, r3, #1
 8009a64:	2030      	movs	r0, #48	@ 0x30
 8009a66:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009a6a:	4422      	add	r2, r4
 8009a6c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009a70:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009a74:	3302      	adds	r3, #2
 8009a76:	e7c7      	b.n	8009a08 <_printf_common+0x58>
 8009a78:	2301      	movs	r3, #1
 8009a7a:	4622      	mov	r2, r4
 8009a7c:	4641      	mov	r1, r8
 8009a7e:	4638      	mov	r0, r7
 8009a80:	47c8      	blx	r9
 8009a82:	3001      	adds	r0, #1
 8009a84:	d0e6      	beq.n	8009a54 <_printf_common+0xa4>
 8009a86:	3601      	adds	r6, #1
 8009a88:	e7d9      	b.n	8009a3e <_printf_common+0x8e>
	...

08009a8c <_printf_i>:
 8009a8c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009a90:	7e0f      	ldrb	r7, [r1, #24]
 8009a92:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009a94:	2f78      	cmp	r7, #120	@ 0x78
 8009a96:	4691      	mov	r9, r2
 8009a98:	4680      	mov	r8, r0
 8009a9a:	460c      	mov	r4, r1
 8009a9c:	469a      	mov	sl, r3
 8009a9e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009aa2:	d807      	bhi.n	8009ab4 <_printf_i+0x28>
 8009aa4:	2f62      	cmp	r7, #98	@ 0x62
 8009aa6:	d80a      	bhi.n	8009abe <_printf_i+0x32>
 8009aa8:	2f00      	cmp	r7, #0
 8009aaa:	f000 80d1 	beq.w	8009c50 <_printf_i+0x1c4>
 8009aae:	2f58      	cmp	r7, #88	@ 0x58
 8009ab0:	f000 80b8 	beq.w	8009c24 <_printf_i+0x198>
 8009ab4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009ab8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009abc:	e03a      	b.n	8009b34 <_printf_i+0xa8>
 8009abe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009ac2:	2b15      	cmp	r3, #21
 8009ac4:	d8f6      	bhi.n	8009ab4 <_printf_i+0x28>
 8009ac6:	a101      	add	r1, pc, #4	@ (adr r1, 8009acc <_printf_i+0x40>)
 8009ac8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009acc:	08009b25 	.word	0x08009b25
 8009ad0:	08009b39 	.word	0x08009b39
 8009ad4:	08009ab5 	.word	0x08009ab5
 8009ad8:	08009ab5 	.word	0x08009ab5
 8009adc:	08009ab5 	.word	0x08009ab5
 8009ae0:	08009ab5 	.word	0x08009ab5
 8009ae4:	08009b39 	.word	0x08009b39
 8009ae8:	08009ab5 	.word	0x08009ab5
 8009aec:	08009ab5 	.word	0x08009ab5
 8009af0:	08009ab5 	.word	0x08009ab5
 8009af4:	08009ab5 	.word	0x08009ab5
 8009af8:	08009c37 	.word	0x08009c37
 8009afc:	08009b63 	.word	0x08009b63
 8009b00:	08009bf1 	.word	0x08009bf1
 8009b04:	08009ab5 	.word	0x08009ab5
 8009b08:	08009ab5 	.word	0x08009ab5
 8009b0c:	08009c59 	.word	0x08009c59
 8009b10:	08009ab5 	.word	0x08009ab5
 8009b14:	08009b63 	.word	0x08009b63
 8009b18:	08009ab5 	.word	0x08009ab5
 8009b1c:	08009ab5 	.word	0x08009ab5
 8009b20:	08009bf9 	.word	0x08009bf9
 8009b24:	6833      	ldr	r3, [r6, #0]
 8009b26:	1d1a      	adds	r2, r3, #4
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	6032      	str	r2, [r6, #0]
 8009b2c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009b30:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009b34:	2301      	movs	r3, #1
 8009b36:	e09c      	b.n	8009c72 <_printf_i+0x1e6>
 8009b38:	6833      	ldr	r3, [r6, #0]
 8009b3a:	6820      	ldr	r0, [r4, #0]
 8009b3c:	1d19      	adds	r1, r3, #4
 8009b3e:	6031      	str	r1, [r6, #0]
 8009b40:	0606      	lsls	r6, r0, #24
 8009b42:	d501      	bpl.n	8009b48 <_printf_i+0xbc>
 8009b44:	681d      	ldr	r5, [r3, #0]
 8009b46:	e003      	b.n	8009b50 <_printf_i+0xc4>
 8009b48:	0645      	lsls	r5, r0, #25
 8009b4a:	d5fb      	bpl.n	8009b44 <_printf_i+0xb8>
 8009b4c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009b50:	2d00      	cmp	r5, #0
 8009b52:	da03      	bge.n	8009b5c <_printf_i+0xd0>
 8009b54:	232d      	movs	r3, #45	@ 0x2d
 8009b56:	426d      	negs	r5, r5
 8009b58:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009b5c:	4858      	ldr	r0, [pc, #352]	@ (8009cc0 <_printf_i+0x234>)
 8009b5e:	230a      	movs	r3, #10
 8009b60:	e011      	b.n	8009b86 <_printf_i+0xfa>
 8009b62:	6821      	ldr	r1, [r4, #0]
 8009b64:	6833      	ldr	r3, [r6, #0]
 8009b66:	0608      	lsls	r0, r1, #24
 8009b68:	f853 5b04 	ldr.w	r5, [r3], #4
 8009b6c:	d402      	bmi.n	8009b74 <_printf_i+0xe8>
 8009b6e:	0649      	lsls	r1, r1, #25
 8009b70:	bf48      	it	mi
 8009b72:	b2ad      	uxthmi	r5, r5
 8009b74:	2f6f      	cmp	r7, #111	@ 0x6f
 8009b76:	4852      	ldr	r0, [pc, #328]	@ (8009cc0 <_printf_i+0x234>)
 8009b78:	6033      	str	r3, [r6, #0]
 8009b7a:	bf14      	ite	ne
 8009b7c:	230a      	movne	r3, #10
 8009b7e:	2308      	moveq	r3, #8
 8009b80:	2100      	movs	r1, #0
 8009b82:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009b86:	6866      	ldr	r6, [r4, #4]
 8009b88:	60a6      	str	r6, [r4, #8]
 8009b8a:	2e00      	cmp	r6, #0
 8009b8c:	db05      	blt.n	8009b9a <_printf_i+0x10e>
 8009b8e:	6821      	ldr	r1, [r4, #0]
 8009b90:	432e      	orrs	r6, r5
 8009b92:	f021 0104 	bic.w	r1, r1, #4
 8009b96:	6021      	str	r1, [r4, #0]
 8009b98:	d04b      	beq.n	8009c32 <_printf_i+0x1a6>
 8009b9a:	4616      	mov	r6, r2
 8009b9c:	fbb5 f1f3 	udiv	r1, r5, r3
 8009ba0:	fb03 5711 	mls	r7, r3, r1, r5
 8009ba4:	5dc7      	ldrb	r7, [r0, r7]
 8009ba6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009baa:	462f      	mov	r7, r5
 8009bac:	42bb      	cmp	r3, r7
 8009bae:	460d      	mov	r5, r1
 8009bb0:	d9f4      	bls.n	8009b9c <_printf_i+0x110>
 8009bb2:	2b08      	cmp	r3, #8
 8009bb4:	d10b      	bne.n	8009bce <_printf_i+0x142>
 8009bb6:	6823      	ldr	r3, [r4, #0]
 8009bb8:	07df      	lsls	r7, r3, #31
 8009bba:	d508      	bpl.n	8009bce <_printf_i+0x142>
 8009bbc:	6923      	ldr	r3, [r4, #16]
 8009bbe:	6861      	ldr	r1, [r4, #4]
 8009bc0:	4299      	cmp	r1, r3
 8009bc2:	bfde      	ittt	le
 8009bc4:	2330      	movle	r3, #48	@ 0x30
 8009bc6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009bca:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009bce:	1b92      	subs	r2, r2, r6
 8009bd0:	6122      	str	r2, [r4, #16]
 8009bd2:	f8cd a000 	str.w	sl, [sp]
 8009bd6:	464b      	mov	r3, r9
 8009bd8:	aa03      	add	r2, sp, #12
 8009bda:	4621      	mov	r1, r4
 8009bdc:	4640      	mov	r0, r8
 8009bde:	f7ff fee7 	bl	80099b0 <_printf_common>
 8009be2:	3001      	adds	r0, #1
 8009be4:	d14a      	bne.n	8009c7c <_printf_i+0x1f0>
 8009be6:	f04f 30ff 	mov.w	r0, #4294967295
 8009bea:	b004      	add	sp, #16
 8009bec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bf0:	6823      	ldr	r3, [r4, #0]
 8009bf2:	f043 0320 	orr.w	r3, r3, #32
 8009bf6:	6023      	str	r3, [r4, #0]
 8009bf8:	4832      	ldr	r0, [pc, #200]	@ (8009cc4 <_printf_i+0x238>)
 8009bfa:	2778      	movs	r7, #120	@ 0x78
 8009bfc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009c00:	6823      	ldr	r3, [r4, #0]
 8009c02:	6831      	ldr	r1, [r6, #0]
 8009c04:	061f      	lsls	r7, r3, #24
 8009c06:	f851 5b04 	ldr.w	r5, [r1], #4
 8009c0a:	d402      	bmi.n	8009c12 <_printf_i+0x186>
 8009c0c:	065f      	lsls	r7, r3, #25
 8009c0e:	bf48      	it	mi
 8009c10:	b2ad      	uxthmi	r5, r5
 8009c12:	6031      	str	r1, [r6, #0]
 8009c14:	07d9      	lsls	r1, r3, #31
 8009c16:	bf44      	itt	mi
 8009c18:	f043 0320 	orrmi.w	r3, r3, #32
 8009c1c:	6023      	strmi	r3, [r4, #0]
 8009c1e:	b11d      	cbz	r5, 8009c28 <_printf_i+0x19c>
 8009c20:	2310      	movs	r3, #16
 8009c22:	e7ad      	b.n	8009b80 <_printf_i+0xf4>
 8009c24:	4826      	ldr	r0, [pc, #152]	@ (8009cc0 <_printf_i+0x234>)
 8009c26:	e7e9      	b.n	8009bfc <_printf_i+0x170>
 8009c28:	6823      	ldr	r3, [r4, #0]
 8009c2a:	f023 0320 	bic.w	r3, r3, #32
 8009c2e:	6023      	str	r3, [r4, #0]
 8009c30:	e7f6      	b.n	8009c20 <_printf_i+0x194>
 8009c32:	4616      	mov	r6, r2
 8009c34:	e7bd      	b.n	8009bb2 <_printf_i+0x126>
 8009c36:	6833      	ldr	r3, [r6, #0]
 8009c38:	6825      	ldr	r5, [r4, #0]
 8009c3a:	6961      	ldr	r1, [r4, #20]
 8009c3c:	1d18      	adds	r0, r3, #4
 8009c3e:	6030      	str	r0, [r6, #0]
 8009c40:	062e      	lsls	r6, r5, #24
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	d501      	bpl.n	8009c4a <_printf_i+0x1be>
 8009c46:	6019      	str	r1, [r3, #0]
 8009c48:	e002      	b.n	8009c50 <_printf_i+0x1c4>
 8009c4a:	0668      	lsls	r0, r5, #25
 8009c4c:	d5fb      	bpl.n	8009c46 <_printf_i+0x1ba>
 8009c4e:	8019      	strh	r1, [r3, #0]
 8009c50:	2300      	movs	r3, #0
 8009c52:	6123      	str	r3, [r4, #16]
 8009c54:	4616      	mov	r6, r2
 8009c56:	e7bc      	b.n	8009bd2 <_printf_i+0x146>
 8009c58:	6833      	ldr	r3, [r6, #0]
 8009c5a:	1d1a      	adds	r2, r3, #4
 8009c5c:	6032      	str	r2, [r6, #0]
 8009c5e:	681e      	ldr	r6, [r3, #0]
 8009c60:	6862      	ldr	r2, [r4, #4]
 8009c62:	2100      	movs	r1, #0
 8009c64:	4630      	mov	r0, r6
 8009c66:	f7f6 fab3 	bl	80001d0 <memchr>
 8009c6a:	b108      	cbz	r0, 8009c70 <_printf_i+0x1e4>
 8009c6c:	1b80      	subs	r0, r0, r6
 8009c6e:	6060      	str	r0, [r4, #4]
 8009c70:	6863      	ldr	r3, [r4, #4]
 8009c72:	6123      	str	r3, [r4, #16]
 8009c74:	2300      	movs	r3, #0
 8009c76:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009c7a:	e7aa      	b.n	8009bd2 <_printf_i+0x146>
 8009c7c:	6923      	ldr	r3, [r4, #16]
 8009c7e:	4632      	mov	r2, r6
 8009c80:	4649      	mov	r1, r9
 8009c82:	4640      	mov	r0, r8
 8009c84:	47d0      	blx	sl
 8009c86:	3001      	adds	r0, #1
 8009c88:	d0ad      	beq.n	8009be6 <_printf_i+0x15a>
 8009c8a:	6823      	ldr	r3, [r4, #0]
 8009c8c:	079b      	lsls	r3, r3, #30
 8009c8e:	d413      	bmi.n	8009cb8 <_printf_i+0x22c>
 8009c90:	68e0      	ldr	r0, [r4, #12]
 8009c92:	9b03      	ldr	r3, [sp, #12]
 8009c94:	4298      	cmp	r0, r3
 8009c96:	bfb8      	it	lt
 8009c98:	4618      	movlt	r0, r3
 8009c9a:	e7a6      	b.n	8009bea <_printf_i+0x15e>
 8009c9c:	2301      	movs	r3, #1
 8009c9e:	4632      	mov	r2, r6
 8009ca0:	4649      	mov	r1, r9
 8009ca2:	4640      	mov	r0, r8
 8009ca4:	47d0      	blx	sl
 8009ca6:	3001      	adds	r0, #1
 8009ca8:	d09d      	beq.n	8009be6 <_printf_i+0x15a>
 8009caa:	3501      	adds	r5, #1
 8009cac:	68e3      	ldr	r3, [r4, #12]
 8009cae:	9903      	ldr	r1, [sp, #12]
 8009cb0:	1a5b      	subs	r3, r3, r1
 8009cb2:	42ab      	cmp	r3, r5
 8009cb4:	dcf2      	bgt.n	8009c9c <_printf_i+0x210>
 8009cb6:	e7eb      	b.n	8009c90 <_printf_i+0x204>
 8009cb8:	2500      	movs	r5, #0
 8009cba:	f104 0619 	add.w	r6, r4, #25
 8009cbe:	e7f5      	b.n	8009cac <_printf_i+0x220>
 8009cc0:	0800d109 	.word	0x0800d109
 8009cc4:	0800d11a 	.word	0x0800d11a

08009cc8 <_scanf_float>:
 8009cc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ccc:	b087      	sub	sp, #28
 8009cce:	4691      	mov	r9, r2
 8009cd0:	9303      	str	r3, [sp, #12]
 8009cd2:	688b      	ldr	r3, [r1, #8]
 8009cd4:	1e5a      	subs	r2, r3, #1
 8009cd6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8009cda:	bf81      	itttt	hi
 8009cdc:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8009ce0:	eb03 0b05 	addhi.w	fp, r3, r5
 8009ce4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8009ce8:	608b      	strhi	r3, [r1, #8]
 8009cea:	680b      	ldr	r3, [r1, #0]
 8009cec:	460a      	mov	r2, r1
 8009cee:	f04f 0500 	mov.w	r5, #0
 8009cf2:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8009cf6:	f842 3b1c 	str.w	r3, [r2], #28
 8009cfa:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8009cfe:	4680      	mov	r8, r0
 8009d00:	460c      	mov	r4, r1
 8009d02:	bf98      	it	ls
 8009d04:	f04f 0b00 	movls.w	fp, #0
 8009d08:	9201      	str	r2, [sp, #4]
 8009d0a:	4616      	mov	r6, r2
 8009d0c:	46aa      	mov	sl, r5
 8009d0e:	462f      	mov	r7, r5
 8009d10:	9502      	str	r5, [sp, #8]
 8009d12:	68a2      	ldr	r2, [r4, #8]
 8009d14:	b15a      	cbz	r2, 8009d2e <_scanf_float+0x66>
 8009d16:	f8d9 3000 	ldr.w	r3, [r9]
 8009d1a:	781b      	ldrb	r3, [r3, #0]
 8009d1c:	2b4e      	cmp	r3, #78	@ 0x4e
 8009d1e:	d863      	bhi.n	8009de8 <_scanf_float+0x120>
 8009d20:	2b40      	cmp	r3, #64	@ 0x40
 8009d22:	d83b      	bhi.n	8009d9c <_scanf_float+0xd4>
 8009d24:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8009d28:	b2c8      	uxtb	r0, r1
 8009d2a:	280e      	cmp	r0, #14
 8009d2c:	d939      	bls.n	8009da2 <_scanf_float+0xda>
 8009d2e:	b11f      	cbz	r7, 8009d38 <_scanf_float+0x70>
 8009d30:	6823      	ldr	r3, [r4, #0]
 8009d32:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009d36:	6023      	str	r3, [r4, #0]
 8009d38:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009d3c:	f1ba 0f01 	cmp.w	sl, #1
 8009d40:	f200 8114 	bhi.w	8009f6c <_scanf_float+0x2a4>
 8009d44:	9b01      	ldr	r3, [sp, #4]
 8009d46:	429e      	cmp	r6, r3
 8009d48:	f200 8105 	bhi.w	8009f56 <_scanf_float+0x28e>
 8009d4c:	2001      	movs	r0, #1
 8009d4e:	b007      	add	sp, #28
 8009d50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d54:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8009d58:	2a0d      	cmp	r2, #13
 8009d5a:	d8e8      	bhi.n	8009d2e <_scanf_float+0x66>
 8009d5c:	a101      	add	r1, pc, #4	@ (adr r1, 8009d64 <_scanf_float+0x9c>)
 8009d5e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009d62:	bf00      	nop
 8009d64:	08009ead 	.word	0x08009ead
 8009d68:	08009d2f 	.word	0x08009d2f
 8009d6c:	08009d2f 	.word	0x08009d2f
 8009d70:	08009d2f 	.word	0x08009d2f
 8009d74:	08009f09 	.word	0x08009f09
 8009d78:	08009ee3 	.word	0x08009ee3
 8009d7c:	08009d2f 	.word	0x08009d2f
 8009d80:	08009d2f 	.word	0x08009d2f
 8009d84:	08009ebb 	.word	0x08009ebb
 8009d88:	08009d2f 	.word	0x08009d2f
 8009d8c:	08009d2f 	.word	0x08009d2f
 8009d90:	08009d2f 	.word	0x08009d2f
 8009d94:	08009d2f 	.word	0x08009d2f
 8009d98:	08009e77 	.word	0x08009e77
 8009d9c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8009da0:	e7da      	b.n	8009d58 <_scanf_float+0x90>
 8009da2:	290e      	cmp	r1, #14
 8009da4:	d8c3      	bhi.n	8009d2e <_scanf_float+0x66>
 8009da6:	a001      	add	r0, pc, #4	@ (adr r0, 8009dac <_scanf_float+0xe4>)
 8009da8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009dac:	08009e67 	.word	0x08009e67
 8009db0:	08009d2f 	.word	0x08009d2f
 8009db4:	08009e67 	.word	0x08009e67
 8009db8:	08009ef7 	.word	0x08009ef7
 8009dbc:	08009d2f 	.word	0x08009d2f
 8009dc0:	08009e09 	.word	0x08009e09
 8009dc4:	08009e4d 	.word	0x08009e4d
 8009dc8:	08009e4d 	.word	0x08009e4d
 8009dcc:	08009e4d 	.word	0x08009e4d
 8009dd0:	08009e4d 	.word	0x08009e4d
 8009dd4:	08009e4d 	.word	0x08009e4d
 8009dd8:	08009e4d 	.word	0x08009e4d
 8009ddc:	08009e4d 	.word	0x08009e4d
 8009de0:	08009e4d 	.word	0x08009e4d
 8009de4:	08009e4d 	.word	0x08009e4d
 8009de8:	2b6e      	cmp	r3, #110	@ 0x6e
 8009dea:	d809      	bhi.n	8009e00 <_scanf_float+0x138>
 8009dec:	2b60      	cmp	r3, #96	@ 0x60
 8009dee:	d8b1      	bhi.n	8009d54 <_scanf_float+0x8c>
 8009df0:	2b54      	cmp	r3, #84	@ 0x54
 8009df2:	d07b      	beq.n	8009eec <_scanf_float+0x224>
 8009df4:	2b59      	cmp	r3, #89	@ 0x59
 8009df6:	d19a      	bne.n	8009d2e <_scanf_float+0x66>
 8009df8:	2d07      	cmp	r5, #7
 8009dfa:	d198      	bne.n	8009d2e <_scanf_float+0x66>
 8009dfc:	2508      	movs	r5, #8
 8009dfe:	e02f      	b.n	8009e60 <_scanf_float+0x198>
 8009e00:	2b74      	cmp	r3, #116	@ 0x74
 8009e02:	d073      	beq.n	8009eec <_scanf_float+0x224>
 8009e04:	2b79      	cmp	r3, #121	@ 0x79
 8009e06:	e7f6      	b.n	8009df6 <_scanf_float+0x12e>
 8009e08:	6821      	ldr	r1, [r4, #0]
 8009e0a:	05c8      	lsls	r0, r1, #23
 8009e0c:	d51e      	bpl.n	8009e4c <_scanf_float+0x184>
 8009e0e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8009e12:	6021      	str	r1, [r4, #0]
 8009e14:	3701      	adds	r7, #1
 8009e16:	f1bb 0f00 	cmp.w	fp, #0
 8009e1a:	d003      	beq.n	8009e24 <_scanf_float+0x15c>
 8009e1c:	3201      	adds	r2, #1
 8009e1e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009e22:	60a2      	str	r2, [r4, #8]
 8009e24:	68a3      	ldr	r3, [r4, #8]
 8009e26:	3b01      	subs	r3, #1
 8009e28:	60a3      	str	r3, [r4, #8]
 8009e2a:	6923      	ldr	r3, [r4, #16]
 8009e2c:	3301      	adds	r3, #1
 8009e2e:	6123      	str	r3, [r4, #16]
 8009e30:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8009e34:	3b01      	subs	r3, #1
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	f8c9 3004 	str.w	r3, [r9, #4]
 8009e3c:	f340 8082 	ble.w	8009f44 <_scanf_float+0x27c>
 8009e40:	f8d9 3000 	ldr.w	r3, [r9]
 8009e44:	3301      	adds	r3, #1
 8009e46:	f8c9 3000 	str.w	r3, [r9]
 8009e4a:	e762      	b.n	8009d12 <_scanf_float+0x4a>
 8009e4c:	eb1a 0105 	adds.w	r1, sl, r5
 8009e50:	f47f af6d 	bne.w	8009d2e <_scanf_float+0x66>
 8009e54:	6822      	ldr	r2, [r4, #0]
 8009e56:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8009e5a:	6022      	str	r2, [r4, #0]
 8009e5c:	460d      	mov	r5, r1
 8009e5e:	468a      	mov	sl, r1
 8009e60:	f806 3b01 	strb.w	r3, [r6], #1
 8009e64:	e7de      	b.n	8009e24 <_scanf_float+0x15c>
 8009e66:	6822      	ldr	r2, [r4, #0]
 8009e68:	0610      	lsls	r0, r2, #24
 8009e6a:	f57f af60 	bpl.w	8009d2e <_scanf_float+0x66>
 8009e6e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009e72:	6022      	str	r2, [r4, #0]
 8009e74:	e7f4      	b.n	8009e60 <_scanf_float+0x198>
 8009e76:	f1ba 0f00 	cmp.w	sl, #0
 8009e7a:	d10c      	bne.n	8009e96 <_scanf_float+0x1ce>
 8009e7c:	b977      	cbnz	r7, 8009e9c <_scanf_float+0x1d4>
 8009e7e:	6822      	ldr	r2, [r4, #0]
 8009e80:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009e84:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009e88:	d108      	bne.n	8009e9c <_scanf_float+0x1d4>
 8009e8a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009e8e:	6022      	str	r2, [r4, #0]
 8009e90:	f04f 0a01 	mov.w	sl, #1
 8009e94:	e7e4      	b.n	8009e60 <_scanf_float+0x198>
 8009e96:	f1ba 0f02 	cmp.w	sl, #2
 8009e9a:	d050      	beq.n	8009f3e <_scanf_float+0x276>
 8009e9c:	2d01      	cmp	r5, #1
 8009e9e:	d002      	beq.n	8009ea6 <_scanf_float+0x1de>
 8009ea0:	2d04      	cmp	r5, #4
 8009ea2:	f47f af44 	bne.w	8009d2e <_scanf_float+0x66>
 8009ea6:	3501      	adds	r5, #1
 8009ea8:	b2ed      	uxtb	r5, r5
 8009eaa:	e7d9      	b.n	8009e60 <_scanf_float+0x198>
 8009eac:	f1ba 0f01 	cmp.w	sl, #1
 8009eb0:	f47f af3d 	bne.w	8009d2e <_scanf_float+0x66>
 8009eb4:	f04f 0a02 	mov.w	sl, #2
 8009eb8:	e7d2      	b.n	8009e60 <_scanf_float+0x198>
 8009eba:	b975      	cbnz	r5, 8009eda <_scanf_float+0x212>
 8009ebc:	2f00      	cmp	r7, #0
 8009ebe:	f47f af37 	bne.w	8009d30 <_scanf_float+0x68>
 8009ec2:	6822      	ldr	r2, [r4, #0]
 8009ec4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009ec8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009ecc:	f040 8103 	bne.w	800a0d6 <_scanf_float+0x40e>
 8009ed0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009ed4:	6022      	str	r2, [r4, #0]
 8009ed6:	2501      	movs	r5, #1
 8009ed8:	e7c2      	b.n	8009e60 <_scanf_float+0x198>
 8009eda:	2d03      	cmp	r5, #3
 8009edc:	d0e3      	beq.n	8009ea6 <_scanf_float+0x1de>
 8009ede:	2d05      	cmp	r5, #5
 8009ee0:	e7df      	b.n	8009ea2 <_scanf_float+0x1da>
 8009ee2:	2d02      	cmp	r5, #2
 8009ee4:	f47f af23 	bne.w	8009d2e <_scanf_float+0x66>
 8009ee8:	2503      	movs	r5, #3
 8009eea:	e7b9      	b.n	8009e60 <_scanf_float+0x198>
 8009eec:	2d06      	cmp	r5, #6
 8009eee:	f47f af1e 	bne.w	8009d2e <_scanf_float+0x66>
 8009ef2:	2507      	movs	r5, #7
 8009ef4:	e7b4      	b.n	8009e60 <_scanf_float+0x198>
 8009ef6:	6822      	ldr	r2, [r4, #0]
 8009ef8:	0591      	lsls	r1, r2, #22
 8009efa:	f57f af18 	bpl.w	8009d2e <_scanf_float+0x66>
 8009efe:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8009f02:	6022      	str	r2, [r4, #0]
 8009f04:	9702      	str	r7, [sp, #8]
 8009f06:	e7ab      	b.n	8009e60 <_scanf_float+0x198>
 8009f08:	6822      	ldr	r2, [r4, #0]
 8009f0a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8009f0e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8009f12:	d005      	beq.n	8009f20 <_scanf_float+0x258>
 8009f14:	0550      	lsls	r0, r2, #21
 8009f16:	f57f af0a 	bpl.w	8009d2e <_scanf_float+0x66>
 8009f1a:	2f00      	cmp	r7, #0
 8009f1c:	f000 80db 	beq.w	800a0d6 <_scanf_float+0x40e>
 8009f20:	0591      	lsls	r1, r2, #22
 8009f22:	bf58      	it	pl
 8009f24:	9902      	ldrpl	r1, [sp, #8]
 8009f26:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009f2a:	bf58      	it	pl
 8009f2c:	1a79      	subpl	r1, r7, r1
 8009f2e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8009f32:	bf58      	it	pl
 8009f34:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8009f38:	6022      	str	r2, [r4, #0]
 8009f3a:	2700      	movs	r7, #0
 8009f3c:	e790      	b.n	8009e60 <_scanf_float+0x198>
 8009f3e:	f04f 0a03 	mov.w	sl, #3
 8009f42:	e78d      	b.n	8009e60 <_scanf_float+0x198>
 8009f44:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8009f48:	4649      	mov	r1, r9
 8009f4a:	4640      	mov	r0, r8
 8009f4c:	4798      	blx	r3
 8009f4e:	2800      	cmp	r0, #0
 8009f50:	f43f aedf 	beq.w	8009d12 <_scanf_float+0x4a>
 8009f54:	e6eb      	b.n	8009d2e <_scanf_float+0x66>
 8009f56:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009f5a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009f5e:	464a      	mov	r2, r9
 8009f60:	4640      	mov	r0, r8
 8009f62:	4798      	blx	r3
 8009f64:	6923      	ldr	r3, [r4, #16]
 8009f66:	3b01      	subs	r3, #1
 8009f68:	6123      	str	r3, [r4, #16]
 8009f6a:	e6eb      	b.n	8009d44 <_scanf_float+0x7c>
 8009f6c:	1e6b      	subs	r3, r5, #1
 8009f6e:	2b06      	cmp	r3, #6
 8009f70:	d824      	bhi.n	8009fbc <_scanf_float+0x2f4>
 8009f72:	2d02      	cmp	r5, #2
 8009f74:	d836      	bhi.n	8009fe4 <_scanf_float+0x31c>
 8009f76:	9b01      	ldr	r3, [sp, #4]
 8009f78:	429e      	cmp	r6, r3
 8009f7a:	f67f aee7 	bls.w	8009d4c <_scanf_float+0x84>
 8009f7e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009f82:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009f86:	464a      	mov	r2, r9
 8009f88:	4640      	mov	r0, r8
 8009f8a:	4798      	blx	r3
 8009f8c:	6923      	ldr	r3, [r4, #16]
 8009f8e:	3b01      	subs	r3, #1
 8009f90:	6123      	str	r3, [r4, #16]
 8009f92:	e7f0      	b.n	8009f76 <_scanf_float+0x2ae>
 8009f94:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009f98:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8009f9c:	464a      	mov	r2, r9
 8009f9e:	4640      	mov	r0, r8
 8009fa0:	4798      	blx	r3
 8009fa2:	6923      	ldr	r3, [r4, #16]
 8009fa4:	3b01      	subs	r3, #1
 8009fa6:	6123      	str	r3, [r4, #16]
 8009fa8:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009fac:	fa5f fa8a 	uxtb.w	sl, sl
 8009fb0:	f1ba 0f02 	cmp.w	sl, #2
 8009fb4:	d1ee      	bne.n	8009f94 <_scanf_float+0x2cc>
 8009fb6:	3d03      	subs	r5, #3
 8009fb8:	b2ed      	uxtb	r5, r5
 8009fba:	1b76      	subs	r6, r6, r5
 8009fbc:	6823      	ldr	r3, [r4, #0]
 8009fbe:	05da      	lsls	r2, r3, #23
 8009fc0:	d530      	bpl.n	800a024 <_scanf_float+0x35c>
 8009fc2:	055b      	lsls	r3, r3, #21
 8009fc4:	d511      	bpl.n	8009fea <_scanf_float+0x322>
 8009fc6:	9b01      	ldr	r3, [sp, #4]
 8009fc8:	429e      	cmp	r6, r3
 8009fca:	f67f aebf 	bls.w	8009d4c <_scanf_float+0x84>
 8009fce:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009fd2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009fd6:	464a      	mov	r2, r9
 8009fd8:	4640      	mov	r0, r8
 8009fda:	4798      	blx	r3
 8009fdc:	6923      	ldr	r3, [r4, #16]
 8009fde:	3b01      	subs	r3, #1
 8009fe0:	6123      	str	r3, [r4, #16]
 8009fe2:	e7f0      	b.n	8009fc6 <_scanf_float+0x2fe>
 8009fe4:	46aa      	mov	sl, r5
 8009fe6:	46b3      	mov	fp, r6
 8009fe8:	e7de      	b.n	8009fa8 <_scanf_float+0x2e0>
 8009fea:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8009fee:	6923      	ldr	r3, [r4, #16]
 8009ff0:	2965      	cmp	r1, #101	@ 0x65
 8009ff2:	f103 33ff 	add.w	r3, r3, #4294967295
 8009ff6:	f106 35ff 	add.w	r5, r6, #4294967295
 8009ffa:	6123      	str	r3, [r4, #16]
 8009ffc:	d00c      	beq.n	800a018 <_scanf_float+0x350>
 8009ffe:	2945      	cmp	r1, #69	@ 0x45
 800a000:	d00a      	beq.n	800a018 <_scanf_float+0x350>
 800a002:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a006:	464a      	mov	r2, r9
 800a008:	4640      	mov	r0, r8
 800a00a:	4798      	blx	r3
 800a00c:	6923      	ldr	r3, [r4, #16]
 800a00e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a012:	3b01      	subs	r3, #1
 800a014:	1eb5      	subs	r5, r6, #2
 800a016:	6123      	str	r3, [r4, #16]
 800a018:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a01c:	464a      	mov	r2, r9
 800a01e:	4640      	mov	r0, r8
 800a020:	4798      	blx	r3
 800a022:	462e      	mov	r6, r5
 800a024:	6822      	ldr	r2, [r4, #0]
 800a026:	f012 0210 	ands.w	r2, r2, #16
 800a02a:	d001      	beq.n	800a030 <_scanf_float+0x368>
 800a02c:	2000      	movs	r0, #0
 800a02e:	e68e      	b.n	8009d4e <_scanf_float+0x86>
 800a030:	7032      	strb	r2, [r6, #0]
 800a032:	6823      	ldr	r3, [r4, #0]
 800a034:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a038:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a03c:	d125      	bne.n	800a08a <_scanf_float+0x3c2>
 800a03e:	9b02      	ldr	r3, [sp, #8]
 800a040:	429f      	cmp	r7, r3
 800a042:	d00a      	beq.n	800a05a <_scanf_float+0x392>
 800a044:	1bda      	subs	r2, r3, r7
 800a046:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800a04a:	429e      	cmp	r6, r3
 800a04c:	bf28      	it	cs
 800a04e:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800a052:	4922      	ldr	r1, [pc, #136]	@ (800a0dc <_scanf_float+0x414>)
 800a054:	4630      	mov	r0, r6
 800a056:	f000 f919 	bl	800a28c <siprintf>
 800a05a:	9901      	ldr	r1, [sp, #4]
 800a05c:	2200      	movs	r2, #0
 800a05e:	4640      	mov	r0, r8
 800a060:	f7ff f9d6 	bl	8009410 <_strtod_r>
 800a064:	9b03      	ldr	r3, [sp, #12]
 800a066:	6821      	ldr	r1, [r4, #0]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	f011 0f02 	tst.w	r1, #2
 800a06e:	ec57 6b10 	vmov	r6, r7, d0
 800a072:	f103 0204 	add.w	r2, r3, #4
 800a076:	d015      	beq.n	800a0a4 <_scanf_float+0x3dc>
 800a078:	9903      	ldr	r1, [sp, #12]
 800a07a:	600a      	str	r2, [r1, #0]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	e9c3 6700 	strd	r6, r7, [r3]
 800a082:	68e3      	ldr	r3, [r4, #12]
 800a084:	3301      	adds	r3, #1
 800a086:	60e3      	str	r3, [r4, #12]
 800a088:	e7d0      	b.n	800a02c <_scanf_float+0x364>
 800a08a:	9b04      	ldr	r3, [sp, #16]
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d0e4      	beq.n	800a05a <_scanf_float+0x392>
 800a090:	9905      	ldr	r1, [sp, #20]
 800a092:	230a      	movs	r3, #10
 800a094:	3101      	adds	r1, #1
 800a096:	4640      	mov	r0, r8
 800a098:	f002 f994 	bl	800c3c4 <_strtol_r>
 800a09c:	9b04      	ldr	r3, [sp, #16]
 800a09e:	9e05      	ldr	r6, [sp, #20]
 800a0a0:	1ac2      	subs	r2, r0, r3
 800a0a2:	e7d0      	b.n	800a046 <_scanf_float+0x37e>
 800a0a4:	f011 0f04 	tst.w	r1, #4
 800a0a8:	9903      	ldr	r1, [sp, #12]
 800a0aa:	600a      	str	r2, [r1, #0]
 800a0ac:	d1e6      	bne.n	800a07c <_scanf_float+0x3b4>
 800a0ae:	681d      	ldr	r5, [r3, #0]
 800a0b0:	4632      	mov	r2, r6
 800a0b2:	463b      	mov	r3, r7
 800a0b4:	4630      	mov	r0, r6
 800a0b6:	4639      	mov	r1, r7
 800a0b8:	f7f6 fd38 	bl	8000b2c <__aeabi_dcmpun>
 800a0bc:	b128      	cbz	r0, 800a0ca <_scanf_float+0x402>
 800a0be:	4808      	ldr	r0, [pc, #32]	@ (800a0e0 <_scanf_float+0x418>)
 800a0c0:	f000 fa5e 	bl	800a580 <nanf>
 800a0c4:	ed85 0a00 	vstr	s0, [r5]
 800a0c8:	e7db      	b.n	800a082 <_scanf_float+0x3ba>
 800a0ca:	4630      	mov	r0, r6
 800a0cc:	4639      	mov	r1, r7
 800a0ce:	f7f6 fd8b 	bl	8000be8 <__aeabi_d2f>
 800a0d2:	6028      	str	r0, [r5, #0]
 800a0d4:	e7d5      	b.n	800a082 <_scanf_float+0x3ba>
 800a0d6:	2700      	movs	r7, #0
 800a0d8:	e62e      	b.n	8009d38 <_scanf_float+0x70>
 800a0da:	bf00      	nop
 800a0dc:	0800d12b 	.word	0x0800d12b
 800a0e0:	0800d0f4 	.word	0x0800d0f4

0800a0e4 <std>:
 800a0e4:	2300      	movs	r3, #0
 800a0e6:	b510      	push	{r4, lr}
 800a0e8:	4604      	mov	r4, r0
 800a0ea:	e9c0 3300 	strd	r3, r3, [r0]
 800a0ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a0f2:	6083      	str	r3, [r0, #8]
 800a0f4:	8181      	strh	r1, [r0, #12]
 800a0f6:	6643      	str	r3, [r0, #100]	@ 0x64
 800a0f8:	81c2      	strh	r2, [r0, #14]
 800a0fa:	6183      	str	r3, [r0, #24]
 800a0fc:	4619      	mov	r1, r3
 800a0fe:	2208      	movs	r2, #8
 800a100:	305c      	adds	r0, #92	@ 0x5c
 800a102:	f000 f928 	bl	800a356 <memset>
 800a106:	4b0d      	ldr	r3, [pc, #52]	@ (800a13c <std+0x58>)
 800a108:	6263      	str	r3, [r4, #36]	@ 0x24
 800a10a:	4b0d      	ldr	r3, [pc, #52]	@ (800a140 <std+0x5c>)
 800a10c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a10e:	4b0d      	ldr	r3, [pc, #52]	@ (800a144 <std+0x60>)
 800a110:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a112:	4b0d      	ldr	r3, [pc, #52]	@ (800a148 <std+0x64>)
 800a114:	6323      	str	r3, [r4, #48]	@ 0x30
 800a116:	4b0d      	ldr	r3, [pc, #52]	@ (800a14c <std+0x68>)
 800a118:	6224      	str	r4, [r4, #32]
 800a11a:	429c      	cmp	r4, r3
 800a11c:	d006      	beq.n	800a12c <std+0x48>
 800a11e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a122:	4294      	cmp	r4, r2
 800a124:	d002      	beq.n	800a12c <std+0x48>
 800a126:	33d0      	adds	r3, #208	@ 0xd0
 800a128:	429c      	cmp	r4, r3
 800a12a:	d105      	bne.n	800a138 <std+0x54>
 800a12c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a130:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a134:	f000 ba0a 	b.w	800a54c <__retarget_lock_init_recursive>
 800a138:	bd10      	pop	{r4, pc}
 800a13a:	bf00      	nop
 800a13c:	0800a2d1 	.word	0x0800a2d1
 800a140:	0800a2f3 	.word	0x0800a2f3
 800a144:	0800a32b 	.word	0x0800a32b
 800a148:	0800a34f 	.word	0x0800a34f
 800a14c:	20000da0 	.word	0x20000da0

0800a150 <stdio_exit_handler>:
 800a150:	4a02      	ldr	r2, [pc, #8]	@ (800a15c <stdio_exit_handler+0xc>)
 800a152:	4903      	ldr	r1, [pc, #12]	@ (800a160 <stdio_exit_handler+0x10>)
 800a154:	4803      	ldr	r0, [pc, #12]	@ (800a164 <stdio_exit_handler+0x14>)
 800a156:	f000 b87b 	b.w	800a250 <_fwalk_sglue>
 800a15a:	bf00      	nop
 800a15c:	20000188 	.word	0x20000188
 800a160:	0800ca1d 	.word	0x0800ca1d
 800a164:	20000304 	.word	0x20000304

0800a168 <cleanup_stdio>:
 800a168:	6841      	ldr	r1, [r0, #4]
 800a16a:	4b0c      	ldr	r3, [pc, #48]	@ (800a19c <cleanup_stdio+0x34>)
 800a16c:	4299      	cmp	r1, r3
 800a16e:	b510      	push	{r4, lr}
 800a170:	4604      	mov	r4, r0
 800a172:	d001      	beq.n	800a178 <cleanup_stdio+0x10>
 800a174:	f002 fc52 	bl	800ca1c <_fflush_r>
 800a178:	68a1      	ldr	r1, [r4, #8]
 800a17a:	4b09      	ldr	r3, [pc, #36]	@ (800a1a0 <cleanup_stdio+0x38>)
 800a17c:	4299      	cmp	r1, r3
 800a17e:	d002      	beq.n	800a186 <cleanup_stdio+0x1e>
 800a180:	4620      	mov	r0, r4
 800a182:	f002 fc4b 	bl	800ca1c <_fflush_r>
 800a186:	68e1      	ldr	r1, [r4, #12]
 800a188:	4b06      	ldr	r3, [pc, #24]	@ (800a1a4 <cleanup_stdio+0x3c>)
 800a18a:	4299      	cmp	r1, r3
 800a18c:	d004      	beq.n	800a198 <cleanup_stdio+0x30>
 800a18e:	4620      	mov	r0, r4
 800a190:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a194:	f002 bc42 	b.w	800ca1c <_fflush_r>
 800a198:	bd10      	pop	{r4, pc}
 800a19a:	bf00      	nop
 800a19c:	20000da0 	.word	0x20000da0
 800a1a0:	20000e08 	.word	0x20000e08
 800a1a4:	20000e70 	.word	0x20000e70

0800a1a8 <global_stdio_init.part.0>:
 800a1a8:	b510      	push	{r4, lr}
 800a1aa:	4b0b      	ldr	r3, [pc, #44]	@ (800a1d8 <global_stdio_init.part.0+0x30>)
 800a1ac:	4c0b      	ldr	r4, [pc, #44]	@ (800a1dc <global_stdio_init.part.0+0x34>)
 800a1ae:	4a0c      	ldr	r2, [pc, #48]	@ (800a1e0 <global_stdio_init.part.0+0x38>)
 800a1b0:	601a      	str	r2, [r3, #0]
 800a1b2:	4620      	mov	r0, r4
 800a1b4:	2200      	movs	r2, #0
 800a1b6:	2104      	movs	r1, #4
 800a1b8:	f7ff ff94 	bl	800a0e4 <std>
 800a1bc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a1c0:	2201      	movs	r2, #1
 800a1c2:	2109      	movs	r1, #9
 800a1c4:	f7ff ff8e 	bl	800a0e4 <std>
 800a1c8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a1cc:	2202      	movs	r2, #2
 800a1ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a1d2:	2112      	movs	r1, #18
 800a1d4:	f7ff bf86 	b.w	800a0e4 <std>
 800a1d8:	20000ed8 	.word	0x20000ed8
 800a1dc:	20000da0 	.word	0x20000da0
 800a1e0:	0800a151 	.word	0x0800a151

0800a1e4 <__sfp_lock_acquire>:
 800a1e4:	4801      	ldr	r0, [pc, #4]	@ (800a1ec <__sfp_lock_acquire+0x8>)
 800a1e6:	f000 b9b2 	b.w	800a54e <__retarget_lock_acquire_recursive>
 800a1ea:	bf00      	nop
 800a1ec:	20000ee1 	.word	0x20000ee1

0800a1f0 <__sfp_lock_release>:
 800a1f0:	4801      	ldr	r0, [pc, #4]	@ (800a1f8 <__sfp_lock_release+0x8>)
 800a1f2:	f000 b9ad 	b.w	800a550 <__retarget_lock_release_recursive>
 800a1f6:	bf00      	nop
 800a1f8:	20000ee1 	.word	0x20000ee1

0800a1fc <__sinit>:
 800a1fc:	b510      	push	{r4, lr}
 800a1fe:	4604      	mov	r4, r0
 800a200:	f7ff fff0 	bl	800a1e4 <__sfp_lock_acquire>
 800a204:	6a23      	ldr	r3, [r4, #32]
 800a206:	b11b      	cbz	r3, 800a210 <__sinit+0x14>
 800a208:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a20c:	f7ff bff0 	b.w	800a1f0 <__sfp_lock_release>
 800a210:	4b04      	ldr	r3, [pc, #16]	@ (800a224 <__sinit+0x28>)
 800a212:	6223      	str	r3, [r4, #32]
 800a214:	4b04      	ldr	r3, [pc, #16]	@ (800a228 <__sinit+0x2c>)
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d1f5      	bne.n	800a208 <__sinit+0xc>
 800a21c:	f7ff ffc4 	bl	800a1a8 <global_stdio_init.part.0>
 800a220:	e7f2      	b.n	800a208 <__sinit+0xc>
 800a222:	bf00      	nop
 800a224:	0800a169 	.word	0x0800a169
 800a228:	20000ed8 	.word	0x20000ed8

0800a22c <fiprintf>:
 800a22c:	b40e      	push	{r1, r2, r3}
 800a22e:	b503      	push	{r0, r1, lr}
 800a230:	4601      	mov	r1, r0
 800a232:	ab03      	add	r3, sp, #12
 800a234:	4805      	ldr	r0, [pc, #20]	@ (800a24c <fiprintf+0x20>)
 800a236:	f853 2b04 	ldr.w	r2, [r3], #4
 800a23a:	6800      	ldr	r0, [r0, #0]
 800a23c:	9301      	str	r3, [sp, #4]
 800a23e:	f002 fa51 	bl	800c6e4 <_vfiprintf_r>
 800a242:	b002      	add	sp, #8
 800a244:	f85d eb04 	ldr.w	lr, [sp], #4
 800a248:	b003      	add	sp, #12
 800a24a:	4770      	bx	lr
 800a24c:	20000300 	.word	0x20000300

0800a250 <_fwalk_sglue>:
 800a250:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a254:	4607      	mov	r7, r0
 800a256:	4688      	mov	r8, r1
 800a258:	4614      	mov	r4, r2
 800a25a:	2600      	movs	r6, #0
 800a25c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a260:	f1b9 0901 	subs.w	r9, r9, #1
 800a264:	d505      	bpl.n	800a272 <_fwalk_sglue+0x22>
 800a266:	6824      	ldr	r4, [r4, #0]
 800a268:	2c00      	cmp	r4, #0
 800a26a:	d1f7      	bne.n	800a25c <_fwalk_sglue+0xc>
 800a26c:	4630      	mov	r0, r6
 800a26e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a272:	89ab      	ldrh	r3, [r5, #12]
 800a274:	2b01      	cmp	r3, #1
 800a276:	d907      	bls.n	800a288 <_fwalk_sglue+0x38>
 800a278:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a27c:	3301      	adds	r3, #1
 800a27e:	d003      	beq.n	800a288 <_fwalk_sglue+0x38>
 800a280:	4629      	mov	r1, r5
 800a282:	4638      	mov	r0, r7
 800a284:	47c0      	blx	r8
 800a286:	4306      	orrs	r6, r0
 800a288:	3568      	adds	r5, #104	@ 0x68
 800a28a:	e7e9      	b.n	800a260 <_fwalk_sglue+0x10>

0800a28c <siprintf>:
 800a28c:	b40e      	push	{r1, r2, r3}
 800a28e:	b510      	push	{r4, lr}
 800a290:	b09d      	sub	sp, #116	@ 0x74
 800a292:	ab1f      	add	r3, sp, #124	@ 0x7c
 800a294:	9002      	str	r0, [sp, #8]
 800a296:	9006      	str	r0, [sp, #24]
 800a298:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a29c:	480a      	ldr	r0, [pc, #40]	@ (800a2c8 <siprintf+0x3c>)
 800a29e:	9107      	str	r1, [sp, #28]
 800a2a0:	9104      	str	r1, [sp, #16]
 800a2a2:	490a      	ldr	r1, [pc, #40]	@ (800a2cc <siprintf+0x40>)
 800a2a4:	f853 2b04 	ldr.w	r2, [r3], #4
 800a2a8:	9105      	str	r1, [sp, #20]
 800a2aa:	2400      	movs	r4, #0
 800a2ac:	a902      	add	r1, sp, #8
 800a2ae:	6800      	ldr	r0, [r0, #0]
 800a2b0:	9301      	str	r3, [sp, #4]
 800a2b2:	941b      	str	r4, [sp, #108]	@ 0x6c
 800a2b4:	f002 f8f0 	bl	800c498 <_svfiprintf_r>
 800a2b8:	9b02      	ldr	r3, [sp, #8]
 800a2ba:	701c      	strb	r4, [r3, #0]
 800a2bc:	b01d      	add	sp, #116	@ 0x74
 800a2be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a2c2:	b003      	add	sp, #12
 800a2c4:	4770      	bx	lr
 800a2c6:	bf00      	nop
 800a2c8:	20000300 	.word	0x20000300
 800a2cc:	ffff0208 	.word	0xffff0208

0800a2d0 <__sread>:
 800a2d0:	b510      	push	{r4, lr}
 800a2d2:	460c      	mov	r4, r1
 800a2d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2d8:	f000 f8da 	bl	800a490 <_read_r>
 800a2dc:	2800      	cmp	r0, #0
 800a2de:	bfab      	itete	ge
 800a2e0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a2e2:	89a3      	ldrhlt	r3, [r4, #12]
 800a2e4:	181b      	addge	r3, r3, r0
 800a2e6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a2ea:	bfac      	ite	ge
 800a2ec:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a2ee:	81a3      	strhlt	r3, [r4, #12]
 800a2f0:	bd10      	pop	{r4, pc}

0800a2f2 <__swrite>:
 800a2f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a2f6:	461f      	mov	r7, r3
 800a2f8:	898b      	ldrh	r3, [r1, #12]
 800a2fa:	05db      	lsls	r3, r3, #23
 800a2fc:	4605      	mov	r5, r0
 800a2fe:	460c      	mov	r4, r1
 800a300:	4616      	mov	r6, r2
 800a302:	d505      	bpl.n	800a310 <__swrite+0x1e>
 800a304:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a308:	2302      	movs	r3, #2
 800a30a:	2200      	movs	r2, #0
 800a30c:	f000 f8ae 	bl	800a46c <_lseek_r>
 800a310:	89a3      	ldrh	r3, [r4, #12]
 800a312:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a316:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a31a:	81a3      	strh	r3, [r4, #12]
 800a31c:	4632      	mov	r2, r6
 800a31e:	463b      	mov	r3, r7
 800a320:	4628      	mov	r0, r5
 800a322:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a326:	f000 b8d5 	b.w	800a4d4 <_write_r>

0800a32a <__sseek>:
 800a32a:	b510      	push	{r4, lr}
 800a32c:	460c      	mov	r4, r1
 800a32e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a332:	f000 f89b 	bl	800a46c <_lseek_r>
 800a336:	1c43      	adds	r3, r0, #1
 800a338:	89a3      	ldrh	r3, [r4, #12]
 800a33a:	bf15      	itete	ne
 800a33c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a33e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a342:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a346:	81a3      	strheq	r3, [r4, #12]
 800a348:	bf18      	it	ne
 800a34a:	81a3      	strhne	r3, [r4, #12]
 800a34c:	bd10      	pop	{r4, pc}

0800a34e <__sclose>:
 800a34e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a352:	f000 b87b 	b.w	800a44c <_close_r>

0800a356 <memset>:
 800a356:	4402      	add	r2, r0
 800a358:	4603      	mov	r3, r0
 800a35a:	4293      	cmp	r3, r2
 800a35c:	d100      	bne.n	800a360 <memset+0xa>
 800a35e:	4770      	bx	lr
 800a360:	f803 1b01 	strb.w	r1, [r3], #1
 800a364:	e7f9      	b.n	800a35a <memset+0x4>

0800a366 <strncmp>:
 800a366:	b510      	push	{r4, lr}
 800a368:	b16a      	cbz	r2, 800a386 <strncmp+0x20>
 800a36a:	3901      	subs	r1, #1
 800a36c:	1884      	adds	r4, r0, r2
 800a36e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a372:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a376:	429a      	cmp	r2, r3
 800a378:	d103      	bne.n	800a382 <strncmp+0x1c>
 800a37a:	42a0      	cmp	r0, r4
 800a37c:	d001      	beq.n	800a382 <strncmp+0x1c>
 800a37e:	2a00      	cmp	r2, #0
 800a380:	d1f5      	bne.n	800a36e <strncmp+0x8>
 800a382:	1ad0      	subs	r0, r2, r3
 800a384:	bd10      	pop	{r4, pc}
 800a386:	4610      	mov	r0, r2
 800a388:	e7fc      	b.n	800a384 <strncmp+0x1e>
	...

0800a38c <strtok>:
 800a38c:	4b16      	ldr	r3, [pc, #88]	@ (800a3e8 <strtok+0x5c>)
 800a38e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a392:	681f      	ldr	r7, [r3, #0]
 800a394:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800a396:	4605      	mov	r5, r0
 800a398:	460e      	mov	r6, r1
 800a39a:	b9ec      	cbnz	r4, 800a3d8 <strtok+0x4c>
 800a39c:	2050      	movs	r0, #80	@ 0x50
 800a39e:	f7fe f97d 	bl	800869c <malloc>
 800a3a2:	4602      	mov	r2, r0
 800a3a4:	6478      	str	r0, [r7, #68]	@ 0x44
 800a3a6:	b920      	cbnz	r0, 800a3b2 <strtok+0x26>
 800a3a8:	4b10      	ldr	r3, [pc, #64]	@ (800a3ec <strtok+0x60>)
 800a3aa:	4811      	ldr	r0, [pc, #68]	@ (800a3f0 <strtok+0x64>)
 800a3ac:	215b      	movs	r1, #91	@ 0x5b
 800a3ae:	f7fe f957 	bl	8008660 <__assert_func>
 800a3b2:	e9c0 4400 	strd	r4, r4, [r0]
 800a3b6:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800a3ba:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800a3be:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800a3c2:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800a3c6:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800a3ca:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800a3ce:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800a3d2:	6184      	str	r4, [r0, #24]
 800a3d4:	7704      	strb	r4, [r0, #28]
 800a3d6:	6244      	str	r4, [r0, #36]	@ 0x24
 800a3d8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a3da:	4631      	mov	r1, r6
 800a3dc:	4628      	mov	r0, r5
 800a3de:	2301      	movs	r3, #1
 800a3e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a3e4:	f000 b806 	b.w	800a3f4 <__strtok_r>
 800a3e8:	20000300 	.word	0x20000300
 800a3ec:	0800d130 	.word	0x0800d130
 800a3f0:	0800d147 	.word	0x0800d147

0800a3f4 <__strtok_r>:
 800a3f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a3f6:	4604      	mov	r4, r0
 800a3f8:	b908      	cbnz	r0, 800a3fe <__strtok_r+0xa>
 800a3fa:	6814      	ldr	r4, [r2, #0]
 800a3fc:	b144      	cbz	r4, 800a410 <__strtok_r+0x1c>
 800a3fe:	4620      	mov	r0, r4
 800a400:	f814 5b01 	ldrb.w	r5, [r4], #1
 800a404:	460f      	mov	r7, r1
 800a406:	f817 6b01 	ldrb.w	r6, [r7], #1
 800a40a:	b91e      	cbnz	r6, 800a414 <__strtok_r+0x20>
 800a40c:	b965      	cbnz	r5, 800a428 <__strtok_r+0x34>
 800a40e:	6015      	str	r5, [r2, #0]
 800a410:	2000      	movs	r0, #0
 800a412:	e005      	b.n	800a420 <__strtok_r+0x2c>
 800a414:	42b5      	cmp	r5, r6
 800a416:	d1f6      	bne.n	800a406 <__strtok_r+0x12>
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d1f0      	bne.n	800a3fe <__strtok_r+0xa>
 800a41c:	6014      	str	r4, [r2, #0]
 800a41e:	7003      	strb	r3, [r0, #0]
 800a420:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a422:	461c      	mov	r4, r3
 800a424:	e00c      	b.n	800a440 <__strtok_r+0x4c>
 800a426:	b91d      	cbnz	r5, 800a430 <__strtok_r+0x3c>
 800a428:	4627      	mov	r7, r4
 800a42a:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a42e:	460e      	mov	r6, r1
 800a430:	f816 5b01 	ldrb.w	r5, [r6], #1
 800a434:	42ab      	cmp	r3, r5
 800a436:	d1f6      	bne.n	800a426 <__strtok_r+0x32>
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d0f2      	beq.n	800a422 <__strtok_r+0x2e>
 800a43c:	2300      	movs	r3, #0
 800a43e:	703b      	strb	r3, [r7, #0]
 800a440:	6014      	str	r4, [r2, #0]
 800a442:	e7ed      	b.n	800a420 <__strtok_r+0x2c>

0800a444 <_localeconv_r>:
 800a444:	4800      	ldr	r0, [pc, #0]	@ (800a448 <_localeconv_r+0x4>)
 800a446:	4770      	bx	lr
 800a448:	20000284 	.word	0x20000284

0800a44c <_close_r>:
 800a44c:	b538      	push	{r3, r4, r5, lr}
 800a44e:	4d06      	ldr	r5, [pc, #24]	@ (800a468 <_close_r+0x1c>)
 800a450:	2300      	movs	r3, #0
 800a452:	4604      	mov	r4, r0
 800a454:	4608      	mov	r0, r1
 800a456:	602b      	str	r3, [r5, #0]
 800a458:	f7f8 fe6a 	bl	8003130 <_close>
 800a45c:	1c43      	adds	r3, r0, #1
 800a45e:	d102      	bne.n	800a466 <_close_r+0x1a>
 800a460:	682b      	ldr	r3, [r5, #0]
 800a462:	b103      	cbz	r3, 800a466 <_close_r+0x1a>
 800a464:	6023      	str	r3, [r4, #0]
 800a466:	bd38      	pop	{r3, r4, r5, pc}
 800a468:	20000edc 	.word	0x20000edc

0800a46c <_lseek_r>:
 800a46c:	b538      	push	{r3, r4, r5, lr}
 800a46e:	4d07      	ldr	r5, [pc, #28]	@ (800a48c <_lseek_r+0x20>)
 800a470:	4604      	mov	r4, r0
 800a472:	4608      	mov	r0, r1
 800a474:	4611      	mov	r1, r2
 800a476:	2200      	movs	r2, #0
 800a478:	602a      	str	r2, [r5, #0]
 800a47a:	461a      	mov	r2, r3
 800a47c:	f7f8 fe7f 	bl	800317e <_lseek>
 800a480:	1c43      	adds	r3, r0, #1
 800a482:	d102      	bne.n	800a48a <_lseek_r+0x1e>
 800a484:	682b      	ldr	r3, [r5, #0]
 800a486:	b103      	cbz	r3, 800a48a <_lseek_r+0x1e>
 800a488:	6023      	str	r3, [r4, #0]
 800a48a:	bd38      	pop	{r3, r4, r5, pc}
 800a48c:	20000edc 	.word	0x20000edc

0800a490 <_read_r>:
 800a490:	b538      	push	{r3, r4, r5, lr}
 800a492:	4d07      	ldr	r5, [pc, #28]	@ (800a4b0 <_read_r+0x20>)
 800a494:	4604      	mov	r4, r0
 800a496:	4608      	mov	r0, r1
 800a498:	4611      	mov	r1, r2
 800a49a:	2200      	movs	r2, #0
 800a49c:	602a      	str	r2, [r5, #0]
 800a49e:	461a      	mov	r2, r3
 800a4a0:	f7f8 fe29 	bl	80030f6 <_read>
 800a4a4:	1c43      	adds	r3, r0, #1
 800a4a6:	d102      	bne.n	800a4ae <_read_r+0x1e>
 800a4a8:	682b      	ldr	r3, [r5, #0]
 800a4aa:	b103      	cbz	r3, 800a4ae <_read_r+0x1e>
 800a4ac:	6023      	str	r3, [r4, #0]
 800a4ae:	bd38      	pop	{r3, r4, r5, pc}
 800a4b0:	20000edc 	.word	0x20000edc

0800a4b4 <_sbrk_r>:
 800a4b4:	b538      	push	{r3, r4, r5, lr}
 800a4b6:	4d06      	ldr	r5, [pc, #24]	@ (800a4d0 <_sbrk_r+0x1c>)
 800a4b8:	2300      	movs	r3, #0
 800a4ba:	4604      	mov	r4, r0
 800a4bc:	4608      	mov	r0, r1
 800a4be:	602b      	str	r3, [r5, #0]
 800a4c0:	f7f8 fe6a 	bl	8003198 <_sbrk>
 800a4c4:	1c43      	adds	r3, r0, #1
 800a4c6:	d102      	bne.n	800a4ce <_sbrk_r+0x1a>
 800a4c8:	682b      	ldr	r3, [r5, #0]
 800a4ca:	b103      	cbz	r3, 800a4ce <_sbrk_r+0x1a>
 800a4cc:	6023      	str	r3, [r4, #0]
 800a4ce:	bd38      	pop	{r3, r4, r5, pc}
 800a4d0:	20000edc 	.word	0x20000edc

0800a4d4 <_write_r>:
 800a4d4:	b538      	push	{r3, r4, r5, lr}
 800a4d6:	4d07      	ldr	r5, [pc, #28]	@ (800a4f4 <_write_r+0x20>)
 800a4d8:	4604      	mov	r4, r0
 800a4da:	4608      	mov	r0, r1
 800a4dc:	4611      	mov	r1, r2
 800a4de:	2200      	movs	r2, #0
 800a4e0:	602a      	str	r2, [r5, #0]
 800a4e2:	461a      	mov	r2, r3
 800a4e4:	f7f8 fb8e 	bl	8002c04 <_write>
 800a4e8:	1c43      	adds	r3, r0, #1
 800a4ea:	d102      	bne.n	800a4f2 <_write_r+0x1e>
 800a4ec:	682b      	ldr	r3, [r5, #0]
 800a4ee:	b103      	cbz	r3, 800a4f2 <_write_r+0x1e>
 800a4f0:	6023      	str	r3, [r4, #0]
 800a4f2:	bd38      	pop	{r3, r4, r5, pc}
 800a4f4:	20000edc 	.word	0x20000edc

0800a4f8 <__errno>:
 800a4f8:	4b01      	ldr	r3, [pc, #4]	@ (800a500 <__errno+0x8>)
 800a4fa:	6818      	ldr	r0, [r3, #0]
 800a4fc:	4770      	bx	lr
 800a4fe:	bf00      	nop
 800a500:	20000300 	.word	0x20000300

0800a504 <__libc_init_array>:
 800a504:	b570      	push	{r4, r5, r6, lr}
 800a506:	4d0d      	ldr	r5, [pc, #52]	@ (800a53c <__libc_init_array+0x38>)
 800a508:	4c0d      	ldr	r4, [pc, #52]	@ (800a540 <__libc_init_array+0x3c>)
 800a50a:	1b64      	subs	r4, r4, r5
 800a50c:	10a4      	asrs	r4, r4, #2
 800a50e:	2600      	movs	r6, #0
 800a510:	42a6      	cmp	r6, r4
 800a512:	d109      	bne.n	800a528 <__libc_init_array+0x24>
 800a514:	4d0b      	ldr	r5, [pc, #44]	@ (800a544 <__libc_init_array+0x40>)
 800a516:	4c0c      	ldr	r4, [pc, #48]	@ (800a548 <__libc_init_array+0x44>)
 800a518:	f002 fc68 	bl	800cdec <_init>
 800a51c:	1b64      	subs	r4, r4, r5
 800a51e:	10a4      	asrs	r4, r4, #2
 800a520:	2600      	movs	r6, #0
 800a522:	42a6      	cmp	r6, r4
 800a524:	d105      	bne.n	800a532 <__libc_init_array+0x2e>
 800a526:	bd70      	pop	{r4, r5, r6, pc}
 800a528:	f855 3b04 	ldr.w	r3, [r5], #4
 800a52c:	4798      	blx	r3
 800a52e:	3601      	adds	r6, #1
 800a530:	e7ee      	b.n	800a510 <__libc_init_array+0xc>
 800a532:	f855 3b04 	ldr.w	r3, [r5], #4
 800a536:	4798      	blx	r3
 800a538:	3601      	adds	r6, #1
 800a53a:	e7f2      	b.n	800a522 <__libc_init_array+0x1e>
 800a53c:	0800d54c 	.word	0x0800d54c
 800a540:	0800d54c 	.word	0x0800d54c
 800a544:	0800d54c 	.word	0x0800d54c
 800a548:	0800d550 	.word	0x0800d550

0800a54c <__retarget_lock_init_recursive>:
 800a54c:	4770      	bx	lr

0800a54e <__retarget_lock_acquire_recursive>:
 800a54e:	4770      	bx	lr

0800a550 <__retarget_lock_release_recursive>:
 800a550:	4770      	bx	lr

0800a552 <memcpy>:
 800a552:	440a      	add	r2, r1
 800a554:	4291      	cmp	r1, r2
 800a556:	f100 33ff 	add.w	r3, r0, #4294967295
 800a55a:	d100      	bne.n	800a55e <memcpy+0xc>
 800a55c:	4770      	bx	lr
 800a55e:	b510      	push	{r4, lr}
 800a560:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a564:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a568:	4291      	cmp	r1, r2
 800a56a:	d1f9      	bne.n	800a560 <memcpy+0xe>
 800a56c:	bd10      	pop	{r4, pc}
	...

0800a570 <nan>:
 800a570:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a578 <nan+0x8>
 800a574:	4770      	bx	lr
 800a576:	bf00      	nop
 800a578:	00000000 	.word	0x00000000
 800a57c:	7ff80000 	.word	0x7ff80000

0800a580 <nanf>:
 800a580:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800a588 <nanf+0x8>
 800a584:	4770      	bx	lr
 800a586:	bf00      	nop
 800a588:	7fc00000 	.word	0x7fc00000

0800a58c <abort>:
 800a58c:	b508      	push	{r3, lr}
 800a58e:	2006      	movs	r0, #6
 800a590:	f002 fb42 	bl	800cc18 <raise>
 800a594:	2001      	movs	r0, #1
 800a596:	f7f8 fda3 	bl	80030e0 <_exit>

0800a59a <quorem>:
 800a59a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a59e:	6903      	ldr	r3, [r0, #16]
 800a5a0:	690c      	ldr	r4, [r1, #16]
 800a5a2:	42a3      	cmp	r3, r4
 800a5a4:	4607      	mov	r7, r0
 800a5a6:	db7e      	blt.n	800a6a6 <quorem+0x10c>
 800a5a8:	3c01      	subs	r4, #1
 800a5aa:	f101 0814 	add.w	r8, r1, #20
 800a5ae:	00a3      	lsls	r3, r4, #2
 800a5b0:	f100 0514 	add.w	r5, r0, #20
 800a5b4:	9300      	str	r3, [sp, #0]
 800a5b6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a5ba:	9301      	str	r3, [sp, #4]
 800a5bc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a5c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a5c4:	3301      	adds	r3, #1
 800a5c6:	429a      	cmp	r2, r3
 800a5c8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a5cc:	fbb2 f6f3 	udiv	r6, r2, r3
 800a5d0:	d32e      	bcc.n	800a630 <quorem+0x96>
 800a5d2:	f04f 0a00 	mov.w	sl, #0
 800a5d6:	46c4      	mov	ip, r8
 800a5d8:	46ae      	mov	lr, r5
 800a5da:	46d3      	mov	fp, sl
 800a5dc:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a5e0:	b298      	uxth	r0, r3
 800a5e2:	fb06 a000 	mla	r0, r6, r0, sl
 800a5e6:	0c02      	lsrs	r2, r0, #16
 800a5e8:	0c1b      	lsrs	r3, r3, #16
 800a5ea:	fb06 2303 	mla	r3, r6, r3, r2
 800a5ee:	f8de 2000 	ldr.w	r2, [lr]
 800a5f2:	b280      	uxth	r0, r0
 800a5f4:	b292      	uxth	r2, r2
 800a5f6:	1a12      	subs	r2, r2, r0
 800a5f8:	445a      	add	r2, fp
 800a5fa:	f8de 0000 	ldr.w	r0, [lr]
 800a5fe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a602:	b29b      	uxth	r3, r3
 800a604:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a608:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a60c:	b292      	uxth	r2, r2
 800a60e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a612:	45e1      	cmp	r9, ip
 800a614:	f84e 2b04 	str.w	r2, [lr], #4
 800a618:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a61c:	d2de      	bcs.n	800a5dc <quorem+0x42>
 800a61e:	9b00      	ldr	r3, [sp, #0]
 800a620:	58eb      	ldr	r3, [r5, r3]
 800a622:	b92b      	cbnz	r3, 800a630 <quorem+0x96>
 800a624:	9b01      	ldr	r3, [sp, #4]
 800a626:	3b04      	subs	r3, #4
 800a628:	429d      	cmp	r5, r3
 800a62a:	461a      	mov	r2, r3
 800a62c:	d32f      	bcc.n	800a68e <quorem+0xf4>
 800a62e:	613c      	str	r4, [r7, #16]
 800a630:	4638      	mov	r0, r7
 800a632:	f001 fc5f 	bl	800bef4 <__mcmp>
 800a636:	2800      	cmp	r0, #0
 800a638:	db25      	blt.n	800a686 <quorem+0xec>
 800a63a:	4629      	mov	r1, r5
 800a63c:	2000      	movs	r0, #0
 800a63e:	f858 2b04 	ldr.w	r2, [r8], #4
 800a642:	f8d1 c000 	ldr.w	ip, [r1]
 800a646:	fa1f fe82 	uxth.w	lr, r2
 800a64a:	fa1f f38c 	uxth.w	r3, ip
 800a64e:	eba3 030e 	sub.w	r3, r3, lr
 800a652:	4403      	add	r3, r0
 800a654:	0c12      	lsrs	r2, r2, #16
 800a656:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a65a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a65e:	b29b      	uxth	r3, r3
 800a660:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a664:	45c1      	cmp	r9, r8
 800a666:	f841 3b04 	str.w	r3, [r1], #4
 800a66a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a66e:	d2e6      	bcs.n	800a63e <quorem+0xa4>
 800a670:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a674:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a678:	b922      	cbnz	r2, 800a684 <quorem+0xea>
 800a67a:	3b04      	subs	r3, #4
 800a67c:	429d      	cmp	r5, r3
 800a67e:	461a      	mov	r2, r3
 800a680:	d30b      	bcc.n	800a69a <quorem+0x100>
 800a682:	613c      	str	r4, [r7, #16]
 800a684:	3601      	adds	r6, #1
 800a686:	4630      	mov	r0, r6
 800a688:	b003      	add	sp, #12
 800a68a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a68e:	6812      	ldr	r2, [r2, #0]
 800a690:	3b04      	subs	r3, #4
 800a692:	2a00      	cmp	r2, #0
 800a694:	d1cb      	bne.n	800a62e <quorem+0x94>
 800a696:	3c01      	subs	r4, #1
 800a698:	e7c6      	b.n	800a628 <quorem+0x8e>
 800a69a:	6812      	ldr	r2, [r2, #0]
 800a69c:	3b04      	subs	r3, #4
 800a69e:	2a00      	cmp	r2, #0
 800a6a0:	d1ef      	bne.n	800a682 <quorem+0xe8>
 800a6a2:	3c01      	subs	r4, #1
 800a6a4:	e7ea      	b.n	800a67c <quorem+0xe2>
 800a6a6:	2000      	movs	r0, #0
 800a6a8:	e7ee      	b.n	800a688 <quorem+0xee>
 800a6aa:	0000      	movs	r0, r0
 800a6ac:	0000      	movs	r0, r0
	...

0800a6b0 <_dtoa_r>:
 800a6b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6b4:	69c7      	ldr	r7, [r0, #28]
 800a6b6:	b097      	sub	sp, #92	@ 0x5c
 800a6b8:	ed8d 0b04 	vstr	d0, [sp, #16]
 800a6bc:	ec55 4b10 	vmov	r4, r5, d0
 800a6c0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800a6c2:	9107      	str	r1, [sp, #28]
 800a6c4:	4681      	mov	r9, r0
 800a6c6:	920c      	str	r2, [sp, #48]	@ 0x30
 800a6c8:	9311      	str	r3, [sp, #68]	@ 0x44
 800a6ca:	b97f      	cbnz	r7, 800a6ec <_dtoa_r+0x3c>
 800a6cc:	2010      	movs	r0, #16
 800a6ce:	f7fd ffe5 	bl	800869c <malloc>
 800a6d2:	4602      	mov	r2, r0
 800a6d4:	f8c9 001c 	str.w	r0, [r9, #28]
 800a6d8:	b920      	cbnz	r0, 800a6e4 <_dtoa_r+0x34>
 800a6da:	4ba9      	ldr	r3, [pc, #676]	@ (800a980 <_dtoa_r+0x2d0>)
 800a6dc:	21ef      	movs	r1, #239	@ 0xef
 800a6de:	48a9      	ldr	r0, [pc, #676]	@ (800a984 <_dtoa_r+0x2d4>)
 800a6e0:	f7fd ffbe 	bl	8008660 <__assert_func>
 800a6e4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a6e8:	6007      	str	r7, [r0, #0]
 800a6ea:	60c7      	str	r7, [r0, #12]
 800a6ec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a6f0:	6819      	ldr	r1, [r3, #0]
 800a6f2:	b159      	cbz	r1, 800a70c <_dtoa_r+0x5c>
 800a6f4:	685a      	ldr	r2, [r3, #4]
 800a6f6:	604a      	str	r2, [r1, #4]
 800a6f8:	2301      	movs	r3, #1
 800a6fa:	4093      	lsls	r3, r2
 800a6fc:	608b      	str	r3, [r1, #8]
 800a6fe:	4648      	mov	r0, r9
 800a700:	f001 f97c 	bl	800b9fc <_Bfree>
 800a704:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a708:	2200      	movs	r2, #0
 800a70a:	601a      	str	r2, [r3, #0]
 800a70c:	1e2b      	subs	r3, r5, #0
 800a70e:	bfb9      	ittee	lt
 800a710:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a714:	9305      	strlt	r3, [sp, #20]
 800a716:	2300      	movge	r3, #0
 800a718:	6033      	strge	r3, [r6, #0]
 800a71a:	9f05      	ldr	r7, [sp, #20]
 800a71c:	4b9a      	ldr	r3, [pc, #616]	@ (800a988 <_dtoa_r+0x2d8>)
 800a71e:	bfbc      	itt	lt
 800a720:	2201      	movlt	r2, #1
 800a722:	6032      	strlt	r2, [r6, #0]
 800a724:	43bb      	bics	r3, r7
 800a726:	d112      	bne.n	800a74e <_dtoa_r+0x9e>
 800a728:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a72a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a72e:	6013      	str	r3, [r2, #0]
 800a730:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a734:	4323      	orrs	r3, r4
 800a736:	f000 855a 	beq.w	800b1ee <_dtoa_r+0xb3e>
 800a73a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a73c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800a99c <_dtoa_r+0x2ec>
 800a740:	2b00      	cmp	r3, #0
 800a742:	f000 855c 	beq.w	800b1fe <_dtoa_r+0xb4e>
 800a746:	f10a 0303 	add.w	r3, sl, #3
 800a74a:	f000 bd56 	b.w	800b1fa <_dtoa_r+0xb4a>
 800a74e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800a752:	2200      	movs	r2, #0
 800a754:	ec51 0b17 	vmov	r0, r1, d7
 800a758:	2300      	movs	r3, #0
 800a75a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800a75e:	f7f6 f9b3 	bl	8000ac8 <__aeabi_dcmpeq>
 800a762:	4680      	mov	r8, r0
 800a764:	b158      	cbz	r0, 800a77e <_dtoa_r+0xce>
 800a766:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a768:	2301      	movs	r3, #1
 800a76a:	6013      	str	r3, [r2, #0]
 800a76c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a76e:	b113      	cbz	r3, 800a776 <_dtoa_r+0xc6>
 800a770:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a772:	4b86      	ldr	r3, [pc, #536]	@ (800a98c <_dtoa_r+0x2dc>)
 800a774:	6013      	str	r3, [r2, #0]
 800a776:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800a9a0 <_dtoa_r+0x2f0>
 800a77a:	f000 bd40 	b.w	800b1fe <_dtoa_r+0xb4e>
 800a77e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800a782:	aa14      	add	r2, sp, #80	@ 0x50
 800a784:	a915      	add	r1, sp, #84	@ 0x54
 800a786:	4648      	mov	r0, r9
 800a788:	f001 fcd4 	bl	800c134 <__d2b>
 800a78c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a790:	9002      	str	r0, [sp, #8]
 800a792:	2e00      	cmp	r6, #0
 800a794:	d078      	beq.n	800a888 <_dtoa_r+0x1d8>
 800a796:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a798:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800a79c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a7a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a7a4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a7a8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a7ac:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a7b0:	4619      	mov	r1, r3
 800a7b2:	2200      	movs	r2, #0
 800a7b4:	4b76      	ldr	r3, [pc, #472]	@ (800a990 <_dtoa_r+0x2e0>)
 800a7b6:	f7f5 fd67 	bl	8000288 <__aeabi_dsub>
 800a7ba:	a36b      	add	r3, pc, #428	@ (adr r3, 800a968 <_dtoa_r+0x2b8>)
 800a7bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7c0:	f7f5 ff1a 	bl	80005f8 <__aeabi_dmul>
 800a7c4:	a36a      	add	r3, pc, #424	@ (adr r3, 800a970 <_dtoa_r+0x2c0>)
 800a7c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7ca:	f7f5 fd5f 	bl	800028c <__adddf3>
 800a7ce:	4604      	mov	r4, r0
 800a7d0:	4630      	mov	r0, r6
 800a7d2:	460d      	mov	r5, r1
 800a7d4:	f7f5 fea6 	bl	8000524 <__aeabi_i2d>
 800a7d8:	a367      	add	r3, pc, #412	@ (adr r3, 800a978 <_dtoa_r+0x2c8>)
 800a7da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7de:	f7f5 ff0b 	bl	80005f8 <__aeabi_dmul>
 800a7e2:	4602      	mov	r2, r0
 800a7e4:	460b      	mov	r3, r1
 800a7e6:	4620      	mov	r0, r4
 800a7e8:	4629      	mov	r1, r5
 800a7ea:	f7f5 fd4f 	bl	800028c <__adddf3>
 800a7ee:	4604      	mov	r4, r0
 800a7f0:	460d      	mov	r5, r1
 800a7f2:	f7f6 f9b1 	bl	8000b58 <__aeabi_d2iz>
 800a7f6:	2200      	movs	r2, #0
 800a7f8:	4607      	mov	r7, r0
 800a7fa:	2300      	movs	r3, #0
 800a7fc:	4620      	mov	r0, r4
 800a7fe:	4629      	mov	r1, r5
 800a800:	f7f6 f96c 	bl	8000adc <__aeabi_dcmplt>
 800a804:	b140      	cbz	r0, 800a818 <_dtoa_r+0x168>
 800a806:	4638      	mov	r0, r7
 800a808:	f7f5 fe8c 	bl	8000524 <__aeabi_i2d>
 800a80c:	4622      	mov	r2, r4
 800a80e:	462b      	mov	r3, r5
 800a810:	f7f6 f95a 	bl	8000ac8 <__aeabi_dcmpeq>
 800a814:	b900      	cbnz	r0, 800a818 <_dtoa_r+0x168>
 800a816:	3f01      	subs	r7, #1
 800a818:	2f16      	cmp	r7, #22
 800a81a:	d852      	bhi.n	800a8c2 <_dtoa_r+0x212>
 800a81c:	4b5d      	ldr	r3, [pc, #372]	@ (800a994 <_dtoa_r+0x2e4>)
 800a81e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a822:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a826:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a82a:	f7f6 f957 	bl	8000adc <__aeabi_dcmplt>
 800a82e:	2800      	cmp	r0, #0
 800a830:	d049      	beq.n	800a8c6 <_dtoa_r+0x216>
 800a832:	3f01      	subs	r7, #1
 800a834:	2300      	movs	r3, #0
 800a836:	9310      	str	r3, [sp, #64]	@ 0x40
 800a838:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a83a:	1b9b      	subs	r3, r3, r6
 800a83c:	1e5a      	subs	r2, r3, #1
 800a83e:	bf45      	ittet	mi
 800a840:	f1c3 0301 	rsbmi	r3, r3, #1
 800a844:	9300      	strmi	r3, [sp, #0]
 800a846:	2300      	movpl	r3, #0
 800a848:	2300      	movmi	r3, #0
 800a84a:	9206      	str	r2, [sp, #24]
 800a84c:	bf54      	ite	pl
 800a84e:	9300      	strpl	r3, [sp, #0]
 800a850:	9306      	strmi	r3, [sp, #24]
 800a852:	2f00      	cmp	r7, #0
 800a854:	db39      	blt.n	800a8ca <_dtoa_r+0x21a>
 800a856:	9b06      	ldr	r3, [sp, #24]
 800a858:	970d      	str	r7, [sp, #52]	@ 0x34
 800a85a:	443b      	add	r3, r7
 800a85c:	9306      	str	r3, [sp, #24]
 800a85e:	2300      	movs	r3, #0
 800a860:	9308      	str	r3, [sp, #32]
 800a862:	9b07      	ldr	r3, [sp, #28]
 800a864:	2b09      	cmp	r3, #9
 800a866:	d863      	bhi.n	800a930 <_dtoa_r+0x280>
 800a868:	2b05      	cmp	r3, #5
 800a86a:	bfc4      	itt	gt
 800a86c:	3b04      	subgt	r3, #4
 800a86e:	9307      	strgt	r3, [sp, #28]
 800a870:	9b07      	ldr	r3, [sp, #28]
 800a872:	f1a3 0302 	sub.w	r3, r3, #2
 800a876:	bfcc      	ite	gt
 800a878:	2400      	movgt	r4, #0
 800a87a:	2401      	movle	r4, #1
 800a87c:	2b03      	cmp	r3, #3
 800a87e:	d863      	bhi.n	800a948 <_dtoa_r+0x298>
 800a880:	e8df f003 	tbb	[pc, r3]
 800a884:	2b375452 	.word	0x2b375452
 800a888:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800a88c:	441e      	add	r6, r3
 800a88e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a892:	2b20      	cmp	r3, #32
 800a894:	bfc1      	itttt	gt
 800a896:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a89a:	409f      	lslgt	r7, r3
 800a89c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a8a0:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a8a4:	bfd6      	itet	le
 800a8a6:	f1c3 0320 	rsble	r3, r3, #32
 800a8aa:	ea47 0003 	orrgt.w	r0, r7, r3
 800a8ae:	fa04 f003 	lslle.w	r0, r4, r3
 800a8b2:	f7f5 fe27 	bl	8000504 <__aeabi_ui2d>
 800a8b6:	2201      	movs	r2, #1
 800a8b8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a8bc:	3e01      	subs	r6, #1
 800a8be:	9212      	str	r2, [sp, #72]	@ 0x48
 800a8c0:	e776      	b.n	800a7b0 <_dtoa_r+0x100>
 800a8c2:	2301      	movs	r3, #1
 800a8c4:	e7b7      	b.n	800a836 <_dtoa_r+0x186>
 800a8c6:	9010      	str	r0, [sp, #64]	@ 0x40
 800a8c8:	e7b6      	b.n	800a838 <_dtoa_r+0x188>
 800a8ca:	9b00      	ldr	r3, [sp, #0]
 800a8cc:	1bdb      	subs	r3, r3, r7
 800a8ce:	9300      	str	r3, [sp, #0]
 800a8d0:	427b      	negs	r3, r7
 800a8d2:	9308      	str	r3, [sp, #32]
 800a8d4:	2300      	movs	r3, #0
 800a8d6:	930d      	str	r3, [sp, #52]	@ 0x34
 800a8d8:	e7c3      	b.n	800a862 <_dtoa_r+0x1b2>
 800a8da:	2301      	movs	r3, #1
 800a8dc:	9309      	str	r3, [sp, #36]	@ 0x24
 800a8de:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a8e0:	eb07 0b03 	add.w	fp, r7, r3
 800a8e4:	f10b 0301 	add.w	r3, fp, #1
 800a8e8:	2b01      	cmp	r3, #1
 800a8ea:	9303      	str	r3, [sp, #12]
 800a8ec:	bfb8      	it	lt
 800a8ee:	2301      	movlt	r3, #1
 800a8f0:	e006      	b.n	800a900 <_dtoa_r+0x250>
 800a8f2:	2301      	movs	r3, #1
 800a8f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a8f6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	dd28      	ble.n	800a94e <_dtoa_r+0x29e>
 800a8fc:	469b      	mov	fp, r3
 800a8fe:	9303      	str	r3, [sp, #12]
 800a900:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800a904:	2100      	movs	r1, #0
 800a906:	2204      	movs	r2, #4
 800a908:	f102 0514 	add.w	r5, r2, #20
 800a90c:	429d      	cmp	r5, r3
 800a90e:	d926      	bls.n	800a95e <_dtoa_r+0x2ae>
 800a910:	6041      	str	r1, [r0, #4]
 800a912:	4648      	mov	r0, r9
 800a914:	f001 f832 	bl	800b97c <_Balloc>
 800a918:	4682      	mov	sl, r0
 800a91a:	2800      	cmp	r0, #0
 800a91c:	d142      	bne.n	800a9a4 <_dtoa_r+0x2f4>
 800a91e:	4b1e      	ldr	r3, [pc, #120]	@ (800a998 <_dtoa_r+0x2e8>)
 800a920:	4602      	mov	r2, r0
 800a922:	f240 11af 	movw	r1, #431	@ 0x1af
 800a926:	e6da      	b.n	800a6de <_dtoa_r+0x2e>
 800a928:	2300      	movs	r3, #0
 800a92a:	e7e3      	b.n	800a8f4 <_dtoa_r+0x244>
 800a92c:	2300      	movs	r3, #0
 800a92e:	e7d5      	b.n	800a8dc <_dtoa_r+0x22c>
 800a930:	2401      	movs	r4, #1
 800a932:	2300      	movs	r3, #0
 800a934:	9307      	str	r3, [sp, #28]
 800a936:	9409      	str	r4, [sp, #36]	@ 0x24
 800a938:	f04f 3bff 	mov.w	fp, #4294967295
 800a93c:	2200      	movs	r2, #0
 800a93e:	f8cd b00c 	str.w	fp, [sp, #12]
 800a942:	2312      	movs	r3, #18
 800a944:	920c      	str	r2, [sp, #48]	@ 0x30
 800a946:	e7db      	b.n	800a900 <_dtoa_r+0x250>
 800a948:	2301      	movs	r3, #1
 800a94a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a94c:	e7f4      	b.n	800a938 <_dtoa_r+0x288>
 800a94e:	f04f 0b01 	mov.w	fp, #1
 800a952:	f8cd b00c 	str.w	fp, [sp, #12]
 800a956:	465b      	mov	r3, fp
 800a958:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800a95c:	e7d0      	b.n	800a900 <_dtoa_r+0x250>
 800a95e:	3101      	adds	r1, #1
 800a960:	0052      	lsls	r2, r2, #1
 800a962:	e7d1      	b.n	800a908 <_dtoa_r+0x258>
 800a964:	f3af 8000 	nop.w
 800a968:	636f4361 	.word	0x636f4361
 800a96c:	3fd287a7 	.word	0x3fd287a7
 800a970:	8b60c8b3 	.word	0x8b60c8b3
 800a974:	3fc68a28 	.word	0x3fc68a28
 800a978:	509f79fb 	.word	0x509f79fb
 800a97c:	3fd34413 	.word	0x3fd34413
 800a980:	0800d130 	.word	0x0800d130
 800a984:	0800d1b6 	.word	0x0800d1b6
 800a988:	7ff00000 	.word	0x7ff00000
 800a98c:	0800d108 	.word	0x0800d108
 800a990:	3ff80000 	.word	0x3ff80000
 800a994:	0800d378 	.word	0x0800d378
 800a998:	0800d20e 	.word	0x0800d20e
 800a99c:	0800d1b2 	.word	0x0800d1b2
 800a9a0:	0800d107 	.word	0x0800d107
 800a9a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a9a8:	6018      	str	r0, [r3, #0]
 800a9aa:	9b03      	ldr	r3, [sp, #12]
 800a9ac:	2b0e      	cmp	r3, #14
 800a9ae:	f200 80a1 	bhi.w	800aaf4 <_dtoa_r+0x444>
 800a9b2:	2c00      	cmp	r4, #0
 800a9b4:	f000 809e 	beq.w	800aaf4 <_dtoa_r+0x444>
 800a9b8:	2f00      	cmp	r7, #0
 800a9ba:	dd33      	ble.n	800aa24 <_dtoa_r+0x374>
 800a9bc:	4b9c      	ldr	r3, [pc, #624]	@ (800ac30 <_dtoa_r+0x580>)
 800a9be:	f007 020f 	and.w	r2, r7, #15
 800a9c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a9c6:	ed93 7b00 	vldr	d7, [r3]
 800a9ca:	05f8      	lsls	r0, r7, #23
 800a9cc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800a9d0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a9d4:	d516      	bpl.n	800aa04 <_dtoa_r+0x354>
 800a9d6:	4b97      	ldr	r3, [pc, #604]	@ (800ac34 <_dtoa_r+0x584>)
 800a9d8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a9dc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a9e0:	f7f5 ff34 	bl	800084c <__aeabi_ddiv>
 800a9e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a9e8:	f004 040f 	and.w	r4, r4, #15
 800a9ec:	2603      	movs	r6, #3
 800a9ee:	4d91      	ldr	r5, [pc, #580]	@ (800ac34 <_dtoa_r+0x584>)
 800a9f0:	b954      	cbnz	r4, 800aa08 <_dtoa_r+0x358>
 800a9f2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a9f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a9fa:	f7f5 ff27 	bl	800084c <__aeabi_ddiv>
 800a9fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aa02:	e028      	b.n	800aa56 <_dtoa_r+0x3a6>
 800aa04:	2602      	movs	r6, #2
 800aa06:	e7f2      	b.n	800a9ee <_dtoa_r+0x33e>
 800aa08:	07e1      	lsls	r1, r4, #31
 800aa0a:	d508      	bpl.n	800aa1e <_dtoa_r+0x36e>
 800aa0c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800aa10:	e9d5 2300 	ldrd	r2, r3, [r5]
 800aa14:	f7f5 fdf0 	bl	80005f8 <__aeabi_dmul>
 800aa18:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800aa1c:	3601      	adds	r6, #1
 800aa1e:	1064      	asrs	r4, r4, #1
 800aa20:	3508      	adds	r5, #8
 800aa22:	e7e5      	b.n	800a9f0 <_dtoa_r+0x340>
 800aa24:	f000 80af 	beq.w	800ab86 <_dtoa_r+0x4d6>
 800aa28:	427c      	negs	r4, r7
 800aa2a:	4b81      	ldr	r3, [pc, #516]	@ (800ac30 <_dtoa_r+0x580>)
 800aa2c:	4d81      	ldr	r5, [pc, #516]	@ (800ac34 <_dtoa_r+0x584>)
 800aa2e:	f004 020f 	and.w	r2, r4, #15
 800aa32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aa36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa3a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800aa3e:	f7f5 fddb 	bl	80005f8 <__aeabi_dmul>
 800aa42:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aa46:	1124      	asrs	r4, r4, #4
 800aa48:	2300      	movs	r3, #0
 800aa4a:	2602      	movs	r6, #2
 800aa4c:	2c00      	cmp	r4, #0
 800aa4e:	f040 808f 	bne.w	800ab70 <_dtoa_r+0x4c0>
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d1d3      	bne.n	800a9fe <_dtoa_r+0x34e>
 800aa56:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800aa58:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	f000 8094 	beq.w	800ab8a <_dtoa_r+0x4da>
 800aa62:	4b75      	ldr	r3, [pc, #468]	@ (800ac38 <_dtoa_r+0x588>)
 800aa64:	2200      	movs	r2, #0
 800aa66:	4620      	mov	r0, r4
 800aa68:	4629      	mov	r1, r5
 800aa6a:	f7f6 f837 	bl	8000adc <__aeabi_dcmplt>
 800aa6e:	2800      	cmp	r0, #0
 800aa70:	f000 808b 	beq.w	800ab8a <_dtoa_r+0x4da>
 800aa74:	9b03      	ldr	r3, [sp, #12]
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	f000 8087 	beq.w	800ab8a <_dtoa_r+0x4da>
 800aa7c:	f1bb 0f00 	cmp.w	fp, #0
 800aa80:	dd34      	ble.n	800aaec <_dtoa_r+0x43c>
 800aa82:	4620      	mov	r0, r4
 800aa84:	4b6d      	ldr	r3, [pc, #436]	@ (800ac3c <_dtoa_r+0x58c>)
 800aa86:	2200      	movs	r2, #0
 800aa88:	4629      	mov	r1, r5
 800aa8a:	f7f5 fdb5 	bl	80005f8 <__aeabi_dmul>
 800aa8e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aa92:	f107 38ff 	add.w	r8, r7, #4294967295
 800aa96:	3601      	adds	r6, #1
 800aa98:	465c      	mov	r4, fp
 800aa9a:	4630      	mov	r0, r6
 800aa9c:	f7f5 fd42 	bl	8000524 <__aeabi_i2d>
 800aaa0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aaa4:	f7f5 fda8 	bl	80005f8 <__aeabi_dmul>
 800aaa8:	4b65      	ldr	r3, [pc, #404]	@ (800ac40 <_dtoa_r+0x590>)
 800aaaa:	2200      	movs	r2, #0
 800aaac:	f7f5 fbee 	bl	800028c <__adddf3>
 800aab0:	4605      	mov	r5, r0
 800aab2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800aab6:	2c00      	cmp	r4, #0
 800aab8:	d16a      	bne.n	800ab90 <_dtoa_r+0x4e0>
 800aaba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aabe:	4b61      	ldr	r3, [pc, #388]	@ (800ac44 <_dtoa_r+0x594>)
 800aac0:	2200      	movs	r2, #0
 800aac2:	f7f5 fbe1 	bl	8000288 <__aeabi_dsub>
 800aac6:	4602      	mov	r2, r0
 800aac8:	460b      	mov	r3, r1
 800aaca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800aace:	462a      	mov	r2, r5
 800aad0:	4633      	mov	r3, r6
 800aad2:	f7f6 f821 	bl	8000b18 <__aeabi_dcmpgt>
 800aad6:	2800      	cmp	r0, #0
 800aad8:	f040 8298 	bne.w	800b00c <_dtoa_r+0x95c>
 800aadc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aae0:	462a      	mov	r2, r5
 800aae2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800aae6:	f7f5 fff9 	bl	8000adc <__aeabi_dcmplt>
 800aaea:	bb38      	cbnz	r0, 800ab3c <_dtoa_r+0x48c>
 800aaec:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800aaf0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800aaf4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	f2c0 8157 	blt.w	800adaa <_dtoa_r+0x6fa>
 800aafc:	2f0e      	cmp	r7, #14
 800aafe:	f300 8154 	bgt.w	800adaa <_dtoa_r+0x6fa>
 800ab02:	4b4b      	ldr	r3, [pc, #300]	@ (800ac30 <_dtoa_r+0x580>)
 800ab04:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ab08:	ed93 7b00 	vldr	d7, [r3]
 800ab0c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	ed8d 7b00 	vstr	d7, [sp]
 800ab14:	f280 80e5 	bge.w	800ace2 <_dtoa_r+0x632>
 800ab18:	9b03      	ldr	r3, [sp, #12]
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	f300 80e1 	bgt.w	800ace2 <_dtoa_r+0x632>
 800ab20:	d10c      	bne.n	800ab3c <_dtoa_r+0x48c>
 800ab22:	4b48      	ldr	r3, [pc, #288]	@ (800ac44 <_dtoa_r+0x594>)
 800ab24:	2200      	movs	r2, #0
 800ab26:	ec51 0b17 	vmov	r0, r1, d7
 800ab2a:	f7f5 fd65 	bl	80005f8 <__aeabi_dmul>
 800ab2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ab32:	f7f5 ffe7 	bl	8000b04 <__aeabi_dcmpge>
 800ab36:	2800      	cmp	r0, #0
 800ab38:	f000 8266 	beq.w	800b008 <_dtoa_r+0x958>
 800ab3c:	2400      	movs	r4, #0
 800ab3e:	4625      	mov	r5, r4
 800ab40:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ab42:	4656      	mov	r6, sl
 800ab44:	ea6f 0803 	mvn.w	r8, r3
 800ab48:	2700      	movs	r7, #0
 800ab4a:	4621      	mov	r1, r4
 800ab4c:	4648      	mov	r0, r9
 800ab4e:	f000 ff55 	bl	800b9fc <_Bfree>
 800ab52:	2d00      	cmp	r5, #0
 800ab54:	f000 80bd 	beq.w	800acd2 <_dtoa_r+0x622>
 800ab58:	b12f      	cbz	r7, 800ab66 <_dtoa_r+0x4b6>
 800ab5a:	42af      	cmp	r7, r5
 800ab5c:	d003      	beq.n	800ab66 <_dtoa_r+0x4b6>
 800ab5e:	4639      	mov	r1, r7
 800ab60:	4648      	mov	r0, r9
 800ab62:	f000 ff4b 	bl	800b9fc <_Bfree>
 800ab66:	4629      	mov	r1, r5
 800ab68:	4648      	mov	r0, r9
 800ab6a:	f000 ff47 	bl	800b9fc <_Bfree>
 800ab6e:	e0b0      	b.n	800acd2 <_dtoa_r+0x622>
 800ab70:	07e2      	lsls	r2, r4, #31
 800ab72:	d505      	bpl.n	800ab80 <_dtoa_r+0x4d0>
 800ab74:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ab78:	f7f5 fd3e 	bl	80005f8 <__aeabi_dmul>
 800ab7c:	3601      	adds	r6, #1
 800ab7e:	2301      	movs	r3, #1
 800ab80:	1064      	asrs	r4, r4, #1
 800ab82:	3508      	adds	r5, #8
 800ab84:	e762      	b.n	800aa4c <_dtoa_r+0x39c>
 800ab86:	2602      	movs	r6, #2
 800ab88:	e765      	b.n	800aa56 <_dtoa_r+0x3a6>
 800ab8a:	9c03      	ldr	r4, [sp, #12]
 800ab8c:	46b8      	mov	r8, r7
 800ab8e:	e784      	b.n	800aa9a <_dtoa_r+0x3ea>
 800ab90:	4b27      	ldr	r3, [pc, #156]	@ (800ac30 <_dtoa_r+0x580>)
 800ab92:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ab94:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ab98:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ab9c:	4454      	add	r4, sl
 800ab9e:	2900      	cmp	r1, #0
 800aba0:	d054      	beq.n	800ac4c <_dtoa_r+0x59c>
 800aba2:	4929      	ldr	r1, [pc, #164]	@ (800ac48 <_dtoa_r+0x598>)
 800aba4:	2000      	movs	r0, #0
 800aba6:	f7f5 fe51 	bl	800084c <__aeabi_ddiv>
 800abaa:	4633      	mov	r3, r6
 800abac:	462a      	mov	r2, r5
 800abae:	f7f5 fb6b 	bl	8000288 <__aeabi_dsub>
 800abb2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800abb6:	4656      	mov	r6, sl
 800abb8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800abbc:	f7f5 ffcc 	bl	8000b58 <__aeabi_d2iz>
 800abc0:	4605      	mov	r5, r0
 800abc2:	f7f5 fcaf 	bl	8000524 <__aeabi_i2d>
 800abc6:	4602      	mov	r2, r0
 800abc8:	460b      	mov	r3, r1
 800abca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800abce:	f7f5 fb5b 	bl	8000288 <__aeabi_dsub>
 800abd2:	3530      	adds	r5, #48	@ 0x30
 800abd4:	4602      	mov	r2, r0
 800abd6:	460b      	mov	r3, r1
 800abd8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800abdc:	f806 5b01 	strb.w	r5, [r6], #1
 800abe0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800abe4:	f7f5 ff7a 	bl	8000adc <__aeabi_dcmplt>
 800abe8:	2800      	cmp	r0, #0
 800abea:	d172      	bne.n	800acd2 <_dtoa_r+0x622>
 800abec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800abf0:	4911      	ldr	r1, [pc, #68]	@ (800ac38 <_dtoa_r+0x588>)
 800abf2:	2000      	movs	r0, #0
 800abf4:	f7f5 fb48 	bl	8000288 <__aeabi_dsub>
 800abf8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800abfc:	f7f5 ff6e 	bl	8000adc <__aeabi_dcmplt>
 800ac00:	2800      	cmp	r0, #0
 800ac02:	f040 80b4 	bne.w	800ad6e <_dtoa_r+0x6be>
 800ac06:	42a6      	cmp	r6, r4
 800ac08:	f43f af70 	beq.w	800aaec <_dtoa_r+0x43c>
 800ac0c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ac10:	4b0a      	ldr	r3, [pc, #40]	@ (800ac3c <_dtoa_r+0x58c>)
 800ac12:	2200      	movs	r2, #0
 800ac14:	f7f5 fcf0 	bl	80005f8 <__aeabi_dmul>
 800ac18:	4b08      	ldr	r3, [pc, #32]	@ (800ac3c <_dtoa_r+0x58c>)
 800ac1a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ac1e:	2200      	movs	r2, #0
 800ac20:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ac24:	f7f5 fce8 	bl	80005f8 <__aeabi_dmul>
 800ac28:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ac2c:	e7c4      	b.n	800abb8 <_dtoa_r+0x508>
 800ac2e:	bf00      	nop
 800ac30:	0800d378 	.word	0x0800d378
 800ac34:	0800d350 	.word	0x0800d350
 800ac38:	3ff00000 	.word	0x3ff00000
 800ac3c:	40240000 	.word	0x40240000
 800ac40:	401c0000 	.word	0x401c0000
 800ac44:	40140000 	.word	0x40140000
 800ac48:	3fe00000 	.word	0x3fe00000
 800ac4c:	4631      	mov	r1, r6
 800ac4e:	4628      	mov	r0, r5
 800ac50:	f7f5 fcd2 	bl	80005f8 <__aeabi_dmul>
 800ac54:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ac58:	9413      	str	r4, [sp, #76]	@ 0x4c
 800ac5a:	4656      	mov	r6, sl
 800ac5c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ac60:	f7f5 ff7a 	bl	8000b58 <__aeabi_d2iz>
 800ac64:	4605      	mov	r5, r0
 800ac66:	f7f5 fc5d 	bl	8000524 <__aeabi_i2d>
 800ac6a:	4602      	mov	r2, r0
 800ac6c:	460b      	mov	r3, r1
 800ac6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ac72:	f7f5 fb09 	bl	8000288 <__aeabi_dsub>
 800ac76:	3530      	adds	r5, #48	@ 0x30
 800ac78:	f806 5b01 	strb.w	r5, [r6], #1
 800ac7c:	4602      	mov	r2, r0
 800ac7e:	460b      	mov	r3, r1
 800ac80:	42a6      	cmp	r6, r4
 800ac82:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ac86:	f04f 0200 	mov.w	r2, #0
 800ac8a:	d124      	bne.n	800acd6 <_dtoa_r+0x626>
 800ac8c:	4baf      	ldr	r3, [pc, #700]	@ (800af4c <_dtoa_r+0x89c>)
 800ac8e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ac92:	f7f5 fafb 	bl	800028c <__adddf3>
 800ac96:	4602      	mov	r2, r0
 800ac98:	460b      	mov	r3, r1
 800ac9a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ac9e:	f7f5 ff3b 	bl	8000b18 <__aeabi_dcmpgt>
 800aca2:	2800      	cmp	r0, #0
 800aca4:	d163      	bne.n	800ad6e <_dtoa_r+0x6be>
 800aca6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800acaa:	49a8      	ldr	r1, [pc, #672]	@ (800af4c <_dtoa_r+0x89c>)
 800acac:	2000      	movs	r0, #0
 800acae:	f7f5 faeb 	bl	8000288 <__aeabi_dsub>
 800acb2:	4602      	mov	r2, r0
 800acb4:	460b      	mov	r3, r1
 800acb6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800acba:	f7f5 ff0f 	bl	8000adc <__aeabi_dcmplt>
 800acbe:	2800      	cmp	r0, #0
 800acc0:	f43f af14 	beq.w	800aaec <_dtoa_r+0x43c>
 800acc4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800acc6:	1e73      	subs	r3, r6, #1
 800acc8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800acca:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800acce:	2b30      	cmp	r3, #48	@ 0x30
 800acd0:	d0f8      	beq.n	800acc4 <_dtoa_r+0x614>
 800acd2:	4647      	mov	r7, r8
 800acd4:	e03b      	b.n	800ad4e <_dtoa_r+0x69e>
 800acd6:	4b9e      	ldr	r3, [pc, #632]	@ (800af50 <_dtoa_r+0x8a0>)
 800acd8:	f7f5 fc8e 	bl	80005f8 <__aeabi_dmul>
 800acdc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ace0:	e7bc      	b.n	800ac5c <_dtoa_r+0x5ac>
 800ace2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ace6:	4656      	mov	r6, sl
 800ace8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800acec:	4620      	mov	r0, r4
 800acee:	4629      	mov	r1, r5
 800acf0:	f7f5 fdac 	bl	800084c <__aeabi_ddiv>
 800acf4:	f7f5 ff30 	bl	8000b58 <__aeabi_d2iz>
 800acf8:	4680      	mov	r8, r0
 800acfa:	f7f5 fc13 	bl	8000524 <__aeabi_i2d>
 800acfe:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ad02:	f7f5 fc79 	bl	80005f8 <__aeabi_dmul>
 800ad06:	4602      	mov	r2, r0
 800ad08:	460b      	mov	r3, r1
 800ad0a:	4620      	mov	r0, r4
 800ad0c:	4629      	mov	r1, r5
 800ad0e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ad12:	f7f5 fab9 	bl	8000288 <__aeabi_dsub>
 800ad16:	f806 4b01 	strb.w	r4, [r6], #1
 800ad1a:	9d03      	ldr	r5, [sp, #12]
 800ad1c:	eba6 040a 	sub.w	r4, r6, sl
 800ad20:	42a5      	cmp	r5, r4
 800ad22:	4602      	mov	r2, r0
 800ad24:	460b      	mov	r3, r1
 800ad26:	d133      	bne.n	800ad90 <_dtoa_r+0x6e0>
 800ad28:	f7f5 fab0 	bl	800028c <__adddf3>
 800ad2c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ad30:	4604      	mov	r4, r0
 800ad32:	460d      	mov	r5, r1
 800ad34:	f7f5 fef0 	bl	8000b18 <__aeabi_dcmpgt>
 800ad38:	b9c0      	cbnz	r0, 800ad6c <_dtoa_r+0x6bc>
 800ad3a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ad3e:	4620      	mov	r0, r4
 800ad40:	4629      	mov	r1, r5
 800ad42:	f7f5 fec1 	bl	8000ac8 <__aeabi_dcmpeq>
 800ad46:	b110      	cbz	r0, 800ad4e <_dtoa_r+0x69e>
 800ad48:	f018 0f01 	tst.w	r8, #1
 800ad4c:	d10e      	bne.n	800ad6c <_dtoa_r+0x6bc>
 800ad4e:	9902      	ldr	r1, [sp, #8]
 800ad50:	4648      	mov	r0, r9
 800ad52:	f000 fe53 	bl	800b9fc <_Bfree>
 800ad56:	2300      	movs	r3, #0
 800ad58:	7033      	strb	r3, [r6, #0]
 800ad5a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ad5c:	3701      	adds	r7, #1
 800ad5e:	601f      	str	r7, [r3, #0]
 800ad60:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	f000 824b 	beq.w	800b1fe <_dtoa_r+0xb4e>
 800ad68:	601e      	str	r6, [r3, #0]
 800ad6a:	e248      	b.n	800b1fe <_dtoa_r+0xb4e>
 800ad6c:	46b8      	mov	r8, r7
 800ad6e:	4633      	mov	r3, r6
 800ad70:	461e      	mov	r6, r3
 800ad72:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ad76:	2a39      	cmp	r2, #57	@ 0x39
 800ad78:	d106      	bne.n	800ad88 <_dtoa_r+0x6d8>
 800ad7a:	459a      	cmp	sl, r3
 800ad7c:	d1f8      	bne.n	800ad70 <_dtoa_r+0x6c0>
 800ad7e:	2230      	movs	r2, #48	@ 0x30
 800ad80:	f108 0801 	add.w	r8, r8, #1
 800ad84:	f88a 2000 	strb.w	r2, [sl]
 800ad88:	781a      	ldrb	r2, [r3, #0]
 800ad8a:	3201      	adds	r2, #1
 800ad8c:	701a      	strb	r2, [r3, #0]
 800ad8e:	e7a0      	b.n	800acd2 <_dtoa_r+0x622>
 800ad90:	4b6f      	ldr	r3, [pc, #444]	@ (800af50 <_dtoa_r+0x8a0>)
 800ad92:	2200      	movs	r2, #0
 800ad94:	f7f5 fc30 	bl	80005f8 <__aeabi_dmul>
 800ad98:	2200      	movs	r2, #0
 800ad9a:	2300      	movs	r3, #0
 800ad9c:	4604      	mov	r4, r0
 800ad9e:	460d      	mov	r5, r1
 800ada0:	f7f5 fe92 	bl	8000ac8 <__aeabi_dcmpeq>
 800ada4:	2800      	cmp	r0, #0
 800ada6:	d09f      	beq.n	800ace8 <_dtoa_r+0x638>
 800ada8:	e7d1      	b.n	800ad4e <_dtoa_r+0x69e>
 800adaa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800adac:	2a00      	cmp	r2, #0
 800adae:	f000 80ea 	beq.w	800af86 <_dtoa_r+0x8d6>
 800adb2:	9a07      	ldr	r2, [sp, #28]
 800adb4:	2a01      	cmp	r2, #1
 800adb6:	f300 80cd 	bgt.w	800af54 <_dtoa_r+0x8a4>
 800adba:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800adbc:	2a00      	cmp	r2, #0
 800adbe:	f000 80c1 	beq.w	800af44 <_dtoa_r+0x894>
 800adc2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800adc6:	9c08      	ldr	r4, [sp, #32]
 800adc8:	9e00      	ldr	r6, [sp, #0]
 800adca:	9a00      	ldr	r2, [sp, #0]
 800adcc:	441a      	add	r2, r3
 800adce:	9200      	str	r2, [sp, #0]
 800add0:	9a06      	ldr	r2, [sp, #24]
 800add2:	2101      	movs	r1, #1
 800add4:	441a      	add	r2, r3
 800add6:	4648      	mov	r0, r9
 800add8:	9206      	str	r2, [sp, #24]
 800adda:	f000 ff0d 	bl	800bbf8 <__i2b>
 800adde:	4605      	mov	r5, r0
 800ade0:	b166      	cbz	r6, 800adfc <_dtoa_r+0x74c>
 800ade2:	9b06      	ldr	r3, [sp, #24]
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	dd09      	ble.n	800adfc <_dtoa_r+0x74c>
 800ade8:	42b3      	cmp	r3, r6
 800adea:	9a00      	ldr	r2, [sp, #0]
 800adec:	bfa8      	it	ge
 800adee:	4633      	movge	r3, r6
 800adf0:	1ad2      	subs	r2, r2, r3
 800adf2:	9200      	str	r2, [sp, #0]
 800adf4:	9a06      	ldr	r2, [sp, #24]
 800adf6:	1af6      	subs	r6, r6, r3
 800adf8:	1ad3      	subs	r3, r2, r3
 800adfa:	9306      	str	r3, [sp, #24]
 800adfc:	9b08      	ldr	r3, [sp, #32]
 800adfe:	b30b      	cbz	r3, 800ae44 <_dtoa_r+0x794>
 800ae00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	f000 80c6 	beq.w	800af94 <_dtoa_r+0x8e4>
 800ae08:	2c00      	cmp	r4, #0
 800ae0a:	f000 80c0 	beq.w	800af8e <_dtoa_r+0x8de>
 800ae0e:	4629      	mov	r1, r5
 800ae10:	4622      	mov	r2, r4
 800ae12:	4648      	mov	r0, r9
 800ae14:	f000 ffa8 	bl	800bd68 <__pow5mult>
 800ae18:	9a02      	ldr	r2, [sp, #8]
 800ae1a:	4601      	mov	r1, r0
 800ae1c:	4605      	mov	r5, r0
 800ae1e:	4648      	mov	r0, r9
 800ae20:	f000 ff00 	bl	800bc24 <__multiply>
 800ae24:	9902      	ldr	r1, [sp, #8]
 800ae26:	4680      	mov	r8, r0
 800ae28:	4648      	mov	r0, r9
 800ae2a:	f000 fde7 	bl	800b9fc <_Bfree>
 800ae2e:	9b08      	ldr	r3, [sp, #32]
 800ae30:	1b1b      	subs	r3, r3, r4
 800ae32:	9308      	str	r3, [sp, #32]
 800ae34:	f000 80b1 	beq.w	800af9a <_dtoa_r+0x8ea>
 800ae38:	9a08      	ldr	r2, [sp, #32]
 800ae3a:	4641      	mov	r1, r8
 800ae3c:	4648      	mov	r0, r9
 800ae3e:	f000 ff93 	bl	800bd68 <__pow5mult>
 800ae42:	9002      	str	r0, [sp, #8]
 800ae44:	2101      	movs	r1, #1
 800ae46:	4648      	mov	r0, r9
 800ae48:	f000 fed6 	bl	800bbf8 <__i2b>
 800ae4c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ae4e:	4604      	mov	r4, r0
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	f000 81d8 	beq.w	800b206 <_dtoa_r+0xb56>
 800ae56:	461a      	mov	r2, r3
 800ae58:	4601      	mov	r1, r0
 800ae5a:	4648      	mov	r0, r9
 800ae5c:	f000 ff84 	bl	800bd68 <__pow5mult>
 800ae60:	9b07      	ldr	r3, [sp, #28]
 800ae62:	2b01      	cmp	r3, #1
 800ae64:	4604      	mov	r4, r0
 800ae66:	f300 809f 	bgt.w	800afa8 <_dtoa_r+0x8f8>
 800ae6a:	9b04      	ldr	r3, [sp, #16]
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	f040 8097 	bne.w	800afa0 <_dtoa_r+0x8f0>
 800ae72:	9b05      	ldr	r3, [sp, #20]
 800ae74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	f040 8093 	bne.w	800afa4 <_dtoa_r+0x8f4>
 800ae7e:	9b05      	ldr	r3, [sp, #20]
 800ae80:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ae84:	0d1b      	lsrs	r3, r3, #20
 800ae86:	051b      	lsls	r3, r3, #20
 800ae88:	b133      	cbz	r3, 800ae98 <_dtoa_r+0x7e8>
 800ae8a:	9b00      	ldr	r3, [sp, #0]
 800ae8c:	3301      	adds	r3, #1
 800ae8e:	9300      	str	r3, [sp, #0]
 800ae90:	9b06      	ldr	r3, [sp, #24]
 800ae92:	3301      	adds	r3, #1
 800ae94:	9306      	str	r3, [sp, #24]
 800ae96:	2301      	movs	r3, #1
 800ae98:	9308      	str	r3, [sp, #32]
 800ae9a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	f000 81b8 	beq.w	800b212 <_dtoa_r+0xb62>
 800aea2:	6923      	ldr	r3, [r4, #16]
 800aea4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800aea8:	6918      	ldr	r0, [r3, #16]
 800aeaa:	f000 fe59 	bl	800bb60 <__hi0bits>
 800aeae:	f1c0 0020 	rsb	r0, r0, #32
 800aeb2:	9b06      	ldr	r3, [sp, #24]
 800aeb4:	4418      	add	r0, r3
 800aeb6:	f010 001f 	ands.w	r0, r0, #31
 800aeba:	f000 8082 	beq.w	800afc2 <_dtoa_r+0x912>
 800aebe:	f1c0 0320 	rsb	r3, r0, #32
 800aec2:	2b04      	cmp	r3, #4
 800aec4:	dd73      	ble.n	800afae <_dtoa_r+0x8fe>
 800aec6:	9b00      	ldr	r3, [sp, #0]
 800aec8:	f1c0 001c 	rsb	r0, r0, #28
 800aecc:	4403      	add	r3, r0
 800aece:	9300      	str	r3, [sp, #0]
 800aed0:	9b06      	ldr	r3, [sp, #24]
 800aed2:	4403      	add	r3, r0
 800aed4:	4406      	add	r6, r0
 800aed6:	9306      	str	r3, [sp, #24]
 800aed8:	9b00      	ldr	r3, [sp, #0]
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	dd05      	ble.n	800aeea <_dtoa_r+0x83a>
 800aede:	9902      	ldr	r1, [sp, #8]
 800aee0:	461a      	mov	r2, r3
 800aee2:	4648      	mov	r0, r9
 800aee4:	f000 ff9a 	bl	800be1c <__lshift>
 800aee8:	9002      	str	r0, [sp, #8]
 800aeea:	9b06      	ldr	r3, [sp, #24]
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	dd05      	ble.n	800aefc <_dtoa_r+0x84c>
 800aef0:	4621      	mov	r1, r4
 800aef2:	461a      	mov	r2, r3
 800aef4:	4648      	mov	r0, r9
 800aef6:	f000 ff91 	bl	800be1c <__lshift>
 800aefa:	4604      	mov	r4, r0
 800aefc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d061      	beq.n	800afc6 <_dtoa_r+0x916>
 800af02:	9802      	ldr	r0, [sp, #8]
 800af04:	4621      	mov	r1, r4
 800af06:	f000 fff5 	bl	800bef4 <__mcmp>
 800af0a:	2800      	cmp	r0, #0
 800af0c:	da5b      	bge.n	800afc6 <_dtoa_r+0x916>
 800af0e:	2300      	movs	r3, #0
 800af10:	9902      	ldr	r1, [sp, #8]
 800af12:	220a      	movs	r2, #10
 800af14:	4648      	mov	r0, r9
 800af16:	f000 fd93 	bl	800ba40 <__multadd>
 800af1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af1c:	9002      	str	r0, [sp, #8]
 800af1e:	f107 38ff 	add.w	r8, r7, #4294967295
 800af22:	2b00      	cmp	r3, #0
 800af24:	f000 8177 	beq.w	800b216 <_dtoa_r+0xb66>
 800af28:	4629      	mov	r1, r5
 800af2a:	2300      	movs	r3, #0
 800af2c:	220a      	movs	r2, #10
 800af2e:	4648      	mov	r0, r9
 800af30:	f000 fd86 	bl	800ba40 <__multadd>
 800af34:	f1bb 0f00 	cmp.w	fp, #0
 800af38:	4605      	mov	r5, r0
 800af3a:	dc6f      	bgt.n	800b01c <_dtoa_r+0x96c>
 800af3c:	9b07      	ldr	r3, [sp, #28]
 800af3e:	2b02      	cmp	r3, #2
 800af40:	dc49      	bgt.n	800afd6 <_dtoa_r+0x926>
 800af42:	e06b      	b.n	800b01c <_dtoa_r+0x96c>
 800af44:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800af46:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800af4a:	e73c      	b.n	800adc6 <_dtoa_r+0x716>
 800af4c:	3fe00000 	.word	0x3fe00000
 800af50:	40240000 	.word	0x40240000
 800af54:	9b03      	ldr	r3, [sp, #12]
 800af56:	1e5c      	subs	r4, r3, #1
 800af58:	9b08      	ldr	r3, [sp, #32]
 800af5a:	42a3      	cmp	r3, r4
 800af5c:	db09      	blt.n	800af72 <_dtoa_r+0x8c2>
 800af5e:	1b1c      	subs	r4, r3, r4
 800af60:	9b03      	ldr	r3, [sp, #12]
 800af62:	2b00      	cmp	r3, #0
 800af64:	f6bf af30 	bge.w	800adc8 <_dtoa_r+0x718>
 800af68:	9b00      	ldr	r3, [sp, #0]
 800af6a:	9a03      	ldr	r2, [sp, #12]
 800af6c:	1a9e      	subs	r6, r3, r2
 800af6e:	2300      	movs	r3, #0
 800af70:	e72b      	b.n	800adca <_dtoa_r+0x71a>
 800af72:	9b08      	ldr	r3, [sp, #32]
 800af74:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800af76:	9408      	str	r4, [sp, #32]
 800af78:	1ae3      	subs	r3, r4, r3
 800af7a:	441a      	add	r2, r3
 800af7c:	9e00      	ldr	r6, [sp, #0]
 800af7e:	9b03      	ldr	r3, [sp, #12]
 800af80:	920d      	str	r2, [sp, #52]	@ 0x34
 800af82:	2400      	movs	r4, #0
 800af84:	e721      	b.n	800adca <_dtoa_r+0x71a>
 800af86:	9c08      	ldr	r4, [sp, #32]
 800af88:	9e00      	ldr	r6, [sp, #0]
 800af8a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800af8c:	e728      	b.n	800ade0 <_dtoa_r+0x730>
 800af8e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800af92:	e751      	b.n	800ae38 <_dtoa_r+0x788>
 800af94:	9a08      	ldr	r2, [sp, #32]
 800af96:	9902      	ldr	r1, [sp, #8]
 800af98:	e750      	b.n	800ae3c <_dtoa_r+0x78c>
 800af9a:	f8cd 8008 	str.w	r8, [sp, #8]
 800af9e:	e751      	b.n	800ae44 <_dtoa_r+0x794>
 800afa0:	2300      	movs	r3, #0
 800afa2:	e779      	b.n	800ae98 <_dtoa_r+0x7e8>
 800afa4:	9b04      	ldr	r3, [sp, #16]
 800afa6:	e777      	b.n	800ae98 <_dtoa_r+0x7e8>
 800afa8:	2300      	movs	r3, #0
 800afaa:	9308      	str	r3, [sp, #32]
 800afac:	e779      	b.n	800aea2 <_dtoa_r+0x7f2>
 800afae:	d093      	beq.n	800aed8 <_dtoa_r+0x828>
 800afb0:	9a00      	ldr	r2, [sp, #0]
 800afb2:	331c      	adds	r3, #28
 800afb4:	441a      	add	r2, r3
 800afb6:	9200      	str	r2, [sp, #0]
 800afb8:	9a06      	ldr	r2, [sp, #24]
 800afba:	441a      	add	r2, r3
 800afbc:	441e      	add	r6, r3
 800afbe:	9206      	str	r2, [sp, #24]
 800afc0:	e78a      	b.n	800aed8 <_dtoa_r+0x828>
 800afc2:	4603      	mov	r3, r0
 800afc4:	e7f4      	b.n	800afb0 <_dtoa_r+0x900>
 800afc6:	9b03      	ldr	r3, [sp, #12]
 800afc8:	2b00      	cmp	r3, #0
 800afca:	46b8      	mov	r8, r7
 800afcc:	dc20      	bgt.n	800b010 <_dtoa_r+0x960>
 800afce:	469b      	mov	fp, r3
 800afd0:	9b07      	ldr	r3, [sp, #28]
 800afd2:	2b02      	cmp	r3, #2
 800afd4:	dd1e      	ble.n	800b014 <_dtoa_r+0x964>
 800afd6:	f1bb 0f00 	cmp.w	fp, #0
 800afda:	f47f adb1 	bne.w	800ab40 <_dtoa_r+0x490>
 800afde:	4621      	mov	r1, r4
 800afe0:	465b      	mov	r3, fp
 800afe2:	2205      	movs	r2, #5
 800afe4:	4648      	mov	r0, r9
 800afe6:	f000 fd2b 	bl	800ba40 <__multadd>
 800afea:	4601      	mov	r1, r0
 800afec:	4604      	mov	r4, r0
 800afee:	9802      	ldr	r0, [sp, #8]
 800aff0:	f000 ff80 	bl	800bef4 <__mcmp>
 800aff4:	2800      	cmp	r0, #0
 800aff6:	f77f ada3 	ble.w	800ab40 <_dtoa_r+0x490>
 800affa:	4656      	mov	r6, sl
 800affc:	2331      	movs	r3, #49	@ 0x31
 800affe:	f806 3b01 	strb.w	r3, [r6], #1
 800b002:	f108 0801 	add.w	r8, r8, #1
 800b006:	e59f      	b.n	800ab48 <_dtoa_r+0x498>
 800b008:	9c03      	ldr	r4, [sp, #12]
 800b00a:	46b8      	mov	r8, r7
 800b00c:	4625      	mov	r5, r4
 800b00e:	e7f4      	b.n	800affa <_dtoa_r+0x94a>
 800b010:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800b014:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b016:	2b00      	cmp	r3, #0
 800b018:	f000 8101 	beq.w	800b21e <_dtoa_r+0xb6e>
 800b01c:	2e00      	cmp	r6, #0
 800b01e:	dd05      	ble.n	800b02c <_dtoa_r+0x97c>
 800b020:	4629      	mov	r1, r5
 800b022:	4632      	mov	r2, r6
 800b024:	4648      	mov	r0, r9
 800b026:	f000 fef9 	bl	800be1c <__lshift>
 800b02a:	4605      	mov	r5, r0
 800b02c:	9b08      	ldr	r3, [sp, #32]
 800b02e:	2b00      	cmp	r3, #0
 800b030:	d05c      	beq.n	800b0ec <_dtoa_r+0xa3c>
 800b032:	6869      	ldr	r1, [r5, #4]
 800b034:	4648      	mov	r0, r9
 800b036:	f000 fca1 	bl	800b97c <_Balloc>
 800b03a:	4606      	mov	r6, r0
 800b03c:	b928      	cbnz	r0, 800b04a <_dtoa_r+0x99a>
 800b03e:	4b82      	ldr	r3, [pc, #520]	@ (800b248 <_dtoa_r+0xb98>)
 800b040:	4602      	mov	r2, r0
 800b042:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b046:	f7ff bb4a 	b.w	800a6de <_dtoa_r+0x2e>
 800b04a:	692a      	ldr	r2, [r5, #16]
 800b04c:	3202      	adds	r2, #2
 800b04e:	0092      	lsls	r2, r2, #2
 800b050:	f105 010c 	add.w	r1, r5, #12
 800b054:	300c      	adds	r0, #12
 800b056:	f7ff fa7c 	bl	800a552 <memcpy>
 800b05a:	2201      	movs	r2, #1
 800b05c:	4631      	mov	r1, r6
 800b05e:	4648      	mov	r0, r9
 800b060:	f000 fedc 	bl	800be1c <__lshift>
 800b064:	f10a 0301 	add.w	r3, sl, #1
 800b068:	9300      	str	r3, [sp, #0]
 800b06a:	eb0a 030b 	add.w	r3, sl, fp
 800b06e:	9308      	str	r3, [sp, #32]
 800b070:	9b04      	ldr	r3, [sp, #16]
 800b072:	f003 0301 	and.w	r3, r3, #1
 800b076:	462f      	mov	r7, r5
 800b078:	9306      	str	r3, [sp, #24]
 800b07a:	4605      	mov	r5, r0
 800b07c:	9b00      	ldr	r3, [sp, #0]
 800b07e:	9802      	ldr	r0, [sp, #8]
 800b080:	4621      	mov	r1, r4
 800b082:	f103 3bff 	add.w	fp, r3, #4294967295
 800b086:	f7ff fa88 	bl	800a59a <quorem>
 800b08a:	4603      	mov	r3, r0
 800b08c:	3330      	adds	r3, #48	@ 0x30
 800b08e:	9003      	str	r0, [sp, #12]
 800b090:	4639      	mov	r1, r7
 800b092:	9802      	ldr	r0, [sp, #8]
 800b094:	9309      	str	r3, [sp, #36]	@ 0x24
 800b096:	f000 ff2d 	bl	800bef4 <__mcmp>
 800b09a:	462a      	mov	r2, r5
 800b09c:	9004      	str	r0, [sp, #16]
 800b09e:	4621      	mov	r1, r4
 800b0a0:	4648      	mov	r0, r9
 800b0a2:	f000 ff43 	bl	800bf2c <__mdiff>
 800b0a6:	68c2      	ldr	r2, [r0, #12]
 800b0a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0aa:	4606      	mov	r6, r0
 800b0ac:	bb02      	cbnz	r2, 800b0f0 <_dtoa_r+0xa40>
 800b0ae:	4601      	mov	r1, r0
 800b0b0:	9802      	ldr	r0, [sp, #8]
 800b0b2:	f000 ff1f 	bl	800bef4 <__mcmp>
 800b0b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0b8:	4602      	mov	r2, r0
 800b0ba:	4631      	mov	r1, r6
 800b0bc:	4648      	mov	r0, r9
 800b0be:	920c      	str	r2, [sp, #48]	@ 0x30
 800b0c0:	9309      	str	r3, [sp, #36]	@ 0x24
 800b0c2:	f000 fc9b 	bl	800b9fc <_Bfree>
 800b0c6:	9b07      	ldr	r3, [sp, #28]
 800b0c8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b0ca:	9e00      	ldr	r6, [sp, #0]
 800b0cc:	ea42 0103 	orr.w	r1, r2, r3
 800b0d0:	9b06      	ldr	r3, [sp, #24]
 800b0d2:	4319      	orrs	r1, r3
 800b0d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0d6:	d10d      	bne.n	800b0f4 <_dtoa_r+0xa44>
 800b0d8:	2b39      	cmp	r3, #57	@ 0x39
 800b0da:	d027      	beq.n	800b12c <_dtoa_r+0xa7c>
 800b0dc:	9a04      	ldr	r2, [sp, #16]
 800b0de:	2a00      	cmp	r2, #0
 800b0e0:	dd01      	ble.n	800b0e6 <_dtoa_r+0xa36>
 800b0e2:	9b03      	ldr	r3, [sp, #12]
 800b0e4:	3331      	adds	r3, #49	@ 0x31
 800b0e6:	f88b 3000 	strb.w	r3, [fp]
 800b0ea:	e52e      	b.n	800ab4a <_dtoa_r+0x49a>
 800b0ec:	4628      	mov	r0, r5
 800b0ee:	e7b9      	b.n	800b064 <_dtoa_r+0x9b4>
 800b0f0:	2201      	movs	r2, #1
 800b0f2:	e7e2      	b.n	800b0ba <_dtoa_r+0xa0a>
 800b0f4:	9904      	ldr	r1, [sp, #16]
 800b0f6:	2900      	cmp	r1, #0
 800b0f8:	db04      	blt.n	800b104 <_dtoa_r+0xa54>
 800b0fa:	9807      	ldr	r0, [sp, #28]
 800b0fc:	4301      	orrs	r1, r0
 800b0fe:	9806      	ldr	r0, [sp, #24]
 800b100:	4301      	orrs	r1, r0
 800b102:	d120      	bne.n	800b146 <_dtoa_r+0xa96>
 800b104:	2a00      	cmp	r2, #0
 800b106:	ddee      	ble.n	800b0e6 <_dtoa_r+0xa36>
 800b108:	9902      	ldr	r1, [sp, #8]
 800b10a:	9300      	str	r3, [sp, #0]
 800b10c:	2201      	movs	r2, #1
 800b10e:	4648      	mov	r0, r9
 800b110:	f000 fe84 	bl	800be1c <__lshift>
 800b114:	4621      	mov	r1, r4
 800b116:	9002      	str	r0, [sp, #8]
 800b118:	f000 feec 	bl	800bef4 <__mcmp>
 800b11c:	2800      	cmp	r0, #0
 800b11e:	9b00      	ldr	r3, [sp, #0]
 800b120:	dc02      	bgt.n	800b128 <_dtoa_r+0xa78>
 800b122:	d1e0      	bne.n	800b0e6 <_dtoa_r+0xa36>
 800b124:	07da      	lsls	r2, r3, #31
 800b126:	d5de      	bpl.n	800b0e6 <_dtoa_r+0xa36>
 800b128:	2b39      	cmp	r3, #57	@ 0x39
 800b12a:	d1da      	bne.n	800b0e2 <_dtoa_r+0xa32>
 800b12c:	2339      	movs	r3, #57	@ 0x39
 800b12e:	f88b 3000 	strb.w	r3, [fp]
 800b132:	4633      	mov	r3, r6
 800b134:	461e      	mov	r6, r3
 800b136:	3b01      	subs	r3, #1
 800b138:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b13c:	2a39      	cmp	r2, #57	@ 0x39
 800b13e:	d04e      	beq.n	800b1de <_dtoa_r+0xb2e>
 800b140:	3201      	adds	r2, #1
 800b142:	701a      	strb	r2, [r3, #0]
 800b144:	e501      	b.n	800ab4a <_dtoa_r+0x49a>
 800b146:	2a00      	cmp	r2, #0
 800b148:	dd03      	ble.n	800b152 <_dtoa_r+0xaa2>
 800b14a:	2b39      	cmp	r3, #57	@ 0x39
 800b14c:	d0ee      	beq.n	800b12c <_dtoa_r+0xa7c>
 800b14e:	3301      	adds	r3, #1
 800b150:	e7c9      	b.n	800b0e6 <_dtoa_r+0xa36>
 800b152:	9a00      	ldr	r2, [sp, #0]
 800b154:	9908      	ldr	r1, [sp, #32]
 800b156:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b15a:	428a      	cmp	r2, r1
 800b15c:	d028      	beq.n	800b1b0 <_dtoa_r+0xb00>
 800b15e:	9902      	ldr	r1, [sp, #8]
 800b160:	2300      	movs	r3, #0
 800b162:	220a      	movs	r2, #10
 800b164:	4648      	mov	r0, r9
 800b166:	f000 fc6b 	bl	800ba40 <__multadd>
 800b16a:	42af      	cmp	r7, r5
 800b16c:	9002      	str	r0, [sp, #8]
 800b16e:	f04f 0300 	mov.w	r3, #0
 800b172:	f04f 020a 	mov.w	r2, #10
 800b176:	4639      	mov	r1, r7
 800b178:	4648      	mov	r0, r9
 800b17a:	d107      	bne.n	800b18c <_dtoa_r+0xadc>
 800b17c:	f000 fc60 	bl	800ba40 <__multadd>
 800b180:	4607      	mov	r7, r0
 800b182:	4605      	mov	r5, r0
 800b184:	9b00      	ldr	r3, [sp, #0]
 800b186:	3301      	adds	r3, #1
 800b188:	9300      	str	r3, [sp, #0]
 800b18a:	e777      	b.n	800b07c <_dtoa_r+0x9cc>
 800b18c:	f000 fc58 	bl	800ba40 <__multadd>
 800b190:	4629      	mov	r1, r5
 800b192:	4607      	mov	r7, r0
 800b194:	2300      	movs	r3, #0
 800b196:	220a      	movs	r2, #10
 800b198:	4648      	mov	r0, r9
 800b19a:	f000 fc51 	bl	800ba40 <__multadd>
 800b19e:	4605      	mov	r5, r0
 800b1a0:	e7f0      	b.n	800b184 <_dtoa_r+0xad4>
 800b1a2:	f1bb 0f00 	cmp.w	fp, #0
 800b1a6:	bfcc      	ite	gt
 800b1a8:	465e      	movgt	r6, fp
 800b1aa:	2601      	movle	r6, #1
 800b1ac:	4456      	add	r6, sl
 800b1ae:	2700      	movs	r7, #0
 800b1b0:	9902      	ldr	r1, [sp, #8]
 800b1b2:	9300      	str	r3, [sp, #0]
 800b1b4:	2201      	movs	r2, #1
 800b1b6:	4648      	mov	r0, r9
 800b1b8:	f000 fe30 	bl	800be1c <__lshift>
 800b1bc:	4621      	mov	r1, r4
 800b1be:	9002      	str	r0, [sp, #8]
 800b1c0:	f000 fe98 	bl	800bef4 <__mcmp>
 800b1c4:	2800      	cmp	r0, #0
 800b1c6:	dcb4      	bgt.n	800b132 <_dtoa_r+0xa82>
 800b1c8:	d102      	bne.n	800b1d0 <_dtoa_r+0xb20>
 800b1ca:	9b00      	ldr	r3, [sp, #0]
 800b1cc:	07db      	lsls	r3, r3, #31
 800b1ce:	d4b0      	bmi.n	800b132 <_dtoa_r+0xa82>
 800b1d0:	4633      	mov	r3, r6
 800b1d2:	461e      	mov	r6, r3
 800b1d4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b1d8:	2a30      	cmp	r2, #48	@ 0x30
 800b1da:	d0fa      	beq.n	800b1d2 <_dtoa_r+0xb22>
 800b1dc:	e4b5      	b.n	800ab4a <_dtoa_r+0x49a>
 800b1de:	459a      	cmp	sl, r3
 800b1e0:	d1a8      	bne.n	800b134 <_dtoa_r+0xa84>
 800b1e2:	2331      	movs	r3, #49	@ 0x31
 800b1e4:	f108 0801 	add.w	r8, r8, #1
 800b1e8:	f88a 3000 	strb.w	r3, [sl]
 800b1ec:	e4ad      	b.n	800ab4a <_dtoa_r+0x49a>
 800b1ee:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b1f0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800b24c <_dtoa_r+0xb9c>
 800b1f4:	b11b      	cbz	r3, 800b1fe <_dtoa_r+0xb4e>
 800b1f6:	f10a 0308 	add.w	r3, sl, #8
 800b1fa:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b1fc:	6013      	str	r3, [r2, #0]
 800b1fe:	4650      	mov	r0, sl
 800b200:	b017      	add	sp, #92	@ 0x5c
 800b202:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b206:	9b07      	ldr	r3, [sp, #28]
 800b208:	2b01      	cmp	r3, #1
 800b20a:	f77f ae2e 	ble.w	800ae6a <_dtoa_r+0x7ba>
 800b20e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b210:	9308      	str	r3, [sp, #32]
 800b212:	2001      	movs	r0, #1
 800b214:	e64d      	b.n	800aeb2 <_dtoa_r+0x802>
 800b216:	f1bb 0f00 	cmp.w	fp, #0
 800b21a:	f77f aed9 	ble.w	800afd0 <_dtoa_r+0x920>
 800b21e:	4656      	mov	r6, sl
 800b220:	9802      	ldr	r0, [sp, #8]
 800b222:	4621      	mov	r1, r4
 800b224:	f7ff f9b9 	bl	800a59a <quorem>
 800b228:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800b22c:	f806 3b01 	strb.w	r3, [r6], #1
 800b230:	eba6 020a 	sub.w	r2, r6, sl
 800b234:	4593      	cmp	fp, r2
 800b236:	ddb4      	ble.n	800b1a2 <_dtoa_r+0xaf2>
 800b238:	9902      	ldr	r1, [sp, #8]
 800b23a:	2300      	movs	r3, #0
 800b23c:	220a      	movs	r2, #10
 800b23e:	4648      	mov	r0, r9
 800b240:	f000 fbfe 	bl	800ba40 <__multadd>
 800b244:	9002      	str	r0, [sp, #8]
 800b246:	e7eb      	b.n	800b220 <_dtoa_r+0xb70>
 800b248:	0800d20e 	.word	0x0800d20e
 800b24c:	0800d1a9 	.word	0x0800d1a9

0800b250 <_free_r>:
 800b250:	b538      	push	{r3, r4, r5, lr}
 800b252:	4605      	mov	r5, r0
 800b254:	2900      	cmp	r1, #0
 800b256:	d041      	beq.n	800b2dc <_free_r+0x8c>
 800b258:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b25c:	1f0c      	subs	r4, r1, #4
 800b25e:	2b00      	cmp	r3, #0
 800b260:	bfb8      	it	lt
 800b262:	18e4      	addlt	r4, r4, r3
 800b264:	f7fd fac4 	bl	80087f0 <__malloc_lock>
 800b268:	4a1d      	ldr	r2, [pc, #116]	@ (800b2e0 <_free_r+0x90>)
 800b26a:	6813      	ldr	r3, [r2, #0]
 800b26c:	b933      	cbnz	r3, 800b27c <_free_r+0x2c>
 800b26e:	6063      	str	r3, [r4, #4]
 800b270:	6014      	str	r4, [r2, #0]
 800b272:	4628      	mov	r0, r5
 800b274:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b278:	f7fd bac0 	b.w	80087fc <__malloc_unlock>
 800b27c:	42a3      	cmp	r3, r4
 800b27e:	d908      	bls.n	800b292 <_free_r+0x42>
 800b280:	6820      	ldr	r0, [r4, #0]
 800b282:	1821      	adds	r1, r4, r0
 800b284:	428b      	cmp	r3, r1
 800b286:	bf01      	itttt	eq
 800b288:	6819      	ldreq	r1, [r3, #0]
 800b28a:	685b      	ldreq	r3, [r3, #4]
 800b28c:	1809      	addeq	r1, r1, r0
 800b28e:	6021      	streq	r1, [r4, #0]
 800b290:	e7ed      	b.n	800b26e <_free_r+0x1e>
 800b292:	461a      	mov	r2, r3
 800b294:	685b      	ldr	r3, [r3, #4]
 800b296:	b10b      	cbz	r3, 800b29c <_free_r+0x4c>
 800b298:	42a3      	cmp	r3, r4
 800b29a:	d9fa      	bls.n	800b292 <_free_r+0x42>
 800b29c:	6811      	ldr	r1, [r2, #0]
 800b29e:	1850      	adds	r0, r2, r1
 800b2a0:	42a0      	cmp	r0, r4
 800b2a2:	d10b      	bne.n	800b2bc <_free_r+0x6c>
 800b2a4:	6820      	ldr	r0, [r4, #0]
 800b2a6:	4401      	add	r1, r0
 800b2a8:	1850      	adds	r0, r2, r1
 800b2aa:	4283      	cmp	r3, r0
 800b2ac:	6011      	str	r1, [r2, #0]
 800b2ae:	d1e0      	bne.n	800b272 <_free_r+0x22>
 800b2b0:	6818      	ldr	r0, [r3, #0]
 800b2b2:	685b      	ldr	r3, [r3, #4]
 800b2b4:	6053      	str	r3, [r2, #4]
 800b2b6:	4408      	add	r0, r1
 800b2b8:	6010      	str	r0, [r2, #0]
 800b2ba:	e7da      	b.n	800b272 <_free_r+0x22>
 800b2bc:	d902      	bls.n	800b2c4 <_free_r+0x74>
 800b2be:	230c      	movs	r3, #12
 800b2c0:	602b      	str	r3, [r5, #0]
 800b2c2:	e7d6      	b.n	800b272 <_free_r+0x22>
 800b2c4:	6820      	ldr	r0, [r4, #0]
 800b2c6:	1821      	adds	r1, r4, r0
 800b2c8:	428b      	cmp	r3, r1
 800b2ca:	bf04      	itt	eq
 800b2cc:	6819      	ldreq	r1, [r3, #0]
 800b2ce:	685b      	ldreq	r3, [r3, #4]
 800b2d0:	6063      	str	r3, [r4, #4]
 800b2d2:	bf04      	itt	eq
 800b2d4:	1809      	addeq	r1, r1, r0
 800b2d6:	6021      	streq	r1, [r4, #0]
 800b2d8:	6054      	str	r4, [r2, #4]
 800b2da:	e7ca      	b.n	800b272 <_free_r+0x22>
 800b2dc:	bd38      	pop	{r3, r4, r5, pc}
 800b2de:	bf00      	nop
 800b2e0:	20000d9c 	.word	0x20000d9c

0800b2e4 <rshift>:
 800b2e4:	6903      	ldr	r3, [r0, #16]
 800b2e6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b2ea:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b2ee:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b2f2:	f100 0414 	add.w	r4, r0, #20
 800b2f6:	dd45      	ble.n	800b384 <rshift+0xa0>
 800b2f8:	f011 011f 	ands.w	r1, r1, #31
 800b2fc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b300:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b304:	d10c      	bne.n	800b320 <rshift+0x3c>
 800b306:	f100 0710 	add.w	r7, r0, #16
 800b30a:	4629      	mov	r1, r5
 800b30c:	42b1      	cmp	r1, r6
 800b30e:	d334      	bcc.n	800b37a <rshift+0x96>
 800b310:	1a9b      	subs	r3, r3, r2
 800b312:	009b      	lsls	r3, r3, #2
 800b314:	1eea      	subs	r2, r5, #3
 800b316:	4296      	cmp	r6, r2
 800b318:	bf38      	it	cc
 800b31a:	2300      	movcc	r3, #0
 800b31c:	4423      	add	r3, r4
 800b31e:	e015      	b.n	800b34c <rshift+0x68>
 800b320:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b324:	f1c1 0820 	rsb	r8, r1, #32
 800b328:	40cf      	lsrs	r7, r1
 800b32a:	f105 0e04 	add.w	lr, r5, #4
 800b32e:	46a1      	mov	r9, r4
 800b330:	4576      	cmp	r6, lr
 800b332:	46f4      	mov	ip, lr
 800b334:	d815      	bhi.n	800b362 <rshift+0x7e>
 800b336:	1a9a      	subs	r2, r3, r2
 800b338:	0092      	lsls	r2, r2, #2
 800b33a:	3a04      	subs	r2, #4
 800b33c:	3501      	adds	r5, #1
 800b33e:	42ae      	cmp	r6, r5
 800b340:	bf38      	it	cc
 800b342:	2200      	movcc	r2, #0
 800b344:	18a3      	adds	r3, r4, r2
 800b346:	50a7      	str	r7, [r4, r2]
 800b348:	b107      	cbz	r7, 800b34c <rshift+0x68>
 800b34a:	3304      	adds	r3, #4
 800b34c:	1b1a      	subs	r2, r3, r4
 800b34e:	42a3      	cmp	r3, r4
 800b350:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b354:	bf08      	it	eq
 800b356:	2300      	moveq	r3, #0
 800b358:	6102      	str	r2, [r0, #16]
 800b35a:	bf08      	it	eq
 800b35c:	6143      	streq	r3, [r0, #20]
 800b35e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b362:	f8dc c000 	ldr.w	ip, [ip]
 800b366:	fa0c fc08 	lsl.w	ip, ip, r8
 800b36a:	ea4c 0707 	orr.w	r7, ip, r7
 800b36e:	f849 7b04 	str.w	r7, [r9], #4
 800b372:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b376:	40cf      	lsrs	r7, r1
 800b378:	e7da      	b.n	800b330 <rshift+0x4c>
 800b37a:	f851 cb04 	ldr.w	ip, [r1], #4
 800b37e:	f847 cf04 	str.w	ip, [r7, #4]!
 800b382:	e7c3      	b.n	800b30c <rshift+0x28>
 800b384:	4623      	mov	r3, r4
 800b386:	e7e1      	b.n	800b34c <rshift+0x68>

0800b388 <__hexdig_fun>:
 800b388:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800b38c:	2b09      	cmp	r3, #9
 800b38e:	d802      	bhi.n	800b396 <__hexdig_fun+0xe>
 800b390:	3820      	subs	r0, #32
 800b392:	b2c0      	uxtb	r0, r0
 800b394:	4770      	bx	lr
 800b396:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800b39a:	2b05      	cmp	r3, #5
 800b39c:	d801      	bhi.n	800b3a2 <__hexdig_fun+0x1a>
 800b39e:	3847      	subs	r0, #71	@ 0x47
 800b3a0:	e7f7      	b.n	800b392 <__hexdig_fun+0xa>
 800b3a2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800b3a6:	2b05      	cmp	r3, #5
 800b3a8:	d801      	bhi.n	800b3ae <__hexdig_fun+0x26>
 800b3aa:	3827      	subs	r0, #39	@ 0x27
 800b3ac:	e7f1      	b.n	800b392 <__hexdig_fun+0xa>
 800b3ae:	2000      	movs	r0, #0
 800b3b0:	4770      	bx	lr
	...

0800b3b4 <__gethex>:
 800b3b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3b8:	b085      	sub	sp, #20
 800b3ba:	468a      	mov	sl, r1
 800b3bc:	9302      	str	r3, [sp, #8]
 800b3be:	680b      	ldr	r3, [r1, #0]
 800b3c0:	9001      	str	r0, [sp, #4]
 800b3c2:	4690      	mov	r8, r2
 800b3c4:	1c9c      	adds	r4, r3, #2
 800b3c6:	46a1      	mov	r9, r4
 800b3c8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800b3cc:	2830      	cmp	r0, #48	@ 0x30
 800b3ce:	d0fa      	beq.n	800b3c6 <__gethex+0x12>
 800b3d0:	eba9 0303 	sub.w	r3, r9, r3
 800b3d4:	f1a3 0b02 	sub.w	fp, r3, #2
 800b3d8:	f7ff ffd6 	bl	800b388 <__hexdig_fun>
 800b3dc:	4605      	mov	r5, r0
 800b3de:	2800      	cmp	r0, #0
 800b3e0:	d168      	bne.n	800b4b4 <__gethex+0x100>
 800b3e2:	49a0      	ldr	r1, [pc, #640]	@ (800b664 <__gethex+0x2b0>)
 800b3e4:	2201      	movs	r2, #1
 800b3e6:	4648      	mov	r0, r9
 800b3e8:	f7fe ffbd 	bl	800a366 <strncmp>
 800b3ec:	4607      	mov	r7, r0
 800b3ee:	2800      	cmp	r0, #0
 800b3f0:	d167      	bne.n	800b4c2 <__gethex+0x10e>
 800b3f2:	f899 0001 	ldrb.w	r0, [r9, #1]
 800b3f6:	4626      	mov	r6, r4
 800b3f8:	f7ff ffc6 	bl	800b388 <__hexdig_fun>
 800b3fc:	2800      	cmp	r0, #0
 800b3fe:	d062      	beq.n	800b4c6 <__gethex+0x112>
 800b400:	4623      	mov	r3, r4
 800b402:	7818      	ldrb	r0, [r3, #0]
 800b404:	2830      	cmp	r0, #48	@ 0x30
 800b406:	4699      	mov	r9, r3
 800b408:	f103 0301 	add.w	r3, r3, #1
 800b40c:	d0f9      	beq.n	800b402 <__gethex+0x4e>
 800b40e:	f7ff ffbb 	bl	800b388 <__hexdig_fun>
 800b412:	fab0 f580 	clz	r5, r0
 800b416:	096d      	lsrs	r5, r5, #5
 800b418:	f04f 0b01 	mov.w	fp, #1
 800b41c:	464a      	mov	r2, r9
 800b41e:	4616      	mov	r6, r2
 800b420:	3201      	adds	r2, #1
 800b422:	7830      	ldrb	r0, [r6, #0]
 800b424:	f7ff ffb0 	bl	800b388 <__hexdig_fun>
 800b428:	2800      	cmp	r0, #0
 800b42a:	d1f8      	bne.n	800b41e <__gethex+0x6a>
 800b42c:	498d      	ldr	r1, [pc, #564]	@ (800b664 <__gethex+0x2b0>)
 800b42e:	2201      	movs	r2, #1
 800b430:	4630      	mov	r0, r6
 800b432:	f7fe ff98 	bl	800a366 <strncmp>
 800b436:	2800      	cmp	r0, #0
 800b438:	d13f      	bne.n	800b4ba <__gethex+0x106>
 800b43a:	b944      	cbnz	r4, 800b44e <__gethex+0x9a>
 800b43c:	1c74      	adds	r4, r6, #1
 800b43e:	4622      	mov	r2, r4
 800b440:	4616      	mov	r6, r2
 800b442:	3201      	adds	r2, #1
 800b444:	7830      	ldrb	r0, [r6, #0]
 800b446:	f7ff ff9f 	bl	800b388 <__hexdig_fun>
 800b44a:	2800      	cmp	r0, #0
 800b44c:	d1f8      	bne.n	800b440 <__gethex+0x8c>
 800b44e:	1ba4      	subs	r4, r4, r6
 800b450:	00a7      	lsls	r7, r4, #2
 800b452:	7833      	ldrb	r3, [r6, #0]
 800b454:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800b458:	2b50      	cmp	r3, #80	@ 0x50
 800b45a:	d13e      	bne.n	800b4da <__gethex+0x126>
 800b45c:	7873      	ldrb	r3, [r6, #1]
 800b45e:	2b2b      	cmp	r3, #43	@ 0x2b
 800b460:	d033      	beq.n	800b4ca <__gethex+0x116>
 800b462:	2b2d      	cmp	r3, #45	@ 0x2d
 800b464:	d034      	beq.n	800b4d0 <__gethex+0x11c>
 800b466:	1c71      	adds	r1, r6, #1
 800b468:	2400      	movs	r4, #0
 800b46a:	7808      	ldrb	r0, [r1, #0]
 800b46c:	f7ff ff8c 	bl	800b388 <__hexdig_fun>
 800b470:	1e43      	subs	r3, r0, #1
 800b472:	b2db      	uxtb	r3, r3
 800b474:	2b18      	cmp	r3, #24
 800b476:	d830      	bhi.n	800b4da <__gethex+0x126>
 800b478:	f1a0 0210 	sub.w	r2, r0, #16
 800b47c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b480:	f7ff ff82 	bl	800b388 <__hexdig_fun>
 800b484:	f100 3cff 	add.w	ip, r0, #4294967295
 800b488:	fa5f fc8c 	uxtb.w	ip, ip
 800b48c:	f1bc 0f18 	cmp.w	ip, #24
 800b490:	f04f 030a 	mov.w	r3, #10
 800b494:	d91e      	bls.n	800b4d4 <__gethex+0x120>
 800b496:	b104      	cbz	r4, 800b49a <__gethex+0xe6>
 800b498:	4252      	negs	r2, r2
 800b49a:	4417      	add	r7, r2
 800b49c:	f8ca 1000 	str.w	r1, [sl]
 800b4a0:	b1ed      	cbz	r5, 800b4de <__gethex+0x12a>
 800b4a2:	f1bb 0f00 	cmp.w	fp, #0
 800b4a6:	bf0c      	ite	eq
 800b4a8:	2506      	moveq	r5, #6
 800b4aa:	2500      	movne	r5, #0
 800b4ac:	4628      	mov	r0, r5
 800b4ae:	b005      	add	sp, #20
 800b4b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4b4:	2500      	movs	r5, #0
 800b4b6:	462c      	mov	r4, r5
 800b4b8:	e7b0      	b.n	800b41c <__gethex+0x68>
 800b4ba:	2c00      	cmp	r4, #0
 800b4bc:	d1c7      	bne.n	800b44e <__gethex+0x9a>
 800b4be:	4627      	mov	r7, r4
 800b4c0:	e7c7      	b.n	800b452 <__gethex+0x9e>
 800b4c2:	464e      	mov	r6, r9
 800b4c4:	462f      	mov	r7, r5
 800b4c6:	2501      	movs	r5, #1
 800b4c8:	e7c3      	b.n	800b452 <__gethex+0x9e>
 800b4ca:	2400      	movs	r4, #0
 800b4cc:	1cb1      	adds	r1, r6, #2
 800b4ce:	e7cc      	b.n	800b46a <__gethex+0xb6>
 800b4d0:	2401      	movs	r4, #1
 800b4d2:	e7fb      	b.n	800b4cc <__gethex+0x118>
 800b4d4:	fb03 0002 	mla	r0, r3, r2, r0
 800b4d8:	e7ce      	b.n	800b478 <__gethex+0xc4>
 800b4da:	4631      	mov	r1, r6
 800b4dc:	e7de      	b.n	800b49c <__gethex+0xe8>
 800b4de:	eba6 0309 	sub.w	r3, r6, r9
 800b4e2:	3b01      	subs	r3, #1
 800b4e4:	4629      	mov	r1, r5
 800b4e6:	2b07      	cmp	r3, #7
 800b4e8:	dc0a      	bgt.n	800b500 <__gethex+0x14c>
 800b4ea:	9801      	ldr	r0, [sp, #4]
 800b4ec:	f000 fa46 	bl	800b97c <_Balloc>
 800b4f0:	4604      	mov	r4, r0
 800b4f2:	b940      	cbnz	r0, 800b506 <__gethex+0x152>
 800b4f4:	4b5c      	ldr	r3, [pc, #368]	@ (800b668 <__gethex+0x2b4>)
 800b4f6:	4602      	mov	r2, r0
 800b4f8:	21e4      	movs	r1, #228	@ 0xe4
 800b4fa:	485c      	ldr	r0, [pc, #368]	@ (800b66c <__gethex+0x2b8>)
 800b4fc:	f7fd f8b0 	bl	8008660 <__assert_func>
 800b500:	3101      	adds	r1, #1
 800b502:	105b      	asrs	r3, r3, #1
 800b504:	e7ef      	b.n	800b4e6 <__gethex+0x132>
 800b506:	f100 0a14 	add.w	sl, r0, #20
 800b50a:	2300      	movs	r3, #0
 800b50c:	4655      	mov	r5, sl
 800b50e:	469b      	mov	fp, r3
 800b510:	45b1      	cmp	r9, r6
 800b512:	d337      	bcc.n	800b584 <__gethex+0x1d0>
 800b514:	f845 bb04 	str.w	fp, [r5], #4
 800b518:	eba5 050a 	sub.w	r5, r5, sl
 800b51c:	10ad      	asrs	r5, r5, #2
 800b51e:	6125      	str	r5, [r4, #16]
 800b520:	4658      	mov	r0, fp
 800b522:	f000 fb1d 	bl	800bb60 <__hi0bits>
 800b526:	016d      	lsls	r5, r5, #5
 800b528:	f8d8 6000 	ldr.w	r6, [r8]
 800b52c:	1a2d      	subs	r5, r5, r0
 800b52e:	42b5      	cmp	r5, r6
 800b530:	dd54      	ble.n	800b5dc <__gethex+0x228>
 800b532:	1bad      	subs	r5, r5, r6
 800b534:	4629      	mov	r1, r5
 800b536:	4620      	mov	r0, r4
 800b538:	f000 fea9 	bl	800c28e <__any_on>
 800b53c:	4681      	mov	r9, r0
 800b53e:	b178      	cbz	r0, 800b560 <__gethex+0x1ac>
 800b540:	1e6b      	subs	r3, r5, #1
 800b542:	1159      	asrs	r1, r3, #5
 800b544:	f003 021f 	and.w	r2, r3, #31
 800b548:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b54c:	f04f 0901 	mov.w	r9, #1
 800b550:	fa09 f202 	lsl.w	r2, r9, r2
 800b554:	420a      	tst	r2, r1
 800b556:	d003      	beq.n	800b560 <__gethex+0x1ac>
 800b558:	454b      	cmp	r3, r9
 800b55a:	dc36      	bgt.n	800b5ca <__gethex+0x216>
 800b55c:	f04f 0902 	mov.w	r9, #2
 800b560:	4629      	mov	r1, r5
 800b562:	4620      	mov	r0, r4
 800b564:	f7ff febe 	bl	800b2e4 <rshift>
 800b568:	442f      	add	r7, r5
 800b56a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b56e:	42bb      	cmp	r3, r7
 800b570:	da42      	bge.n	800b5f8 <__gethex+0x244>
 800b572:	9801      	ldr	r0, [sp, #4]
 800b574:	4621      	mov	r1, r4
 800b576:	f000 fa41 	bl	800b9fc <_Bfree>
 800b57a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b57c:	2300      	movs	r3, #0
 800b57e:	6013      	str	r3, [r2, #0]
 800b580:	25a3      	movs	r5, #163	@ 0xa3
 800b582:	e793      	b.n	800b4ac <__gethex+0xf8>
 800b584:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800b588:	2a2e      	cmp	r2, #46	@ 0x2e
 800b58a:	d012      	beq.n	800b5b2 <__gethex+0x1fe>
 800b58c:	2b20      	cmp	r3, #32
 800b58e:	d104      	bne.n	800b59a <__gethex+0x1e6>
 800b590:	f845 bb04 	str.w	fp, [r5], #4
 800b594:	f04f 0b00 	mov.w	fp, #0
 800b598:	465b      	mov	r3, fp
 800b59a:	7830      	ldrb	r0, [r6, #0]
 800b59c:	9303      	str	r3, [sp, #12]
 800b59e:	f7ff fef3 	bl	800b388 <__hexdig_fun>
 800b5a2:	9b03      	ldr	r3, [sp, #12]
 800b5a4:	f000 000f 	and.w	r0, r0, #15
 800b5a8:	4098      	lsls	r0, r3
 800b5aa:	ea4b 0b00 	orr.w	fp, fp, r0
 800b5ae:	3304      	adds	r3, #4
 800b5b0:	e7ae      	b.n	800b510 <__gethex+0x15c>
 800b5b2:	45b1      	cmp	r9, r6
 800b5b4:	d8ea      	bhi.n	800b58c <__gethex+0x1d8>
 800b5b6:	492b      	ldr	r1, [pc, #172]	@ (800b664 <__gethex+0x2b0>)
 800b5b8:	9303      	str	r3, [sp, #12]
 800b5ba:	2201      	movs	r2, #1
 800b5bc:	4630      	mov	r0, r6
 800b5be:	f7fe fed2 	bl	800a366 <strncmp>
 800b5c2:	9b03      	ldr	r3, [sp, #12]
 800b5c4:	2800      	cmp	r0, #0
 800b5c6:	d1e1      	bne.n	800b58c <__gethex+0x1d8>
 800b5c8:	e7a2      	b.n	800b510 <__gethex+0x15c>
 800b5ca:	1ea9      	subs	r1, r5, #2
 800b5cc:	4620      	mov	r0, r4
 800b5ce:	f000 fe5e 	bl	800c28e <__any_on>
 800b5d2:	2800      	cmp	r0, #0
 800b5d4:	d0c2      	beq.n	800b55c <__gethex+0x1a8>
 800b5d6:	f04f 0903 	mov.w	r9, #3
 800b5da:	e7c1      	b.n	800b560 <__gethex+0x1ac>
 800b5dc:	da09      	bge.n	800b5f2 <__gethex+0x23e>
 800b5de:	1b75      	subs	r5, r6, r5
 800b5e0:	4621      	mov	r1, r4
 800b5e2:	9801      	ldr	r0, [sp, #4]
 800b5e4:	462a      	mov	r2, r5
 800b5e6:	f000 fc19 	bl	800be1c <__lshift>
 800b5ea:	1b7f      	subs	r7, r7, r5
 800b5ec:	4604      	mov	r4, r0
 800b5ee:	f100 0a14 	add.w	sl, r0, #20
 800b5f2:	f04f 0900 	mov.w	r9, #0
 800b5f6:	e7b8      	b.n	800b56a <__gethex+0x1b6>
 800b5f8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b5fc:	42bd      	cmp	r5, r7
 800b5fe:	dd6f      	ble.n	800b6e0 <__gethex+0x32c>
 800b600:	1bed      	subs	r5, r5, r7
 800b602:	42ae      	cmp	r6, r5
 800b604:	dc34      	bgt.n	800b670 <__gethex+0x2bc>
 800b606:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b60a:	2b02      	cmp	r3, #2
 800b60c:	d022      	beq.n	800b654 <__gethex+0x2a0>
 800b60e:	2b03      	cmp	r3, #3
 800b610:	d024      	beq.n	800b65c <__gethex+0x2a8>
 800b612:	2b01      	cmp	r3, #1
 800b614:	d115      	bne.n	800b642 <__gethex+0x28e>
 800b616:	42ae      	cmp	r6, r5
 800b618:	d113      	bne.n	800b642 <__gethex+0x28e>
 800b61a:	2e01      	cmp	r6, #1
 800b61c:	d10b      	bne.n	800b636 <__gethex+0x282>
 800b61e:	9a02      	ldr	r2, [sp, #8]
 800b620:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b624:	6013      	str	r3, [r2, #0]
 800b626:	2301      	movs	r3, #1
 800b628:	6123      	str	r3, [r4, #16]
 800b62a:	f8ca 3000 	str.w	r3, [sl]
 800b62e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b630:	2562      	movs	r5, #98	@ 0x62
 800b632:	601c      	str	r4, [r3, #0]
 800b634:	e73a      	b.n	800b4ac <__gethex+0xf8>
 800b636:	1e71      	subs	r1, r6, #1
 800b638:	4620      	mov	r0, r4
 800b63a:	f000 fe28 	bl	800c28e <__any_on>
 800b63e:	2800      	cmp	r0, #0
 800b640:	d1ed      	bne.n	800b61e <__gethex+0x26a>
 800b642:	9801      	ldr	r0, [sp, #4]
 800b644:	4621      	mov	r1, r4
 800b646:	f000 f9d9 	bl	800b9fc <_Bfree>
 800b64a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b64c:	2300      	movs	r3, #0
 800b64e:	6013      	str	r3, [r2, #0]
 800b650:	2550      	movs	r5, #80	@ 0x50
 800b652:	e72b      	b.n	800b4ac <__gethex+0xf8>
 800b654:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b656:	2b00      	cmp	r3, #0
 800b658:	d1f3      	bne.n	800b642 <__gethex+0x28e>
 800b65a:	e7e0      	b.n	800b61e <__gethex+0x26a>
 800b65c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d1dd      	bne.n	800b61e <__gethex+0x26a>
 800b662:	e7ee      	b.n	800b642 <__gethex+0x28e>
 800b664:	0800d0f5 	.word	0x0800d0f5
 800b668:	0800d20e 	.word	0x0800d20e
 800b66c:	0800d21f 	.word	0x0800d21f
 800b670:	1e6f      	subs	r7, r5, #1
 800b672:	f1b9 0f00 	cmp.w	r9, #0
 800b676:	d130      	bne.n	800b6da <__gethex+0x326>
 800b678:	b127      	cbz	r7, 800b684 <__gethex+0x2d0>
 800b67a:	4639      	mov	r1, r7
 800b67c:	4620      	mov	r0, r4
 800b67e:	f000 fe06 	bl	800c28e <__any_on>
 800b682:	4681      	mov	r9, r0
 800b684:	117a      	asrs	r2, r7, #5
 800b686:	2301      	movs	r3, #1
 800b688:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b68c:	f007 071f 	and.w	r7, r7, #31
 800b690:	40bb      	lsls	r3, r7
 800b692:	4213      	tst	r3, r2
 800b694:	4629      	mov	r1, r5
 800b696:	4620      	mov	r0, r4
 800b698:	bf18      	it	ne
 800b69a:	f049 0902 	orrne.w	r9, r9, #2
 800b69e:	f7ff fe21 	bl	800b2e4 <rshift>
 800b6a2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800b6a6:	1b76      	subs	r6, r6, r5
 800b6a8:	2502      	movs	r5, #2
 800b6aa:	f1b9 0f00 	cmp.w	r9, #0
 800b6ae:	d047      	beq.n	800b740 <__gethex+0x38c>
 800b6b0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b6b4:	2b02      	cmp	r3, #2
 800b6b6:	d015      	beq.n	800b6e4 <__gethex+0x330>
 800b6b8:	2b03      	cmp	r3, #3
 800b6ba:	d017      	beq.n	800b6ec <__gethex+0x338>
 800b6bc:	2b01      	cmp	r3, #1
 800b6be:	d109      	bne.n	800b6d4 <__gethex+0x320>
 800b6c0:	f019 0f02 	tst.w	r9, #2
 800b6c4:	d006      	beq.n	800b6d4 <__gethex+0x320>
 800b6c6:	f8da 3000 	ldr.w	r3, [sl]
 800b6ca:	ea49 0903 	orr.w	r9, r9, r3
 800b6ce:	f019 0f01 	tst.w	r9, #1
 800b6d2:	d10e      	bne.n	800b6f2 <__gethex+0x33e>
 800b6d4:	f045 0510 	orr.w	r5, r5, #16
 800b6d8:	e032      	b.n	800b740 <__gethex+0x38c>
 800b6da:	f04f 0901 	mov.w	r9, #1
 800b6de:	e7d1      	b.n	800b684 <__gethex+0x2d0>
 800b6e0:	2501      	movs	r5, #1
 800b6e2:	e7e2      	b.n	800b6aa <__gethex+0x2f6>
 800b6e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b6e6:	f1c3 0301 	rsb	r3, r3, #1
 800b6ea:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b6ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	d0f0      	beq.n	800b6d4 <__gethex+0x320>
 800b6f2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b6f6:	f104 0314 	add.w	r3, r4, #20
 800b6fa:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b6fe:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b702:	f04f 0c00 	mov.w	ip, #0
 800b706:	4618      	mov	r0, r3
 800b708:	f853 2b04 	ldr.w	r2, [r3], #4
 800b70c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b710:	d01b      	beq.n	800b74a <__gethex+0x396>
 800b712:	3201      	adds	r2, #1
 800b714:	6002      	str	r2, [r0, #0]
 800b716:	2d02      	cmp	r5, #2
 800b718:	f104 0314 	add.w	r3, r4, #20
 800b71c:	d13c      	bne.n	800b798 <__gethex+0x3e4>
 800b71e:	f8d8 2000 	ldr.w	r2, [r8]
 800b722:	3a01      	subs	r2, #1
 800b724:	42b2      	cmp	r2, r6
 800b726:	d109      	bne.n	800b73c <__gethex+0x388>
 800b728:	1171      	asrs	r1, r6, #5
 800b72a:	2201      	movs	r2, #1
 800b72c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b730:	f006 061f 	and.w	r6, r6, #31
 800b734:	fa02 f606 	lsl.w	r6, r2, r6
 800b738:	421e      	tst	r6, r3
 800b73a:	d13a      	bne.n	800b7b2 <__gethex+0x3fe>
 800b73c:	f045 0520 	orr.w	r5, r5, #32
 800b740:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b742:	601c      	str	r4, [r3, #0]
 800b744:	9b02      	ldr	r3, [sp, #8]
 800b746:	601f      	str	r7, [r3, #0]
 800b748:	e6b0      	b.n	800b4ac <__gethex+0xf8>
 800b74a:	4299      	cmp	r1, r3
 800b74c:	f843 cc04 	str.w	ip, [r3, #-4]
 800b750:	d8d9      	bhi.n	800b706 <__gethex+0x352>
 800b752:	68a3      	ldr	r3, [r4, #8]
 800b754:	459b      	cmp	fp, r3
 800b756:	db17      	blt.n	800b788 <__gethex+0x3d4>
 800b758:	6861      	ldr	r1, [r4, #4]
 800b75a:	9801      	ldr	r0, [sp, #4]
 800b75c:	3101      	adds	r1, #1
 800b75e:	f000 f90d 	bl	800b97c <_Balloc>
 800b762:	4681      	mov	r9, r0
 800b764:	b918      	cbnz	r0, 800b76e <__gethex+0x3ba>
 800b766:	4b1a      	ldr	r3, [pc, #104]	@ (800b7d0 <__gethex+0x41c>)
 800b768:	4602      	mov	r2, r0
 800b76a:	2184      	movs	r1, #132	@ 0x84
 800b76c:	e6c5      	b.n	800b4fa <__gethex+0x146>
 800b76e:	6922      	ldr	r2, [r4, #16]
 800b770:	3202      	adds	r2, #2
 800b772:	f104 010c 	add.w	r1, r4, #12
 800b776:	0092      	lsls	r2, r2, #2
 800b778:	300c      	adds	r0, #12
 800b77a:	f7fe feea 	bl	800a552 <memcpy>
 800b77e:	4621      	mov	r1, r4
 800b780:	9801      	ldr	r0, [sp, #4]
 800b782:	f000 f93b 	bl	800b9fc <_Bfree>
 800b786:	464c      	mov	r4, r9
 800b788:	6923      	ldr	r3, [r4, #16]
 800b78a:	1c5a      	adds	r2, r3, #1
 800b78c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b790:	6122      	str	r2, [r4, #16]
 800b792:	2201      	movs	r2, #1
 800b794:	615a      	str	r2, [r3, #20]
 800b796:	e7be      	b.n	800b716 <__gethex+0x362>
 800b798:	6922      	ldr	r2, [r4, #16]
 800b79a:	455a      	cmp	r2, fp
 800b79c:	dd0b      	ble.n	800b7b6 <__gethex+0x402>
 800b79e:	2101      	movs	r1, #1
 800b7a0:	4620      	mov	r0, r4
 800b7a2:	f7ff fd9f 	bl	800b2e4 <rshift>
 800b7a6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b7aa:	3701      	adds	r7, #1
 800b7ac:	42bb      	cmp	r3, r7
 800b7ae:	f6ff aee0 	blt.w	800b572 <__gethex+0x1be>
 800b7b2:	2501      	movs	r5, #1
 800b7b4:	e7c2      	b.n	800b73c <__gethex+0x388>
 800b7b6:	f016 061f 	ands.w	r6, r6, #31
 800b7ba:	d0fa      	beq.n	800b7b2 <__gethex+0x3fe>
 800b7bc:	4453      	add	r3, sl
 800b7be:	f1c6 0620 	rsb	r6, r6, #32
 800b7c2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b7c6:	f000 f9cb 	bl	800bb60 <__hi0bits>
 800b7ca:	42b0      	cmp	r0, r6
 800b7cc:	dbe7      	blt.n	800b79e <__gethex+0x3ea>
 800b7ce:	e7f0      	b.n	800b7b2 <__gethex+0x3fe>
 800b7d0:	0800d20e 	.word	0x0800d20e

0800b7d4 <L_shift>:
 800b7d4:	f1c2 0208 	rsb	r2, r2, #8
 800b7d8:	0092      	lsls	r2, r2, #2
 800b7da:	b570      	push	{r4, r5, r6, lr}
 800b7dc:	f1c2 0620 	rsb	r6, r2, #32
 800b7e0:	6843      	ldr	r3, [r0, #4]
 800b7e2:	6804      	ldr	r4, [r0, #0]
 800b7e4:	fa03 f506 	lsl.w	r5, r3, r6
 800b7e8:	432c      	orrs	r4, r5
 800b7ea:	40d3      	lsrs	r3, r2
 800b7ec:	6004      	str	r4, [r0, #0]
 800b7ee:	f840 3f04 	str.w	r3, [r0, #4]!
 800b7f2:	4288      	cmp	r0, r1
 800b7f4:	d3f4      	bcc.n	800b7e0 <L_shift+0xc>
 800b7f6:	bd70      	pop	{r4, r5, r6, pc}

0800b7f8 <__match>:
 800b7f8:	b530      	push	{r4, r5, lr}
 800b7fa:	6803      	ldr	r3, [r0, #0]
 800b7fc:	3301      	adds	r3, #1
 800b7fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b802:	b914      	cbnz	r4, 800b80a <__match+0x12>
 800b804:	6003      	str	r3, [r0, #0]
 800b806:	2001      	movs	r0, #1
 800b808:	bd30      	pop	{r4, r5, pc}
 800b80a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b80e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800b812:	2d19      	cmp	r5, #25
 800b814:	bf98      	it	ls
 800b816:	3220      	addls	r2, #32
 800b818:	42a2      	cmp	r2, r4
 800b81a:	d0f0      	beq.n	800b7fe <__match+0x6>
 800b81c:	2000      	movs	r0, #0
 800b81e:	e7f3      	b.n	800b808 <__match+0x10>

0800b820 <__hexnan>:
 800b820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b824:	680b      	ldr	r3, [r1, #0]
 800b826:	6801      	ldr	r1, [r0, #0]
 800b828:	115e      	asrs	r6, r3, #5
 800b82a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b82e:	f013 031f 	ands.w	r3, r3, #31
 800b832:	b087      	sub	sp, #28
 800b834:	bf18      	it	ne
 800b836:	3604      	addne	r6, #4
 800b838:	2500      	movs	r5, #0
 800b83a:	1f37      	subs	r7, r6, #4
 800b83c:	4682      	mov	sl, r0
 800b83e:	4690      	mov	r8, r2
 800b840:	9301      	str	r3, [sp, #4]
 800b842:	f846 5c04 	str.w	r5, [r6, #-4]
 800b846:	46b9      	mov	r9, r7
 800b848:	463c      	mov	r4, r7
 800b84a:	9502      	str	r5, [sp, #8]
 800b84c:	46ab      	mov	fp, r5
 800b84e:	784a      	ldrb	r2, [r1, #1]
 800b850:	1c4b      	adds	r3, r1, #1
 800b852:	9303      	str	r3, [sp, #12]
 800b854:	b342      	cbz	r2, 800b8a8 <__hexnan+0x88>
 800b856:	4610      	mov	r0, r2
 800b858:	9105      	str	r1, [sp, #20]
 800b85a:	9204      	str	r2, [sp, #16]
 800b85c:	f7ff fd94 	bl	800b388 <__hexdig_fun>
 800b860:	2800      	cmp	r0, #0
 800b862:	d151      	bne.n	800b908 <__hexnan+0xe8>
 800b864:	9a04      	ldr	r2, [sp, #16]
 800b866:	9905      	ldr	r1, [sp, #20]
 800b868:	2a20      	cmp	r2, #32
 800b86a:	d818      	bhi.n	800b89e <__hexnan+0x7e>
 800b86c:	9b02      	ldr	r3, [sp, #8]
 800b86e:	459b      	cmp	fp, r3
 800b870:	dd13      	ble.n	800b89a <__hexnan+0x7a>
 800b872:	454c      	cmp	r4, r9
 800b874:	d206      	bcs.n	800b884 <__hexnan+0x64>
 800b876:	2d07      	cmp	r5, #7
 800b878:	dc04      	bgt.n	800b884 <__hexnan+0x64>
 800b87a:	462a      	mov	r2, r5
 800b87c:	4649      	mov	r1, r9
 800b87e:	4620      	mov	r0, r4
 800b880:	f7ff ffa8 	bl	800b7d4 <L_shift>
 800b884:	4544      	cmp	r4, r8
 800b886:	d952      	bls.n	800b92e <__hexnan+0x10e>
 800b888:	2300      	movs	r3, #0
 800b88a:	f1a4 0904 	sub.w	r9, r4, #4
 800b88e:	f844 3c04 	str.w	r3, [r4, #-4]
 800b892:	f8cd b008 	str.w	fp, [sp, #8]
 800b896:	464c      	mov	r4, r9
 800b898:	461d      	mov	r5, r3
 800b89a:	9903      	ldr	r1, [sp, #12]
 800b89c:	e7d7      	b.n	800b84e <__hexnan+0x2e>
 800b89e:	2a29      	cmp	r2, #41	@ 0x29
 800b8a0:	d157      	bne.n	800b952 <__hexnan+0x132>
 800b8a2:	3102      	adds	r1, #2
 800b8a4:	f8ca 1000 	str.w	r1, [sl]
 800b8a8:	f1bb 0f00 	cmp.w	fp, #0
 800b8ac:	d051      	beq.n	800b952 <__hexnan+0x132>
 800b8ae:	454c      	cmp	r4, r9
 800b8b0:	d206      	bcs.n	800b8c0 <__hexnan+0xa0>
 800b8b2:	2d07      	cmp	r5, #7
 800b8b4:	dc04      	bgt.n	800b8c0 <__hexnan+0xa0>
 800b8b6:	462a      	mov	r2, r5
 800b8b8:	4649      	mov	r1, r9
 800b8ba:	4620      	mov	r0, r4
 800b8bc:	f7ff ff8a 	bl	800b7d4 <L_shift>
 800b8c0:	4544      	cmp	r4, r8
 800b8c2:	d936      	bls.n	800b932 <__hexnan+0x112>
 800b8c4:	f1a8 0204 	sub.w	r2, r8, #4
 800b8c8:	4623      	mov	r3, r4
 800b8ca:	f853 1b04 	ldr.w	r1, [r3], #4
 800b8ce:	f842 1f04 	str.w	r1, [r2, #4]!
 800b8d2:	429f      	cmp	r7, r3
 800b8d4:	d2f9      	bcs.n	800b8ca <__hexnan+0xaa>
 800b8d6:	1b3b      	subs	r3, r7, r4
 800b8d8:	f023 0303 	bic.w	r3, r3, #3
 800b8dc:	3304      	adds	r3, #4
 800b8de:	3401      	adds	r4, #1
 800b8e0:	3e03      	subs	r6, #3
 800b8e2:	42b4      	cmp	r4, r6
 800b8e4:	bf88      	it	hi
 800b8e6:	2304      	movhi	r3, #4
 800b8e8:	4443      	add	r3, r8
 800b8ea:	2200      	movs	r2, #0
 800b8ec:	f843 2b04 	str.w	r2, [r3], #4
 800b8f0:	429f      	cmp	r7, r3
 800b8f2:	d2fb      	bcs.n	800b8ec <__hexnan+0xcc>
 800b8f4:	683b      	ldr	r3, [r7, #0]
 800b8f6:	b91b      	cbnz	r3, 800b900 <__hexnan+0xe0>
 800b8f8:	4547      	cmp	r7, r8
 800b8fa:	d128      	bne.n	800b94e <__hexnan+0x12e>
 800b8fc:	2301      	movs	r3, #1
 800b8fe:	603b      	str	r3, [r7, #0]
 800b900:	2005      	movs	r0, #5
 800b902:	b007      	add	sp, #28
 800b904:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b908:	3501      	adds	r5, #1
 800b90a:	2d08      	cmp	r5, #8
 800b90c:	f10b 0b01 	add.w	fp, fp, #1
 800b910:	dd06      	ble.n	800b920 <__hexnan+0x100>
 800b912:	4544      	cmp	r4, r8
 800b914:	d9c1      	bls.n	800b89a <__hexnan+0x7a>
 800b916:	2300      	movs	r3, #0
 800b918:	f844 3c04 	str.w	r3, [r4, #-4]
 800b91c:	2501      	movs	r5, #1
 800b91e:	3c04      	subs	r4, #4
 800b920:	6822      	ldr	r2, [r4, #0]
 800b922:	f000 000f 	and.w	r0, r0, #15
 800b926:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b92a:	6020      	str	r0, [r4, #0]
 800b92c:	e7b5      	b.n	800b89a <__hexnan+0x7a>
 800b92e:	2508      	movs	r5, #8
 800b930:	e7b3      	b.n	800b89a <__hexnan+0x7a>
 800b932:	9b01      	ldr	r3, [sp, #4]
 800b934:	2b00      	cmp	r3, #0
 800b936:	d0dd      	beq.n	800b8f4 <__hexnan+0xd4>
 800b938:	f1c3 0320 	rsb	r3, r3, #32
 800b93c:	f04f 32ff 	mov.w	r2, #4294967295
 800b940:	40da      	lsrs	r2, r3
 800b942:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b946:	4013      	ands	r3, r2
 800b948:	f846 3c04 	str.w	r3, [r6, #-4]
 800b94c:	e7d2      	b.n	800b8f4 <__hexnan+0xd4>
 800b94e:	3f04      	subs	r7, #4
 800b950:	e7d0      	b.n	800b8f4 <__hexnan+0xd4>
 800b952:	2004      	movs	r0, #4
 800b954:	e7d5      	b.n	800b902 <__hexnan+0xe2>

0800b956 <__ascii_mbtowc>:
 800b956:	b082      	sub	sp, #8
 800b958:	b901      	cbnz	r1, 800b95c <__ascii_mbtowc+0x6>
 800b95a:	a901      	add	r1, sp, #4
 800b95c:	b142      	cbz	r2, 800b970 <__ascii_mbtowc+0x1a>
 800b95e:	b14b      	cbz	r3, 800b974 <__ascii_mbtowc+0x1e>
 800b960:	7813      	ldrb	r3, [r2, #0]
 800b962:	600b      	str	r3, [r1, #0]
 800b964:	7812      	ldrb	r2, [r2, #0]
 800b966:	1e10      	subs	r0, r2, #0
 800b968:	bf18      	it	ne
 800b96a:	2001      	movne	r0, #1
 800b96c:	b002      	add	sp, #8
 800b96e:	4770      	bx	lr
 800b970:	4610      	mov	r0, r2
 800b972:	e7fb      	b.n	800b96c <__ascii_mbtowc+0x16>
 800b974:	f06f 0001 	mvn.w	r0, #1
 800b978:	e7f8      	b.n	800b96c <__ascii_mbtowc+0x16>
	...

0800b97c <_Balloc>:
 800b97c:	b570      	push	{r4, r5, r6, lr}
 800b97e:	69c6      	ldr	r6, [r0, #28]
 800b980:	4604      	mov	r4, r0
 800b982:	460d      	mov	r5, r1
 800b984:	b976      	cbnz	r6, 800b9a4 <_Balloc+0x28>
 800b986:	2010      	movs	r0, #16
 800b988:	f7fc fe88 	bl	800869c <malloc>
 800b98c:	4602      	mov	r2, r0
 800b98e:	61e0      	str	r0, [r4, #28]
 800b990:	b920      	cbnz	r0, 800b99c <_Balloc+0x20>
 800b992:	4b18      	ldr	r3, [pc, #96]	@ (800b9f4 <_Balloc+0x78>)
 800b994:	4818      	ldr	r0, [pc, #96]	@ (800b9f8 <_Balloc+0x7c>)
 800b996:	216b      	movs	r1, #107	@ 0x6b
 800b998:	f7fc fe62 	bl	8008660 <__assert_func>
 800b99c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b9a0:	6006      	str	r6, [r0, #0]
 800b9a2:	60c6      	str	r6, [r0, #12]
 800b9a4:	69e6      	ldr	r6, [r4, #28]
 800b9a6:	68f3      	ldr	r3, [r6, #12]
 800b9a8:	b183      	cbz	r3, 800b9cc <_Balloc+0x50>
 800b9aa:	69e3      	ldr	r3, [r4, #28]
 800b9ac:	68db      	ldr	r3, [r3, #12]
 800b9ae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b9b2:	b9b8      	cbnz	r0, 800b9e4 <_Balloc+0x68>
 800b9b4:	2101      	movs	r1, #1
 800b9b6:	fa01 f605 	lsl.w	r6, r1, r5
 800b9ba:	1d72      	adds	r2, r6, #5
 800b9bc:	0092      	lsls	r2, r2, #2
 800b9be:	4620      	mov	r0, r4
 800b9c0:	f001 f946 	bl	800cc50 <_calloc_r>
 800b9c4:	b160      	cbz	r0, 800b9e0 <_Balloc+0x64>
 800b9c6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b9ca:	e00e      	b.n	800b9ea <_Balloc+0x6e>
 800b9cc:	2221      	movs	r2, #33	@ 0x21
 800b9ce:	2104      	movs	r1, #4
 800b9d0:	4620      	mov	r0, r4
 800b9d2:	f001 f93d 	bl	800cc50 <_calloc_r>
 800b9d6:	69e3      	ldr	r3, [r4, #28]
 800b9d8:	60f0      	str	r0, [r6, #12]
 800b9da:	68db      	ldr	r3, [r3, #12]
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d1e4      	bne.n	800b9aa <_Balloc+0x2e>
 800b9e0:	2000      	movs	r0, #0
 800b9e2:	bd70      	pop	{r4, r5, r6, pc}
 800b9e4:	6802      	ldr	r2, [r0, #0]
 800b9e6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b9ea:	2300      	movs	r3, #0
 800b9ec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b9f0:	e7f7      	b.n	800b9e2 <_Balloc+0x66>
 800b9f2:	bf00      	nop
 800b9f4:	0800d130 	.word	0x0800d130
 800b9f8:	0800d27f 	.word	0x0800d27f

0800b9fc <_Bfree>:
 800b9fc:	b570      	push	{r4, r5, r6, lr}
 800b9fe:	69c6      	ldr	r6, [r0, #28]
 800ba00:	4605      	mov	r5, r0
 800ba02:	460c      	mov	r4, r1
 800ba04:	b976      	cbnz	r6, 800ba24 <_Bfree+0x28>
 800ba06:	2010      	movs	r0, #16
 800ba08:	f7fc fe48 	bl	800869c <malloc>
 800ba0c:	4602      	mov	r2, r0
 800ba0e:	61e8      	str	r0, [r5, #28]
 800ba10:	b920      	cbnz	r0, 800ba1c <_Bfree+0x20>
 800ba12:	4b09      	ldr	r3, [pc, #36]	@ (800ba38 <_Bfree+0x3c>)
 800ba14:	4809      	ldr	r0, [pc, #36]	@ (800ba3c <_Bfree+0x40>)
 800ba16:	218f      	movs	r1, #143	@ 0x8f
 800ba18:	f7fc fe22 	bl	8008660 <__assert_func>
 800ba1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ba20:	6006      	str	r6, [r0, #0]
 800ba22:	60c6      	str	r6, [r0, #12]
 800ba24:	b13c      	cbz	r4, 800ba36 <_Bfree+0x3a>
 800ba26:	69eb      	ldr	r3, [r5, #28]
 800ba28:	6862      	ldr	r2, [r4, #4]
 800ba2a:	68db      	ldr	r3, [r3, #12]
 800ba2c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ba30:	6021      	str	r1, [r4, #0]
 800ba32:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ba36:	bd70      	pop	{r4, r5, r6, pc}
 800ba38:	0800d130 	.word	0x0800d130
 800ba3c:	0800d27f 	.word	0x0800d27f

0800ba40 <__multadd>:
 800ba40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba44:	690d      	ldr	r5, [r1, #16]
 800ba46:	4607      	mov	r7, r0
 800ba48:	460c      	mov	r4, r1
 800ba4a:	461e      	mov	r6, r3
 800ba4c:	f101 0c14 	add.w	ip, r1, #20
 800ba50:	2000      	movs	r0, #0
 800ba52:	f8dc 3000 	ldr.w	r3, [ip]
 800ba56:	b299      	uxth	r1, r3
 800ba58:	fb02 6101 	mla	r1, r2, r1, r6
 800ba5c:	0c1e      	lsrs	r6, r3, #16
 800ba5e:	0c0b      	lsrs	r3, r1, #16
 800ba60:	fb02 3306 	mla	r3, r2, r6, r3
 800ba64:	b289      	uxth	r1, r1
 800ba66:	3001      	adds	r0, #1
 800ba68:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ba6c:	4285      	cmp	r5, r0
 800ba6e:	f84c 1b04 	str.w	r1, [ip], #4
 800ba72:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ba76:	dcec      	bgt.n	800ba52 <__multadd+0x12>
 800ba78:	b30e      	cbz	r6, 800babe <__multadd+0x7e>
 800ba7a:	68a3      	ldr	r3, [r4, #8]
 800ba7c:	42ab      	cmp	r3, r5
 800ba7e:	dc19      	bgt.n	800bab4 <__multadd+0x74>
 800ba80:	6861      	ldr	r1, [r4, #4]
 800ba82:	4638      	mov	r0, r7
 800ba84:	3101      	adds	r1, #1
 800ba86:	f7ff ff79 	bl	800b97c <_Balloc>
 800ba8a:	4680      	mov	r8, r0
 800ba8c:	b928      	cbnz	r0, 800ba9a <__multadd+0x5a>
 800ba8e:	4602      	mov	r2, r0
 800ba90:	4b0c      	ldr	r3, [pc, #48]	@ (800bac4 <__multadd+0x84>)
 800ba92:	480d      	ldr	r0, [pc, #52]	@ (800bac8 <__multadd+0x88>)
 800ba94:	21ba      	movs	r1, #186	@ 0xba
 800ba96:	f7fc fde3 	bl	8008660 <__assert_func>
 800ba9a:	6922      	ldr	r2, [r4, #16]
 800ba9c:	3202      	adds	r2, #2
 800ba9e:	f104 010c 	add.w	r1, r4, #12
 800baa2:	0092      	lsls	r2, r2, #2
 800baa4:	300c      	adds	r0, #12
 800baa6:	f7fe fd54 	bl	800a552 <memcpy>
 800baaa:	4621      	mov	r1, r4
 800baac:	4638      	mov	r0, r7
 800baae:	f7ff ffa5 	bl	800b9fc <_Bfree>
 800bab2:	4644      	mov	r4, r8
 800bab4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bab8:	3501      	adds	r5, #1
 800baba:	615e      	str	r6, [r3, #20]
 800babc:	6125      	str	r5, [r4, #16]
 800babe:	4620      	mov	r0, r4
 800bac0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bac4:	0800d20e 	.word	0x0800d20e
 800bac8:	0800d27f 	.word	0x0800d27f

0800bacc <__s2b>:
 800bacc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bad0:	460c      	mov	r4, r1
 800bad2:	4615      	mov	r5, r2
 800bad4:	461f      	mov	r7, r3
 800bad6:	2209      	movs	r2, #9
 800bad8:	3308      	adds	r3, #8
 800bada:	4606      	mov	r6, r0
 800badc:	fb93 f3f2 	sdiv	r3, r3, r2
 800bae0:	2100      	movs	r1, #0
 800bae2:	2201      	movs	r2, #1
 800bae4:	429a      	cmp	r2, r3
 800bae6:	db09      	blt.n	800bafc <__s2b+0x30>
 800bae8:	4630      	mov	r0, r6
 800baea:	f7ff ff47 	bl	800b97c <_Balloc>
 800baee:	b940      	cbnz	r0, 800bb02 <__s2b+0x36>
 800baf0:	4602      	mov	r2, r0
 800baf2:	4b19      	ldr	r3, [pc, #100]	@ (800bb58 <__s2b+0x8c>)
 800baf4:	4819      	ldr	r0, [pc, #100]	@ (800bb5c <__s2b+0x90>)
 800baf6:	21d3      	movs	r1, #211	@ 0xd3
 800baf8:	f7fc fdb2 	bl	8008660 <__assert_func>
 800bafc:	0052      	lsls	r2, r2, #1
 800bafe:	3101      	adds	r1, #1
 800bb00:	e7f0      	b.n	800bae4 <__s2b+0x18>
 800bb02:	9b08      	ldr	r3, [sp, #32]
 800bb04:	6143      	str	r3, [r0, #20]
 800bb06:	2d09      	cmp	r5, #9
 800bb08:	f04f 0301 	mov.w	r3, #1
 800bb0c:	6103      	str	r3, [r0, #16]
 800bb0e:	dd16      	ble.n	800bb3e <__s2b+0x72>
 800bb10:	f104 0909 	add.w	r9, r4, #9
 800bb14:	46c8      	mov	r8, r9
 800bb16:	442c      	add	r4, r5
 800bb18:	f818 3b01 	ldrb.w	r3, [r8], #1
 800bb1c:	4601      	mov	r1, r0
 800bb1e:	3b30      	subs	r3, #48	@ 0x30
 800bb20:	220a      	movs	r2, #10
 800bb22:	4630      	mov	r0, r6
 800bb24:	f7ff ff8c 	bl	800ba40 <__multadd>
 800bb28:	45a0      	cmp	r8, r4
 800bb2a:	d1f5      	bne.n	800bb18 <__s2b+0x4c>
 800bb2c:	f1a5 0408 	sub.w	r4, r5, #8
 800bb30:	444c      	add	r4, r9
 800bb32:	1b2d      	subs	r5, r5, r4
 800bb34:	1963      	adds	r3, r4, r5
 800bb36:	42bb      	cmp	r3, r7
 800bb38:	db04      	blt.n	800bb44 <__s2b+0x78>
 800bb3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb3e:	340a      	adds	r4, #10
 800bb40:	2509      	movs	r5, #9
 800bb42:	e7f6      	b.n	800bb32 <__s2b+0x66>
 800bb44:	f814 3b01 	ldrb.w	r3, [r4], #1
 800bb48:	4601      	mov	r1, r0
 800bb4a:	3b30      	subs	r3, #48	@ 0x30
 800bb4c:	220a      	movs	r2, #10
 800bb4e:	4630      	mov	r0, r6
 800bb50:	f7ff ff76 	bl	800ba40 <__multadd>
 800bb54:	e7ee      	b.n	800bb34 <__s2b+0x68>
 800bb56:	bf00      	nop
 800bb58:	0800d20e 	.word	0x0800d20e
 800bb5c:	0800d27f 	.word	0x0800d27f

0800bb60 <__hi0bits>:
 800bb60:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800bb64:	4603      	mov	r3, r0
 800bb66:	bf36      	itet	cc
 800bb68:	0403      	lslcc	r3, r0, #16
 800bb6a:	2000      	movcs	r0, #0
 800bb6c:	2010      	movcc	r0, #16
 800bb6e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bb72:	bf3c      	itt	cc
 800bb74:	021b      	lslcc	r3, r3, #8
 800bb76:	3008      	addcc	r0, #8
 800bb78:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bb7c:	bf3c      	itt	cc
 800bb7e:	011b      	lslcc	r3, r3, #4
 800bb80:	3004      	addcc	r0, #4
 800bb82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bb86:	bf3c      	itt	cc
 800bb88:	009b      	lslcc	r3, r3, #2
 800bb8a:	3002      	addcc	r0, #2
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	db05      	blt.n	800bb9c <__hi0bits+0x3c>
 800bb90:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800bb94:	f100 0001 	add.w	r0, r0, #1
 800bb98:	bf08      	it	eq
 800bb9a:	2020      	moveq	r0, #32
 800bb9c:	4770      	bx	lr

0800bb9e <__lo0bits>:
 800bb9e:	6803      	ldr	r3, [r0, #0]
 800bba0:	4602      	mov	r2, r0
 800bba2:	f013 0007 	ands.w	r0, r3, #7
 800bba6:	d00b      	beq.n	800bbc0 <__lo0bits+0x22>
 800bba8:	07d9      	lsls	r1, r3, #31
 800bbaa:	d421      	bmi.n	800bbf0 <__lo0bits+0x52>
 800bbac:	0798      	lsls	r0, r3, #30
 800bbae:	bf49      	itett	mi
 800bbb0:	085b      	lsrmi	r3, r3, #1
 800bbb2:	089b      	lsrpl	r3, r3, #2
 800bbb4:	2001      	movmi	r0, #1
 800bbb6:	6013      	strmi	r3, [r2, #0]
 800bbb8:	bf5c      	itt	pl
 800bbba:	6013      	strpl	r3, [r2, #0]
 800bbbc:	2002      	movpl	r0, #2
 800bbbe:	4770      	bx	lr
 800bbc0:	b299      	uxth	r1, r3
 800bbc2:	b909      	cbnz	r1, 800bbc8 <__lo0bits+0x2a>
 800bbc4:	0c1b      	lsrs	r3, r3, #16
 800bbc6:	2010      	movs	r0, #16
 800bbc8:	b2d9      	uxtb	r1, r3
 800bbca:	b909      	cbnz	r1, 800bbd0 <__lo0bits+0x32>
 800bbcc:	3008      	adds	r0, #8
 800bbce:	0a1b      	lsrs	r3, r3, #8
 800bbd0:	0719      	lsls	r1, r3, #28
 800bbd2:	bf04      	itt	eq
 800bbd4:	091b      	lsreq	r3, r3, #4
 800bbd6:	3004      	addeq	r0, #4
 800bbd8:	0799      	lsls	r1, r3, #30
 800bbda:	bf04      	itt	eq
 800bbdc:	089b      	lsreq	r3, r3, #2
 800bbde:	3002      	addeq	r0, #2
 800bbe0:	07d9      	lsls	r1, r3, #31
 800bbe2:	d403      	bmi.n	800bbec <__lo0bits+0x4e>
 800bbe4:	085b      	lsrs	r3, r3, #1
 800bbe6:	f100 0001 	add.w	r0, r0, #1
 800bbea:	d003      	beq.n	800bbf4 <__lo0bits+0x56>
 800bbec:	6013      	str	r3, [r2, #0]
 800bbee:	4770      	bx	lr
 800bbf0:	2000      	movs	r0, #0
 800bbf2:	4770      	bx	lr
 800bbf4:	2020      	movs	r0, #32
 800bbf6:	4770      	bx	lr

0800bbf8 <__i2b>:
 800bbf8:	b510      	push	{r4, lr}
 800bbfa:	460c      	mov	r4, r1
 800bbfc:	2101      	movs	r1, #1
 800bbfe:	f7ff febd 	bl	800b97c <_Balloc>
 800bc02:	4602      	mov	r2, r0
 800bc04:	b928      	cbnz	r0, 800bc12 <__i2b+0x1a>
 800bc06:	4b05      	ldr	r3, [pc, #20]	@ (800bc1c <__i2b+0x24>)
 800bc08:	4805      	ldr	r0, [pc, #20]	@ (800bc20 <__i2b+0x28>)
 800bc0a:	f240 1145 	movw	r1, #325	@ 0x145
 800bc0e:	f7fc fd27 	bl	8008660 <__assert_func>
 800bc12:	2301      	movs	r3, #1
 800bc14:	6144      	str	r4, [r0, #20]
 800bc16:	6103      	str	r3, [r0, #16]
 800bc18:	bd10      	pop	{r4, pc}
 800bc1a:	bf00      	nop
 800bc1c:	0800d20e 	.word	0x0800d20e
 800bc20:	0800d27f 	.word	0x0800d27f

0800bc24 <__multiply>:
 800bc24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc28:	4617      	mov	r7, r2
 800bc2a:	690a      	ldr	r2, [r1, #16]
 800bc2c:	693b      	ldr	r3, [r7, #16]
 800bc2e:	429a      	cmp	r2, r3
 800bc30:	bfa8      	it	ge
 800bc32:	463b      	movge	r3, r7
 800bc34:	4689      	mov	r9, r1
 800bc36:	bfa4      	itt	ge
 800bc38:	460f      	movge	r7, r1
 800bc3a:	4699      	movge	r9, r3
 800bc3c:	693d      	ldr	r5, [r7, #16]
 800bc3e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800bc42:	68bb      	ldr	r3, [r7, #8]
 800bc44:	6879      	ldr	r1, [r7, #4]
 800bc46:	eb05 060a 	add.w	r6, r5, sl
 800bc4a:	42b3      	cmp	r3, r6
 800bc4c:	b085      	sub	sp, #20
 800bc4e:	bfb8      	it	lt
 800bc50:	3101      	addlt	r1, #1
 800bc52:	f7ff fe93 	bl	800b97c <_Balloc>
 800bc56:	b930      	cbnz	r0, 800bc66 <__multiply+0x42>
 800bc58:	4602      	mov	r2, r0
 800bc5a:	4b41      	ldr	r3, [pc, #260]	@ (800bd60 <__multiply+0x13c>)
 800bc5c:	4841      	ldr	r0, [pc, #260]	@ (800bd64 <__multiply+0x140>)
 800bc5e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800bc62:	f7fc fcfd 	bl	8008660 <__assert_func>
 800bc66:	f100 0414 	add.w	r4, r0, #20
 800bc6a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800bc6e:	4623      	mov	r3, r4
 800bc70:	2200      	movs	r2, #0
 800bc72:	4573      	cmp	r3, lr
 800bc74:	d320      	bcc.n	800bcb8 <__multiply+0x94>
 800bc76:	f107 0814 	add.w	r8, r7, #20
 800bc7a:	f109 0114 	add.w	r1, r9, #20
 800bc7e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800bc82:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800bc86:	9302      	str	r3, [sp, #8]
 800bc88:	1beb      	subs	r3, r5, r7
 800bc8a:	3b15      	subs	r3, #21
 800bc8c:	f023 0303 	bic.w	r3, r3, #3
 800bc90:	3304      	adds	r3, #4
 800bc92:	3715      	adds	r7, #21
 800bc94:	42bd      	cmp	r5, r7
 800bc96:	bf38      	it	cc
 800bc98:	2304      	movcc	r3, #4
 800bc9a:	9301      	str	r3, [sp, #4]
 800bc9c:	9b02      	ldr	r3, [sp, #8]
 800bc9e:	9103      	str	r1, [sp, #12]
 800bca0:	428b      	cmp	r3, r1
 800bca2:	d80c      	bhi.n	800bcbe <__multiply+0x9a>
 800bca4:	2e00      	cmp	r6, #0
 800bca6:	dd03      	ble.n	800bcb0 <__multiply+0x8c>
 800bca8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d055      	beq.n	800bd5c <__multiply+0x138>
 800bcb0:	6106      	str	r6, [r0, #16]
 800bcb2:	b005      	add	sp, #20
 800bcb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcb8:	f843 2b04 	str.w	r2, [r3], #4
 800bcbc:	e7d9      	b.n	800bc72 <__multiply+0x4e>
 800bcbe:	f8b1 a000 	ldrh.w	sl, [r1]
 800bcc2:	f1ba 0f00 	cmp.w	sl, #0
 800bcc6:	d01f      	beq.n	800bd08 <__multiply+0xe4>
 800bcc8:	46c4      	mov	ip, r8
 800bcca:	46a1      	mov	r9, r4
 800bccc:	2700      	movs	r7, #0
 800bcce:	f85c 2b04 	ldr.w	r2, [ip], #4
 800bcd2:	f8d9 3000 	ldr.w	r3, [r9]
 800bcd6:	fa1f fb82 	uxth.w	fp, r2
 800bcda:	b29b      	uxth	r3, r3
 800bcdc:	fb0a 330b 	mla	r3, sl, fp, r3
 800bce0:	443b      	add	r3, r7
 800bce2:	f8d9 7000 	ldr.w	r7, [r9]
 800bce6:	0c12      	lsrs	r2, r2, #16
 800bce8:	0c3f      	lsrs	r7, r7, #16
 800bcea:	fb0a 7202 	mla	r2, sl, r2, r7
 800bcee:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800bcf2:	b29b      	uxth	r3, r3
 800bcf4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bcf8:	4565      	cmp	r5, ip
 800bcfa:	f849 3b04 	str.w	r3, [r9], #4
 800bcfe:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800bd02:	d8e4      	bhi.n	800bcce <__multiply+0xaa>
 800bd04:	9b01      	ldr	r3, [sp, #4]
 800bd06:	50e7      	str	r7, [r4, r3]
 800bd08:	9b03      	ldr	r3, [sp, #12]
 800bd0a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800bd0e:	3104      	adds	r1, #4
 800bd10:	f1b9 0f00 	cmp.w	r9, #0
 800bd14:	d020      	beq.n	800bd58 <__multiply+0x134>
 800bd16:	6823      	ldr	r3, [r4, #0]
 800bd18:	4647      	mov	r7, r8
 800bd1a:	46a4      	mov	ip, r4
 800bd1c:	f04f 0a00 	mov.w	sl, #0
 800bd20:	f8b7 b000 	ldrh.w	fp, [r7]
 800bd24:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800bd28:	fb09 220b 	mla	r2, r9, fp, r2
 800bd2c:	4452      	add	r2, sl
 800bd2e:	b29b      	uxth	r3, r3
 800bd30:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bd34:	f84c 3b04 	str.w	r3, [ip], #4
 800bd38:	f857 3b04 	ldr.w	r3, [r7], #4
 800bd3c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bd40:	f8bc 3000 	ldrh.w	r3, [ip]
 800bd44:	fb09 330a 	mla	r3, r9, sl, r3
 800bd48:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800bd4c:	42bd      	cmp	r5, r7
 800bd4e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bd52:	d8e5      	bhi.n	800bd20 <__multiply+0xfc>
 800bd54:	9a01      	ldr	r2, [sp, #4]
 800bd56:	50a3      	str	r3, [r4, r2]
 800bd58:	3404      	adds	r4, #4
 800bd5a:	e79f      	b.n	800bc9c <__multiply+0x78>
 800bd5c:	3e01      	subs	r6, #1
 800bd5e:	e7a1      	b.n	800bca4 <__multiply+0x80>
 800bd60:	0800d20e 	.word	0x0800d20e
 800bd64:	0800d27f 	.word	0x0800d27f

0800bd68 <__pow5mult>:
 800bd68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd6c:	4615      	mov	r5, r2
 800bd6e:	f012 0203 	ands.w	r2, r2, #3
 800bd72:	4607      	mov	r7, r0
 800bd74:	460e      	mov	r6, r1
 800bd76:	d007      	beq.n	800bd88 <__pow5mult+0x20>
 800bd78:	4c25      	ldr	r4, [pc, #148]	@ (800be10 <__pow5mult+0xa8>)
 800bd7a:	3a01      	subs	r2, #1
 800bd7c:	2300      	movs	r3, #0
 800bd7e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bd82:	f7ff fe5d 	bl	800ba40 <__multadd>
 800bd86:	4606      	mov	r6, r0
 800bd88:	10ad      	asrs	r5, r5, #2
 800bd8a:	d03d      	beq.n	800be08 <__pow5mult+0xa0>
 800bd8c:	69fc      	ldr	r4, [r7, #28]
 800bd8e:	b97c      	cbnz	r4, 800bdb0 <__pow5mult+0x48>
 800bd90:	2010      	movs	r0, #16
 800bd92:	f7fc fc83 	bl	800869c <malloc>
 800bd96:	4602      	mov	r2, r0
 800bd98:	61f8      	str	r0, [r7, #28]
 800bd9a:	b928      	cbnz	r0, 800bda8 <__pow5mult+0x40>
 800bd9c:	4b1d      	ldr	r3, [pc, #116]	@ (800be14 <__pow5mult+0xac>)
 800bd9e:	481e      	ldr	r0, [pc, #120]	@ (800be18 <__pow5mult+0xb0>)
 800bda0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800bda4:	f7fc fc5c 	bl	8008660 <__assert_func>
 800bda8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bdac:	6004      	str	r4, [r0, #0]
 800bdae:	60c4      	str	r4, [r0, #12]
 800bdb0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800bdb4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bdb8:	b94c      	cbnz	r4, 800bdce <__pow5mult+0x66>
 800bdba:	f240 2171 	movw	r1, #625	@ 0x271
 800bdbe:	4638      	mov	r0, r7
 800bdc0:	f7ff ff1a 	bl	800bbf8 <__i2b>
 800bdc4:	2300      	movs	r3, #0
 800bdc6:	f8c8 0008 	str.w	r0, [r8, #8]
 800bdca:	4604      	mov	r4, r0
 800bdcc:	6003      	str	r3, [r0, #0]
 800bdce:	f04f 0900 	mov.w	r9, #0
 800bdd2:	07eb      	lsls	r3, r5, #31
 800bdd4:	d50a      	bpl.n	800bdec <__pow5mult+0x84>
 800bdd6:	4631      	mov	r1, r6
 800bdd8:	4622      	mov	r2, r4
 800bdda:	4638      	mov	r0, r7
 800bddc:	f7ff ff22 	bl	800bc24 <__multiply>
 800bde0:	4631      	mov	r1, r6
 800bde2:	4680      	mov	r8, r0
 800bde4:	4638      	mov	r0, r7
 800bde6:	f7ff fe09 	bl	800b9fc <_Bfree>
 800bdea:	4646      	mov	r6, r8
 800bdec:	106d      	asrs	r5, r5, #1
 800bdee:	d00b      	beq.n	800be08 <__pow5mult+0xa0>
 800bdf0:	6820      	ldr	r0, [r4, #0]
 800bdf2:	b938      	cbnz	r0, 800be04 <__pow5mult+0x9c>
 800bdf4:	4622      	mov	r2, r4
 800bdf6:	4621      	mov	r1, r4
 800bdf8:	4638      	mov	r0, r7
 800bdfa:	f7ff ff13 	bl	800bc24 <__multiply>
 800bdfe:	6020      	str	r0, [r4, #0]
 800be00:	f8c0 9000 	str.w	r9, [r0]
 800be04:	4604      	mov	r4, r0
 800be06:	e7e4      	b.n	800bdd2 <__pow5mult+0x6a>
 800be08:	4630      	mov	r0, r6
 800be0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be0e:	bf00      	nop
 800be10:	0800d340 	.word	0x0800d340
 800be14:	0800d130 	.word	0x0800d130
 800be18:	0800d27f 	.word	0x0800d27f

0800be1c <__lshift>:
 800be1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be20:	460c      	mov	r4, r1
 800be22:	6849      	ldr	r1, [r1, #4]
 800be24:	6923      	ldr	r3, [r4, #16]
 800be26:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800be2a:	68a3      	ldr	r3, [r4, #8]
 800be2c:	4607      	mov	r7, r0
 800be2e:	4691      	mov	r9, r2
 800be30:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800be34:	f108 0601 	add.w	r6, r8, #1
 800be38:	42b3      	cmp	r3, r6
 800be3a:	db0b      	blt.n	800be54 <__lshift+0x38>
 800be3c:	4638      	mov	r0, r7
 800be3e:	f7ff fd9d 	bl	800b97c <_Balloc>
 800be42:	4605      	mov	r5, r0
 800be44:	b948      	cbnz	r0, 800be5a <__lshift+0x3e>
 800be46:	4602      	mov	r2, r0
 800be48:	4b28      	ldr	r3, [pc, #160]	@ (800beec <__lshift+0xd0>)
 800be4a:	4829      	ldr	r0, [pc, #164]	@ (800bef0 <__lshift+0xd4>)
 800be4c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800be50:	f7fc fc06 	bl	8008660 <__assert_func>
 800be54:	3101      	adds	r1, #1
 800be56:	005b      	lsls	r3, r3, #1
 800be58:	e7ee      	b.n	800be38 <__lshift+0x1c>
 800be5a:	2300      	movs	r3, #0
 800be5c:	f100 0114 	add.w	r1, r0, #20
 800be60:	f100 0210 	add.w	r2, r0, #16
 800be64:	4618      	mov	r0, r3
 800be66:	4553      	cmp	r3, sl
 800be68:	db33      	blt.n	800bed2 <__lshift+0xb6>
 800be6a:	6920      	ldr	r0, [r4, #16]
 800be6c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800be70:	f104 0314 	add.w	r3, r4, #20
 800be74:	f019 091f 	ands.w	r9, r9, #31
 800be78:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800be7c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800be80:	d02b      	beq.n	800beda <__lshift+0xbe>
 800be82:	f1c9 0e20 	rsb	lr, r9, #32
 800be86:	468a      	mov	sl, r1
 800be88:	2200      	movs	r2, #0
 800be8a:	6818      	ldr	r0, [r3, #0]
 800be8c:	fa00 f009 	lsl.w	r0, r0, r9
 800be90:	4310      	orrs	r0, r2
 800be92:	f84a 0b04 	str.w	r0, [sl], #4
 800be96:	f853 2b04 	ldr.w	r2, [r3], #4
 800be9a:	459c      	cmp	ip, r3
 800be9c:	fa22 f20e 	lsr.w	r2, r2, lr
 800bea0:	d8f3      	bhi.n	800be8a <__lshift+0x6e>
 800bea2:	ebac 0304 	sub.w	r3, ip, r4
 800bea6:	3b15      	subs	r3, #21
 800bea8:	f023 0303 	bic.w	r3, r3, #3
 800beac:	3304      	adds	r3, #4
 800beae:	f104 0015 	add.w	r0, r4, #21
 800beb2:	4560      	cmp	r0, ip
 800beb4:	bf88      	it	hi
 800beb6:	2304      	movhi	r3, #4
 800beb8:	50ca      	str	r2, [r1, r3]
 800beba:	b10a      	cbz	r2, 800bec0 <__lshift+0xa4>
 800bebc:	f108 0602 	add.w	r6, r8, #2
 800bec0:	3e01      	subs	r6, #1
 800bec2:	4638      	mov	r0, r7
 800bec4:	612e      	str	r6, [r5, #16]
 800bec6:	4621      	mov	r1, r4
 800bec8:	f7ff fd98 	bl	800b9fc <_Bfree>
 800becc:	4628      	mov	r0, r5
 800bece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bed2:	f842 0f04 	str.w	r0, [r2, #4]!
 800bed6:	3301      	adds	r3, #1
 800bed8:	e7c5      	b.n	800be66 <__lshift+0x4a>
 800beda:	3904      	subs	r1, #4
 800bedc:	f853 2b04 	ldr.w	r2, [r3], #4
 800bee0:	f841 2f04 	str.w	r2, [r1, #4]!
 800bee4:	459c      	cmp	ip, r3
 800bee6:	d8f9      	bhi.n	800bedc <__lshift+0xc0>
 800bee8:	e7ea      	b.n	800bec0 <__lshift+0xa4>
 800beea:	bf00      	nop
 800beec:	0800d20e 	.word	0x0800d20e
 800bef0:	0800d27f 	.word	0x0800d27f

0800bef4 <__mcmp>:
 800bef4:	690a      	ldr	r2, [r1, #16]
 800bef6:	4603      	mov	r3, r0
 800bef8:	6900      	ldr	r0, [r0, #16]
 800befa:	1a80      	subs	r0, r0, r2
 800befc:	b530      	push	{r4, r5, lr}
 800befe:	d10e      	bne.n	800bf1e <__mcmp+0x2a>
 800bf00:	3314      	adds	r3, #20
 800bf02:	3114      	adds	r1, #20
 800bf04:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bf08:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bf0c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bf10:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bf14:	4295      	cmp	r5, r2
 800bf16:	d003      	beq.n	800bf20 <__mcmp+0x2c>
 800bf18:	d205      	bcs.n	800bf26 <__mcmp+0x32>
 800bf1a:	f04f 30ff 	mov.w	r0, #4294967295
 800bf1e:	bd30      	pop	{r4, r5, pc}
 800bf20:	42a3      	cmp	r3, r4
 800bf22:	d3f3      	bcc.n	800bf0c <__mcmp+0x18>
 800bf24:	e7fb      	b.n	800bf1e <__mcmp+0x2a>
 800bf26:	2001      	movs	r0, #1
 800bf28:	e7f9      	b.n	800bf1e <__mcmp+0x2a>
	...

0800bf2c <__mdiff>:
 800bf2c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf30:	4689      	mov	r9, r1
 800bf32:	4606      	mov	r6, r0
 800bf34:	4611      	mov	r1, r2
 800bf36:	4648      	mov	r0, r9
 800bf38:	4614      	mov	r4, r2
 800bf3a:	f7ff ffdb 	bl	800bef4 <__mcmp>
 800bf3e:	1e05      	subs	r5, r0, #0
 800bf40:	d112      	bne.n	800bf68 <__mdiff+0x3c>
 800bf42:	4629      	mov	r1, r5
 800bf44:	4630      	mov	r0, r6
 800bf46:	f7ff fd19 	bl	800b97c <_Balloc>
 800bf4a:	4602      	mov	r2, r0
 800bf4c:	b928      	cbnz	r0, 800bf5a <__mdiff+0x2e>
 800bf4e:	4b3f      	ldr	r3, [pc, #252]	@ (800c04c <__mdiff+0x120>)
 800bf50:	f240 2137 	movw	r1, #567	@ 0x237
 800bf54:	483e      	ldr	r0, [pc, #248]	@ (800c050 <__mdiff+0x124>)
 800bf56:	f7fc fb83 	bl	8008660 <__assert_func>
 800bf5a:	2301      	movs	r3, #1
 800bf5c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bf60:	4610      	mov	r0, r2
 800bf62:	b003      	add	sp, #12
 800bf64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf68:	bfbc      	itt	lt
 800bf6a:	464b      	movlt	r3, r9
 800bf6c:	46a1      	movlt	r9, r4
 800bf6e:	4630      	mov	r0, r6
 800bf70:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800bf74:	bfba      	itte	lt
 800bf76:	461c      	movlt	r4, r3
 800bf78:	2501      	movlt	r5, #1
 800bf7a:	2500      	movge	r5, #0
 800bf7c:	f7ff fcfe 	bl	800b97c <_Balloc>
 800bf80:	4602      	mov	r2, r0
 800bf82:	b918      	cbnz	r0, 800bf8c <__mdiff+0x60>
 800bf84:	4b31      	ldr	r3, [pc, #196]	@ (800c04c <__mdiff+0x120>)
 800bf86:	f240 2145 	movw	r1, #581	@ 0x245
 800bf8a:	e7e3      	b.n	800bf54 <__mdiff+0x28>
 800bf8c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800bf90:	6926      	ldr	r6, [r4, #16]
 800bf92:	60c5      	str	r5, [r0, #12]
 800bf94:	f109 0310 	add.w	r3, r9, #16
 800bf98:	f109 0514 	add.w	r5, r9, #20
 800bf9c:	f104 0e14 	add.w	lr, r4, #20
 800bfa0:	f100 0b14 	add.w	fp, r0, #20
 800bfa4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800bfa8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800bfac:	9301      	str	r3, [sp, #4]
 800bfae:	46d9      	mov	r9, fp
 800bfb0:	f04f 0c00 	mov.w	ip, #0
 800bfb4:	9b01      	ldr	r3, [sp, #4]
 800bfb6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800bfba:	f853 af04 	ldr.w	sl, [r3, #4]!
 800bfbe:	9301      	str	r3, [sp, #4]
 800bfc0:	fa1f f38a 	uxth.w	r3, sl
 800bfc4:	4619      	mov	r1, r3
 800bfc6:	b283      	uxth	r3, r0
 800bfc8:	1acb      	subs	r3, r1, r3
 800bfca:	0c00      	lsrs	r0, r0, #16
 800bfcc:	4463      	add	r3, ip
 800bfce:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800bfd2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800bfd6:	b29b      	uxth	r3, r3
 800bfd8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800bfdc:	4576      	cmp	r6, lr
 800bfde:	f849 3b04 	str.w	r3, [r9], #4
 800bfe2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bfe6:	d8e5      	bhi.n	800bfb4 <__mdiff+0x88>
 800bfe8:	1b33      	subs	r3, r6, r4
 800bfea:	3b15      	subs	r3, #21
 800bfec:	f023 0303 	bic.w	r3, r3, #3
 800bff0:	3415      	adds	r4, #21
 800bff2:	3304      	adds	r3, #4
 800bff4:	42a6      	cmp	r6, r4
 800bff6:	bf38      	it	cc
 800bff8:	2304      	movcc	r3, #4
 800bffa:	441d      	add	r5, r3
 800bffc:	445b      	add	r3, fp
 800bffe:	461e      	mov	r6, r3
 800c000:	462c      	mov	r4, r5
 800c002:	4544      	cmp	r4, r8
 800c004:	d30e      	bcc.n	800c024 <__mdiff+0xf8>
 800c006:	f108 0103 	add.w	r1, r8, #3
 800c00a:	1b49      	subs	r1, r1, r5
 800c00c:	f021 0103 	bic.w	r1, r1, #3
 800c010:	3d03      	subs	r5, #3
 800c012:	45a8      	cmp	r8, r5
 800c014:	bf38      	it	cc
 800c016:	2100      	movcc	r1, #0
 800c018:	440b      	add	r3, r1
 800c01a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c01e:	b191      	cbz	r1, 800c046 <__mdiff+0x11a>
 800c020:	6117      	str	r7, [r2, #16]
 800c022:	e79d      	b.n	800bf60 <__mdiff+0x34>
 800c024:	f854 1b04 	ldr.w	r1, [r4], #4
 800c028:	46e6      	mov	lr, ip
 800c02a:	0c08      	lsrs	r0, r1, #16
 800c02c:	fa1c fc81 	uxtah	ip, ip, r1
 800c030:	4471      	add	r1, lr
 800c032:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c036:	b289      	uxth	r1, r1
 800c038:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c03c:	f846 1b04 	str.w	r1, [r6], #4
 800c040:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c044:	e7dd      	b.n	800c002 <__mdiff+0xd6>
 800c046:	3f01      	subs	r7, #1
 800c048:	e7e7      	b.n	800c01a <__mdiff+0xee>
 800c04a:	bf00      	nop
 800c04c:	0800d20e 	.word	0x0800d20e
 800c050:	0800d27f 	.word	0x0800d27f

0800c054 <__ulp>:
 800c054:	b082      	sub	sp, #8
 800c056:	ed8d 0b00 	vstr	d0, [sp]
 800c05a:	9a01      	ldr	r2, [sp, #4]
 800c05c:	4b0f      	ldr	r3, [pc, #60]	@ (800c09c <__ulp+0x48>)
 800c05e:	4013      	ands	r3, r2
 800c060:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800c064:	2b00      	cmp	r3, #0
 800c066:	dc08      	bgt.n	800c07a <__ulp+0x26>
 800c068:	425b      	negs	r3, r3
 800c06a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800c06e:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c072:	da04      	bge.n	800c07e <__ulp+0x2a>
 800c074:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c078:	4113      	asrs	r3, r2
 800c07a:	2200      	movs	r2, #0
 800c07c:	e008      	b.n	800c090 <__ulp+0x3c>
 800c07e:	f1a2 0314 	sub.w	r3, r2, #20
 800c082:	2b1e      	cmp	r3, #30
 800c084:	bfda      	itte	le
 800c086:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800c08a:	40da      	lsrle	r2, r3
 800c08c:	2201      	movgt	r2, #1
 800c08e:	2300      	movs	r3, #0
 800c090:	4619      	mov	r1, r3
 800c092:	4610      	mov	r0, r2
 800c094:	ec41 0b10 	vmov	d0, r0, r1
 800c098:	b002      	add	sp, #8
 800c09a:	4770      	bx	lr
 800c09c:	7ff00000 	.word	0x7ff00000

0800c0a0 <__b2d>:
 800c0a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c0a4:	6906      	ldr	r6, [r0, #16]
 800c0a6:	f100 0814 	add.w	r8, r0, #20
 800c0aa:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800c0ae:	1f37      	subs	r7, r6, #4
 800c0b0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c0b4:	4610      	mov	r0, r2
 800c0b6:	f7ff fd53 	bl	800bb60 <__hi0bits>
 800c0ba:	f1c0 0320 	rsb	r3, r0, #32
 800c0be:	280a      	cmp	r0, #10
 800c0c0:	600b      	str	r3, [r1, #0]
 800c0c2:	491b      	ldr	r1, [pc, #108]	@ (800c130 <__b2d+0x90>)
 800c0c4:	dc15      	bgt.n	800c0f2 <__b2d+0x52>
 800c0c6:	f1c0 0c0b 	rsb	ip, r0, #11
 800c0ca:	fa22 f30c 	lsr.w	r3, r2, ip
 800c0ce:	45b8      	cmp	r8, r7
 800c0d0:	ea43 0501 	orr.w	r5, r3, r1
 800c0d4:	bf34      	ite	cc
 800c0d6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c0da:	2300      	movcs	r3, #0
 800c0dc:	3015      	adds	r0, #21
 800c0de:	fa02 f000 	lsl.w	r0, r2, r0
 800c0e2:	fa23 f30c 	lsr.w	r3, r3, ip
 800c0e6:	4303      	orrs	r3, r0
 800c0e8:	461c      	mov	r4, r3
 800c0ea:	ec45 4b10 	vmov	d0, r4, r5
 800c0ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c0f2:	45b8      	cmp	r8, r7
 800c0f4:	bf3a      	itte	cc
 800c0f6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c0fa:	f1a6 0708 	subcc.w	r7, r6, #8
 800c0fe:	2300      	movcs	r3, #0
 800c100:	380b      	subs	r0, #11
 800c102:	d012      	beq.n	800c12a <__b2d+0x8a>
 800c104:	f1c0 0120 	rsb	r1, r0, #32
 800c108:	fa23 f401 	lsr.w	r4, r3, r1
 800c10c:	4082      	lsls	r2, r0
 800c10e:	4322      	orrs	r2, r4
 800c110:	4547      	cmp	r7, r8
 800c112:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800c116:	bf8c      	ite	hi
 800c118:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800c11c:	2200      	movls	r2, #0
 800c11e:	4083      	lsls	r3, r0
 800c120:	40ca      	lsrs	r2, r1
 800c122:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800c126:	4313      	orrs	r3, r2
 800c128:	e7de      	b.n	800c0e8 <__b2d+0x48>
 800c12a:	ea42 0501 	orr.w	r5, r2, r1
 800c12e:	e7db      	b.n	800c0e8 <__b2d+0x48>
 800c130:	3ff00000 	.word	0x3ff00000

0800c134 <__d2b>:
 800c134:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c138:	460f      	mov	r7, r1
 800c13a:	2101      	movs	r1, #1
 800c13c:	ec59 8b10 	vmov	r8, r9, d0
 800c140:	4616      	mov	r6, r2
 800c142:	f7ff fc1b 	bl	800b97c <_Balloc>
 800c146:	4604      	mov	r4, r0
 800c148:	b930      	cbnz	r0, 800c158 <__d2b+0x24>
 800c14a:	4602      	mov	r2, r0
 800c14c:	4b23      	ldr	r3, [pc, #140]	@ (800c1dc <__d2b+0xa8>)
 800c14e:	4824      	ldr	r0, [pc, #144]	@ (800c1e0 <__d2b+0xac>)
 800c150:	f240 310f 	movw	r1, #783	@ 0x30f
 800c154:	f7fc fa84 	bl	8008660 <__assert_func>
 800c158:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c15c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c160:	b10d      	cbz	r5, 800c166 <__d2b+0x32>
 800c162:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c166:	9301      	str	r3, [sp, #4]
 800c168:	f1b8 0300 	subs.w	r3, r8, #0
 800c16c:	d023      	beq.n	800c1b6 <__d2b+0x82>
 800c16e:	4668      	mov	r0, sp
 800c170:	9300      	str	r3, [sp, #0]
 800c172:	f7ff fd14 	bl	800bb9e <__lo0bits>
 800c176:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c17a:	b1d0      	cbz	r0, 800c1b2 <__d2b+0x7e>
 800c17c:	f1c0 0320 	rsb	r3, r0, #32
 800c180:	fa02 f303 	lsl.w	r3, r2, r3
 800c184:	430b      	orrs	r3, r1
 800c186:	40c2      	lsrs	r2, r0
 800c188:	6163      	str	r3, [r4, #20]
 800c18a:	9201      	str	r2, [sp, #4]
 800c18c:	9b01      	ldr	r3, [sp, #4]
 800c18e:	61a3      	str	r3, [r4, #24]
 800c190:	2b00      	cmp	r3, #0
 800c192:	bf0c      	ite	eq
 800c194:	2201      	moveq	r2, #1
 800c196:	2202      	movne	r2, #2
 800c198:	6122      	str	r2, [r4, #16]
 800c19a:	b1a5      	cbz	r5, 800c1c6 <__d2b+0x92>
 800c19c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c1a0:	4405      	add	r5, r0
 800c1a2:	603d      	str	r5, [r7, #0]
 800c1a4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c1a8:	6030      	str	r0, [r6, #0]
 800c1aa:	4620      	mov	r0, r4
 800c1ac:	b003      	add	sp, #12
 800c1ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c1b2:	6161      	str	r1, [r4, #20]
 800c1b4:	e7ea      	b.n	800c18c <__d2b+0x58>
 800c1b6:	a801      	add	r0, sp, #4
 800c1b8:	f7ff fcf1 	bl	800bb9e <__lo0bits>
 800c1bc:	9b01      	ldr	r3, [sp, #4]
 800c1be:	6163      	str	r3, [r4, #20]
 800c1c0:	3020      	adds	r0, #32
 800c1c2:	2201      	movs	r2, #1
 800c1c4:	e7e8      	b.n	800c198 <__d2b+0x64>
 800c1c6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c1ca:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c1ce:	6038      	str	r0, [r7, #0]
 800c1d0:	6918      	ldr	r0, [r3, #16]
 800c1d2:	f7ff fcc5 	bl	800bb60 <__hi0bits>
 800c1d6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c1da:	e7e5      	b.n	800c1a8 <__d2b+0x74>
 800c1dc:	0800d20e 	.word	0x0800d20e
 800c1e0:	0800d27f 	.word	0x0800d27f

0800c1e4 <__ratio>:
 800c1e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1e8:	b085      	sub	sp, #20
 800c1ea:	e9cd 1000 	strd	r1, r0, [sp]
 800c1ee:	a902      	add	r1, sp, #8
 800c1f0:	f7ff ff56 	bl	800c0a0 <__b2d>
 800c1f4:	9800      	ldr	r0, [sp, #0]
 800c1f6:	a903      	add	r1, sp, #12
 800c1f8:	ec55 4b10 	vmov	r4, r5, d0
 800c1fc:	f7ff ff50 	bl	800c0a0 <__b2d>
 800c200:	9b01      	ldr	r3, [sp, #4]
 800c202:	6919      	ldr	r1, [r3, #16]
 800c204:	9b00      	ldr	r3, [sp, #0]
 800c206:	691b      	ldr	r3, [r3, #16]
 800c208:	1ac9      	subs	r1, r1, r3
 800c20a:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800c20e:	1a9b      	subs	r3, r3, r2
 800c210:	ec5b ab10 	vmov	sl, fp, d0
 800c214:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800c218:	2b00      	cmp	r3, #0
 800c21a:	bfce      	itee	gt
 800c21c:	462a      	movgt	r2, r5
 800c21e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c222:	465a      	movle	r2, fp
 800c224:	462f      	mov	r7, r5
 800c226:	46d9      	mov	r9, fp
 800c228:	bfcc      	ite	gt
 800c22a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c22e:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800c232:	464b      	mov	r3, r9
 800c234:	4652      	mov	r2, sl
 800c236:	4620      	mov	r0, r4
 800c238:	4639      	mov	r1, r7
 800c23a:	f7f4 fb07 	bl	800084c <__aeabi_ddiv>
 800c23e:	ec41 0b10 	vmov	d0, r0, r1
 800c242:	b005      	add	sp, #20
 800c244:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c248 <__copybits>:
 800c248:	3901      	subs	r1, #1
 800c24a:	b570      	push	{r4, r5, r6, lr}
 800c24c:	1149      	asrs	r1, r1, #5
 800c24e:	6914      	ldr	r4, [r2, #16]
 800c250:	3101      	adds	r1, #1
 800c252:	f102 0314 	add.w	r3, r2, #20
 800c256:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c25a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c25e:	1f05      	subs	r5, r0, #4
 800c260:	42a3      	cmp	r3, r4
 800c262:	d30c      	bcc.n	800c27e <__copybits+0x36>
 800c264:	1aa3      	subs	r3, r4, r2
 800c266:	3b11      	subs	r3, #17
 800c268:	f023 0303 	bic.w	r3, r3, #3
 800c26c:	3211      	adds	r2, #17
 800c26e:	42a2      	cmp	r2, r4
 800c270:	bf88      	it	hi
 800c272:	2300      	movhi	r3, #0
 800c274:	4418      	add	r0, r3
 800c276:	2300      	movs	r3, #0
 800c278:	4288      	cmp	r0, r1
 800c27a:	d305      	bcc.n	800c288 <__copybits+0x40>
 800c27c:	bd70      	pop	{r4, r5, r6, pc}
 800c27e:	f853 6b04 	ldr.w	r6, [r3], #4
 800c282:	f845 6f04 	str.w	r6, [r5, #4]!
 800c286:	e7eb      	b.n	800c260 <__copybits+0x18>
 800c288:	f840 3b04 	str.w	r3, [r0], #4
 800c28c:	e7f4      	b.n	800c278 <__copybits+0x30>

0800c28e <__any_on>:
 800c28e:	f100 0214 	add.w	r2, r0, #20
 800c292:	6900      	ldr	r0, [r0, #16]
 800c294:	114b      	asrs	r3, r1, #5
 800c296:	4298      	cmp	r0, r3
 800c298:	b510      	push	{r4, lr}
 800c29a:	db11      	blt.n	800c2c0 <__any_on+0x32>
 800c29c:	dd0a      	ble.n	800c2b4 <__any_on+0x26>
 800c29e:	f011 011f 	ands.w	r1, r1, #31
 800c2a2:	d007      	beq.n	800c2b4 <__any_on+0x26>
 800c2a4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c2a8:	fa24 f001 	lsr.w	r0, r4, r1
 800c2ac:	fa00 f101 	lsl.w	r1, r0, r1
 800c2b0:	428c      	cmp	r4, r1
 800c2b2:	d10b      	bne.n	800c2cc <__any_on+0x3e>
 800c2b4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c2b8:	4293      	cmp	r3, r2
 800c2ba:	d803      	bhi.n	800c2c4 <__any_on+0x36>
 800c2bc:	2000      	movs	r0, #0
 800c2be:	bd10      	pop	{r4, pc}
 800c2c0:	4603      	mov	r3, r0
 800c2c2:	e7f7      	b.n	800c2b4 <__any_on+0x26>
 800c2c4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c2c8:	2900      	cmp	r1, #0
 800c2ca:	d0f5      	beq.n	800c2b8 <__any_on+0x2a>
 800c2cc:	2001      	movs	r0, #1
 800c2ce:	e7f6      	b.n	800c2be <__any_on+0x30>

0800c2d0 <_strtol_l.isra.0>:
 800c2d0:	2b24      	cmp	r3, #36	@ 0x24
 800c2d2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c2d6:	4686      	mov	lr, r0
 800c2d8:	4690      	mov	r8, r2
 800c2da:	d801      	bhi.n	800c2e0 <_strtol_l.isra.0+0x10>
 800c2dc:	2b01      	cmp	r3, #1
 800c2de:	d106      	bne.n	800c2ee <_strtol_l.isra.0+0x1e>
 800c2e0:	f7fe f90a 	bl	800a4f8 <__errno>
 800c2e4:	2316      	movs	r3, #22
 800c2e6:	6003      	str	r3, [r0, #0]
 800c2e8:	2000      	movs	r0, #0
 800c2ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c2ee:	4834      	ldr	r0, [pc, #208]	@ (800c3c0 <_strtol_l.isra.0+0xf0>)
 800c2f0:	460d      	mov	r5, r1
 800c2f2:	462a      	mov	r2, r5
 800c2f4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c2f8:	5d06      	ldrb	r6, [r0, r4]
 800c2fa:	f016 0608 	ands.w	r6, r6, #8
 800c2fe:	d1f8      	bne.n	800c2f2 <_strtol_l.isra.0+0x22>
 800c300:	2c2d      	cmp	r4, #45	@ 0x2d
 800c302:	d110      	bne.n	800c326 <_strtol_l.isra.0+0x56>
 800c304:	782c      	ldrb	r4, [r5, #0]
 800c306:	2601      	movs	r6, #1
 800c308:	1c95      	adds	r5, r2, #2
 800c30a:	f033 0210 	bics.w	r2, r3, #16
 800c30e:	d115      	bne.n	800c33c <_strtol_l.isra.0+0x6c>
 800c310:	2c30      	cmp	r4, #48	@ 0x30
 800c312:	d10d      	bne.n	800c330 <_strtol_l.isra.0+0x60>
 800c314:	782a      	ldrb	r2, [r5, #0]
 800c316:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c31a:	2a58      	cmp	r2, #88	@ 0x58
 800c31c:	d108      	bne.n	800c330 <_strtol_l.isra.0+0x60>
 800c31e:	786c      	ldrb	r4, [r5, #1]
 800c320:	3502      	adds	r5, #2
 800c322:	2310      	movs	r3, #16
 800c324:	e00a      	b.n	800c33c <_strtol_l.isra.0+0x6c>
 800c326:	2c2b      	cmp	r4, #43	@ 0x2b
 800c328:	bf04      	itt	eq
 800c32a:	782c      	ldrbeq	r4, [r5, #0]
 800c32c:	1c95      	addeq	r5, r2, #2
 800c32e:	e7ec      	b.n	800c30a <_strtol_l.isra.0+0x3a>
 800c330:	2b00      	cmp	r3, #0
 800c332:	d1f6      	bne.n	800c322 <_strtol_l.isra.0+0x52>
 800c334:	2c30      	cmp	r4, #48	@ 0x30
 800c336:	bf14      	ite	ne
 800c338:	230a      	movne	r3, #10
 800c33a:	2308      	moveq	r3, #8
 800c33c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800c340:	f10c 3cff 	add.w	ip, ip, #4294967295
 800c344:	2200      	movs	r2, #0
 800c346:	fbbc f9f3 	udiv	r9, ip, r3
 800c34a:	4610      	mov	r0, r2
 800c34c:	fb03 ca19 	mls	sl, r3, r9, ip
 800c350:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800c354:	2f09      	cmp	r7, #9
 800c356:	d80f      	bhi.n	800c378 <_strtol_l.isra.0+0xa8>
 800c358:	463c      	mov	r4, r7
 800c35a:	42a3      	cmp	r3, r4
 800c35c:	dd1b      	ble.n	800c396 <_strtol_l.isra.0+0xc6>
 800c35e:	1c57      	adds	r7, r2, #1
 800c360:	d007      	beq.n	800c372 <_strtol_l.isra.0+0xa2>
 800c362:	4581      	cmp	r9, r0
 800c364:	d314      	bcc.n	800c390 <_strtol_l.isra.0+0xc0>
 800c366:	d101      	bne.n	800c36c <_strtol_l.isra.0+0x9c>
 800c368:	45a2      	cmp	sl, r4
 800c36a:	db11      	blt.n	800c390 <_strtol_l.isra.0+0xc0>
 800c36c:	fb00 4003 	mla	r0, r0, r3, r4
 800c370:	2201      	movs	r2, #1
 800c372:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c376:	e7eb      	b.n	800c350 <_strtol_l.isra.0+0x80>
 800c378:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800c37c:	2f19      	cmp	r7, #25
 800c37e:	d801      	bhi.n	800c384 <_strtol_l.isra.0+0xb4>
 800c380:	3c37      	subs	r4, #55	@ 0x37
 800c382:	e7ea      	b.n	800c35a <_strtol_l.isra.0+0x8a>
 800c384:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800c388:	2f19      	cmp	r7, #25
 800c38a:	d804      	bhi.n	800c396 <_strtol_l.isra.0+0xc6>
 800c38c:	3c57      	subs	r4, #87	@ 0x57
 800c38e:	e7e4      	b.n	800c35a <_strtol_l.isra.0+0x8a>
 800c390:	f04f 32ff 	mov.w	r2, #4294967295
 800c394:	e7ed      	b.n	800c372 <_strtol_l.isra.0+0xa2>
 800c396:	1c53      	adds	r3, r2, #1
 800c398:	d108      	bne.n	800c3ac <_strtol_l.isra.0+0xdc>
 800c39a:	2322      	movs	r3, #34	@ 0x22
 800c39c:	f8ce 3000 	str.w	r3, [lr]
 800c3a0:	4660      	mov	r0, ip
 800c3a2:	f1b8 0f00 	cmp.w	r8, #0
 800c3a6:	d0a0      	beq.n	800c2ea <_strtol_l.isra.0+0x1a>
 800c3a8:	1e69      	subs	r1, r5, #1
 800c3aa:	e006      	b.n	800c3ba <_strtol_l.isra.0+0xea>
 800c3ac:	b106      	cbz	r6, 800c3b0 <_strtol_l.isra.0+0xe0>
 800c3ae:	4240      	negs	r0, r0
 800c3b0:	f1b8 0f00 	cmp.w	r8, #0
 800c3b4:	d099      	beq.n	800c2ea <_strtol_l.isra.0+0x1a>
 800c3b6:	2a00      	cmp	r2, #0
 800c3b8:	d1f6      	bne.n	800c3a8 <_strtol_l.isra.0+0xd8>
 800c3ba:	f8c8 1000 	str.w	r1, [r8]
 800c3be:	e794      	b.n	800c2ea <_strtol_l.isra.0+0x1a>
 800c3c0:	0800d441 	.word	0x0800d441

0800c3c4 <_strtol_r>:
 800c3c4:	f7ff bf84 	b.w	800c2d0 <_strtol_l.isra.0>

0800c3c8 <__ascii_wctomb>:
 800c3c8:	4603      	mov	r3, r0
 800c3ca:	4608      	mov	r0, r1
 800c3cc:	b141      	cbz	r1, 800c3e0 <__ascii_wctomb+0x18>
 800c3ce:	2aff      	cmp	r2, #255	@ 0xff
 800c3d0:	d904      	bls.n	800c3dc <__ascii_wctomb+0x14>
 800c3d2:	228a      	movs	r2, #138	@ 0x8a
 800c3d4:	601a      	str	r2, [r3, #0]
 800c3d6:	f04f 30ff 	mov.w	r0, #4294967295
 800c3da:	4770      	bx	lr
 800c3dc:	700a      	strb	r2, [r1, #0]
 800c3de:	2001      	movs	r0, #1
 800c3e0:	4770      	bx	lr

0800c3e2 <__ssputs_r>:
 800c3e2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c3e6:	688e      	ldr	r6, [r1, #8]
 800c3e8:	461f      	mov	r7, r3
 800c3ea:	42be      	cmp	r6, r7
 800c3ec:	680b      	ldr	r3, [r1, #0]
 800c3ee:	4682      	mov	sl, r0
 800c3f0:	460c      	mov	r4, r1
 800c3f2:	4690      	mov	r8, r2
 800c3f4:	d82d      	bhi.n	800c452 <__ssputs_r+0x70>
 800c3f6:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c3fa:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c3fe:	d026      	beq.n	800c44e <__ssputs_r+0x6c>
 800c400:	6965      	ldr	r5, [r4, #20]
 800c402:	6909      	ldr	r1, [r1, #16]
 800c404:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c408:	eba3 0901 	sub.w	r9, r3, r1
 800c40c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c410:	1c7b      	adds	r3, r7, #1
 800c412:	444b      	add	r3, r9
 800c414:	106d      	asrs	r5, r5, #1
 800c416:	429d      	cmp	r5, r3
 800c418:	bf38      	it	cc
 800c41a:	461d      	movcc	r5, r3
 800c41c:	0553      	lsls	r3, r2, #21
 800c41e:	d527      	bpl.n	800c470 <__ssputs_r+0x8e>
 800c420:	4629      	mov	r1, r5
 800c422:	f7fc f965 	bl	80086f0 <_malloc_r>
 800c426:	4606      	mov	r6, r0
 800c428:	b360      	cbz	r0, 800c484 <__ssputs_r+0xa2>
 800c42a:	6921      	ldr	r1, [r4, #16]
 800c42c:	464a      	mov	r2, r9
 800c42e:	f7fe f890 	bl	800a552 <memcpy>
 800c432:	89a3      	ldrh	r3, [r4, #12]
 800c434:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c438:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c43c:	81a3      	strh	r3, [r4, #12]
 800c43e:	6126      	str	r6, [r4, #16]
 800c440:	6165      	str	r5, [r4, #20]
 800c442:	444e      	add	r6, r9
 800c444:	eba5 0509 	sub.w	r5, r5, r9
 800c448:	6026      	str	r6, [r4, #0]
 800c44a:	60a5      	str	r5, [r4, #8]
 800c44c:	463e      	mov	r6, r7
 800c44e:	42be      	cmp	r6, r7
 800c450:	d900      	bls.n	800c454 <__ssputs_r+0x72>
 800c452:	463e      	mov	r6, r7
 800c454:	6820      	ldr	r0, [r4, #0]
 800c456:	4632      	mov	r2, r6
 800c458:	4641      	mov	r1, r8
 800c45a:	f000 fb9b 	bl	800cb94 <memmove>
 800c45e:	68a3      	ldr	r3, [r4, #8]
 800c460:	1b9b      	subs	r3, r3, r6
 800c462:	60a3      	str	r3, [r4, #8]
 800c464:	6823      	ldr	r3, [r4, #0]
 800c466:	4433      	add	r3, r6
 800c468:	6023      	str	r3, [r4, #0]
 800c46a:	2000      	movs	r0, #0
 800c46c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c470:	462a      	mov	r2, r5
 800c472:	f000 fc01 	bl	800cc78 <_realloc_r>
 800c476:	4606      	mov	r6, r0
 800c478:	2800      	cmp	r0, #0
 800c47a:	d1e0      	bne.n	800c43e <__ssputs_r+0x5c>
 800c47c:	6921      	ldr	r1, [r4, #16]
 800c47e:	4650      	mov	r0, sl
 800c480:	f7fe fee6 	bl	800b250 <_free_r>
 800c484:	230c      	movs	r3, #12
 800c486:	f8ca 3000 	str.w	r3, [sl]
 800c48a:	89a3      	ldrh	r3, [r4, #12]
 800c48c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c490:	81a3      	strh	r3, [r4, #12]
 800c492:	f04f 30ff 	mov.w	r0, #4294967295
 800c496:	e7e9      	b.n	800c46c <__ssputs_r+0x8a>

0800c498 <_svfiprintf_r>:
 800c498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c49c:	4698      	mov	r8, r3
 800c49e:	898b      	ldrh	r3, [r1, #12]
 800c4a0:	061b      	lsls	r3, r3, #24
 800c4a2:	b09d      	sub	sp, #116	@ 0x74
 800c4a4:	4607      	mov	r7, r0
 800c4a6:	460d      	mov	r5, r1
 800c4a8:	4614      	mov	r4, r2
 800c4aa:	d510      	bpl.n	800c4ce <_svfiprintf_r+0x36>
 800c4ac:	690b      	ldr	r3, [r1, #16]
 800c4ae:	b973      	cbnz	r3, 800c4ce <_svfiprintf_r+0x36>
 800c4b0:	2140      	movs	r1, #64	@ 0x40
 800c4b2:	f7fc f91d 	bl	80086f0 <_malloc_r>
 800c4b6:	6028      	str	r0, [r5, #0]
 800c4b8:	6128      	str	r0, [r5, #16]
 800c4ba:	b930      	cbnz	r0, 800c4ca <_svfiprintf_r+0x32>
 800c4bc:	230c      	movs	r3, #12
 800c4be:	603b      	str	r3, [r7, #0]
 800c4c0:	f04f 30ff 	mov.w	r0, #4294967295
 800c4c4:	b01d      	add	sp, #116	@ 0x74
 800c4c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4ca:	2340      	movs	r3, #64	@ 0x40
 800c4cc:	616b      	str	r3, [r5, #20]
 800c4ce:	2300      	movs	r3, #0
 800c4d0:	9309      	str	r3, [sp, #36]	@ 0x24
 800c4d2:	2320      	movs	r3, #32
 800c4d4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c4d8:	f8cd 800c 	str.w	r8, [sp, #12]
 800c4dc:	2330      	movs	r3, #48	@ 0x30
 800c4de:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c67c <_svfiprintf_r+0x1e4>
 800c4e2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c4e6:	f04f 0901 	mov.w	r9, #1
 800c4ea:	4623      	mov	r3, r4
 800c4ec:	469a      	mov	sl, r3
 800c4ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c4f2:	b10a      	cbz	r2, 800c4f8 <_svfiprintf_r+0x60>
 800c4f4:	2a25      	cmp	r2, #37	@ 0x25
 800c4f6:	d1f9      	bne.n	800c4ec <_svfiprintf_r+0x54>
 800c4f8:	ebba 0b04 	subs.w	fp, sl, r4
 800c4fc:	d00b      	beq.n	800c516 <_svfiprintf_r+0x7e>
 800c4fe:	465b      	mov	r3, fp
 800c500:	4622      	mov	r2, r4
 800c502:	4629      	mov	r1, r5
 800c504:	4638      	mov	r0, r7
 800c506:	f7ff ff6c 	bl	800c3e2 <__ssputs_r>
 800c50a:	3001      	adds	r0, #1
 800c50c:	f000 80a7 	beq.w	800c65e <_svfiprintf_r+0x1c6>
 800c510:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c512:	445a      	add	r2, fp
 800c514:	9209      	str	r2, [sp, #36]	@ 0x24
 800c516:	f89a 3000 	ldrb.w	r3, [sl]
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	f000 809f 	beq.w	800c65e <_svfiprintf_r+0x1c6>
 800c520:	2300      	movs	r3, #0
 800c522:	f04f 32ff 	mov.w	r2, #4294967295
 800c526:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c52a:	f10a 0a01 	add.w	sl, sl, #1
 800c52e:	9304      	str	r3, [sp, #16]
 800c530:	9307      	str	r3, [sp, #28]
 800c532:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c536:	931a      	str	r3, [sp, #104]	@ 0x68
 800c538:	4654      	mov	r4, sl
 800c53a:	2205      	movs	r2, #5
 800c53c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c540:	484e      	ldr	r0, [pc, #312]	@ (800c67c <_svfiprintf_r+0x1e4>)
 800c542:	f7f3 fe45 	bl	80001d0 <memchr>
 800c546:	9a04      	ldr	r2, [sp, #16]
 800c548:	b9d8      	cbnz	r0, 800c582 <_svfiprintf_r+0xea>
 800c54a:	06d0      	lsls	r0, r2, #27
 800c54c:	bf44      	itt	mi
 800c54e:	2320      	movmi	r3, #32
 800c550:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c554:	0711      	lsls	r1, r2, #28
 800c556:	bf44      	itt	mi
 800c558:	232b      	movmi	r3, #43	@ 0x2b
 800c55a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c55e:	f89a 3000 	ldrb.w	r3, [sl]
 800c562:	2b2a      	cmp	r3, #42	@ 0x2a
 800c564:	d015      	beq.n	800c592 <_svfiprintf_r+0xfa>
 800c566:	9a07      	ldr	r2, [sp, #28]
 800c568:	4654      	mov	r4, sl
 800c56a:	2000      	movs	r0, #0
 800c56c:	f04f 0c0a 	mov.w	ip, #10
 800c570:	4621      	mov	r1, r4
 800c572:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c576:	3b30      	subs	r3, #48	@ 0x30
 800c578:	2b09      	cmp	r3, #9
 800c57a:	d94b      	bls.n	800c614 <_svfiprintf_r+0x17c>
 800c57c:	b1b0      	cbz	r0, 800c5ac <_svfiprintf_r+0x114>
 800c57e:	9207      	str	r2, [sp, #28]
 800c580:	e014      	b.n	800c5ac <_svfiprintf_r+0x114>
 800c582:	eba0 0308 	sub.w	r3, r0, r8
 800c586:	fa09 f303 	lsl.w	r3, r9, r3
 800c58a:	4313      	orrs	r3, r2
 800c58c:	9304      	str	r3, [sp, #16]
 800c58e:	46a2      	mov	sl, r4
 800c590:	e7d2      	b.n	800c538 <_svfiprintf_r+0xa0>
 800c592:	9b03      	ldr	r3, [sp, #12]
 800c594:	1d19      	adds	r1, r3, #4
 800c596:	681b      	ldr	r3, [r3, #0]
 800c598:	9103      	str	r1, [sp, #12]
 800c59a:	2b00      	cmp	r3, #0
 800c59c:	bfbb      	ittet	lt
 800c59e:	425b      	neglt	r3, r3
 800c5a0:	f042 0202 	orrlt.w	r2, r2, #2
 800c5a4:	9307      	strge	r3, [sp, #28]
 800c5a6:	9307      	strlt	r3, [sp, #28]
 800c5a8:	bfb8      	it	lt
 800c5aa:	9204      	strlt	r2, [sp, #16]
 800c5ac:	7823      	ldrb	r3, [r4, #0]
 800c5ae:	2b2e      	cmp	r3, #46	@ 0x2e
 800c5b0:	d10a      	bne.n	800c5c8 <_svfiprintf_r+0x130>
 800c5b2:	7863      	ldrb	r3, [r4, #1]
 800c5b4:	2b2a      	cmp	r3, #42	@ 0x2a
 800c5b6:	d132      	bne.n	800c61e <_svfiprintf_r+0x186>
 800c5b8:	9b03      	ldr	r3, [sp, #12]
 800c5ba:	1d1a      	adds	r2, r3, #4
 800c5bc:	681b      	ldr	r3, [r3, #0]
 800c5be:	9203      	str	r2, [sp, #12]
 800c5c0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c5c4:	3402      	adds	r4, #2
 800c5c6:	9305      	str	r3, [sp, #20]
 800c5c8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c68c <_svfiprintf_r+0x1f4>
 800c5cc:	7821      	ldrb	r1, [r4, #0]
 800c5ce:	2203      	movs	r2, #3
 800c5d0:	4650      	mov	r0, sl
 800c5d2:	f7f3 fdfd 	bl	80001d0 <memchr>
 800c5d6:	b138      	cbz	r0, 800c5e8 <_svfiprintf_r+0x150>
 800c5d8:	9b04      	ldr	r3, [sp, #16]
 800c5da:	eba0 000a 	sub.w	r0, r0, sl
 800c5de:	2240      	movs	r2, #64	@ 0x40
 800c5e0:	4082      	lsls	r2, r0
 800c5e2:	4313      	orrs	r3, r2
 800c5e4:	3401      	adds	r4, #1
 800c5e6:	9304      	str	r3, [sp, #16]
 800c5e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c5ec:	4824      	ldr	r0, [pc, #144]	@ (800c680 <_svfiprintf_r+0x1e8>)
 800c5ee:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c5f2:	2206      	movs	r2, #6
 800c5f4:	f7f3 fdec 	bl	80001d0 <memchr>
 800c5f8:	2800      	cmp	r0, #0
 800c5fa:	d036      	beq.n	800c66a <_svfiprintf_r+0x1d2>
 800c5fc:	4b21      	ldr	r3, [pc, #132]	@ (800c684 <_svfiprintf_r+0x1ec>)
 800c5fe:	bb1b      	cbnz	r3, 800c648 <_svfiprintf_r+0x1b0>
 800c600:	9b03      	ldr	r3, [sp, #12]
 800c602:	3307      	adds	r3, #7
 800c604:	f023 0307 	bic.w	r3, r3, #7
 800c608:	3308      	adds	r3, #8
 800c60a:	9303      	str	r3, [sp, #12]
 800c60c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c60e:	4433      	add	r3, r6
 800c610:	9309      	str	r3, [sp, #36]	@ 0x24
 800c612:	e76a      	b.n	800c4ea <_svfiprintf_r+0x52>
 800c614:	fb0c 3202 	mla	r2, ip, r2, r3
 800c618:	460c      	mov	r4, r1
 800c61a:	2001      	movs	r0, #1
 800c61c:	e7a8      	b.n	800c570 <_svfiprintf_r+0xd8>
 800c61e:	2300      	movs	r3, #0
 800c620:	3401      	adds	r4, #1
 800c622:	9305      	str	r3, [sp, #20]
 800c624:	4619      	mov	r1, r3
 800c626:	f04f 0c0a 	mov.w	ip, #10
 800c62a:	4620      	mov	r0, r4
 800c62c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c630:	3a30      	subs	r2, #48	@ 0x30
 800c632:	2a09      	cmp	r2, #9
 800c634:	d903      	bls.n	800c63e <_svfiprintf_r+0x1a6>
 800c636:	2b00      	cmp	r3, #0
 800c638:	d0c6      	beq.n	800c5c8 <_svfiprintf_r+0x130>
 800c63a:	9105      	str	r1, [sp, #20]
 800c63c:	e7c4      	b.n	800c5c8 <_svfiprintf_r+0x130>
 800c63e:	fb0c 2101 	mla	r1, ip, r1, r2
 800c642:	4604      	mov	r4, r0
 800c644:	2301      	movs	r3, #1
 800c646:	e7f0      	b.n	800c62a <_svfiprintf_r+0x192>
 800c648:	ab03      	add	r3, sp, #12
 800c64a:	9300      	str	r3, [sp, #0]
 800c64c:	462a      	mov	r2, r5
 800c64e:	4b0e      	ldr	r3, [pc, #56]	@ (800c688 <_svfiprintf_r+0x1f0>)
 800c650:	a904      	add	r1, sp, #16
 800c652:	4638      	mov	r0, r7
 800c654:	f7fc ff82 	bl	800955c <_printf_float>
 800c658:	1c42      	adds	r2, r0, #1
 800c65a:	4606      	mov	r6, r0
 800c65c:	d1d6      	bne.n	800c60c <_svfiprintf_r+0x174>
 800c65e:	89ab      	ldrh	r3, [r5, #12]
 800c660:	065b      	lsls	r3, r3, #25
 800c662:	f53f af2d 	bmi.w	800c4c0 <_svfiprintf_r+0x28>
 800c666:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c668:	e72c      	b.n	800c4c4 <_svfiprintf_r+0x2c>
 800c66a:	ab03      	add	r3, sp, #12
 800c66c:	9300      	str	r3, [sp, #0]
 800c66e:	462a      	mov	r2, r5
 800c670:	4b05      	ldr	r3, [pc, #20]	@ (800c688 <_svfiprintf_r+0x1f0>)
 800c672:	a904      	add	r1, sp, #16
 800c674:	4638      	mov	r0, r7
 800c676:	f7fd fa09 	bl	8009a8c <_printf_i>
 800c67a:	e7ed      	b.n	800c658 <_svfiprintf_r+0x1c0>
 800c67c:	0800d2d8 	.word	0x0800d2d8
 800c680:	0800d2e2 	.word	0x0800d2e2
 800c684:	0800955d 	.word	0x0800955d
 800c688:	0800c3e3 	.word	0x0800c3e3
 800c68c:	0800d2de 	.word	0x0800d2de

0800c690 <__sfputc_r>:
 800c690:	6893      	ldr	r3, [r2, #8]
 800c692:	3b01      	subs	r3, #1
 800c694:	2b00      	cmp	r3, #0
 800c696:	b410      	push	{r4}
 800c698:	6093      	str	r3, [r2, #8]
 800c69a:	da08      	bge.n	800c6ae <__sfputc_r+0x1e>
 800c69c:	6994      	ldr	r4, [r2, #24]
 800c69e:	42a3      	cmp	r3, r4
 800c6a0:	db01      	blt.n	800c6a6 <__sfputc_r+0x16>
 800c6a2:	290a      	cmp	r1, #10
 800c6a4:	d103      	bne.n	800c6ae <__sfputc_r+0x1e>
 800c6a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c6aa:	f000 b9df 	b.w	800ca6c <__swbuf_r>
 800c6ae:	6813      	ldr	r3, [r2, #0]
 800c6b0:	1c58      	adds	r0, r3, #1
 800c6b2:	6010      	str	r0, [r2, #0]
 800c6b4:	7019      	strb	r1, [r3, #0]
 800c6b6:	4608      	mov	r0, r1
 800c6b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c6bc:	4770      	bx	lr

0800c6be <__sfputs_r>:
 800c6be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c6c0:	4606      	mov	r6, r0
 800c6c2:	460f      	mov	r7, r1
 800c6c4:	4614      	mov	r4, r2
 800c6c6:	18d5      	adds	r5, r2, r3
 800c6c8:	42ac      	cmp	r4, r5
 800c6ca:	d101      	bne.n	800c6d0 <__sfputs_r+0x12>
 800c6cc:	2000      	movs	r0, #0
 800c6ce:	e007      	b.n	800c6e0 <__sfputs_r+0x22>
 800c6d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c6d4:	463a      	mov	r2, r7
 800c6d6:	4630      	mov	r0, r6
 800c6d8:	f7ff ffda 	bl	800c690 <__sfputc_r>
 800c6dc:	1c43      	adds	r3, r0, #1
 800c6de:	d1f3      	bne.n	800c6c8 <__sfputs_r+0xa>
 800c6e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c6e4 <_vfiprintf_r>:
 800c6e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6e8:	460d      	mov	r5, r1
 800c6ea:	b09d      	sub	sp, #116	@ 0x74
 800c6ec:	4614      	mov	r4, r2
 800c6ee:	4698      	mov	r8, r3
 800c6f0:	4606      	mov	r6, r0
 800c6f2:	b118      	cbz	r0, 800c6fc <_vfiprintf_r+0x18>
 800c6f4:	6a03      	ldr	r3, [r0, #32]
 800c6f6:	b90b      	cbnz	r3, 800c6fc <_vfiprintf_r+0x18>
 800c6f8:	f7fd fd80 	bl	800a1fc <__sinit>
 800c6fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c6fe:	07d9      	lsls	r1, r3, #31
 800c700:	d405      	bmi.n	800c70e <_vfiprintf_r+0x2a>
 800c702:	89ab      	ldrh	r3, [r5, #12]
 800c704:	059a      	lsls	r2, r3, #22
 800c706:	d402      	bmi.n	800c70e <_vfiprintf_r+0x2a>
 800c708:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c70a:	f7fd ff20 	bl	800a54e <__retarget_lock_acquire_recursive>
 800c70e:	89ab      	ldrh	r3, [r5, #12]
 800c710:	071b      	lsls	r3, r3, #28
 800c712:	d501      	bpl.n	800c718 <_vfiprintf_r+0x34>
 800c714:	692b      	ldr	r3, [r5, #16]
 800c716:	b99b      	cbnz	r3, 800c740 <_vfiprintf_r+0x5c>
 800c718:	4629      	mov	r1, r5
 800c71a:	4630      	mov	r0, r6
 800c71c:	f000 f9e4 	bl	800cae8 <__swsetup_r>
 800c720:	b170      	cbz	r0, 800c740 <_vfiprintf_r+0x5c>
 800c722:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c724:	07dc      	lsls	r4, r3, #31
 800c726:	d504      	bpl.n	800c732 <_vfiprintf_r+0x4e>
 800c728:	f04f 30ff 	mov.w	r0, #4294967295
 800c72c:	b01d      	add	sp, #116	@ 0x74
 800c72e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c732:	89ab      	ldrh	r3, [r5, #12]
 800c734:	0598      	lsls	r0, r3, #22
 800c736:	d4f7      	bmi.n	800c728 <_vfiprintf_r+0x44>
 800c738:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c73a:	f7fd ff09 	bl	800a550 <__retarget_lock_release_recursive>
 800c73e:	e7f3      	b.n	800c728 <_vfiprintf_r+0x44>
 800c740:	2300      	movs	r3, #0
 800c742:	9309      	str	r3, [sp, #36]	@ 0x24
 800c744:	2320      	movs	r3, #32
 800c746:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c74a:	f8cd 800c 	str.w	r8, [sp, #12]
 800c74e:	2330      	movs	r3, #48	@ 0x30
 800c750:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c900 <_vfiprintf_r+0x21c>
 800c754:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c758:	f04f 0901 	mov.w	r9, #1
 800c75c:	4623      	mov	r3, r4
 800c75e:	469a      	mov	sl, r3
 800c760:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c764:	b10a      	cbz	r2, 800c76a <_vfiprintf_r+0x86>
 800c766:	2a25      	cmp	r2, #37	@ 0x25
 800c768:	d1f9      	bne.n	800c75e <_vfiprintf_r+0x7a>
 800c76a:	ebba 0b04 	subs.w	fp, sl, r4
 800c76e:	d00b      	beq.n	800c788 <_vfiprintf_r+0xa4>
 800c770:	465b      	mov	r3, fp
 800c772:	4622      	mov	r2, r4
 800c774:	4629      	mov	r1, r5
 800c776:	4630      	mov	r0, r6
 800c778:	f7ff ffa1 	bl	800c6be <__sfputs_r>
 800c77c:	3001      	adds	r0, #1
 800c77e:	f000 80a7 	beq.w	800c8d0 <_vfiprintf_r+0x1ec>
 800c782:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c784:	445a      	add	r2, fp
 800c786:	9209      	str	r2, [sp, #36]	@ 0x24
 800c788:	f89a 3000 	ldrb.w	r3, [sl]
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	f000 809f 	beq.w	800c8d0 <_vfiprintf_r+0x1ec>
 800c792:	2300      	movs	r3, #0
 800c794:	f04f 32ff 	mov.w	r2, #4294967295
 800c798:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c79c:	f10a 0a01 	add.w	sl, sl, #1
 800c7a0:	9304      	str	r3, [sp, #16]
 800c7a2:	9307      	str	r3, [sp, #28]
 800c7a4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c7a8:	931a      	str	r3, [sp, #104]	@ 0x68
 800c7aa:	4654      	mov	r4, sl
 800c7ac:	2205      	movs	r2, #5
 800c7ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c7b2:	4853      	ldr	r0, [pc, #332]	@ (800c900 <_vfiprintf_r+0x21c>)
 800c7b4:	f7f3 fd0c 	bl	80001d0 <memchr>
 800c7b8:	9a04      	ldr	r2, [sp, #16]
 800c7ba:	b9d8      	cbnz	r0, 800c7f4 <_vfiprintf_r+0x110>
 800c7bc:	06d1      	lsls	r1, r2, #27
 800c7be:	bf44      	itt	mi
 800c7c0:	2320      	movmi	r3, #32
 800c7c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c7c6:	0713      	lsls	r3, r2, #28
 800c7c8:	bf44      	itt	mi
 800c7ca:	232b      	movmi	r3, #43	@ 0x2b
 800c7cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c7d0:	f89a 3000 	ldrb.w	r3, [sl]
 800c7d4:	2b2a      	cmp	r3, #42	@ 0x2a
 800c7d6:	d015      	beq.n	800c804 <_vfiprintf_r+0x120>
 800c7d8:	9a07      	ldr	r2, [sp, #28]
 800c7da:	4654      	mov	r4, sl
 800c7dc:	2000      	movs	r0, #0
 800c7de:	f04f 0c0a 	mov.w	ip, #10
 800c7e2:	4621      	mov	r1, r4
 800c7e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c7e8:	3b30      	subs	r3, #48	@ 0x30
 800c7ea:	2b09      	cmp	r3, #9
 800c7ec:	d94b      	bls.n	800c886 <_vfiprintf_r+0x1a2>
 800c7ee:	b1b0      	cbz	r0, 800c81e <_vfiprintf_r+0x13a>
 800c7f0:	9207      	str	r2, [sp, #28]
 800c7f2:	e014      	b.n	800c81e <_vfiprintf_r+0x13a>
 800c7f4:	eba0 0308 	sub.w	r3, r0, r8
 800c7f8:	fa09 f303 	lsl.w	r3, r9, r3
 800c7fc:	4313      	orrs	r3, r2
 800c7fe:	9304      	str	r3, [sp, #16]
 800c800:	46a2      	mov	sl, r4
 800c802:	e7d2      	b.n	800c7aa <_vfiprintf_r+0xc6>
 800c804:	9b03      	ldr	r3, [sp, #12]
 800c806:	1d19      	adds	r1, r3, #4
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	9103      	str	r1, [sp, #12]
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	bfbb      	ittet	lt
 800c810:	425b      	neglt	r3, r3
 800c812:	f042 0202 	orrlt.w	r2, r2, #2
 800c816:	9307      	strge	r3, [sp, #28]
 800c818:	9307      	strlt	r3, [sp, #28]
 800c81a:	bfb8      	it	lt
 800c81c:	9204      	strlt	r2, [sp, #16]
 800c81e:	7823      	ldrb	r3, [r4, #0]
 800c820:	2b2e      	cmp	r3, #46	@ 0x2e
 800c822:	d10a      	bne.n	800c83a <_vfiprintf_r+0x156>
 800c824:	7863      	ldrb	r3, [r4, #1]
 800c826:	2b2a      	cmp	r3, #42	@ 0x2a
 800c828:	d132      	bne.n	800c890 <_vfiprintf_r+0x1ac>
 800c82a:	9b03      	ldr	r3, [sp, #12]
 800c82c:	1d1a      	adds	r2, r3, #4
 800c82e:	681b      	ldr	r3, [r3, #0]
 800c830:	9203      	str	r2, [sp, #12]
 800c832:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c836:	3402      	adds	r4, #2
 800c838:	9305      	str	r3, [sp, #20]
 800c83a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c910 <_vfiprintf_r+0x22c>
 800c83e:	7821      	ldrb	r1, [r4, #0]
 800c840:	2203      	movs	r2, #3
 800c842:	4650      	mov	r0, sl
 800c844:	f7f3 fcc4 	bl	80001d0 <memchr>
 800c848:	b138      	cbz	r0, 800c85a <_vfiprintf_r+0x176>
 800c84a:	9b04      	ldr	r3, [sp, #16]
 800c84c:	eba0 000a 	sub.w	r0, r0, sl
 800c850:	2240      	movs	r2, #64	@ 0x40
 800c852:	4082      	lsls	r2, r0
 800c854:	4313      	orrs	r3, r2
 800c856:	3401      	adds	r4, #1
 800c858:	9304      	str	r3, [sp, #16]
 800c85a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c85e:	4829      	ldr	r0, [pc, #164]	@ (800c904 <_vfiprintf_r+0x220>)
 800c860:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c864:	2206      	movs	r2, #6
 800c866:	f7f3 fcb3 	bl	80001d0 <memchr>
 800c86a:	2800      	cmp	r0, #0
 800c86c:	d03f      	beq.n	800c8ee <_vfiprintf_r+0x20a>
 800c86e:	4b26      	ldr	r3, [pc, #152]	@ (800c908 <_vfiprintf_r+0x224>)
 800c870:	bb1b      	cbnz	r3, 800c8ba <_vfiprintf_r+0x1d6>
 800c872:	9b03      	ldr	r3, [sp, #12]
 800c874:	3307      	adds	r3, #7
 800c876:	f023 0307 	bic.w	r3, r3, #7
 800c87a:	3308      	adds	r3, #8
 800c87c:	9303      	str	r3, [sp, #12]
 800c87e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c880:	443b      	add	r3, r7
 800c882:	9309      	str	r3, [sp, #36]	@ 0x24
 800c884:	e76a      	b.n	800c75c <_vfiprintf_r+0x78>
 800c886:	fb0c 3202 	mla	r2, ip, r2, r3
 800c88a:	460c      	mov	r4, r1
 800c88c:	2001      	movs	r0, #1
 800c88e:	e7a8      	b.n	800c7e2 <_vfiprintf_r+0xfe>
 800c890:	2300      	movs	r3, #0
 800c892:	3401      	adds	r4, #1
 800c894:	9305      	str	r3, [sp, #20]
 800c896:	4619      	mov	r1, r3
 800c898:	f04f 0c0a 	mov.w	ip, #10
 800c89c:	4620      	mov	r0, r4
 800c89e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c8a2:	3a30      	subs	r2, #48	@ 0x30
 800c8a4:	2a09      	cmp	r2, #9
 800c8a6:	d903      	bls.n	800c8b0 <_vfiprintf_r+0x1cc>
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	d0c6      	beq.n	800c83a <_vfiprintf_r+0x156>
 800c8ac:	9105      	str	r1, [sp, #20]
 800c8ae:	e7c4      	b.n	800c83a <_vfiprintf_r+0x156>
 800c8b0:	fb0c 2101 	mla	r1, ip, r1, r2
 800c8b4:	4604      	mov	r4, r0
 800c8b6:	2301      	movs	r3, #1
 800c8b8:	e7f0      	b.n	800c89c <_vfiprintf_r+0x1b8>
 800c8ba:	ab03      	add	r3, sp, #12
 800c8bc:	9300      	str	r3, [sp, #0]
 800c8be:	462a      	mov	r2, r5
 800c8c0:	4b12      	ldr	r3, [pc, #72]	@ (800c90c <_vfiprintf_r+0x228>)
 800c8c2:	a904      	add	r1, sp, #16
 800c8c4:	4630      	mov	r0, r6
 800c8c6:	f7fc fe49 	bl	800955c <_printf_float>
 800c8ca:	4607      	mov	r7, r0
 800c8cc:	1c78      	adds	r0, r7, #1
 800c8ce:	d1d6      	bne.n	800c87e <_vfiprintf_r+0x19a>
 800c8d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c8d2:	07d9      	lsls	r1, r3, #31
 800c8d4:	d405      	bmi.n	800c8e2 <_vfiprintf_r+0x1fe>
 800c8d6:	89ab      	ldrh	r3, [r5, #12]
 800c8d8:	059a      	lsls	r2, r3, #22
 800c8da:	d402      	bmi.n	800c8e2 <_vfiprintf_r+0x1fe>
 800c8dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c8de:	f7fd fe37 	bl	800a550 <__retarget_lock_release_recursive>
 800c8e2:	89ab      	ldrh	r3, [r5, #12]
 800c8e4:	065b      	lsls	r3, r3, #25
 800c8e6:	f53f af1f 	bmi.w	800c728 <_vfiprintf_r+0x44>
 800c8ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c8ec:	e71e      	b.n	800c72c <_vfiprintf_r+0x48>
 800c8ee:	ab03      	add	r3, sp, #12
 800c8f0:	9300      	str	r3, [sp, #0]
 800c8f2:	462a      	mov	r2, r5
 800c8f4:	4b05      	ldr	r3, [pc, #20]	@ (800c90c <_vfiprintf_r+0x228>)
 800c8f6:	a904      	add	r1, sp, #16
 800c8f8:	4630      	mov	r0, r6
 800c8fa:	f7fd f8c7 	bl	8009a8c <_printf_i>
 800c8fe:	e7e4      	b.n	800c8ca <_vfiprintf_r+0x1e6>
 800c900:	0800d2d8 	.word	0x0800d2d8
 800c904:	0800d2e2 	.word	0x0800d2e2
 800c908:	0800955d 	.word	0x0800955d
 800c90c:	0800c6bf 	.word	0x0800c6bf
 800c910:	0800d2de 	.word	0x0800d2de

0800c914 <__sflush_r>:
 800c914:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c918:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c91c:	0716      	lsls	r6, r2, #28
 800c91e:	4605      	mov	r5, r0
 800c920:	460c      	mov	r4, r1
 800c922:	d454      	bmi.n	800c9ce <__sflush_r+0xba>
 800c924:	684b      	ldr	r3, [r1, #4]
 800c926:	2b00      	cmp	r3, #0
 800c928:	dc02      	bgt.n	800c930 <__sflush_r+0x1c>
 800c92a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	dd48      	ble.n	800c9c2 <__sflush_r+0xae>
 800c930:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c932:	2e00      	cmp	r6, #0
 800c934:	d045      	beq.n	800c9c2 <__sflush_r+0xae>
 800c936:	2300      	movs	r3, #0
 800c938:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c93c:	682f      	ldr	r7, [r5, #0]
 800c93e:	6a21      	ldr	r1, [r4, #32]
 800c940:	602b      	str	r3, [r5, #0]
 800c942:	d030      	beq.n	800c9a6 <__sflush_r+0x92>
 800c944:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c946:	89a3      	ldrh	r3, [r4, #12]
 800c948:	0759      	lsls	r1, r3, #29
 800c94a:	d505      	bpl.n	800c958 <__sflush_r+0x44>
 800c94c:	6863      	ldr	r3, [r4, #4]
 800c94e:	1ad2      	subs	r2, r2, r3
 800c950:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c952:	b10b      	cbz	r3, 800c958 <__sflush_r+0x44>
 800c954:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c956:	1ad2      	subs	r2, r2, r3
 800c958:	2300      	movs	r3, #0
 800c95a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c95c:	6a21      	ldr	r1, [r4, #32]
 800c95e:	4628      	mov	r0, r5
 800c960:	47b0      	blx	r6
 800c962:	1c43      	adds	r3, r0, #1
 800c964:	89a3      	ldrh	r3, [r4, #12]
 800c966:	d106      	bne.n	800c976 <__sflush_r+0x62>
 800c968:	6829      	ldr	r1, [r5, #0]
 800c96a:	291d      	cmp	r1, #29
 800c96c:	d82b      	bhi.n	800c9c6 <__sflush_r+0xb2>
 800c96e:	4a2a      	ldr	r2, [pc, #168]	@ (800ca18 <__sflush_r+0x104>)
 800c970:	40ca      	lsrs	r2, r1
 800c972:	07d6      	lsls	r6, r2, #31
 800c974:	d527      	bpl.n	800c9c6 <__sflush_r+0xb2>
 800c976:	2200      	movs	r2, #0
 800c978:	6062      	str	r2, [r4, #4]
 800c97a:	04d9      	lsls	r1, r3, #19
 800c97c:	6922      	ldr	r2, [r4, #16]
 800c97e:	6022      	str	r2, [r4, #0]
 800c980:	d504      	bpl.n	800c98c <__sflush_r+0x78>
 800c982:	1c42      	adds	r2, r0, #1
 800c984:	d101      	bne.n	800c98a <__sflush_r+0x76>
 800c986:	682b      	ldr	r3, [r5, #0]
 800c988:	b903      	cbnz	r3, 800c98c <__sflush_r+0x78>
 800c98a:	6560      	str	r0, [r4, #84]	@ 0x54
 800c98c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c98e:	602f      	str	r7, [r5, #0]
 800c990:	b1b9      	cbz	r1, 800c9c2 <__sflush_r+0xae>
 800c992:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c996:	4299      	cmp	r1, r3
 800c998:	d002      	beq.n	800c9a0 <__sflush_r+0x8c>
 800c99a:	4628      	mov	r0, r5
 800c99c:	f7fe fc58 	bl	800b250 <_free_r>
 800c9a0:	2300      	movs	r3, #0
 800c9a2:	6363      	str	r3, [r4, #52]	@ 0x34
 800c9a4:	e00d      	b.n	800c9c2 <__sflush_r+0xae>
 800c9a6:	2301      	movs	r3, #1
 800c9a8:	4628      	mov	r0, r5
 800c9aa:	47b0      	blx	r6
 800c9ac:	4602      	mov	r2, r0
 800c9ae:	1c50      	adds	r0, r2, #1
 800c9b0:	d1c9      	bne.n	800c946 <__sflush_r+0x32>
 800c9b2:	682b      	ldr	r3, [r5, #0]
 800c9b4:	2b00      	cmp	r3, #0
 800c9b6:	d0c6      	beq.n	800c946 <__sflush_r+0x32>
 800c9b8:	2b1d      	cmp	r3, #29
 800c9ba:	d001      	beq.n	800c9c0 <__sflush_r+0xac>
 800c9bc:	2b16      	cmp	r3, #22
 800c9be:	d11e      	bne.n	800c9fe <__sflush_r+0xea>
 800c9c0:	602f      	str	r7, [r5, #0]
 800c9c2:	2000      	movs	r0, #0
 800c9c4:	e022      	b.n	800ca0c <__sflush_r+0xf8>
 800c9c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c9ca:	b21b      	sxth	r3, r3
 800c9cc:	e01b      	b.n	800ca06 <__sflush_r+0xf2>
 800c9ce:	690f      	ldr	r7, [r1, #16]
 800c9d0:	2f00      	cmp	r7, #0
 800c9d2:	d0f6      	beq.n	800c9c2 <__sflush_r+0xae>
 800c9d4:	0793      	lsls	r3, r2, #30
 800c9d6:	680e      	ldr	r6, [r1, #0]
 800c9d8:	bf08      	it	eq
 800c9da:	694b      	ldreq	r3, [r1, #20]
 800c9dc:	600f      	str	r7, [r1, #0]
 800c9de:	bf18      	it	ne
 800c9e0:	2300      	movne	r3, #0
 800c9e2:	eba6 0807 	sub.w	r8, r6, r7
 800c9e6:	608b      	str	r3, [r1, #8]
 800c9e8:	f1b8 0f00 	cmp.w	r8, #0
 800c9ec:	dde9      	ble.n	800c9c2 <__sflush_r+0xae>
 800c9ee:	6a21      	ldr	r1, [r4, #32]
 800c9f0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c9f2:	4643      	mov	r3, r8
 800c9f4:	463a      	mov	r2, r7
 800c9f6:	4628      	mov	r0, r5
 800c9f8:	47b0      	blx	r6
 800c9fa:	2800      	cmp	r0, #0
 800c9fc:	dc08      	bgt.n	800ca10 <__sflush_r+0xfc>
 800c9fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ca02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ca06:	81a3      	strh	r3, [r4, #12]
 800ca08:	f04f 30ff 	mov.w	r0, #4294967295
 800ca0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca10:	4407      	add	r7, r0
 800ca12:	eba8 0800 	sub.w	r8, r8, r0
 800ca16:	e7e7      	b.n	800c9e8 <__sflush_r+0xd4>
 800ca18:	20400001 	.word	0x20400001

0800ca1c <_fflush_r>:
 800ca1c:	b538      	push	{r3, r4, r5, lr}
 800ca1e:	690b      	ldr	r3, [r1, #16]
 800ca20:	4605      	mov	r5, r0
 800ca22:	460c      	mov	r4, r1
 800ca24:	b913      	cbnz	r3, 800ca2c <_fflush_r+0x10>
 800ca26:	2500      	movs	r5, #0
 800ca28:	4628      	mov	r0, r5
 800ca2a:	bd38      	pop	{r3, r4, r5, pc}
 800ca2c:	b118      	cbz	r0, 800ca36 <_fflush_r+0x1a>
 800ca2e:	6a03      	ldr	r3, [r0, #32]
 800ca30:	b90b      	cbnz	r3, 800ca36 <_fflush_r+0x1a>
 800ca32:	f7fd fbe3 	bl	800a1fc <__sinit>
 800ca36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d0f3      	beq.n	800ca26 <_fflush_r+0xa>
 800ca3e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ca40:	07d0      	lsls	r0, r2, #31
 800ca42:	d404      	bmi.n	800ca4e <_fflush_r+0x32>
 800ca44:	0599      	lsls	r1, r3, #22
 800ca46:	d402      	bmi.n	800ca4e <_fflush_r+0x32>
 800ca48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ca4a:	f7fd fd80 	bl	800a54e <__retarget_lock_acquire_recursive>
 800ca4e:	4628      	mov	r0, r5
 800ca50:	4621      	mov	r1, r4
 800ca52:	f7ff ff5f 	bl	800c914 <__sflush_r>
 800ca56:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ca58:	07da      	lsls	r2, r3, #31
 800ca5a:	4605      	mov	r5, r0
 800ca5c:	d4e4      	bmi.n	800ca28 <_fflush_r+0xc>
 800ca5e:	89a3      	ldrh	r3, [r4, #12]
 800ca60:	059b      	lsls	r3, r3, #22
 800ca62:	d4e1      	bmi.n	800ca28 <_fflush_r+0xc>
 800ca64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ca66:	f7fd fd73 	bl	800a550 <__retarget_lock_release_recursive>
 800ca6a:	e7dd      	b.n	800ca28 <_fflush_r+0xc>

0800ca6c <__swbuf_r>:
 800ca6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca6e:	460e      	mov	r6, r1
 800ca70:	4614      	mov	r4, r2
 800ca72:	4605      	mov	r5, r0
 800ca74:	b118      	cbz	r0, 800ca7e <__swbuf_r+0x12>
 800ca76:	6a03      	ldr	r3, [r0, #32]
 800ca78:	b90b      	cbnz	r3, 800ca7e <__swbuf_r+0x12>
 800ca7a:	f7fd fbbf 	bl	800a1fc <__sinit>
 800ca7e:	69a3      	ldr	r3, [r4, #24]
 800ca80:	60a3      	str	r3, [r4, #8]
 800ca82:	89a3      	ldrh	r3, [r4, #12]
 800ca84:	071a      	lsls	r2, r3, #28
 800ca86:	d501      	bpl.n	800ca8c <__swbuf_r+0x20>
 800ca88:	6923      	ldr	r3, [r4, #16]
 800ca8a:	b943      	cbnz	r3, 800ca9e <__swbuf_r+0x32>
 800ca8c:	4621      	mov	r1, r4
 800ca8e:	4628      	mov	r0, r5
 800ca90:	f000 f82a 	bl	800cae8 <__swsetup_r>
 800ca94:	b118      	cbz	r0, 800ca9e <__swbuf_r+0x32>
 800ca96:	f04f 37ff 	mov.w	r7, #4294967295
 800ca9a:	4638      	mov	r0, r7
 800ca9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ca9e:	6823      	ldr	r3, [r4, #0]
 800caa0:	6922      	ldr	r2, [r4, #16]
 800caa2:	1a98      	subs	r0, r3, r2
 800caa4:	6963      	ldr	r3, [r4, #20]
 800caa6:	b2f6      	uxtb	r6, r6
 800caa8:	4283      	cmp	r3, r0
 800caaa:	4637      	mov	r7, r6
 800caac:	dc05      	bgt.n	800caba <__swbuf_r+0x4e>
 800caae:	4621      	mov	r1, r4
 800cab0:	4628      	mov	r0, r5
 800cab2:	f7ff ffb3 	bl	800ca1c <_fflush_r>
 800cab6:	2800      	cmp	r0, #0
 800cab8:	d1ed      	bne.n	800ca96 <__swbuf_r+0x2a>
 800caba:	68a3      	ldr	r3, [r4, #8]
 800cabc:	3b01      	subs	r3, #1
 800cabe:	60a3      	str	r3, [r4, #8]
 800cac0:	6823      	ldr	r3, [r4, #0]
 800cac2:	1c5a      	adds	r2, r3, #1
 800cac4:	6022      	str	r2, [r4, #0]
 800cac6:	701e      	strb	r6, [r3, #0]
 800cac8:	6962      	ldr	r2, [r4, #20]
 800caca:	1c43      	adds	r3, r0, #1
 800cacc:	429a      	cmp	r2, r3
 800cace:	d004      	beq.n	800cada <__swbuf_r+0x6e>
 800cad0:	89a3      	ldrh	r3, [r4, #12]
 800cad2:	07db      	lsls	r3, r3, #31
 800cad4:	d5e1      	bpl.n	800ca9a <__swbuf_r+0x2e>
 800cad6:	2e0a      	cmp	r6, #10
 800cad8:	d1df      	bne.n	800ca9a <__swbuf_r+0x2e>
 800cada:	4621      	mov	r1, r4
 800cadc:	4628      	mov	r0, r5
 800cade:	f7ff ff9d 	bl	800ca1c <_fflush_r>
 800cae2:	2800      	cmp	r0, #0
 800cae4:	d0d9      	beq.n	800ca9a <__swbuf_r+0x2e>
 800cae6:	e7d6      	b.n	800ca96 <__swbuf_r+0x2a>

0800cae8 <__swsetup_r>:
 800cae8:	b538      	push	{r3, r4, r5, lr}
 800caea:	4b29      	ldr	r3, [pc, #164]	@ (800cb90 <__swsetup_r+0xa8>)
 800caec:	4605      	mov	r5, r0
 800caee:	6818      	ldr	r0, [r3, #0]
 800caf0:	460c      	mov	r4, r1
 800caf2:	b118      	cbz	r0, 800cafc <__swsetup_r+0x14>
 800caf4:	6a03      	ldr	r3, [r0, #32]
 800caf6:	b90b      	cbnz	r3, 800cafc <__swsetup_r+0x14>
 800caf8:	f7fd fb80 	bl	800a1fc <__sinit>
 800cafc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cb00:	0719      	lsls	r1, r3, #28
 800cb02:	d422      	bmi.n	800cb4a <__swsetup_r+0x62>
 800cb04:	06da      	lsls	r2, r3, #27
 800cb06:	d407      	bmi.n	800cb18 <__swsetup_r+0x30>
 800cb08:	2209      	movs	r2, #9
 800cb0a:	602a      	str	r2, [r5, #0]
 800cb0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cb10:	81a3      	strh	r3, [r4, #12]
 800cb12:	f04f 30ff 	mov.w	r0, #4294967295
 800cb16:	e033      	b.n	800cb80 <__swsetup_r+0x98>
 800cb18:	0758      	lsls	r0, r3, #29
 800cb1a:	d512      	bpl.n	800cb42 <__swsetup_r+0x5a>
 800cb1c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cb1e:	b141      	cbz	r1, 800cb32 <__swsetup_r+0x4a>
 800cb20:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cb24:	4299      	cmp	r1, r3
 800cb26:	d002      	beq.n	800cb2e <__swsetup_r+0x46>
 800cb28:	4628      	mov	r0, r5
 800cb2a:	f7fe fb91 	bl	800b250 <_free_r>
 800cb2e:	2300      	movs	r3, #0
 800cb30:	6363      	str	r3, [r4, #52]	@ 0x34
 800cb32:	89a3      	ldrh	r3, [r4, #12]
 800cb34:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800cb38:	81a3      	strh	r3, [r4, #12]
 800cb3a:	2300      	movs	r3, #0
 800cb3c:	6063      	str	r3, [r4, #4]
 800cb3e:	6923      	ldr	r3, [r4, #16]
 800cb40:	6023      	str	r3, [r4, #0]
 800cb42:	89a3      	ldrh	r3, [r4, #12]
 800cb44:	f043 0308 	orr.w	r3, r3, #8
 800cb48:	81a3      	strh	r3, [r4, #12]
 800cb4a:	6923      	ldr	r3, [r4, #16]
 800cb4c:	b94b      	cbnz	r3, 800cb62 <__swsetup_r+0x7a>
 800cb4e:	89a3      	ldrh	r3, [r4, #12]
 800cb50:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800cb54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cb58:	d003      	beq.n	800cb62 <__swsetup_r+0x7a>
 800cb5a:	4621      	mov	r1, r4
 800cb5c:	4628      	mov	r0, r5
 800cb5e:	f000 f8df 	bl	800cd20 <__smakebuf_r>
 800cb62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cb66:	f013 0201 	ands.w	r2, r3, #1
 800cb6a:	d00a      	beq.n	800cb82 <__swsetup_r+0x9a>
 800cb6c:	2200      	movs	r2, #0
 800cb6e:	60a2      	str	r2, [r4, #8]
 800cb70:	6962      	ldr	r2, [r4, #20]
 800cb72:	4252      	negs	r2, r2
 800cb74:	61a2      	str	r2, [r4, #24]
 800cb76:	6922      	ldr	r2, [r4, #16]
 800cb78:	b942      	cbnz	r2, 800cb8c <__swsetup_r+0xa4>
 800cb7a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800cb7e:	d1c5      	bne.n	800cb0c <__swsetup_r+0x24>
 800cb80:	bd38      	pop	{r3, r4, r5, pc}
 800cb82:	0799      	lsls	r1, r3, #30
 800cb84:	bf58      	it	pl
 800cb86:	6962      	ldrpl	r2, [r4, #20]
 800cb88:	60a2      	str	r2, [r4, #8]
 800cb8a:	e7f4      	b.n	800cb76 <__swsetup_r+0x8e>
 800cb8c:	2000      	movs	r0, #0
 800cb8e:	e7f7      	b.n	800cb80 <__swsetup_r+0x98>
 800cb90:	20000300 	.word	0x20000300

0800cb94 <memmove>:
 800cb94:	4288      	cmp	r0, r1
 800cb96:	b510      	push	{r4, lr}
 800cb98:	eb01 0402 	add.w	r4, r1, r2
 800cb9c:	d902      	bls.n	800cba4 <memmove+0x10>
 800cb9e:	4284      	cmp	r4, r0
 800cba0:	4623      	mov	r3, r4
 800cba2:	d807      	bhi.n	800cbb4 <memmove+0x20>
 800cba4:	1e43      	subs	r3, r0, #1
 800cba6:	42a1      	cmp	r1, r4
 800cba8:	d008      	beq.n	800cbbc <memmove+0x28>
 800cbaa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cbae:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cbb2:	e7f8      	b.n	800cba6 <memmove+0x12>
 800cbb4:	4402      	add	r2, r0
 800cbb6:	4601      	mov	r1, r0
 800cbb8:	428a      	cmp	r2, r1
 800cbba:	d100      	bne.n	800cbbe <memmove+0x2a>
 800cbbc:	bd10      	pop	{r4, pc}
 800cbbe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cbc2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cbc6:	e7f7      	b.n	800cbb8 <memmove+0x24>

0800cbc8 <_raise_r>:
 800cbc8:	291f      	cmp	r1, #31
 800cbca:	b538      	push	{r3, r4, r5, lr}
 800cbcc:	4605      	mov	r5, r0
 800cbce:	460c      	mov	r4, r1
 800cbd0:	d904      	bls.n	800cbdc <_raise_r+0x14>
 800cbd2:	2316      	movs	r3, #22
 800cbd4:	6003      	str	r3, [r0, #0]
 800cbd6:	f04f 30ff 	mov.w	r0, #4294967295
 800cbda:	bd38      	pop	{r3, r4, r5, pc}
 800cbdc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800cbde:	b112      	cbz	r2, 800cbe6 <_raise_r+0x1e>
 800cbe0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cbe4:	b94b      	cbnz	r3, 800cbfa <_raise_r+0x32>
 800cbe6:	4628      	mov	r0, r5
 800cbe8:	f000 f830 	bl	800cc4c <_getpid_r>
 800cbec:	4622      	mov	r2, r4
 800cbee:	4601      	mov	r1, r0
 800cbf0:	4628      	mov	r0, r5
 800cbf2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cbf6:	f000 b817 	b.w	800cc28 <_kill_r>
 800cbfa:	2b01      	cmp	r3, #1
 800cbfc:	d00a      	beq.n	800cc14 <_raise_r+0x4c>
 800cbfe:	1c59      	adds	r1, r3, #1
 800cc00:	d103      	bne.n	800cc0a <_raise_r+0x42>
 800cc02:	2316      	movs	r3, #22
 800cc04:	6003      	str	r3, [r0, #0]
 800cc06:	2001      	movs	r0, #1
 800cc08:	e7e7      	b.n	800cbda <_raise_r+0x12>
 800cc0a:	2100      	movs	r1, #0
 800cc0c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800cc10:	4620      	mov	r0, r4
 800cc12:	4798      	blx	r3
 800cc14:	2000      	movs	r0, #0
 800cc16:	e7e0      	b.n	800cbda <_raise_r+0x12>

0800cc18 <raise>:
 800cc18:	4b02      	ldr	r3, [pc, #8]	@ (800cc24 <raise+0xc>)
 800cc1a:	4601      	mov	r1, r0
 800cc1c:	6818      	ldr	r0, [r3, #0]
 800cc1e:	f7ff bfd3 	b.w	800cbc8 <_raise_r>
 800cc22:	bf00      	nop
 800cc24:	20000300 	.word	0x20000300

0800cc28 <_kill_r>:
 800cc28:	b538      	push	{r3, r4, r5, lr}
 800cc2a:	4d07      	ldr	r5, [pc, #28]	@ (800cc48 <_kill_r+0x20>)
 800cc2c:	2300      	movs	r3, #0
 800cc2e:	4604      	mov	r4, r0
 800cc30:	4608      	mov	r0, r1
 800cc32:	4611      	mov	r1, r2
 800cc34:	602b      	str	r3, [r5, #0]
 800cc36:	f7f6 fa43 	bl	80030c0 <_kill>
 800cc3a:	1c43      	adds	r3, r0, #1
 800cc3c:	d102      	bne.n	800cc44 <_kill_r+0x1c>
 800cc3e:	682b      	ldr	r3, [r5, #0]
 800cc40:	b103      	cbz	r3, 800cc44 <_kill_r+0x1c>
 800cc42:	6023      	str	r3, [r4, #0]
 800cc44:	bd38      	pop	{r3, r4, r5, pc}
 800cc46:	bf00      	nop
 800cc48:	20000edc 	.word	0x20000edc

0800cc4c <_getpid_r>:
 800cc4c:	f7f6 ba30 	b.w	80030b0 <_getpid>

0800cc50 <_calloc_r>:
 800cc50:	b570      	push	{r4, r5, r6, lr}
 800cc52:	fba1 5402 	umull	r5, r4, r1, r2
 800cc56:	b934      	cbnz	r4, 800cc66 <_calloc_r+0x16>
 800cc58:	4629      	mov	r1, r5
 800cc5a:	f7fb fd49 	bl	80086f0 <_malloc_r>
 800cc5e:	4606      	mov	r6, r0
 800cc60:	b928      	cbnz	r0, 800cc6e <_calloc_r+0x1e>
 800cc62:	4630      	mov	r0, r6
 800cc64:	bd70      	pop	{r4, r5, r6, pc}
 800cc66:	220c      	movs	r2, #12
 800cc68:	6002      	str	r2, [r0, #0]
 800cc6a:	2600      	movs	r6, #0
 800cc6c:	e7f9      	b.n	800cc62 <_calloc_r+0x12>
 800cc6e:	462a      	mov	r2, r5
 800cc70:	4621      	mov	r1, r4
 800cc72:	f7fd fb70 	bl	800a356 <memset>
 800cc76:	e7f4      	b.n	800cc62 <_calloc_r+0x12>

0800cc78 <_realloc_r>:
 800cc78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc7c:	4607      	mov	r7, r0
 800cc7e:	4614      	mov	r4, r2
 800cc80:	460d      	mov	r5, r1
 800cc82:	b921      	cbnz	r1, 800cc8e <_realloc_r+0x16>
 800cc84:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cc88:	4611      	mov	r1, r2
 800cc8a:	f7fb bd31 	b.w	80086f0 <_malloc_r>
 800cc8e:	b92a      	cbnz	r2, 800cc9c <_realloc_r+0x24>
 800cc90:	f7fe fade 	bl	800b250 <_free_r>
 800cc94:	4625      	mov	r5, r4
 800cc96:	4628      	mov	r0, r5
 800cc98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc9c:	f000 f89e 	bl	800cddc <_malloc_usable_size_r>
 800cca0:	4284      	cmp	r4, r0
 800cca2:	4606      	mov	r6, r0
 800cca4:	d802      	bhi.n	800ccac <_realloc_r+0x34>
 800cca6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ccaa:	d8f4      	bhi.n	800cc96 <_realloc_r+0x1e>
 800ccac:	4621      	mov	r1, r4
 800ccae:	4638      	mov	r0, r7
 800ccb0:	f7fb fd1e 	bl	80086f0 <_malloc_r>
 800ccb4:	4680      	mov	r8, r0
 800ccb6:	b908      	cbnz	r0, 800ccbc <_realloc_r+0x44>
 800ccb8:	4645      	mov	r5, r8
 800ccba:	e7ec      	b.n	800cc96 <_realloc_r+0x1e>
 800ccbc:	42b4      	cmp	r4, r6
 800ccbe:	4622      	mov	r2, r4
 800ccc0:	4629      	mov	r1, r5
 800ccc2:	bf28      	it	cs
 800ccc4:	4632      	movcs	r2, r6
 800ccc6:	f7fd fc44 	bl	800a552 <memcpy>
 800ccca:	4629      	mov	r1, r5
 800cccc:	4638      	mov	r0, r7
 800ccce:	f7fe fabf 	bl	800b250 <_free_r>
 800ccd2:	e7f1      	b.n	800ccb8 <_realloc_r+0x40>

0800ccd4 <__swhatbuf_r>:
 800ccd4:	b570      	push	{r4, r5, r6, lr}
 800ccd6:	460c      	mov	r4, r1
 800ccd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ccdc:	2900      	cmp	r1, #0
 800ccde:	b096      	sub	sp, #88	@ 0x58
 800cce0:	4615      	mov	r5, r2
 800cce2:	461e      	mov	r6, r3
 800cce4:	da0d      	bge.n	800cd02 <__swhatbuf_r+0x2e>
 800cce6:	89a3      	ldrh	r3, [r4, #12]
 800cce8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ccec:	f04f 0100 	mov.w	r1, #0
 800ccf0:	bf14      	ite	ne
 800ccf2:	2340      	movne	r3, #64	@ 0x40
 800ccf4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ccf8:	2000      	movs	r0, #0
 800ccfa:	6031      	str	r1, [r6, #0]
 800ccfc:	602b      	str	r3, [r5, #0]
 800ccfe:	b016      	add	sp, #88	@ 0x58
 800cd00:	bd70      	pop	{r4, r5, r6, pc}
 800cd02:	466a      	mov	r2, sp
 800cd04:	f000 f848 	bl	800cd98 <_fstat_r>
 800cd08:	2800      	cmp	r0, #0
 800cd0a:	dbec      	blt.n	800cce6 <__swhatbuf_r+0x12>
 800cd0c:	9901      	ldr	r1, [sp, #4]
 800cd0e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800cd12:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800cd16:	4259      	negs	r1, r3
 800cd18:	4159      	adcs	r1, r3
 800cd1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cd1e:	e7eb      	b.n	800ccf8 <__swhatbuf_r+0x24>

0800cd20 <__smakebuf_r>:
 800cd20:	898b      	ldrh	r3, [r1, #12]
 800cd22:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cd24:	079d      	lsls	r5, r3, #30
 800cd26:	4606      	mov	r6, r0
 800cd28:	460c      	mov	r4, r1
 800cd2a:	d507      	bpl.n	800cd3c <__smakebuf_r+0x1c>
 800cd2c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800cd30:	6023      	str	r3, [r4, #0]
 800cd32:	6123      	str	r3, [r4, #16]
 800cd34:	2301      	movs	r3, #1
 800cd36:	6163      	str	r3, [r4, #20]
 800cd38:	b003      	add	sp, #12
 800cd3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cd3c:	ab01      	add	r3, sp, #4
 800cd3e:	466a      	mov	r2, sp
 800cd40:	f7ff ffc8 	bl	800ccd4 <__swhatbuf_r>
 800cd44:	9f00      	ldr	r7, [sp, #0]
 800cd46:	4605      	mov	r5, r0
 800cd48:	4639      	mov	r1, r7
 800cd4a:	4630      	mov	r0, r6
 800cd4c:	f7fb fcd0 	bl	80086f0 <_malloc_r>
 800cd50:	b948      	cbnz	r0, 800cd66 <__smakebuf_r+0x46>
 800cd52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cd56:	059a      	lsls	r2, r3, #22
 800cd58:	d4ee      	bmi.n	800cd38 <__smakebuf_r+0x18>
 800cd5a:	f023 0303 	bic.w	r3, r3, #3
 800cd5e:	f043 0302 	orr.w	r3, r3, #2
 800cd62:	81a3      	strh	r3, [r4, #12]
 800cd64:	e7e2      	b.n	800cd2c <__smakebuf_r+0xc>
 800cd66:	89a3      	ldrh	r3, [r4, #12]
 800cd68:	6020      	str	r0, [r4, #0]
 800cd6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cd6e:	81a3      	strh	r3, [r4, #12]
 800cd70:	9b01      	ldr	r3, [sp, #4]
 800cd72:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800cd76:	b15b      	cbz	r3, 800cd90 <__smakebuf_r+0x70>
 800cd78:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cd7c:	4630      	mov	r0, r6
 800cd7e:	f000 f81d 	bl	800cdbc <_isatty_r>
 800cd82:	b128      	cbz	r0, 800cd90 <__smakebuf_r+0x70>
 800cd84:	89a3      	ldrh	r3, [r4, #12]
 800cd86:	f023 0303 	bic.w	r3, r3, #3
 800cd8a:	f043 0301 	orr.w	r3, r3, #1
 800cd8e:	81a3      	strh	r3, [r4, #12]
 800cd90:	89a3      	ldrh	r3, [r4, #12]
 800cd92:	431d      	orrs	r5, r3
 800cd94:	81a5      	strh	r5, [r4, #12]
 800cd96:	e7cf      	b.n	800cd38 <__smakebuf_r+0x18>

0800cd98 <_fstat_r>:
 800cd98:	b538      	push	{r3, r4, r5, lr}
 800cd9a:	4d07      	ldr	r5, [pc, #28]	@ (800cdb8 <_fstat_r+0x20>)
 800cd9c:	2300      	movs	r3, #0
 800cd9e:	4604      	mov	r4, r0
 800cda0:	4608      	mov	r0, r1
 800cda2:	4611      	mov	r1, r2
 800cda4:	602b      	str	r3, [r5, #0]
 800cda6:	f7f6 f9cf 	bl	8003148 <_fstat>
 800cdaa:	1c43      	adds	r3, r0, #1
 800cdac:	d102      	bne.n	800cdb4 <_fstat_r+0x1c>
 800cdae:	682b      	ldr	r3, [r5, #0]
 800cdb0:	b103      	cbz	r3, 800cdb4 <_fstat_r+0x1c>
 800cdb2:	6023      	str	r3, [r4, #0]
 800cdb4:	bd38      	pop	{r3, r4, r5, pc}
 800cdb6:	bf00      	nop
 800cdb8:	20000edc 	.word	0x20000edc

0800cdbc <_isatty_r>:
 800cdbc:	b538      	push	{r3, r4, r5, lr}
 800cdbe:	4d06      	ldr	r5, [pc, #24]	@ (800cdd8 <_isatty_r+0x1c>)
 800cdc0:	2300      	movs	r3, #0
 800cdc2:	4604      	mov	r4, r0
 800cdc4:	4608      	mov	r0, r1
 800cdc6:	602b      	str	r3, [r5, #0]
 800cdc8:	f7f6 f9ce 	bl	8003168 <_isatty>
 800cdcc:	1c43      	adds	r3, r0, #1
 800cdce:	d102      	bne.n	800cdd6 <_isatty_r+0x1a>
 800cdd0:	682b      	ldr	r3, [r5, #0]
 800cdd2:	b103      	cbz	r3, 800cdd6 <_isatty_r+0x1a>
 800cdd4:	6023      	str	r3, [r4, #0]
 800cdd6:	bd38      	pop	{r3, r4, r5, pc}
 800cdd8:	20000edc 	.word	0x20000edc

0800cddc <_malloc_usable_size_r>:
 800cddc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cde0:	1f18      	subs	r0, r3, #4
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	bfbc      	itt	lt
 800cde6:	580b      	ldrlt	r3, [r1, r0]
 800cde8:	18c0      	addlt	r0, r0, r3
 800cdea:	4770      	bx	lr

0800cdec <_init>:
 800cdec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cdee:	bf00      	nop
 800cdf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cdf2:	bc08      	pop	{r3}
 800cdf4:	469e      	mov	lr, r3
 800cdf6:	4770      	bx	lr

0800cdf8 <_fini>:
 800cdf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cdfa:	bf00      	nop
 800cdfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cdfe:	bc08      	pop	{r3}
 800ce00:	469e      	mov	lr, r3
 800ce02:	4770      	bx	lr
