EESchema Schematic File Version 4
EELAYER 26 0
EELAYER END
$Descr User 17076 8969
encoding utf-8
Sheet 1 23
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text GLabel 10100 2700 2    50   BiDi ~ 0
MCU_TO_FPGA_INTERFACE_MCU_0_CS
Wire Wire Line
	9800 2700 10100 2700
Text GLabel 8900 2700 0    50   BiDi ~ 0
MCU_TO_FPGA_INTERFACE_MCU_0_MOSI
Wire Wire Line
	9200 2700 8900 2700
Text GLabel 8900 2500 0    50   BiDi ~ 0
MCU_TO_FPGA_INTERFACE_MCU_0_MISO
Wire Wire Line
	9200 2500 8900 2500
Text GLabel 10100 2500 2    50   BiDi ~ 0
MCU_TO_FPGA_INTERFACE_MCU_0_SCK
Wire Wire Line
	9800 2500 10100 2500
Connection ~ 9100 1500
Text GLabel 9200 2400 0    20   BiDi ~ 0
+3.3V_0
Wire Wire Line
	9200 2400 9100 2400
Wire Wire Line
	9100 2400 9100 1500
Wire Wire Line
	9100 1500 9100 1400
Wire Wire Line
	9100 1500 8800 1500
Wire Wire Line
	8800 1500 8800 1600
Connection ~ 9100 3000
Text GLabel 9200 2600 0    20   BiDi ~ 0
GND_0
Wire Wire Line
	9200 2600 9100 2600
Wire Wire Line
	9100 2600 9100 3000
Wire Wire Line
	9100 3000 9100 3100
Wire Wire Line
	9800 2600 9900 2600
Wire Wire Line
	9900 2600 9900 3000
Wire Wire Line
	9100 3000 9900 3000
Text GLabel 8800 1900 0    20   BiDi ~ 0
GND_0
Wire Wire Line
	8800 1900 8800 2000
Text GLabel 10200 2000 0    20   BiDi ~ 0
GND_0
Wire Wire Line
	10200 2000 10200 1900
Connection ~ 9900 1500
Text GLabel 9800 2400 0    20   BiDi ~ 0
+5.0V_0
Wire Wire Line
	9800 2400 9900 2400
Wire Wire Line
	9900 2400 9900 1500
Wire Wire Line
	9900 1500 9900 1400
Wire Wire Line
	10200 1600 10200 1500
Wire Wire Line
	10200 1500 9900 1500
$Comp
L master-eagle-import:GND_0 GND_83
U 1 0 4019025852FD120E
P 9100 3200
AR Path="/4019025852FD120E" Ref="GND_83"  Part="1" 
AR Path="/5A956035/4019025852FD120E" Ref="#GND_083"  Part="1" 
F 0 "#GND_083" H 9100 3200 50  0001 C CNN
F 1 "GND_0" H 9000 3100 59  0000 L BNN
F 2 "" H 9100 3200 50  0001 C CNN
F 3 "" H 9100 3200 50  0001 C CNN
	1    9100 3200
	1    0    0    -1  
$EndComp
$Comp
L master-eagle-import:+3.3V_0 +3.3V_53
U 1 0 861565E7761CFEDF
P 9100 1300
AR Path="/861565E7761CFEDF" Ref="+3.3V_53"  Part="1" 
AR Path="/5A956035/861565E7761CFEDF" Ref="#+3.3V_053"  Part="1" 
F 0 "#+3.3V_053" H 9100 1300 50  0001 C CNN
F 1 "+3.3V_0" H 9000 1350 59  0000 L BNN
F 2 "" H 9100 1300 50  0001 C CNN
F 3 "" H 9100 1300 50  0001 C CNN
	1    9100 1300
	1    0    0    -1  
$EndComp
$Comp
L master-eagle-import:MA04-2 SV2101
U 1 0 23AAE00C36C0C9EC
P 9500 2600
AR Path="/23AAE00C36C0C9EC" Ref="SV2101"  Part="1" 
AR Path="/5A956035/23AAE00C36C0C9EC" Ref="SV2101"  Part="1" 
F 0 "SV2101" H 9350 2830 59  0000 L BNN
F 1 "MA04-2" H 9350 2200 59  0000 L BNN
F 2 "MA04-2" H 9500 2600 50  0001 C CNN
F 3 "" H 9500 2600 50  0001 C CNN
	1    9500 2600
	-1   0    0    1   
$EndComp
$Comp
L master-eagle-import:C-EUC0603 C2102
U 1 0 C802665892B23B31
P 10200 1700
AR Path="/C802665892B23B31" Ref="C2102"  Part="1" 
AR Path="/5A956035/C802665892B23B31" Ref="C2102"  Part="1" 
F 0 "C2102" H 10260 1715 59  0000 L BNN
F 1 "100n" H 10260 1515 59  0000 L BNN
F 2 "C0603" H 10200 1700 50  0001 C CNN
F 3 "" H 10200 1700 50  0001 C CNN
	1    10200 1700
	1    0    0    -1  
$EndComp
$Comp
L master-eagle-import:C-EUC0603 C2101
U 1 0 A779E86FB4377F98
P 8800 1800
AR Path="/A779E86FB4377F98" Ref="C2101"  Part="1" 
AR Path="/5A956035/A779E86FB4377F98" Ref="C2101"  Part="1" 
F 0 "C2101" H 8860 1815 59  0000 L BNN
F 1 "100n" H 8860 1615 59  0000 L BNN
F 2 "C0603" H 8800 1800 50  0001 C CNN
F 3 "" H 8800 1800 50  0001 C CNN
	1    8800 1800
	-1   0    0    1   
$EndComp
$Comp
L master-eagle-import:GND_0 GND_143
U 1 0 D5E4F61C0039CBC3
P 8800 2100
AR Path="/D5E4F61C0039CBC3" Ref="GND_143"  Part="1" 
AR Path="/5A956035/D5E4F61C0039CBC3" Ref="#GND_0143"  Part="1" 
F 0 "#GND_0143" H 8800 2100 50  0001 C CNN
F 1 "GND_0" H 8700 2000 59  0000 L BNN
F 2 "" H 8800 2100 50  0001 C CNN
F 3 "" H 8800 2100 50  0001 C CNN
	1    8800 2100
	1    0    0    -1  
$EndComp
$Comp
L master-eagle-import:GND_0 GND_144
U 1 0 553736BF7EAC51CF
P 10200 2100
AR Path="/553736BF7EAC51CF" Ref="GND_144"  Part="1" 
AR Path="/5A956035/553736BF7EAC51CF" Ref="#GND_0144"  Part="1" 
F 0 "#GND_0144" H 10200 2100 50  0001 C CNN
F 1 "GND_0" H 10100 2000 59  0000 L BNN
F 2 "" H 10200 2100 50  0001 C CNN
F 3 "" H 10200 2100 50  0001 C CNN
	1    10200 2100
	1    0    0    -1  
$EndComp
$Comp
L master-eagle-import:+5.0V_0 +5.0V_5
U 1 0 52A655DDDDD1DEEB
P 9900 1300
AR Path="/52A655DDDDD1DEEB" Ref="+5.0V_5"  Part="1" 
AR Path="/5A956035/52A655DDDDD1DEEB" Ref="#+5.0V_05"  Part="1" 
F 0 "#+5.0V_05" H 9900 1300 50  0001 C CNN
F 1 "+5.0V_0" H 9800 1350 59  0000 L BNN
F 2 "" H 9900 1300 50  0001 C CNN
F 3 "" H 9900 1300 50  0001 C CNN
	1    9900 1300
	1    0    0    -1  
$EndComp
$Comp
L master-eagle-import:FRAME_B_L FRAME20
U 1 0 A0424317260EB871
P 900 8000
AR Path="/A0424317260EB871" Ref="FRAME20"  Part="1" 
AR Path="/5A956035/A0424317260EB871" Ref="FRAME20"  Part="1" 
F 0 "FRAME20" H 900 8000 50  0001 C CNN
F 1 "FRAME_B_L" H 900 8000 50  0001 C CNN
F 2 "" H 900 8000 50  0001 C CNN
F 3 "" H 900 8000 50  0001 C CNN
	1    900  8000
	1    0    0    -1  
$EndComp
$Comp
L master-eagle-import:FRAME_B_L FRAME20
U 2 0 A0424317260EB87D
P 13000 7900
AR Path="/A0424317260EB87D" Ref="FRAME20"  Part="2" 
AR Path="/5A956035/A0424317260EB87D" Ref="FRAME20"  Part="2" 
F 0 "FRAME20" H 13000 7900 50  0001 C CNN
F 1 "FRAME_B_L" H 13000 7900 50  0001 C CNN
F 2 "" H 13000 7900 50  0001 C CNN
F 3 "" H 13000 7900 50  0001 C CNN
	2    13000 7900
	1    0    0    -1  
$EndComp
Text Notes 14160 7040 0    85   ~ 0
FPGA SPI Interface up to 45MHz
Text Notes 8600 800  0    42   ~ 0
Connector for optional FPGA extension board (SPI)
$EndSCHEMATC
