@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: MO111 :"c:\users\youngben\documents\cariomart_car\component\work\smartfusionmss\mss_ccc_0\smartfusionmss_tmp_mss_ccc_0_mss_ccc.v":64:7:64:18|Tristate driver LPXIN_CLKOUT (in view: work.smartfusionmss_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net LPXIN_CLKOUT (in view: work.smartfusionmss_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\youngben\documents\cariomart_car\component\work\smartfusionmss\mss_ccc_0\smartfusionmss_tmp_mss_ccc_0_mss_ccc.v":63:7:63:20|Tristate driver MAINXIN_CLKOUT (in view: work.smartfusionmss_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net MAINXIN_CLKOUT (in view: work.smartfusionmss_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\youngben\documents\cariomart_car\component\work\smartfusionmss\mss_ccc_0\smartfusionmss_tmp_mss_ccc_0_mss_ccc.v":62:7:62:18|Tristate driver RCOSC_CLKOUT (in view: work.smartfusionmss_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net RCOSC_CLKOUT (in view: work.smartfusionmss_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.
@N: MF236 :"c:\users\youngben\documents\cariomart_car\hdl\hbridgecontroller.v":139:38:139:59|Generating a type div divider 
@N: MF236 :"c:\users\youngben\documents\cariomart_car\hdl\hbridgecontroller.v":131:38:131:59|Generating a type div divider 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF179 :"c:\users\youngben\documents\cariomart_car\hdl\hbridgecontroller.v":85:8:85:26|Found 18 by 18 bit less-than operator ('<') un1_counter_2 (in view: work.hbridgecontroller_200000s(verilog))
@N: MF238 :"c:\users\youngben\documents\cariomart_car\hdl\hbridgecontroller.v":78:19:78:30|Found 18-bit incrementor, 'un2_counter_1[17:0]'
@N: MF179 :"c:\users\youngben\documents\cariomart_car\hdl\hbridgecontroller.v":81:8:81:26|Found 18 by 18 bit less-than operator ('<') un1_counter_1 (in view: work.hbridgecontroller_200000s(verilog))
@N: FP130 |Promoting Net smartfusionmss_0_M2F_RESET_N on CLKINT  I_264 
@N: MT615 |Found clock FCLK with period 10.00ns 
@N: MT615 |Found clock FAB_CLK with period 10.00ns 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack
