 
[    8.218588] RTW: 0x100: 00 00 00 00  00 00 00 00  00 00 00 00  00 00 00 00  
[    8.218619] RTW: 0x110: 00 EB 00 6E  01 00 00 00  00 FF 4C 31  2D 6A D0 0D  
[    8.218651] RTW: 0x120: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.218684] RTW: 0x130: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.218716] RTW: 0x140: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.218749] RTW: 0x150: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.218782] RTW: 0x160: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.218814] RTW: 0x170: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.218847] RTW: 0x180: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.218880] RTW: 0x190: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.218912] RTW: 0x1A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.218945] RTW: 0x1B0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.218978] RTW: 0x1C0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.219010] RTW: 0x1D0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.219043] RTW: 0x1E0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.219076] RTW: 0x1F0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.219173] RTW: hal_com_config_channel_plan chplan:0x20
[    8.302968] RTW: [RF_PATH] ver_id.RF_TYPE:RF_1T1R
[    8.302982] RTW: [RF_PATH] HALSPEC's rf_reg_trx_path_bmp:0x11, rf_reg_path_avail_num:1, max_tx_cnt:1
[    8.302990] RTW: [RF_PATH] PG's trx_path_bmp:0x00, max_tx_cnt:0
[    8.302996] RTW: [RF_PATH] Registry's trx_path_bmp:0x00, tx_path_lmt:0, rx_path_lmt:0
[    8.303003] RTW: [RF_PATH] HALDATA's trx_path_bmp:0x11, max_tx_cnt:1
[    8.303010] RTW: [RF_PATH] HALDATA's rf_type:RF_1T1R, NumTotalRFPath:1
[    8.303016] RTW: [TRX_Nss] HALSPEC - tx_nss:1, rx_nss:1
[    8.303023] RTW: [TRX_Nss] Registry - tx_nss:0, rx_nss:0
[    8.303029] RTW: [TRX_Nss] HALDATA - tx_nss:1, rx_nss:1
[    8.304249] RTW: rtw_regsty_chk_target_tx_power_valid return _FALSE for band:0, path:0, rs:0, t:-1
[    8.324289] RTW: rtw_ndev_init(wlan0) if1 mac_addr=4c:31:2d:6a:d0:0d
[    8.337638] RTW: rtw_ndev_init(wlan1) if2 mac_addr=4e:31:2d:6a:d0:0d
[    8.353132] RTW: module init ret=0
[    8.981765] RTW: txpath=0x1, rxpath=0x1
[    8.981777] RTW: txpath_1ss:0x1, num:1
[    9.067637] IPv6: ADDRCONF(NETDEV_UP): wlan0: link is not ready
[   10.753117] RTW: rtw_set_802_11_connect(wlan0)  fw_state=0x00000008
[   11.024000] RTW: start auth
[   11.040803] RTW: auth success, start assoc
[   11.046269] RTW: assoc success
[   11.046359] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   11.047841] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   11.047852] RTW: mac_id : 0
[   11.047858] RTW: wireless_mode : 0x0b
[   11.047863] RTW: mimo_type : 0
[   11.047868] RTW: static smps : N
[   11.047874] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   11.047880] RTW: rate_id : 3
[   11.047886] RTW: rssi : -1 (%), rssi_level : 0
[   11.047892] RTW: is_support_sgi : Y, is_vht_enable : N
[   11.047898] RTW: disable_ra : N, disable_pt : N
[   11.047904] RTW: is_noisy : N
[   11.047909] RTW: txrx_state : 0
[   11.047915] RTW: curr_tx_rate : CCK_1M (L)
[   11.047920] RTW: curr_tx_bw : 20MHz
[   11.047926] RTW: curr_retry_ratio : 0
[   11.047932] RTW: ra_mask : 0x00000000000fffff
[   11.047932] 
[   11.051898] RTW: recv eapol packet 1/4
[   11.053064] RTW: send eapol packet 2/4
[   11.058390] RTW: recv eapol packet 3/4
[   11.058746] RTW: send eapol packet 4/4
[   11.060358] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   11.062728] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:2, type:AES
[   13.947275] codec_codec_ctl: set repaly channel...
[   13.947314] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   13.947320] codec_codec_ctl: set sample rate...
[   13.947406] codec_codec_ctl: set device...
[   14.179159] codec_set_device: set device: speaker...
[  357.281406] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[  357.287621] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[  357.287641] *** PROBE: ISP device allocated successfully: 85460000 ***
[  357.287657] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[  357.287662] *** PROBE: ISP device mutex and spinlock initialized ***
[  357.287669] *** PROBE: Event callback structure initialized at 0x80547680 (offset 0xc from isp_dev) ***
[  357.287680] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[  357.287687] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[  357.287693] *** PROBE: Platform data: c06b8cf0 ***
[  357.287699] *** PROBE: Platform data validation passed ***
[  357.287705] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[  357.287711] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[  357.287717] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[  357.287722] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[  357.287728] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[  357.307806] All ISP subdev platform drivers registered successfully
[  357.310628] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[  357.310641] *** Registering platform device 0 from platform data ***
[  357.316611] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[  357.316626] *** tx_isp_subdev_init: pdev=c06b89d8, sd=84b40800, ops=c06b8ff0 ***
[  357.316633] *** tx_isp_subdev_init: ourISPdev=85460000 ***
[  357.316640] *** tx_isp_subdev_init: ops=c06b8ff0, ops->core=c06b9024 ***
[  357.316646] *** tx_isp_subdev_init: ops->core->init=c066e1b8 ***
[  357.316653] *** tx_isp_subdev_init: Set sd->dev=c06b89e8, sd->pdev=c06b89d8 ***
[  357.316660] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[  357.316666] tx_isp_module_init: Module initialized for isp-w01
[  357.316672] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  357.316679] *** isp-w01: Skipping IRQ request - device has no IRQ resource ***
[  357.316686] tx_isp_subdev_init: platform_get_resource returned c06b8ac8 for device isp-w01
[  357.316694] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[  357.316703] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[  357.316709] *** tx_isp_subdev_init: Clock count stored: 1 ***
[  357.316717] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b89d8, sd=84b40800, ourISPdev=85460000 ***
[  357.316724] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=85460000 ***
[  357.316730] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[  357.316735] *** DEBUG: About to check device name matches ***
[  357.316742] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[  357.316749] *** LINKED CSI device: 84b40800, regs: b0022000 ***
[  357.316755] *** CSI PROBE: Set dev_priv to csi_dev 84b40800 AFTER subdev_init ***
[  357.316762] *** CSI PROBE: Set host_priv to csi_dev 84b40800 AFTER subdev_init ***
[  357.316768] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[  357.316775] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  357.316795] *** Platform device 0 (isp-w01) registered successfully ***
[  357.316801] *** Registering platform device 1 from platform data ***
[  357.319021] *** VIC PROBE: IRQ numbers initialized to 38 ***
[  357.319037] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[  357.319043] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[  357.319049] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[  357.319057] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[  357.319063] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[  357.319068] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[  357.319074] *** VIC will operate in FULL mode with complete buffer operations ***
[  357.319080] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[  357.319087] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[  357.319093] *** VIC PROBE: Event callback structure stored in VIC device field ***
[  357.319099] *** VIC PROBE: Stored vic_dev pointer 85f4c000 in subdev dev_priv ***
[  357.319106] *** VIC PROBE: Set host_priv to vic_dev 85f4c000 for Binary Ninja compatibility ***
[  357.319112] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[  357.319119] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[  357.319127] *** tx_isp_subdev_init: pdev=c06b8ae8, sd=85f4c000, ops=c06b8f70 ***
[  357.319133] *** tx_isp_subdev_init: ourISPdev=85460000 ***
[  357.319141] *** tx_isp_subdev_init: ops=c06b8f70, ops->core=c06b8f8c ***
[  357.319147] *** tx_isp_subdev_init: ops->core->init=c0683e78 ***
[  357.319154] *** tx_isp_subdev_init: Set sd->dev=c06b8af8, sd->pdev=c06b8ae8 ***
[  357.319161] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[  357.319167] tx_isp_module_init: Module initialized for isp-w02
[  357.319173] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  357.319181] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[  357.319188] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[  357.319198] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0676908, thread=c0669584, flags=0x80, name=isp-w02, dev_id=85460000) ***
[  357.319207] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0676908, thread=c0669584 ***
[  357.327909] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[  357.327921] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[  357.327927] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[  357.327937] tx_isp_subdev_init: platform_get_resource returned c06b8be0 for device isp-w02
[  357.327945] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[  357.327953] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[  357.327959] *** tx_isp_subdev_init: Clock count stored: 2 ***
[  357.327968] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b8ae8, sd=85f4c000, ourISPdev=85460000 ***
[  357.327975] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=85460000 ***
[  357.327981] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[  357.327987] *** DEBUG: About to check device name matches ***
[  357.327992] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[  357.327998] *** DEBUG: Retrieved vic_dev from subdev data: 85f4c000 ***
[  357.328005] *** DEBUG: About to set ourISPdev->vic_dev = 85f4c000 ***
[  357.328011] *** DEBUG: ourISPdev before linking: 85460000 ***
[  357.328017] *** DEBUG: ourISPdev->vic_dev set to: 85f4c000 ***
[  357.328023] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[  357.328028] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[  357.328034] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[  357.328041] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  357.328047] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[  357.328053] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[  357.328059] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[  357.328081] *** Platform device 1 (isp-w02) registered successfully ***
[  357.328087] *** Registering platform device 2 from platform data ***
[  357.328416] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[  357.328431] *** tx_isp_subdev_init: pdev=c06b8900, sd=8480f000, ops=c06b9e54 ***
[  357.328438] *** tx_isp_subdev_init: ourISPdev=85460000 ***
[  357.328445] *** tx_isp_subdev_init: ops=c06b9e54, ops->core=c06b9e74 ***
[  357.328451] *** tx_isp_subdev_init: ops->core->init=c069044c ***
[  357.328458] *** tx_isp_subdev_init: Set sd->dev=c06b8910, sd->pdev=c06b8900 ***
[  357.328465] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b9e54 ***
[  357.328471] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b8ff0 ***
[  357.328478] tx_isp_module_init: Module initialized for isp-w00
[  357.328484] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  357.328493] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b8900, sd=8480f000, ourISPdev=85460000 ***
[  357.328500] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=85460000 ***
[  357.328506] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[  357.328511] *** DEBUG: About to check device name matches ***
[  357.328519] *** DEBUG: Unknown device name 'isp-w00' - no specific auto-link handling ***
[  357.328526] *** VIN PROBE: Set dev_priv to vin_dev 8480f000 AFTER subdev_init ***
[  357.328532] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  357.328551] *** Platform device 2 (isp-w00) registered successfully ***
[  357.328558] *** Registering platform device 3 from platform data ***
[  357.331138] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[  357.331153] *** tx_isp_subdev_init: pdev=c06b87c0, sd=8480f600, ops=c06b90a4 ***
[  357.331160] *** tx_isp_subdev_init: ourISPdev=85460000 ***
[  357.331167] *** tx_isp_subdev_init: ops=c06b90a4, ops->core=c06bff2c ***
[  357.331173] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[  357.331180] *** tx_isp_subdev_init: Set sd->dev=c06b87d0, sd->pdev=c06b87c0 ***
[  357.331187] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b90a4 ***
[  357.331194] *** tx_isp_subdev_init: ops->sensor=c06bff20, csi_subdev_ops=c06b8ff0 ***
[  357.331200] tx_isp_module_init: Module initialized for isp-fs
[  357.331206] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  357.331212] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[  357.331219] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[  357.331225] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[  357.331233] *** FS PROBE: Set dev_priv to fs_dev 8480f600 AFTER subdev_init ***
[  357.331239] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[  357.331259] *** Platform device 3 (isp-fs) registered successfully ***
[  357.331266] *** Registering platform device 4 from platform data ***
[  357.333757] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[  357.333771] *** tx_isp_create_core_device: Creating ISP core device ***
[  357.333781] *** tx_isp_create_core_device: Core device created successfully: 85f4c400 ***
[  357.333787] *** CORE PROBE: Set dev_priv to core_dev 85f4c400 ***
[  357.333794] *** CORE PROBE: Set host_priv to core_dev 85f4c400 - PREVENTS BadVA CRASH ***
[  357.333801] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[  357.333809] *** tx_isp_subdev_init: pdev=c06b86a0, sd=85f4c400, ops=c06b8da8 ***
[  357.333815] *** tx_isp_subdev_init: ourISPdev=85460000 ***
[  357.333822] *** tx_isp_subdev_init: ops=c06b8da8, ops->core=c06b8dd4 ***
[  357.333829] *** tx_isp_subdev_init: ops->core->init=c0681038 ***
[  357.333835] *** tx_isp_subdev_init: Set sd->dev=c06b86b0, sd->pdev=c06b86a0 ***
[  357.333842] *** tx_isp_subdev_init: Core ISP subdev registered at slot 2 ***
[  357.333849] tx_isp_module_init: Module initialized for isp-m0
[  357.333855] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  357.333863] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[  357.333869] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[  357.333880] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0676908, thread=c0669584, flags=0x80, name=isp-m0, dev_id=85460000) ***
[  357.333888] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0676908, thread=c0669584 ***
[  357.338030] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[  357.338042] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[  357.338049] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[  357.338058] tx_isp_subdev_init: platform_get_resource returned c06b8788 for device isp-m0
[  357.338067] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[  357.338076] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[  357.338082] *** tx_isp_subdev_init: Clock count stored: 0 ***
[  357.338091] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b86a0, sd=85f4c400, ourISPdev=85460000 ***
[  357.338098] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=85460000 ***
[  357.338104] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[  357.338109] *** DEBUG: About to check device name matches ***
[  357.338115] *** DEBUG: CORE device name matched! Setting up Core device ***
[  357.338121] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[  357.338129] *** tx_isp_link_core_device: Linking core device 85f4c400 to ISP device 85460000 ***
[  357.338135] *** tx_isp_link_core_device: Core device linked successfully ***
[  357.338142] *** Core subdev already registered at slot 2: 85f4c400 ***
[  357.338149] *** LINKED CORE device: 85f4c400 ***
[  357.338153] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[  357.338159] *** tx_isp_core_probe: Core subdev initialized successfully ***
[  357.338166] *** tx_isp_core_device_init: Initializing core device: 85f4c400 ***
[  357.338177] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[  357.338183] *** tx_isp_core_device_init: Core device initialized successfully ***
[  357.338189] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[  357.338196] *** tx_isp_link_core_device: Linking core device 85f4c400 to ISP device 85460000 ***
[  357.338201] *** tx_isp_link_core_device: Core device linked successfully ***
[  357.338208] *** Core subdev already registered at slot 2: 85f4c400 ***
[  357.338221] *** tx_isp_core_probe: Assigned frame_channels=85f4c800 to core_dev ***
[  357.338227] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[  357.338233] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[  357.338239] *** tx_isp_core_probe: Calling sensor_early_init ***
[  357.338245] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[  357.338251] *** tx_isp_core_probe: ispcore_slake_module will be called when VIC reaches streaming state ***
[  357.338256] *** tx_isp_core_probe: Core device setup complete ***
[  357.338262] ***   - Core device: 85f4c400 ***
[  357.338267] ***   - Channel count: 6 ***
[  357.338273] ***   - Linked to ISP device: 85460000 ***
[  357.338279] *** tx_isp_core_probe: Initializing core tuning system ***
[  357.338284] isp_core_tuning_init: Initializing tuning data structure
[  357.338296] isp_core_tuning_init: Tuning data structure initialized at 84d56000
[  357.338302] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  357.338308] *** SAFE: mode_flag properly initialized using struct member access ***
[  357.338313] *** tx_isp_core_probe: Tuning init SUCCESS ***
[  357.338319] *** tx_isp_core_probe: Set platform driver data ***
[  357.338324] *** tx_isp_core_probe: Set global core device reference ***
[  357.338329] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[  357.338335] ***   - Core device: 85f4c400 ***
[  357.338341] ***   - Tuning device: 84d56000 ***
[  357.338347] *** tx_isp_core_probe: Creating frame channel devices ***
[  357.338352] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[  357.345969] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[  357.348289] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[  357.351361] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[  357.353892] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[  357.353903] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[  357.353909] *** tx_isp_core_probe: Frame channel devices created successfully ***
[  357.353915] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[  357.353921] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  357.353929] tisp_code_create_tuning_node: Allocated dynamic major 251
[  357.367095] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[  357.367107] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[  357.367113] *** tx_isp_core_probe: Core probe completed successfully ***
[  357.367132] *** Platform device 4 (isp-m0) registered successfully ***
[  357.367139] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[  357.367161] *** Created /proc/jz/isp directory ***
[  357.367169] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[  357.367179] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[  357.367185] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[  357.367192] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0685ed8 ***
[  357.367200] *** PROC ENTRY FIX: Using ISP device 85460000 instead of VIC device 85f4c000 for isp-w02 ***
[  357.367209] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[  357.367215] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[  357.367224] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[  357.367233] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[  357.367243] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[  357.367249] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[  357.367254] *** Misc device registration handled via main tx-isp device ***
[  357.367260] *** Misc device registration handled via main tx-isp device ***
[  357.367265] *** Misc device registration handled via main tx-isp device ***
[  357.367271] *** Misc device registration handled via main tx-isp device ***
[  357.367276] *** Misc device registration handled via main tx-isp device ***
[  357.367282] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[  357.367291] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[  357.367299] *** Frame channel 1 initialized: 640x360, state=2 ***
[  357.367304] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[  357.367311] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 85f4c000 ***
[  357.367317] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[  357.367322] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[  357.367329] *** EARLY VIC ENABLES (MODULE INIT): PRIMARY [1e0]=0x00000000 [1e4]=0x00000000 ***
[  357.367336] *** EARLY VIC ENABLES (MODULE INIT): CONTROL [1e0]=0x00000000 [1e4]=0x00000000 ***
[  357.367342] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[  357.367347] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[  357.367353] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[  357.367359] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[  357.367364] *** PROBE: Binary Ninja reference implementation complete ***
[  357.370692] *** tx_isp_init: Platform device and driver registered successfully ***
[  360.236005] === gc2053 SENSOR MODULE INIT ===
[  360.238497] gc2053 I2C driver registered, waiting for device creation by ISP
[  361.923986] ISP opened successfully
[  361.924324] ISP IOCTL: cmd=0x805056c1 arg=0x76ebed60
[  361.924338] subdev_sensor_ops_ioctl: cmd=0x2000000
[  361.924344] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[  361.924351] *** Creating I2C sensor device on adapter 0 ***
[  361.924360] *** Creating I2C device: gc2053 at 0x37 ***
[  361.924365] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[  361.924373] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[  361.924379] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[  361.930583] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[  361.938752] === GC2053 SENSOR PROBE START ===
[  361.938768] sensor_probe: client=855ae900, addr=0x37, adapter=84074c10 (i2c0)
[  361.938774] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[  361.938780] Requesting reset GPIO 18
[  361.938789] GPIO reset sequence: HIGH -> LOW -> HIGH
[  362.168520] GPIO reset sequence completed successfully
[  362.168532] === GPIO INITIALIZATION COMPLETE ===
[  362.168543] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[  362.168558] sensor_probe: data_interface=1, sensor_max_fps=30
[  362.168564] sensor_probe: MIPI 30fps
[  362.168571] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[  362.168579] *** tx_isp_subdev_init: pdev=c06e2168, sd=85f4cc00, ops=c06e2248 ***
[  362.168586] *** tx_isp_subdev_init: ourISPdev=85460000 ***
[  362.168592] *** tx_isp_subdev_init: ops=c06e2248, ops->core=c06e2274 ***
[  362.168598] *** tx_isp_subdev_init: ops->core->init=c06df6bc ***
[  362.168606] *** tx_isp_subdev_init: Set sd->dev=c06e2178, sd->pdev=c06e2168 ***
[  362.168613] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06e2248, ops->sensor=c06e225c ***
[  362.168618] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[  362.168626] *** tx_isp_subdev_init: SENSOR subdev registered at slot 3, sd=85f4cc00 ***
[  362.168633] *** tx_isp_subdev_init: SENSOR ops=c06e2248, ops->sensor=c06e225c ***
[  362.168638] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[  362.168645] tx_isp_module_init: Module initialized for (null)
[  362.168651] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  362.168660] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06e2168, sd=85f4cc00, ourISPdev=85460000 ***
[  362.168667] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=85460000 ***
[  362.168673] *** DEBUG: Device name comparison - checking 'gc2053' ***
[  362.168678] *** DEBUG: About to check device name matches ***
[  362.168685] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[  362.168692] *** SENSOR 'gc2053' registered at subdev index 5 ***
[  362.168698] *** SENSOR subdev: 85f4cc00, ops: c06e2248 ***
[  362.168704] *** SENSOR ops->sensor: c06e225c ***
[  362.168710] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[  362.168716] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[  362.168790] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  362.168799] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[  362.168805] sensor_probe: I2C client association complete
[  362.168814]   sd=85f4cc00, client=855ae900, addr=0x37, adapter=i2c0
[  362.168819] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[  362.168828] sensor_read: reg=0xf0, client=855ae900, adapter=i2c0, addr=0x37
[  362.169326] sensor_read: reg=0xf0 value=0x20 SUCCESS
[  362.169334] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[  362.169340] *** SUCCESS: I2C communication working after GPIO reset! ***
[  362.169348] sensor_read: reg=0xf1, client=855ae900, adapter=i2c0, addr=0x37
[  362.169834] sensor_read: reg=0xf1 value=0x53 SUCCESS
[  362.169842] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[  362.169848] === I2C COMMUNICATION TEST COMPLETE ===
[  362.169856] Registering gc2053 with ISP framework (sd=85f4cc00, sensor=85f4cc00)
[  362.169861] gc2053 registered with ISP framework successfully
[  362.169882] *** MIPS-SAFE: I2C device created successfully at 0x855ae900 ***
[  362.169890] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[  362.169896] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[  362.169904] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[  362.169911] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[  362.169946] ISP IOCTL: cmd=0xc050561a arg=0x7ff66f08
[  362.169954] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[  362.169960] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[  362.169968] ISP IOCTL: cmd=0xc050561a arg=0x7ff66f08
[  362.169974] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[  362.169980] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[  362.169988] ISP IOCTL: cmd=0xc0045627 arg=0x7ff66f60
[  362.169999] ISP IOCTL: cmd=0x800856d5 arg=0x7ff66f58
[  362.170004] TX_ISP_GET_BUF: IOCTL handler called
[  362.170012] TX_ISP_GET_BUF: core_dev=85f4c400, isp_dev=85460000
[  362.170018] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[  362.170026] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[  362.245199] ISP IOCTL: cmd=0x800856d4 arg=0x7ff66f58
[  362.245214] TX_ISP_SET_BUF: addr=0x6300000 size=0
[  362.248603] ISP IOCTL: cmd=0x40045626 arg=0x7ff66f70
[  362.248618] subdev_sensor_ops_ioctl: cmd=0x2000003
[  362.248624] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[  362.248630] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[  362.248636] subdev_sensor_ops_ioctl: Returning current sensor index 0
[  362.248645] ISP IOCTL: cmd=0x80045612 arg=0x0
[  362.248652] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[  362.248658] === ISP Subdevice Array Status ===
[  362.248666]   [0]: isp-w01 (sd=84b40800)
[  362.248673]   [1]: isp-w02 (sd=85f4c000)
[  362.248680]   [2]: isp-m0 (sd=85f4c400)
[  362.248686]   [3]: gc2053 (sd=85f4cc00)
[  362.248692]   [4]: (empty)
[  362.248698]   [5]: gc2053 (sd=85f4cc00)
[  362.248703]   [6]: (empty)
[  362.248708]   [7]: (empty)
[  362.248714]   [8]: (empty)
[  362.248719]   [9]: (empty)
[  362.248724]   [10]: (empty)
[  362.248729]   [11]: (empty)
[  362.248734]   [12]: (empty)
[  362.248740]   [13]: (empty)
[  362.248745]   [14]: (empty)
[  362.248750]   [15]: (empty)
[  362.248754] === End Subdevice Array ===
[  362.248760] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[  362.248766] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[  362.248772] *** ispcore_activate_module: Fixed for our struct layouts ***
[  362.248777] *** VIC device in state 1, proceeding with activation ***
[  362.248784] *** CLOCK CONFIGURATION SECTION: clk_array=  (null), clk_count=2 ***
[  362.248789] *** SUBDEVICE VALIDATION SECTION ***
[  362.248794] VIC device state set to 2 (activated)
[  362.248799] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[  362.248804] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[  362.248810] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[  362.248815] *** SUBDEVICE INITIALIZATION LOOP ***
[  362.248820] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[  362.248827] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[  362.248834] *** SENSOR_INIT: gc2053 enable=1 ***
[  362.248842] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[  362.248850] *** CALLING SENSOR_WRITE_ARRAY WITH c06e2e20 (should be 137 registers) ***
[  362.248859] sensor_write: reg=0xfe val=0x80, client=855ae900, adapter=i2c0, addr=0x37
[  362.249179] sensor_write: reg=0xfe val=0x80 SUCCESS
[  362.249186] sensor_write_array: reg[1] 0xfe=0x80 OK
[  362.249195] sensor_write: reg=0xfe val=0x80, client=855ae900, adapter=i2c0, addr=0x37
[  362.249512] sensor_write: reg=0xfe val=0x80 SUCCESS
[  362.249520] sensor_write_array: reg[2] 0xfe=0x80 OK
[  362.249528] sensor_write: reg=0xfe val=0x80, client=855ae900, adapter=i2c0, addr=0x37
[  362.249842] sensor_write: reg=0xfe val=0x80 SUCCESS
[  362.249849] sensor_write_array: reg[3] 0xfe=0x80 OK
[  362.249858] sensor_write: reg=0xfe val=0x00, client=855ae900, adapter=i2c0, addr=0x37
[  362.252430] sensor_write: reg=0xfe val=0x00 SUCCESS
[  362.252442] sensor_write_array: reg[4] 0xfe=0x00 OK
[  362.252452] sensor_write: reg=0xf2 val=0x00, client=855ae900, adapter=i2c0, addr=0x37
[  362.252770] sensor_write: reg=0xf2 val=0x00 SUCCESS
[  362.252777] sensor_write_array: reg[5] 0xf2=0x00 OK
[  362.252786] sensor_write: reg=0xf3 val=0x00, client=855ae900, adapter=i2c0, addr=0x37
[  362.253104] sensor_write: reg=0xf3 val=0x00 SUCCESS
[  362.253112] sensor_write_array: reg[6] 0xf3=0x00 OK
[  362.253120] sensor_write: reg=0xf4 val=0x36, client=855ae900, adapter=i2c0, addr=0x37
[  362.253432] sensor_write: reg=0xf4 val=0x36 SUCCESS
[  362.253439] sensor_write_array: reg[7] 0xf4=0x36 OK
[  362.253448] sensor_write: reg=0xf5 val=0xc0, client=855ae900, adapter=i2c0, addr=0x37
[  362.253761] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[  362.253768] sensor_write_array: reg[8] 0xf5=0xc0 OK
[  362.253777] sensor_write: reg=0xf6 val=0x44, client=855ae900, adapter=i2c0, addr=0x37
[  362.254090] sensor_write: reg=0xf6 val=0x44 SUCCESS
[  362.254097] sensor_write_array: reg[9] 0xf6=0x44 OK
[  362.254106] sensor_write: reg=0xf7 val=0x01, client=855ae900, adapter=i2c0, addr=0x37
[  362.258563] sensor_write: reg=0xf7 val=0x01 SUCCESS
[  362.258576] sensor_write_array: reg[10] 0xf7=0x01 OK
[  362.258586] sensor_write: reg=0xf8 val=0x68, client=855ae900, adapter=i2c0, addr=0x37
[  362.258905] sensor_write: reg=0xf8 val=0x68 SUCCESS
[  362.258914] sensor_write: reg=0xf9 val=0x40, client=855ae900, adapter=i2c0, addr=0x37
[  362.259231] sensor_write: reg=0xf9 val=0x40 SUCCESS
[  362.259240] sensor_write: reg=0xfc val=0x8e, client=855ae900, adapter=i2c0, addr=0x37
[  362.259554] sensor_write: reg=0xfc val=0x8e SUCCESS
[  362.259562] sensor_write: reg=0xfe val=0x00, client=855ae900, adapter=i2c0, addr=0x37
[  362.259876] sensor_write: reg=0xfe val=0x00 SUCCESS
[  362.259884] sensor_write: reg=0x87 val=0x18, client=855ae900, adapter=i2c0, addr=0x37
[  362.260197] sensor_write: reg=0x87 val=0x18 SUCCESS
[  362.260206] sensor_write: reg=0xee val=0x30, client=855ae900, adapter=i2c0, addr=0x37
[  362.260519] sensor_write: reg=0xee val=0x30 SUCCESS
[  362.260528] sensor_write: reg=0xd0 val=0xb7, client=855ae900, adapter=i2c0, addr=0x37
[  362.260840] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[  362.260849] sensor_write: reg=0x03 val=0x04, client=855ae900, adapter=i2c0, addr=0x37
[  362.261184] sensor_write: reg=0x03 val=0x04 SUCCESS
[  362.261196] sensor_write: reg=0x04 val=0x60, client=855ae900, adapter=i2c0, addr=0x37
[  362.261508] sensor_write: reg=0x04 val=0x60 SUCCESS
[  362.261517] sensor_write: reg=0x05 val=0x04, client=855ae900, adapter=i2c0, addr=0x37
[  362.261832] sensor_write: reg=0x05 val=0x04 SUCCESS
[  362.261842] sensor_write: reg=0x06 val=0x4c, client=855ae900, adapter=i2c0, addr=0x37
[  362.262155] sensor_write: reg=0x06 val=0x4c SUCCESS
[  362.262164] sensor_write: reg=0x07 val=0x00, client=855ae900, adapter=i2c0, addr=0x37
[  362.262538] sensor_write: reg=0x07 val=0x00 SUCCESS
[  362.262549] sensor_write: reg=0x08 val=0x11, client=855ae900, adapter=i2c0, addr=0x37
[  362.265206] sensor_write: reg=0x08 val=0x11 SUCCESS
[  362.265221] sensor_write: reg=0x09 val=0x00, client=855ae900, adapter=i2c0, addr=0x37
[  362.265564] sensor_write: reg=0x09 val=0x00 SUCCESS
[  362.265575] sensor_write: reg=0x0a val=0x02, client=855ae900, adapter=i2c0, addr=0x37
[  362.265888] sensor_write: reg=0x0a val=0x02 SUCCESS
[  362.265896] sensor_write: reg=0x0b val=0x00, client=855ae900, adapter=i2c0, addr=0x37
[  362.266210] sensor_write: reg=0x0b val=0x00 SUCCESS
[  362.266219] sensor_write: reg=0x0c val=0x02, client=855ae900, adapter=i2c0, addr=0x37
[  362.266532] sensor_write: reg=0x0c val=0x02 SUCCESS
[  362.266540] sensor_write: reg=0x0d val=0x04, client=855ae900, adapter=i2c0, addr=0x37
[  362.266854] sensor_write: reg=0x0d val=0x04 SUCCESS
[  362.266862] sensor_write: reg=0x0e val=0x40, client=855ae900, adapter=i2c0, addr=0x37
[  362.267176] sensor_write: reg=0x0e val=0x40 SUCCESS
[  362.267184] sensor_write: reg=0x12 val=0xe2, client=855ae900, adapter=i2c0, addr=0x37
[  362.267807] sensor_write: reg=0x12 val=0xe2 SUCCESS
[  362.267822] sensor_write: reg=0x13 val=0x16, client=855ae900, adapter=i2c0, addr=0x37
[  362.268138] sensor_write: reg=0x13 val=0x16 SUCCESS
[  362.268148] sensor_write: reg=0x19 val=0x0a, client=855ae900, adapter=i2c0, addr=0x37
[  362.268464] sensor_write: reg=0x19 val=0x0a SUCCESS
[  362.268472] sensor_write: reg=0x21 val=0x1c, client=855ae900, adapter=i2c0, addr=0x37
[  362.272646] sensor_write: reg=0x21 val=0x1c SUCCESS
[  362.272662] sensor_write: reg=0x28 val=0x0a, client=855ae900, adapter=i2c0, addr=0x37
[  362.272979] sensor_write: reg=0x28 val=0x0a SUCCESS
[  362.272988] sensor_write: reg=0x29 val=0x24, client=855ae900, adapter=i2c0, addr=0x37
[  362.273306] sensor_write: reg=0x29 val=0x24 SUCCESS
[  362.273315] sensor_write: reg=0x2b val=0x04, client=855ae900, adapter=i2c0, addr=0x37
[  362.273629] sensor_write: reg=0x2b val=0x04 SUCCESS
[  362.273638] sensor_write: reg=0x32 val=0xf8, client=855ae900, adapter=i2c0, addr=0x37
[  362.273952] sensor_write: reg=0x32 val=0xf8 SUCCESS
[  362.273960] sensor_write: reg=0x37 val=0x03, client=855ae900, adapter=i2c0, addr=0x37
[  362.274274] sensor_write: reg=0x37 val=0x03 SUCCESS
[  362.274282] sensor_write: reg=0x39 val=0x15, client=855ae900, adapter=i2c0, addr=0x37
[  362.274596] sensor_write: reg=0x39 val=0x15 SUCCESS
[  362.274604] sensor_write: reg=0x43 val=0x07, client=855ae900, adapter=i2c0, addr=0x37
[  362.274917] sensor_write: reg=0x43 val=0x07 SUCCESS
[  362.274926] sensor_write: reg=0x44 val=0x40, client=855ae900, adapter=i2c0, addr=0x37
[  362.275239] sensor_write: reg=0x44 val=0x40 SUCCESS
[  362.275248] sensor_write: reg=0x46 val=0x0b, client=855ae900, adapter=i2c0, addr=0x37
[  362.275560] sensor_write: reg=0x46 val=0x0b SUCCESS
[  362.275569] sensor_write: reg=0x4b val=0x20, client=855ae900, adapter=i2c0, addr=0x37
[  362.282757] sensor_write: reg=0x4b val=0x20 SUCCESS
[  362.282772] sensor_write: reg=0x4e val=0x08, client=855ae900, adapter=i2c0, addr=0x37
[  362.283096] sensor_write: reg=0x4e val=0x08 SUCCESS
[  362.283106] sensor_write: reg=0x55 val=0x20, client=855ae900, adapter=i2c0, addr=0x37
[  362.283420] sensor_write: reg=0x55 val=0x20 SUCCESS
[  362.283429] sensor_write: reg=0x66 val=0x05, client=855ae900, adapter=i2c0, addr=0x37
[  362.283740] sensor_write: reg=0x66 val=0x05 SUCCESS
[  362.283749] sensor_write: reg=0x67 val=0x05, client=855ae900, adapter=i2c0, addr=0x37
[  362.284062] sensor_write: reg=0x67 val=0x05 SUCCESS
[  362.284071] sensor_write: reg=0x77 val=0x01, client=855ae900, adapter=i2c0, addr=0x37
[  362.284384] sensor_write: reg=0x77 val=0x01 SUCCESS
[  362.284392] sensor_write: reg=0x78 val=0x00, client=855ae900, adapter=i2c0, addr=0x37
[  362.284706] sensor_write: reg=0x78 val=0x00 SUCCESS
[  362.284714] sensor_write: reg=0x7c val=0x93, client=855ae900, adapter=i2c0, addr=0x37
[  362.285027] sensor_write: reg=0x7c val=0x93 SUCCESS
[  362.285034] sensor_write_array: reg[50] 0x7c=0x93 OK
[  362.285043] sensor_write: reg=0x8c val=0x12, client=855ae900, adapter=i2c0, addr=0x37
[  362.285370] sensor_write: reg=0x8c val=0x12 SUCCESS
[  362.285380] sensor_write: reg=0x8d val=0x92, client=855ae900, adapter=i2c0, addr=0x37
[  362.285692] sensor_write: reg=0x8d val=0x92 SUCCESS
[  362.285700] sensor_write: reg=0x90 val=0x00, client=855ae900, adapter=i2c0, addr=0x37
[  362.286014] sensor_write: reg=0x90 val=0x00 SUCCESS
[  362.286022] sensor_write: reg=0x41 val=0x04, client=855ae900, adapter=i2c0, addr=0x37
[  362.286336] sensor_write: reg=0x41 val=0x04 SUCCESS
[  362.286344] sensor_write: reg=0x42 val=0x9d, client=855ae900, adapter=i2c0, addr=0x37
[  362.286657] sensor_write: reg=0x42 val=0x9d SUCCESS
[  362.286666] sensor_write: reg=0x9d val=0x10, client=855ae900, adapter=i2c0, addr=0x37
[  362.286979] sensor_write: reg=0x9d val=0x10 SUCCESS
[  362.286988] sensor_write: reg=0xce val=0x7c, client=855ae900, adapter=i2c0, addr=0x37
[  362.287300] sensor_write: reg=0xce val=0x7c SUCCESS
[  362.287309] sensor_write: reg=0xd2 val=0x41, client=855ae900, adapter=i2c0, addr=0x37
[  362.287622] sensor_write: reg=0xd2 val=0x41 SUCCESS
[  362.287631] sensor_write: reg=0xd3 val=0xdc, client=855ae900, adapter=i2c0, addr=0x37
[  362.287944] sensor_write: reg=0xd3 val=0xdc SUCCESS
[  362.287952] sensor_write: reg=0xe6 val=0x50, client=855ae900, adapter=i2c0, addr=0x37
[  362.288266] sensor_write: reg=0xe6 val=0x50 SUCCESS
[  362.288274] sensor_write: reg=0xb6 val=0xc0, client=855ae900, adapter=i2c0, addr=0x37
[  362.288606] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[  362.288616] sensor_write: reg=0xb0 val=0x70, client=855ae900, adapter=i2c0, addr=0x37
[  362.288930] sensor_write: reg=0xb0 val=0x70 SUCCESS
[  362.288939] sensor_write: reg=0xb1 val=0x01, client=855ae900, adapter=i2c0, addr=0x37
[  362.289253] sensor_write: reg=0xb1 val=0x01 SUCCESS
[  362.289262] sensor_write: reg=0xb2 val=0x00, client=855ae900, adapter=i2c0, addr=0x37
[  362.292869] sensor_write: reg=0xb2 val=0x00 SUCCESS
[  362.292884] sensor_write: reg=0xb3 val=0x00, client=855ae900, adapter=i2c0, addr=0x37
[  362.293202] sensor_write: reg=0xb3 val=0x00 SUCCESS
[  362.293211] sensor_write: reg=0xb4 val=0x00, client=855ae900, adapter=i2c0, addr=0x37
[  362.293528] sensor_write: reg=0xb4 val=0x00 SUCCESS
[  362.293536] sensor_write: reg=0xb8 val=0x01, client=855ae900, adapter=i2c0, addr=0x37
[  362.293855] sensor_write: reg=0xb8 val=0x01 SUCCESS
[  362.293864] sensor_write: reg=0xb9 val=0x00, client=855ae900, adapter=i2c0, addr=0x37
[  362.294178] sensor_write: reg=0xb9 val=0x00 SUCCESS
[  362.294187] sensor_write: reg=0x26 val=0x30, client=855ae900, adapter=i2c0, addr=0x37
[  362.294500] sensor_write: reg=0x26 val=0x30 SUCCESS
[  362.294509] sensor_write: reg=0xfe val=0x01, client=855ae900, adapter=i2c0, addr=0x37
[  362.294822] sensor_write: reg=0xfe val=0x01 SUCCESS
[  362.294830] sensor_write: reg=0x40 val=0x23, client=855ae900, adapter=i2c0, addr=0x37
[  362.295144] sensor_write: reg=0x40 val=0x23 SUCCESS
[  362.295152] sensor_write: reg=0x55 val=0x07, client=855ae900, adapter=i2c0, addr=0x37
[  362.295465] sensor_write: reg=0x55 val=0x07 SUCCESS
[  362.295474] sensor_write: reg=0x60 val=0x40, client=855ae900, adapter=i2c0, addr=0x37
[  362.299789] sensor_write: reg=0x60 val=0x40 SUCCESS
[  362.299804] sensor_write: reg=0xfe val=0x04, client=855ae900, adapter=i2c0, addr=0x37
[  362.300122] sensor_write: reg=0xfe val=0x04 SUCCESS
[  362.300131] sensor_write: reg=0x14 val=0x78, client=855ae900, adapter=i2c0, addr=0x37
[  362.300449] sensor_write: reg=0x14 val=0x78 SUCCESS
[  362.300458] sensor_write: reg=0x15 val=0x78, client=855ae900, adapter=i2c0, addr=0x37
[  362.300771] sensor_write: reg=0x15 val=0x78 SUCCESS
[  362.300780] sensor_write: reg=0x16 val=0x78, client=855ae900, adapter=i2c0, addr=0x37
[  362.301094] sensor_write: reg=0x16 val=0x78 SUCCESS
[  362.301102] sensor_write: reg=0x17 val=0x78, client=855ae900, adapter=i2c0, addr=0x37
[  362.301415] sensor_write: reg=0x17 val=0x78 SUCCESS
[  362.301424] sensor_write: reg=0xfe val=0x01, client=855ae900, adapter=i2c0, addr=0x37
[  362.301737] sensor_write: reg=0xfe val=0x01 SUCCESS
[  362.301745] sensor_write: reg=0x92 val=0x00, client=855ae900, adapter=i2c0, addr=0x37
[  362.302058] sensor_write: reg=0x92 val=0x00 SUCCESS
[  362.302067] sensor_write: reg=0x94 val=0x03, client=855ae900, adapter=i2c0, addr=0x37
[  362.302380] sensor_write: reg=0x94 val=0x03 SUCCESS
[  362.302388] sensor_write: reg=0x95 val=0x04, client=855ae900, adapter=i2c0, addr=0x37
[  362.302702] sensor_write: reg=0x95 val=0x04 SUCCESS
[  362.302710] sensor_write: reg=0x96 val=0x38, client=855ae900, adapter=i2c0, addr=0x37
[  362.303074] sensor_write: reg=0x96 val=0x38 SUCCESS
[  362.303084] sensor_write: reg=0x97 val=0x07, client=855ae900, adapter=i2c0, addr=0x37
[  362.303397] sensor_write: reg=0x97 val=0x07 SUCCESS
[  362.303406] sensor_write: reg=0x98 val=0x80, client=855ae900, adapter=i2c0, addr=0x37
[  362.303719] sensor_write: reg=0x98 val=0x80 SUCCESS
[  362.303728] sensor_write: reg=0xfe val=0x01, client=855ae900, adapter=i2c0, addr=0x37
[  362.308534] sensor_write: reg=0xfe val=0x01 SUCCESS
[  362.308549] sensor_write: reg=0x01 val=0x05, client=855ae900, adapter=i2c0, addr=0x37
[  362.308868] sensor_write: reg=0x01 val=0x05 SUCCESS
[  362.308877] sensor_write: reg=0x02 val=0x89, client=855ae900, adapter=i2c0, addr=0x37
[  362.309195] sensor_write: reg=0x02 val=0x89 SUCCESS
[  362.309204] sensor_write: reg=0x04 val=0x01, client=855ae900, adapter=i2c0, addr=0x37
[  362.309518] sensor_write: reg=0x04 val=0x01 SUCCESS
[  362.309527] sensor_write: reg=0x07 val=0xa6, client=855ae900, adapter=i2c0, addr=0x37
[  362.309840] sensor_write: reg=0x07 val=0xa6 SUCCESS
[  362.309849] sensor_write: reg=0x08 val=0xa9, client=855ae900, adapter=i2c0, addr=0x37
[  362.310162] sensor_write: reg=0x08 val=0xa9 SUCCESS
[  362.310170] sensor_write: reg=0x09 val=0xa8, client=855ae900, adapter=i2c0, addr=0x37
[  362.310484] sensor_write: reg=0x09 val=0xa8 SUCCESS
[  362.310492] sensor_write: reg=0x0a val=0xa7, client=855ae900, adapter=i2c0, addr=0x37
[  362.310805] sensor_write: reg=0x0a val=0xa7 SUCCESS
[  362.310814] sensor_write: reg=0x0b val=0xff, client=855ae900, adapter=i2c0, addr=0x37
[  362.311126] sensor_write: reg=0x0b val=0xff SUCCESS
[  362.311135] sensor_write: reg=0x0c val=0xff, client=855ae900, adapter=i2c0, addr=0x37
[  362.311448] sensor_write: reg=0x0c val=0xff SUCCESS
[  362.311456] sensor_write: reg=0x0f val=0x00, client=855ae900, adapter=i2c0, addr=0x37
[  362.311769] sensor_write: reg=0x0f val=0x00 SUCCESS
[  362.311778] sensor_write: reg=0x50 val=0x1c, client=855ae900, adapter=i2c0, addr=0x37
[  362.312091] sensor_write: reg=0x50 val=0x1c SUCCESS
[  362.312100] sensor_write: reg=0x89 val=0x03, client=855ae900, adapter=i2c0, addr=0x37
[  362.312438] sensor_write: reg=0x89 val=0x03 SUCCESS
[  362.312450] sensor_write: reg=0xfe val=0x04, client=855ae900, adapter=i2c0, addr=0x37
[  362.312764] sensor_write: reg=0xfe val=0x04 SUCCESS
[  362.312772] sensor_write: reg=0x28 val=0x86, client=855ae900, adapter=i2c0, addr=0x37
[  362.318641] sensor_write: reg=0x28 val=0x86 SUCCESS
[  362.318654] sensor_write_array: reg[100] 0x28=0x86 OK
[  362.318665] sensor_write: reg=0x29 val=0x86, client=855ae900, adapter=i2c0, addr=0x37
[  362.318980] sensor_write: reg=0x29 val=0x86 SUCCESS
[  362.318989] sensor_write: reg=0x2a val=0x86, client=855ae900, adapter=i2c0, addr=0x37
[  362.319308] sensor_write: reg=0x2a val=0x86 SUCCESS
[  362.319317] sensor_write: reg=0x2b val=0x68, client=855ae900, adapter=i2c0, addr=0x37
[  362.319631] sensor_write: reg=0x2b val=0x68 SUCCESS
[  362.319640] sensor_write: reg=0x2c val=0x68, client=855ae900, adapter=i2c0, addr=0x37
[  362.319953] sensor_write: reg=0x2c val=0x68 SUCCESS
[  362.319962] sensor_write: reg=0x2d val=0x68, client=855ae900, adapter=i2c0, addr=0x37
[  362.320274] sensor_write: reg=0x2d val=0x68 SUCCESS
[  362.320283] sensor_write: reg=0x2e val=0x68, client=855ae900, adapter=i2c0, addr=0x37
[  362.320596] sensor_write: reg=0x2e val=0x68 SUCCESS
[  362.320605] sensor_write: reg=0x2f val=0x68, client=855ae900, adapter=i2c0, addr=0x37
[  362.320918] sensor_write: reg=0x2f val=0x68 SUCCESS
[  362.320926] sensor_write: reg=0x30 val=0x4f, client=855ae900, adapter=i2c0, addr=0x37
[  362.321240] sensor_write: reg=0x30 val=0x4f SUCCESS
[  362.321248] sensor_write: reg=0x31 val=0x68, client=855ae900, adapter=i2c0, addr=0x37
[  362.321562] sensor_write: reg=0x31 val=0x68 SUCCESS
[  362.321570] sensor_write: reg=0x32 val=0x67, client=855ae900, adapter=i2c0, addr=0x37
[  362.321883] sensor_write: reg=0x32 val=0x67 SUCCESS
[  362.321892] sensor_write: reg=0x33 val=0x66, client=855ae900, adapter=i2c0, addr=0x37
[  362.322205] sensor_write: reg=0x33 val=0x66 SUCCESS
[  362.322213] sensor_write: reg=0x34 val=0x66, client=855ae900, adapter=i2c0, addr=0x37
[  362.322526] sensor_write: reg=0x34 val=0x66 SUCCESS
[  362.322535] sensor_write: reg=0x35 val=0x66, client=855ae900, adapter=i2c0, addr=0x37
[  362.322848] sensor_write: reg=0x35 val=0x66 SUCCESS
[  362.322856] sensor_write: reg=0x36 val=0x66, client=855ae900, adapter=i2c0, addr=0x37
[  362.323224] sensor_write: reg=0x36 val=0x66 SUCCESS
[  362.323234] sensor_write: reg=0x37 val=0x66, client=855ae900, adapter=i2c0, addr=0x37
[  362.323549] sensor_write: reg=0x37 val=0x66 SUCCESS
[  362.323558] sensor_write: reg=0x38 val=0x62, client=855ae900, adapter=i2c0, addr=0x37
[  362.323872] sensor_write: reg=0x38 val=0x62 SUCCESS
[  362.323880] sensor_write: reg=0x39 val=0x62, client=855ae900, adapter=i2c0, addr=0x37
[  362.328532] sensor_write: reg=0x39 val=0x62 SUCCESS
[  362.328547] sensor_write: reg=0x3a val=0x62, client=855ae900, adapter=i2c0, addr=0x37
[  362.328869] sensor_write: reg=0x3a val=0x62 SUCCESS
[  362.328878] sensor_write: reg=0x3b val=0x62, client=855ae900, adapter=i2c0, addr=0x37
[  362.329191] sensor_write: reg=0x3b val=0x62 SUCCESS
[  362.329200] sensor_write: reg=0x3c val=0x62, client=855ae900, adapter=i2c0, addr=0x37
[  362.329518] sensor_write: reg=0x3c val=0x62 SUCCESS
[  362.329527] sensor_write: reg=0x3d val=0x62, client=855ae900, adapter=i2c0, addr=0x37
[  362.329842] sensor_write: reg=0x3d val=0x62 SUCCESS
[  362.329851] sensor_write: reg=0x3e val=0x62, client=855ae900, adapter=i2c0, addr=0x37
[  362.330164] sensor_write: reg=0x3e val=0x62 SUCCESS
[  362.330173] sensor_write: reg=0x3f val=0x62, client=855ae900, adapter=i2c0, addr=0x37
[  362.330486] sensor_write: reg=0x3f val=0x62 SUCCESS
[  362.330495] sensor_write: reg=0xfe val=0x01, client=855ae900, adapter=i2c0, addr=0x37
[  362.330808] sensor_write: reg=0xfe val=0x01 SUCCESS
[  362.330817] sensor_write: reg=0x9a val=0x06, client=855ae900, adapter=i2c0, addr=0x37
[  362.331130] sensor_write: reg=0x9a val=0x06 SUCCESS
[  362.331138] sensor_write: reg=0xfe val=0x00, client=855ae900, adapter=i2c0, addr=0x37
[  362.331452] sensor_write: reg=0xfe val=0x00 SUCCESS
[  362.331460] sensor_write: reg=0x7b val=0x2a, client=855ae900, adapter=i2c0, addr=0x37
[  362.331774] sensor_write: reg=0x7b val=0x2a SUCCESS
[  362.331782] sensor_write: reg=0x23 val=0x2d, client=855ae900, adapter=i2c0, addr=0x37
[  362.332095] sensor_write: reg=0x23 val=0x2d SUCCESS
[  362.332104] sensor_write: reg=0xfe val=0x03, client=855ae900, adapter=i2c0, addr=0x37
[  362.332417] sensor_write: reg=0xfe val=0x03 SUCCESS
[  362.332426] sensor_write: reg=0x01 val=0x27, client=855ae900, adapter=i2c0, addr=0x37
[  362.333253] sensor_write: reg=0x01 val=0x27 SUCCESS
[  362.333262] sensor_write: reg=0x02 val=0x56, client=855ae900, adapter=i2c0, addr=0x37
[  362.338534] sensor_write: reg=0x02 val=0x56 SUCCESS
[  362.338549] sensor_write: reg=0x03 val=0x8e, client=855ae900, adapter=i2c0, addr=0x37
[  362.338867] sensor_write: reg=0x03 val=0x8e SUCCESS
[  362.338876] sensor_write: reg=0x12 val=0x80, client=855ae900, adapter=i2c0, addr=0x37
[  362.339193] sensor_write: reg=0x12 val=0x80 SUCCESS
[  362.339202] sensor_write: reg=0x13 val=0x07, client=855ae900, adapter=i2c0, addr=0x37
[  362.339516] sensor_write: reg=0x13 val=0x07 SUCCESS
[  362.339525] sensor_write: reg=0x15 val=0x12, client=855ae900, adapter=i2c0, addr=0x37
[  362.339838] sensor_write: reg=0x15 val=0x12 SUCCESS
[  362.339847] sensor_write: reg=0xfe val=0x00, client=855ae900, adapter=i2c0, addr=0x37
[  362.340160] sensor_write: reg=0xfe val=0x00 SUCCESS
[  362.340169] sensor_write: reg=0x3e val=0x91, client=855ae900, adapter=i2c0, addr=0x37
[  362.340482] sensor_write: reg=0x3e val=0x91 SUCCESS
[  362.340489] sensor_write_array: Complete - wrote 137 registers, 0 errors
[  362.340496] *** SENSOR_WRITE_ARRAY RETURNED: 0 ***
[  362.340502] *** SENSOR_INIT: gc2053 initialization complete - marked as initialized ***
[  362.340510] Calling subdev 3 initialization (REVERSE ORDER - sensors first)
[  362.340517] *** SENSOR_INIT: gc2053 enable=1 ***
[  362.340523] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[  362.340529] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[  362.340536] Calling subdev 2 initialization (REVERSE ORDER - sensors first)
[  362.340543] *** ispcore_core_ops_init: ENTRY - sd=85f4c400, on=1 ***
[  362.340550] *** ispcore_core_ops_init: sd->dev_priv=85f4c400, sd->host_priv=85f4c400 ***
[  362.340558] *** ispcore_core_ops_init: sd->pdev=c06b86a0, sd->ops=c06b8da8 ***
[  362.340564] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[  362.340570] *** ispcore_core_ops_init: ISP device=85460000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[  362.340578] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  362.340587] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f4cc00 (name=gc2053) ***
[  362.340594] *** tx_isp_get_sensor: Found real sensor: 85f4cc00 ***
[  362.340599] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[  362.340604] *** ispcore_core_ops_init: s0 (core_dev) = 85f4c400 from sd->host_priv ***
[  362.340612] ispcore_core_ops_init: core_dev=85f4c400, vic_dev=85f4c000, vic_state=2
[  362.340616] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 2 ***
[  362.340626] *** ispcore_core_ops_init: VIC in ready state (2) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[  362.340634] *** VIC STATE 4: Initializing clocks for streaming ***
[  362.340641] *** Initializing CSI clocks (1 clocks) ***
[  362.340648] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 1 clocks
[  362.340654] isp_subdev_init_clks: Using platform data clock arrays: c06b8ac0
[  362.340662] isp_subdev_init_clks: Using platform data clock configs
[  362.340670] Platform data clock[0]: name=csi, rate=65535
[  362.340680] Clock csi enabled successfully
root@ing-wyze-cam3-a000 ~# dmesg 
[  362.527882] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  362.527955] tiziano_sharpen_init: Sharpening initialized successfully
[  362.527991] tiziano_sdns_init: Initializing SDNS processing
[  362.528070] tiziano_sdns_init: Using linear SDNS parameters
[  362.528103] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  362.528177] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  362.528214] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  362.529111] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  362.529191] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  362.529230] tiziano_sdns_init: SDNS processing initialized successfully
[  362.529304] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  362.529340] tiziano_mdns_init: Using linear MDNS parameters
[  362.529451] tiziano_mdns_init: MDNS processing initialized successfully
[  362.529524] tiziano_clm_init: Initializing CLM processing
[  362.529561] tiziano_dpc_init: Initializing DPC processing
[  362.529643] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  362.529681] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  362.529754] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  362.529791] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  362.529977] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  362.530015] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  362.530087] tiziano_hldc_init: Initializing HLDC processing
[  362.530118] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  362.530125] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  362.530132] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  362.530139] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  362.530146] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  362.530153] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  362.530160] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  362.530167] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  362.530174] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  362.530181] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  362.530188] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  362.530195] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  362.530202] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  362.530208] tiziano_adr_params_refresh: Refreshing ADR parameters
[  362.530214] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  362.530219] tiziano_adr_params_init: Initializing ADR parameter arrays
[  362.530227] tisp_adr_set_params: Writing ADR parameters to registers
[  362.530259] tisp_adr_set_params: ADR parameters written to hardware
[  362.530265] tisp_event_set_cb: Setting callback for event 18
[  362.530273] tisp_event_set_cb: Event 18 callback set to c0687fd0
[  362.530278] tisp_event_set_cb: Setting callback for event 2
[  362.530285] tisp_event_set_cb: Event 2 callback set to c0686ad4
[  362.530290] tiziano_adr_init: ADR processing initialized successfully
[  362.530297] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  362.530302] tiziano_bcsh_init: Initializing BCSH processing
[  362.530307] tiziano_ydns_init: Initializing YDNS processing
[  362.530313] tiziano_rdns_init: Initializing RDNS processing
[  362.530318] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[  362.530332] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x5e8000 (Binary Ninja EXACT) ***
[  362.530339] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x5e9000 (Binary Ninja EXACT) ***
[  362.530346] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x5ea000 (Binary Ninja EXACT) ***
[  362.530353] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x5eb000 (Binary Ninja EXACT) ***
[  362.530360] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x5ec000 (Binary Ninja EXACT) ***
[  362.530367] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x5ec800 (Binary Ninja EXACT) ***
[  362.530374] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x5ed000 (Binary Ninja EXACT) ***
[  362.530381] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x5ed800 (Binary Ninja EXACT) ***
[  362.530388] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[  362.530395] *** tisp_init: AE0 buffer allocated at 0x005e8000 ***
[  362.530401] *** CRITICAL FIX: data_b2f3c initialized to 0x805e8000 (prevents stack corruption) ***
[  362.530409] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x5f8000 (Binary Ninja EXACT) ***
[  362.530417] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x5f9000 (Binary Ninja EXACT) ***
[  362.530423] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x5fa000 (Binary Ninja EXACT) ***
[  362.530431] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x5fb000 (Binary Ninja EXACT) ***
[  362.530437] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x5fc000 (Binary Ninja EXACT) ***
[  362.530445] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x5fc800 (Binary Ninja EXACT) ***
[  362.530451] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x5fd000 (Binary Ninja EXACT) ***
[  362.530459] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x5fd800 (Binary Ninja EXACT) ***
[  362.530465] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[  362.530472] *** tisp_init: AE1 buffer allocated at 0x005f8000 ***
[  362.530477] *** tisp_init: FINAL REGISTER SEQUENCE ***
[  362.530483] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  362.530491] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[  362.530496] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[  362.530503] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  362.530509] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  362.530516] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  362.530525] tiziano_ae_params_refresh: Refreshing AE parameters
[  362.530537] tiziano_ae_params_refresh: AE parameters refreshed
[  362.530543] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  362.530549] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  362.530555] tiziano_ae_para_addr: Setting up AE parameter addresses
[  362.530560] tiziano_ae_para_addr: AE parameter addresses configured
[  362.530567] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  362.530574] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  362.530581] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  362.530588] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  362.530595] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  362.530602] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  362.530609] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  362.530616] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b9db814 (Binary Ninja EXACT) ***
[  362.530623] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  362.530630] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  362.530637] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  362.530644] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  362.530650] tiziano_ae_set_hardware_param: Parameters written to AE0
[  362.530657] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  362.530663] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  362.530670] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  362.530677] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  362.530683] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  362.530690] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  362.530697] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  362.530703] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  362.530710] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  362.530717] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  362.530723] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  362.530730] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  362.530736] tiziano_ae_set_hardware_param: Parameters written to AE1
[  362.530742] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  362.530750] *** system_irq_func_set: Registered handler c0687cd8 at index 10 ***
[  362.538853] *** system_irq_func_set: Registered handler c0687dcc at index 27 ***
[  362.546618] *** system_irq_func_set: Registered handler c0687cd8 at index 26 ***
[  362.554627] *** system_irq_func_set: Registered handler c0687eb4 at index 29 ***
[  362.562585] *** system_irq_func_set: Registered handler c0687e40 at index 28 ***
[  362.570860] *** system_irq_func_set: Registered handler c0687f28 at index 30 ***
[  362.578858] *** system_irq_func_set: Registered handler c0687f7c at index 20 ***
[  362.586566] *** system_irq_func_set: Registered handler c0687fd0 at index 18 ***
[  362.594641] *** system_irq_func_set: Registered handler c0688024 at index 31 ***
[  362.602630] *** system_irq_func_set: Registered handler c0688078 at index 11 ***
[  362.610593] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  362.610837] tiziano_deflicker_expt: Generated 119 LUT entries
[  362.610875] tisp_event_set_cb: Setting callback for event 1
[  362.610949] tisp_event_set_cb: Event 1 callback set to c06878d8
[  362.610989] tisp_event_set_cb: Setting callback for event 6
[  362.611063] tisp_event_set_cb: Event 6 callback set to c0686e38
[  362.611099] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  362.611172] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  362.611211] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  362.611285] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  362.611323] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  362.611645] tiziano_awb_init: AWB hardware blocks enabled
[  362.611769] tiziano_gamma_init: Initializing Gamma processing
[  362.611776] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  362.612479] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  362.612621] tiziano_gib_init: Initializing GIB processing
[  362.612987] tiziano_lsc_init: Initializing LSC processing
[  362.612997] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  362.613138] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  362.613147] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  362.613155] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  362.613160] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  362.614209] tiziano_ccm_init: Initializing Color Correction Matrix
[  362.614363] tiziano_ccm_init: Using linear CCM parameters
[  362.614372] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  362.614764] jz_isp_ccm: EV=64, CT=9984
[  362.614877] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  362.614885] cm_control: saturation=128
[  362.615023] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  362.615031] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  362.615036] tiziano_ccm_init: CCM initialized successfully
[  362.615041] tiziano_dmsc_init: Initializing DMSC processing
[  362.615047] tiziano_sharpen_init: Initializing Sharpening
[  362.618265] tiziano_sharpen_init: Using linear sharpening parameters
[  362.618279] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  362.618406] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  362.618413] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  362.618925] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  362.619068] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  362.619075] tiziano_sharpen_init: Sharpening initialized successfully
[  362.619081] tiziano_sdns_init: Initializing SDNS processing
[  362.619090] tiziano_sdns_init: Using linear SDNS parameters
[  362.619459] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  362.619609] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  362.619701] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  362.620100] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  362.620236] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  362.620243] tiziano_sdns_init: SDNS processing initialized successfully
[  362.620250] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  362.620255] tiziano_mdns_init: Using linear MDNS parameters
[  362.622459] tiziano_mdns_init: MDNS processing initialized successfully
[  362.622543] tiziano_clm_init: Initializing CLM processing
[  362.622550] tiziano_dpc_init: Initializing DPC processing
[  362.622556] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  362.622563] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  362.622570] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  362.622576] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  362.622591] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  362.622599] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  362.622605] tiziano_hldc_init: Initializing HLDC processing
[  362.622612] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  362.622619] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  362.622626] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  362.622633] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  362.622640] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  362.622647] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  362.622654] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  362.622661] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  362.622668] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  362.622675] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  362.622682] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  362.622689] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  362.622696] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  362.622702] tiziano_adr_params_refresh: Refreshing ADR parameters
[  362.622708] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  362.622714] tiziano_adr_params_init: Initializing ADR parameter arrays
[  362.622721] tisp_adr_set_params: Writing ADR parameters to registers
[  362.622753] tisp_adr_set_params: ADR parameters written to hardware
[  362.622759] tisp_event_set_cb: Setting callback for event 18
[  362.622767] tisp_event_set_cb: Event 18 callback set to c0687fd0
[  362.622773] tisp_event_set_cb: Setting callback for event 2
[  362.622780] tisp_event_set_cb: Event 2 callback set to c0686ad4
[  362.622785] tiziano_adr_init: ADR processing initialized successfully
[  362.622792] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  362.622797] tiziano_bcsh_init: Initializing BCSH processing
[  362.622803] tiziano_ydns_init: Initializing YDNS processing
[  362.622808] tiziano_rdns_init: Initializing RDNS processing
[  362.622813] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  362.622819] tisp_event_init: Initializing ISP event system
[  362.622827] tisp_event_init: SAFE event system initialized with 20 nodes
[  362.622833] tisp_event_set_cb: Setting callback for event 4
[  362.622839] tisp_event_set_cb: Event 4 callback set to c0686b00
[  362.622845] tisp_event_set_cb: Setting callback for event 5
[  362.622851] tisp_event_set_cb: Event 5 callback set to c0686fc8
[  362.622857] tisp_event_set_cb: Setting callback for event 7
[  362.622864] tisp_event_set_cb: Event 7 callback set to c0686b94
[  362.622870] tisp_event_set_cb: Setting callback for event 9
[  362.622876] tisp_event_set_cb: Event 9 callback set to c0686c1c
[  362.622882] tisp_event_set_cb: Setting callback for event 8
[  362.622889] tisp_event_set_cb: Event 8 callback set to c0686ce0
[  362.622894] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  362.622901] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  362.622907] tisp_param_operate_init: Initializing parameter operations
[  362.622914] tisp_netlink_init: Initializing netlink communication
[  362.622919] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  362.622953] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  362.622964] tisp_netlink_init: Netlink socket created successfully
[  362.622970] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  362.622976] tisp_code_create_tuning_node: Device already created, skipping
[  362.622982] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  362.622988] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  362.622995] *** ispcore_core_ops_init: Second tisp_init completed ***
[  362.623000] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[  362.623009] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[  362.623017] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  362.623023] *** ISP CORE: Hardware interrupt generation ENABLED ***
[  362.623029] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  362.623035] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[  362.623039] ispcore_core_ops_init: Complete, result=0<6>[  362.623047] Calling subdev 1 initialization (REVERSE ORDER - sensors first)
[  362.623054] *** vic_core_ops_init: ENTRY - sd=85f4c000, enable=1 ***
[  362.623061] *** vic_core_ops_init: vic_dev=85f4c000, current state check ***
[  362.623067] *** vic_core_ops_init: current_state=3, enable=1 ***
[  362.623073] Calling subdev 0 initialization (REVERSE ORDER - sensors first)
[  362.623081] csi_core_ops_init: sd=84b40800, csi_dev=84b40800, enable=1
[  362.623087] *** VIC device final state set to 2 (fully activated) ***
[  362.623093] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[  362.623099] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[  362.623105] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[  362.623112] *** vic_core_ops_init: ENTRY - sd=85f4c000, enable=1 ***
[  362.623118] *** vic_core_ops_init: vic_dev=85f4c000, current state check ***
[  362.623125] *** vic_core_ops_init: current_state=2, enable=1 ***
[  362.623130] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[  362.623137] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[  362.623142] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[  362.623149] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[  362.623155] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[  362.623162] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[  362.623168] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[  362.623174] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[  362.623180] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[  362.623187] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  362.623192] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  362.623197] tx_vic_enable_irq: Calling VIC interrupt callback
[  362.623204] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[  362.623211] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[  362.623217] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[  362.623227] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts (9ac0=0x00000000, 9ac8=0x00000000) ***
[  362.623233] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[  362.623241] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[  362.623247] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  362.623254] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  362.623260] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  362.623265] *** tx_vic_enable_irq: completed successfully ***
[  362.623271] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[  362.623278] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[  362.623284] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[  362.623293] *** tx_isp_video_s_stream: Initializing Core subdev ***
[  362.623300] *** ispcore_core_ops_init: ENTRY - sd=85f4c400, on=1 ***
[  362.623307] *** ispcore_core_ops_init: sd->dev_priv=85f4c400, sd->host_priv=85f4c400 ***
[  362.623314] *** ispcore_core_ops_init: sd->pdev=c06b86a0, sd->ops=c06b8da8 ***
[  362.623320] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[  362.623325] *** ispcore_core_ops_init: ISP device=85460000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[  362.623334] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  362.623343] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f4cc00 (name=gc2053) ***
[  362.623349] *** tx_isp_get_sensor: Found real sensor: 85f4cc00 ***
[  362.623355] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[  362.623361] *** ispcore_core_ops_init: s0 (core_dev) = 85f4c400 from sd->host_priv ***
[  362.623369] ispcore_core_ops_init: core_dev=85f4c400, vic_dev=85f4c000, vic_state=3
[  362.623373] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 3 ***
[  362.623382] *** ispcore_core_ops_init: VIC in ready state (3) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[  362.623390] *** VIC STATE 4: Initializing clocks for streaming ***
[  362.623397] *** Initializing CSI clocks (1 clocks) ***
[  362.623403] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 1 clocks
[  362.623410] isp_subdev_init_clks: Using platform data clock arrays: c06b8ac0
[  362.623416] isp_subdev_init_clks: Using platform data clock configs
[  362.623423] Platform data clock[0]: name=csi, rate=65535
[  362.623432] Clock csi enabled successfully
[  362.648535] CPM clock gates configured
[  362.648549] isp_subdev_init_clks: Successfully initialized 1 clocks
[  362.648556] *** Initializing VIC clocks (2 clocks) ***
[  362.648563] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[  362.648570] isp_subdev_init_clks: Using platform data clock arrays: c06b8bd0
[  362.648578] isp_subdev_init_clks: Using platform data clock configs
[  362.648587] Platform data clock[0]: name=cgu_isp, rate=100000000
[  362.648598] Clock cgu_isp: set rate 100000000 Hz, result=0
[  362.648605] Clock cgu_isp enabled successfully
[  362.648611] Platform data clock[1]: name=isp, rate=65535
[  362.648619] Clock isp enabled successfully
[  362.678513] CPM clock gates configured
[  362.678528] isp_subdev_init_clks: Successfully initialized 2 clocks
[  362.678535] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  362.678545] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f4cc00 (name=gc2053) ***
[  362.678552] *** tx_isp_get_sensor: Found real sensor: 85f4cc00 ***
[  362.678558] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[  362.678564] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[  362.678570] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[  362.678577] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[  362.678584] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[  362.678589] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  362.678595] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  362.678601] tisp_event_init: Initializing ISP event system
[  362.678609] tisp_event_init: SAFE event system initialized with 20 nodes
[  362.678615] tisp_event_set_cb: Setting callback for event 4
[  362.678621] tisp_event_set_cb: Event 4 callback set to c0686b00
[  362.678627] tisp_event_set_cb: Setting callback for event 5
[  362.678633] tisp_event_set_cb: Event 5 callback set to c0686fc8
[  362.678639] tisp_event_set_cb: Setting callback for event 7
[  362.678645] tisp_event_set_cb: Event 7 callback set to c0686b94
[  362.678651] tisp_event_set_cb: Setting callback for event 9
[  362.678658] tisp_event_set_cb: Event 9 callback set to c0686c1c
[  362.678663] tisp_event_set_cb: Setting callback for event 8
[  362.678670] tisp_event_set_cb: Event 8 callback set to c0686ce0
[  362.678677] *** system_irq_func_set: Registered handler c067f9b0 at index 13 ***
[  362.696478] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  362.696494] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[  362.696501] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[  362.696509] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[  362.696516] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[  362.696523] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[  362.696530] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[  362.696537] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[  362.696544] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[  362.696551] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[  362.696558] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[  362.696565] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[  362.696572] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[  362.696579] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[  362.696586] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[  362.696593] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[  362.696599] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[  362.696605] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[  362.696612] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[  362.696619] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[  362.696626] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[  362.696633] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[  362.696639] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[  362.696644] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  362.696651] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[  362.696658] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[  362.696665] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[  362.696672] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[  362.696679] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[  362.696685] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[  362.696693] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[  362.696699] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[  362.696705] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  362.696712] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[  362.696719] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[  362.696726] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[  362.696733] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[  362.696740] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[  362.696747] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[  362.696753] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[  362.696760] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[  362.696767] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[  362.696773] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[  362.696779] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[  362.696787] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[  362.696795] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[  362.696801] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[  362.696808] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[  362.696813] *** tisp_init: ISP control register set to enable processing pipeline ***
[  362.696820] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  362.696827] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[  362.696833] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  362.696839] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[  362.696845] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[  362.696852] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[  362.696863] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=85460000 ***
[  362.704306] *** isp_irq_handle: IRQ 37 received, dev_id=85460000 ***
[  362.704312] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  362.712035] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=85460000 ***
[  362.719483] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[  362.727206] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[  362.734749] *** ISP CORE: After clearing - legacy=0x00000000 ***
[  362.740939] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[  362.749011] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c0687cd8 ***
[  362.757274] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[  362.766518] ae0_interrupt_static: Processing AE0 static interrupt
[  362.766525] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[  362.766531] ae0_interrupt_static: AE0 static interrupt processed
[  362.766538] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[  362.774699] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[  362.808242] *** tisp_init: ISP data flow configured (input->processing->output) ***
[  362.808258] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  362.808265] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[  362.808271] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[  362.808278] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  362.808285] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[  362.808293] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[  362.808299] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[  362.808306] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[  362.808313] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[  362.808319] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[  362.808325] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[  362.808333] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[  362.808339] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[  362.808345] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[  362.808352] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  362.808359] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[  362.808366] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[  362.808375] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[  362.808382] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[  362.808389] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[  362.808396] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[  362.808403] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[  362.808409] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[  362.808415] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[  362.808421] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[  362.808427] *** This should eliminate green frames by enabling proper color processing ***
[  362.808433] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[  362.808440] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[  362.808447] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[  362.808453] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[  362.808460] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[  362.812355] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[  362.812443] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[  362.812491] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[  362.812571] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[  362.812611] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[  362.812683] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[  362.812721] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[  362.812793] *** tisp_init: Standard tuning parameters loaded successfully ***
[  362.812923] *** tisp_init: Custom tuning parameters loaded successfully ***
[  362.812964] tisp_set_csc_version: Setting CSC version 0
[  362.813039] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[  362.813078] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[  362.813151] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[  362.813189] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  362.813263] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  362.813302] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[  362.813374] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  362.813412] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  362.813486] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[  362.813522] *** tisp_init: ISP-VIC frame synchronization enabled ***
[  362.813596] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[  362.813633] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[  362.813733] *** tisp_init: ISP processing pipeline fully enabled ***
[  362.813775] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[  362.813812] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[  362.813885] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[  362.813923] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  362.813996] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  362.814032] tisp_init: ISP memory buffers configured
[  362.814106] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  362.814145] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  362.814220] tiziano_ae_params_refresh: Refreshing AE parameters
[  362.814441] tiziano_ae_params_refresh: AE parameters refreshed
[  362.814514] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  362.814552] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  362.814624] tiziano_ae_para_addr: Setting up AE parameter addresses
[  362.814660] tiziano_ae_para_addr: AE parameter addresses configured
[  362.814733] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  362.814771] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  362.814847] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  362.814886] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  362.814961] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  362.814999] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  362.815072] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  362.815110] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b9db814 (Binary Ninja EXACT) ***
[  362.815183] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  362.815221] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  362.815295] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  362.815332] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  362.815405] tiziano_ae_set_hardware_param: Parameters written to AE0
[  362.815443] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  362.815526] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  362.815564] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  362.815639] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  362.815677] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  362.815750] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  362.815788] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  362.815861] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  362.815899] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  362.815972] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  362.816009] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  362.816109] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  362.816149] tiziano_ae_set_hardware_param: Parameters written to AE1
[  362.816186] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  362.816261] *** system_irq_func_set: Registered handler c0687cd8 at index 10 ***
[  362.827257] *** system_irq_func_set: Registered handler c0687dcc at index 27 ***
[  362.839110] *** system_irq_func_set: Registered handler c0687cd8 at index 26 ***
[  362.850575] *** system_irq_func_set: Registered handler c0687eb4 at index 29 ***
[  362.864201] *** system_irq_func_set: Registered handler c0687e40 at index 28 ***
[  362.888513] *** system_irq_func_set: Registered handler c0687f28 at index 30 ***
[  362.906332] *** system_irq_func_set: Registered handler c0687f7c at index 20 ***
[  362.913992] *** system_irq_func_set: Registered handler c0687fd0 at index 18 ***
[  362.931773] *** system_irq_func_set: Registered handler c0688024 at index 31 ***
[  362.948503] *** system_irq_func_set: Registered handler c0688078 at index 11 ***
[  362.966310] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  362.966332] tiziano_deflicker_expt: Generated 119 LUT entries
[  362.966339] tisp_event_set_cb: Setting callback for event 1
[  362.966347] tisp_event_set_cb: Event 1 callback set to c06878d8
[  362.966353] tisp_event_set_cb: Setting callback for event 6
[  362.966359] tisp_event_set_cb: Event 6 callback set to c0686e38
[  362.966365] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  362.966371] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  362.966379] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  362.966386] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  362.966393] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  362.966399] tiziano_awb_init: AWB hardware blocks enabled
[  362.966404] tiziano_gamma_init: Initializing Gamma processing
[  362.966409] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  362.966469] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  362.966475] tiziano_gib_init: Initializing GIB processing
[  362.966480] tiziano_lsc_init: Initializing LSC processing
[  362.966485] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  362.966492] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  362.966499] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  362.966506] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  362.966511] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  362.966569] tiziano_ccm_init: Initializing Color Correction Matrix
[  362.966575] tiziano_ccm_init: Using linear CCM parameters
[  362.966581] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  362.966587] jz_isp_ccm: EV=64, CT=9984
[  362.966593] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  362.966599] cm_control: saturation=128
[  362.966605] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  362.966611] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  362.966617] tiziano_ccm_init: CCM initialized successfully
[  362.966622] tiziano_dmsc_init: Initializing DMSC processing
[  362.966627] tiziano_sharpen_init: Initializing Sharpening
[  362.966633] tiziano_sharpen_init: Using linear sharpening parameters
[  362.966639] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  362.966645] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  362.966652] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  362.966678] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  362.966685] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  362.966691] tiziano_sharpen_init: Sharpening initialized successfully
[  362.966696] tiziano_sdns_init: Initializing SDNS processing
[  362.966704] tiziano_sdns_init: Using linear SDNS parameters
[  362.966710] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  362.966717] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  362.966723] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  362.966755] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  362.966762] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  362.966767] tiziano_sdns_init: SDNS processing initialized successfully
[  362.966774] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  362.966779] tiziano_mdns_init: Using linear MDNS parameters
[  362.966790] tiziano_mdns_init: MDNS processing initialized successfully
[  362.966795] tiziano_clm_init: Initializing CLM processing
[  362.966801] tiziano_dpc_init: Initializing DPC processing
[  362.966806] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  362.966812] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  362.966819] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  362.966825] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  362.966839] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  362.966846] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  362.966852] tiziano_hldc_init: Initializing HLDC processing
[  362.966859] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  362.966865] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  362.966872] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  362.966879] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  362.966886] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  362.966893] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  362.966900] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  362.966907] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  362.966914] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  362.966921] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  362.966928] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  362.966935] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  362.966942] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  362.966947] tiziano_adr_params_refresh: Refreshing ADR parameters
[  362.966953] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  362.966959] tiziano_adr_params_init: Initializing ADR parameter arrays
[  362.966966] tisp_adr_set_params: Writing ADR parameters to registers
[  362.966998] tisp_adr_set_params: ADR parameters written to hardware
[  362.967004] tisp_event_set_cb: Setting callback for event 18
[  362.967011] tisp_event_set_cb: Event 18 callback set to c0687fd0
[  362.967017] tisp_event_set_cb: Setting callback for event 2
[  362.967023] tisp_event_set_cb: Event 2 callback set to c0686ad4
[  362.967029] tiziano_adr_init: ADR processing initialized successfully
[  362.967035] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  362.967040] tiziano_bcsh_init: Initializing BCSH processing
[  362.967045] tiziano_ydns_init: Initializing YDNS processing
[  362.967051] tiziano_rdns_init: Initializing RDNS processing
[  362.967057] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[  362.967071] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x5f80000 (Binary Ninja EXACT) ***
[  362.967078] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x5f81000 (Binary Ninja EXACT) ***
[  362.967085] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x5f82000 (Binary Ninja EXACT) ***
[  362.967092] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x5f83000 (Binary Ninja EXACT) ***
[  362.967099] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x5f84000 (Binary Ninja EXACT) ***
[  362.967106] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x5f84800 (Binary Ninja EXACT) ***
[  362.967113] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x5f85000 (Binary Ninja EXACT) ***
[  362.967120] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x5f85800 (Binary Ninja EXACT) ***
[  362.967127] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[  362.967133] *** tisp_init: AE0 buffer allocated at 0x05f80000 ***
[  362.967139] *** CRITICAL FIX: data_b2f3c initialized to 0x85f80000 (prevents stack corruption) ***
[  362.967148] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x5f88000 (Binary Ninja EXACT) ***
[  362.967155] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x5f89000 (Binary Ninja EXACT) ***
[  362.967162] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x5f8a000 (Binary Ninja EXACT) ***
[  362.967169] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x5f8b000 (Binary Ninja EXACT) ***
[  362.967176] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x5f8c000 (Binary Ninja EXACT) ***
[  362.967183] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x5f8c800 (Binary Ninja EXACT) ***
[  362.967190] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x5f8d000 (Binary Ninja EXACT) ***
[  362.967197] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x5f8d800 (Binary Ninja EXACT) ***
[  362.967204] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[  362.967210] *** tisp_init: AE1 buffer allocated at 0x05f88000 ***
[  362.967215] *** tisp_init: FINAL REGISTER SEQUENCE ***
[  362.967222] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  362.967229] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[  362.967235] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[  362.967241] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  362.967247] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  362.967254] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  362.967263] tiziano_ae_params_refresh: Refreshing AE parameters
[  362.967273] tiziano_ae_params_refresh: AE parameters refreshed
[  362.967278] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  362.967284] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  362.967290] tiziano_ae_para_addr: Setting up AE parameter addresses
[  362.967295] tiziano_ae_para_addr: AE parameter addresses configured
[  362.967302] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  362.967309] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  362.967316] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  362.967323] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  362.967330] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  362.967337] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  362.967344] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  362.967351] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b9db814 (Binary Ninja EXACT) ***
[  362.967358] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  362.967365] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
d[  362.967371] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  362.967379] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  362.967385] tiziano_ae_set_hardware_param: Parameters written to AE0
[  362.967391] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  362.967397] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  362.967404] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  362.967411] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  362.967417] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  362.967424] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  362.967431] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  362.967437] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  362.967444] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  362.967451] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  362.967457] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  362.967464] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  362.967470] tiziano_ae_set_hardware_param: Parameters written to AE1
[  362.967476] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  362.967483] *** system_irq_func_set: Registered handler c0687cd8 at index 10 ***
[  362.979548] *** system_irq_func_set: Registered handler c0687dcc at index 27 ***
[  362.993471] *** system_irq_func_set: Registered handler c0687cd8 at index 26 ***
[  363.008503] *** system_irq_func_set: Registered handler c0687eb4 at index 29 ***
[  363.020007] *** system_irq_func_set: Registered handler c0687e40 at index 28 ***
[  363.037977] *** system_irq_func_set: Registered handler c0687f28 at index 30 ***
[  363.058165] *** system_irq_func_set: Registered handler c0687f7c at index 20 ***
[  363.068264] *** system_irq_func_set: Registered handler c0687fd0 at index 18 ***
[  363.088459] *** system_irq_func_set: Registered handler c0688024 at index 31 ***
[  363.105111] *** system_irq_func_set: Registered handler c0688078 at index 11 ***
[  363.118514] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  363.118537] tiziano_deflicker_expt: Generated 119 LUT entries
[  363.118543] tisp_event_set_cb: Setting callback for event 1
[  363.118551] tisp_event_set_cb: Event 1 callback set to c06878d8
[  363.118557] tisp_event_set_cb: Setting callback for event 6
[  363.118563] tisp_event_set_cb: Event 6 callback set to c0686e38
[  363.118569] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  363.118575] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  363.118583] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  363.118591] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  363.118597] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  363.118603] tiziano_awb_init: AWB hardware blocks enabled
[  363.118609] tiziano_gamma_init: Initializing Gamma processing
[  363.118614] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  363.118674] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  363.118679] tiziano_gib_init: Initializing GIB processing
[  363.118685] tiziano_lsc_init: Initializing LSC processing
[  363.118690] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  363.118697] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  363.118704] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  363.118711] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  363.118717] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  363.118774] tiziano_ccm_init: Initializing Color Correction Matrix
[  363.118779] tiziano_ccm_init: Using linear CCM parameters
[  363.118785] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  363.118792] jz_isp_ccm: EV=64, CT=9984
[  363.118799] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  363.118805] cm_control: saturation=128
[  363.118810] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  363.118817] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  363.118822] tiziano_ccm_init: CCM initialized successfully
[  363.118827] tiziano_dmsc_init: Initializing DMSC processing
[  363.118833] tiziano_sharpen_init: Initializing Sharpening
[  363.118838] tiziano_sharpen_init: Using linear sharpening parameters
[  363.118843] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  363.118851] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  363.118857] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  363.118883] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  363.118890] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  363.118895] tiziano_sharpen_init: Sharpening initialized successfully
[  363.118901] tiziano_sdns_init: Initializing SDNS processing
[  363.118909] tiziano_sdns_init: Using linear SDNS parameters
[  363.118915] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  363.118921] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  363.118927] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  363.118960] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  363.118967] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  363.118973] tiziano_sdns_init: SDNS processing initialized successfully
[  363.118979] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  363.118985] tiziano_mdns_init: Using linear MDNS parameters
[  363.118995] tiziano_mdns_init: MDNS processing initialized successfully
[  363.119001] tiziano_clm_init: Initializing CLM processing
[  363.119006] tiziano_dpc_init: Initializing DPC processing
[  363.119011] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  363.119017] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  363.119024] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  363.119030] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  363.119045] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  363.119051] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  363.119057] tiziano_hldc_init: Initializing HLDC processing
[  363.119063] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  363.119070] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  363.119077] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  363.119084] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  363.119091] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  363.119098] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  363.119105] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  363.119112] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  363.119119] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  363.119126] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  363.119133] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  363.119140] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  363.119147] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  363.119153] tiziano_adr_params_refresh: Refreshing ADR parameters
[  363.119159] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  363.119164] tiziano_adr_params_init: Initializing ADR parameter arrays
[  363.119171] tisp_adr_set_params: Writing ADR parameters to registers
[  363.119203] tisp_adr_set_params: ADR parameters written to hardware
[  363.119209] tisp_event_set_cb: Setting callback for event 18
[  363.119216] tisp_event_set_cb: Event 18 callback set to c0687fd0
[  363.119221] tisp_event_set_cb: Setting callback for event 2
[  363.119228] tisp_event_set_cb: Event 2 callback set to c0686ad4
[  363.119233] tiziano_adr_init: ADR processing initialized successfully
[  363.119240] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  363.119245] tiziano_bcsh_init: Initializing BCSH processing
[  363.119251] tiziano_ydns_init: Initializing YDNS processing
[  363.119256] tiziano_rdns_init: Initializing RDNS processing
[  363.119261] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  363.119267] tisp_event_init: Initializing ISP event system
[  363.119273] tisp_event_init: SAFE event system initialized with 20 nodes
[  363.119279] tisp_event_set_cb: Setting callback for event 4
[  363.119286] tisp_event_set_cb: Event 4 callback set to c0686b00
[  363.119292] tisp_event_set_cb: Setting callback for event 5
[  363.119298] tisp_event_set_cb: Event 5 callback set to c0686fc8
[  363.119304] tisp_event_set_cb: Setting callback for event 7
[  363.119311] tisp_event_set_cb: Event 7 callback set to c0686b94
[  363.119316] tisp_event_set_cb: Setting callback for event 9
[  363.119323] tisp_event_set_cb: Event 9 callback set to c0686c1c
[  363.119329] tisp_event_set_cb: Setting callback for event 8
[  363.119335] tisp_event_set_cb: Event 8 callback set to c0686ce0
[  363.119341] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  363.119347] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  363.119353] tisp_param_operate_init: Initializing parameter operations
[  363.119361] tisp_netlink_init: Initializing netlink communication
[  363.119367] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  363.119397] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  363.119409] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[  363.119421] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[  363.119427] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[  363.119434] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  363.119439] tisp_code_create_tuning_node: Device already created, skipping
[  363.119445] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  363.119451] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  363.119458] *** ispcore_core_ops_init: Second tisp_init completed ***
[  363.119463] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[  363.119473] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[  363.119481] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  363.119486] *** ISP CORE: Hardware interrupt generation ENABLED ***
[  363.119492] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  363.119498] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[  363.119503] ispcore_core_ops_init: Complete, result=0<6>[  363.119509] *** tx_isp_video_s_stream: Core init SUCCESS ***
[  363.119515] *** tx_isp_video_s_stream: Activating VIC subdev (state 3 -> 2) before CSI init ***
[  363.119523] *** tx_isp_video_s_stream: VIC subdev activation done, state=3 ***
[  363.119529] *** tx_isp_video_s_stream: Activating CSI subdev (state 1 -> 2) before CSI init ***
[  363.119537] *** tx_isp_video_s_stream: CSI subdev activation done, state=2 ***
[  363.119543] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[  363.119551] csi_core_ops_init: sd=84b40800, csi_dev=84b40800, enable=1
[  363.119558] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  363.119567] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f4cc00 (name=gc2053) ***
[  363.119575] *** tx_isp_get_sensor: Found real sensor: 85f4cc00 ***
[  363.119581] *** csi_core_ops_init: interface_type=1 (1=MIPI, 2=DVP) ***
[  363.119587] *** csi_core_ops_init: Set csi_dev->interface_type = 1 ***
root@ing-wyze-cam3-a000 ~# dmesg 
[  362.966506] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  362.966511] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  362.966569] tiziano_ccm_init: Initializing Color Correction Matrix
[  362.966575] tiziano_ccm_init: Using linear CCM parameters
[  362.966581] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  362.966587] jz_isp_ccm: EV=64, CT=9984
[  362.966593] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  362.966599] cm_control: saturation=128
[  362.966605] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  362.966611] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  362.966617] tiziano_ccm_init: CCM initialized successfully
[  362.966622] tiziano_dmsc_init: Initializing DMSC processing
[  362.966627] tiziano_sharpen_init: Initializing Sharpening
[  362.966633] tiziano_sharpen_init: Using linear sharpening parameters
[  362.966639] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  362.966645] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  362.966652] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  362.966678] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  362.966685] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  362.966691] tiziano_sharpen_init: Sharpening initialized successfully
[  362.966696] tiziano_sdns_init: Initializing SDNS processing
[  362.966704] tiziano_sdns_init: Using linear SDNS parameters
[  362.966710] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  362.966717] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  362.966723] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  362.966755] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  362.966762] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  362.966767] tiziano_sdns_init: SDNS processing initialized successfully
[  362.966774] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  362.966779] tiziano_mdns_init: Using linear MDNS parameters
[  362.966790] tiziano_mdns_init: MDNS processing initialized successfully
[  362.966795] tiziano_clm_init: Initializing CLM processing
[  362.966801] tiziano_dpc_init: Initializing DPC processing
[  362.966806] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  362.966812] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  362.966819] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  362.966825] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  362.966839] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  362.966846] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  362.966852] tiziano_hldc_init: Initializing HLDC processing
[  362.966859] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  362.966865] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  362.966872] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  362.966879] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  362.966886] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  362.966893] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  362.966900] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  362.966907] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  362.966914] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  362.966921] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  362.966928] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  362.966935] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  362.966942] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  362.966947] tiziano_adr_params_refresh: Refreshing ADR parameters
[  362.966953] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  362.966959] tiziano_adr_params_init: Initializing ADR parameter arrays
[  362.966966] tisp_adr_set_params: Writing ADR parameters to registers
[  362.966998] tisp_adr_set_params: ADR parameters written to hardware
[  362.967004] tisp_event_set_cb: Setting callback for event 18
[  362.967011] tisp_event_set_cb: Event 18 callback set to c0687fd0
[  362.967017] tisp_event_set_cb: Setting callback for event 2
[  362.967023] tisp_event_set_cb: Event 2 callback set to c0686ad4
[  362.967029] tiziano_adr_init: ADR processing initialized successfully
[  362.967035] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  362.967040] tiziano_bcsh_init: Initializing BCSH processing
[  362.967045] tiziano_ydns_init: Initializing YDNS processing
[  362.967051] tiziano_rdns_init: Initializing RDNS processing
[  362.967057] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[  362.967071] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x5f80000 (Binary Ninja EXACT) ***
[  362.967078] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x5f81000 (Binary Ninja EXACT) ***
[  362.967085] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x5f82000 (Binary Ninja EXACT) ***
[  362.967092] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x5f83000 (Binary Ninja EXACT) ***
[  362.967099] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x5f84000 (Binary Ninja EXACT) ***
[  362.967106] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x5f84800 (Binary Ninja EXACT) ***
[  362.967113] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x5f85000 (Binary Ninja EXACT) ***
[  362.967120] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x5f85800 (Binary Ninja EXACT) ***
[  362.967127] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[  362.967133] *** tisp_init: AE0 buffer allocated at 0x05f80000 ***
[  362.967139] *** CRITICAL FIX: data_b2f3c initialized to 0x85f80000 (prevents stack corruption) ***
[  362.967148] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x5f88000 (Binary Ninja EXACT) ***
[  362.967155] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x5f89000 (Binary Ninja EXACT) ***
[  362.967162] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x5f8a000 (Binary Ninja EXACT) ***
[  362.967169] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x5f8b000 (Binary Ninja EXACT) ***
[  362.967176] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x5f8c000 (Binary Ninja EXACT) ***
[  362.967183] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x5f8c800 (Binary Ninja EXACT) ***
[  362.967190] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x5f8d000 (Binary Ninja EXACT) ***
[  362.967197] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x5f8d800 (Binary Ninja EXACT) ***
[  362.967204] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[  362.967210] *** tisp_init: AE1 buffer allocated at 0x05f88000 ***
[  362.967215] *** tisp_init: FINAL REGISTER SEQUENCE ***
[  362.967222] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  362.967229] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[  362.967235] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[  362.967241] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  362.967247] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  362.967254] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  362.967263] tiziano_ae_params_refresh: Refreshing AE parameters
[  362.967273] tiziano_ae_params_refresh: AE parameters refreshed
[  362.967278] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  362.967284] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  362.967290] tiziano_ae_para_addr: Setting up AE parameter addresses
[  362.967295] tiziano_ae_para_addr: AE parameter addresses configured
[  362.967302] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  362.967309] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  362.967316] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  362.967323] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  362.967330] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  362.967337] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  362.967344] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  362.967351] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b9db814 (Binary Ninja EXACT) ***
[  362.967358] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  362.967365] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  362.967371] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  362.967379] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  362.967385] tiziano_ae_set_hardware_param: Parameters written to AE0
[  362.967391] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  362.967397] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  362.967404] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  362.967411] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  362.967417] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  362.967424] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  362.967431] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  362.967437] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  362.967444] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  362.967451] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  362.967457] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  362.967464] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  362.967470] tiziano_ae_set_hardware_param: Parameters written to AE1
[  362.967476] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  362.967483] *** system_irq_func_set: Registered handler c0687cd8 at index 10 ***
[  362.979548] *** system_irq_func_set: Registered handler c0687dcc at index 27 ***
[  362.993471] *** system_irq_func_set: Registered handler c0687cd8 at index 26 ***
[  363.008503] *** system_irq_func_set: Registered handler c0687eb4 at index 29 ***
[  363.020007] *** system_irq_func_set: Registered handler c0687e40 at index 28 ***
[  363.037977] *** system_irq_func_set: Registered handler c0687f28 at index 30 ***
[  363.058165] *** system_irq_func_set: Registered handler c0687f7c at index 20 ***
[  363.068264] *** system_irq_func_set: Registered handler c0687fd0 at index 18 ***
[  363.088459] *** system_irq_func_set: Registered handler c0688024 at index 31 ***
[  363.105111] *** system_irq_func_set: Registered handler c0688078 at index 11 ***
[  363.118514] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  363.118537] tiziano_deflicker_expt: Generated 119 LUT entries
[  363.118543] tisp_event_set_cb: Setting callback for event 1
[  363.118551] tisp_event_set_cb: Event 1 callback set to c06878d8
[  363.118557] tisp_event_set_cb: Setting callback for event 6
[  363.118563] tisp_event_set_cb: Event 6 callback set to c0686e38
[  363.118569] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  363.118575] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  363.118583] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  363.118591] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  363.118597] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  363.118603] tiziano_awb_init: AWB hardware blocks enabled
[  363.118609] tiziano_gamma_init: Initializing Gamma processing
[  363.118614] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  363.118674] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  363.118679] tiziano_gib_init: Initializing GIB processing
[  363.118685] tiziano_lsc_init: Initializing LSC processing
[  363.118690] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  363.118697] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  363.118704] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  363.118711] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  363.118717] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  363.118774] tiziano_ccm_init: Initializing Color Correction Matrix
[  363.118779] tiziano_ccm_init: Using linear CCM parameters
[  363.118785] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  363.118792] jz_isp_ccm: EV=64, CT=9984
[  363.118799] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  363.118805] cm_control: saturation=128
[  363.118810] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  363.118817] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  363.118822] tiziano_ccm_init: CCM initialized successfully
[  363.118827] tiziano_dmsc_init: Initializing DMSC processing
[  363.118833] tiziano_sharpen_init: Initializing Sharpening
[  363.118838] tiziano_sharpen_init: Using linear sharpening parameters
[  363.118843] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  363.118851] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  363.118857] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  363.118883] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  363.118890] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  363.118895] tiziano_sharpen_init: Sharpening initialized successfully
[  363.118901] tiziano_sdns_init: Initializing SDNS processing
[  363.118909] tiziano_sdns_init: Using linear SDNS parameters
[  363.118915] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  363.118921] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  363.118927] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  363.118960] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  363.118967] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  363.118973] tiziano_sdns_init: SDNS processing initialized successfully
[  363.118979] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  363.118985] tiziano_mdns_init: Using linear MDNS parameters
[  363.118995] tiziano_mdns_init: MDNS processing initialized successfully
[  363.119001] tiziano_clm_init: Initializing CLM processing
[  363.119006] tiziano_dpc_init: Initializing DPC processing
[  363.119011] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  363.119017] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  363.119024] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  363.119030] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  363.119045] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  363.119051] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  363.119057] tiziano_hldc_init: Initializing HLDC processing
[  363.119063] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  363.119070] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  363.119077] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  363.119084] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  363.119091] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  363.119098] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  363.119105] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  363.119112] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  363.119119] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  363.119126] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  363.119133] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  363.119140] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  363.119147] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  363.119153] tiziano_adr_params_refresh: Refreshing ADR parameters
[  363.119159] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  363.119164] tiziano_adr_params_init: Initializing ADR parameter arrays
[  363.119171] tisp_adr_set_params: Writing ADR parameters to registers
[  363.119203] tisp_adr_set_params: ADR parameters written to hardware
[  363.119209] tisp_event_set_cb: Setting callback for event 18
[  363.119216] tisp_event_set_cb: Event 18 callback set to c0687fd0
[  363.119221] tisp_event_set_cb: Setting callback for event 2
[  363.119228] tisp_event_set_cb: Event 2 callback set to c0686ad4
[  363.119233] tiziano_adr_init: ADR processing initialized successfully
[  363.119240] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  363.119245] tiziano_bcsh_init: Initializing BCSH processing
[  363.119251] tiziano_ydns_init: Initializing YDNS processing
[  363.119256] tiziano_rdns_init: Initializing RDNS processing
[  363.119261] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  363.119267] tisp_event_init: Initializing ISP event system
[  363.119273] tisp_event_init: SAFE event system initialized with 20 nodes
[  363.119279] tisp_event_set_cb: Setting callback for event 4
[  363.119286] tisp_event_set_cb: Event 4 callback set to c0686b00
[  363.119292] tisp_event_set_cb: Setting callback for event 5
[  363.119298] tisp_event_set_cb: Event 5 callback set to c0686fc8
[  363.119304] tisp_event_set_cb: Setting callback for event 7
[  363.119311] tisp_event_set_cb: Event 7 callback set to c0686b94
[  363.119316] tisp_event_set_cb: Setting callback for event 9
[  363.119323] tisp_event_set_cb: Event 9 callback set to c0686c1c
[  363.119329] tisp_event_set_cb: Setting callback for event 8
[  363.119335] tisp_event_set_cb: Event 8 callback set to c0686ce0
[  363.119341] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  363.119347] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  363.119353] tisp_param_operate_init: Initializing parameter operations
[  363.119361] tisp_netlink_init: Initializing netlink communication
[  363.119367] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  363.119397] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  363.119409] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[  363.119421] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[  363.119427] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[  363.119434] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  363.119439] tisp_code_create_tuning_node: Device already created, skipping
[  363.119445] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  363.119451] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  363.119458] *** ispcore_core_ops_init: Second tisp_init completed ***
[  363.119463] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[  363.119473] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[  363.119481] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  363.119486] *** ISP CORE: Hardware interrupt generation ENABLED ***
[  363.119492] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  363.119498] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[  363.119503] ispcore_core_ops_init: Complete, result=0<6>[  363.119509] *** tx_isp_video_s_stream: Core init SUCCESS ***
[  363.119515] *** tx_isp_video_s_stream: Activating VIC subdev (state 3 -> 2) before CSI init ***
[  363.119523] *** tx_isp_video_s_stream: VIC subdev activation done, state=3 ***
[  363.119529] *** tx_isp_video_s_stream: Activating CSI subdev (state 1 -> 2) before CSI init ***
[  363.119537] *** tx_isp_video_s_stream: CSI subdev activation done, state=2 ***
[  363.119543] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[  363.119551] csi_core_ops_init: sd=84b40800, csi_dev=84b40800, enable=1
[  363.119558] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  363.119567] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f4cc00 (name=gc2053) ***
[  363.119575] *** tx_isp_get_sensor: Found real sensor: 85f4cc00 ***
[  363.119581] *** csi_core_ops_init: interface_type=1 (1=MIPI, 2=DVP) ***
[  363.119587] *** csi_core_ops_init: Set csi_dev->interface_type = 1 ***
[  363.198495] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[  363.198510] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[  363.198518] *** vic_core_ops_init: ENTRY - sd=85f4c000, enable=1 ***
[  363.198525] *** vic_core_ops_init: vic_dev=85f4c000, current state check ***
[  363.198532] *** vic_core_ops_init: current_state=3, enable=1 ***
[  363.198538] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[  363.198543] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[  363.198552] *** SENSOR_INIT: gc2053 enable=1 ***
[  363.198558] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[  363.198565] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[  363.198570] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[  363.198576] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[  363.198584] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[  363.198590] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[  363.198596] csi_video_s_stream: sd=84b40800, enable=1
[  363.198603] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[  363.198609] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[  363.198616] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[  363.198623] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f4c000, enable=1 ***
[  363.198630] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  363.198635] *** vic_core_s_stream: STREAM ON ***
[  363.198640] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  363.198646] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  363.198653] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  363.198662] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f4cc00 (name=gc2053) ***
[  363.198668] *** tx_isp_get_sensor: Found real sensor: 85f4cc00 ***
[  363.198674] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  363.198680] *** STREAMING: Configuring CPM registers for VIC access ***
[  363.228482] STREAMING: CPM clocks configured for VIC access
[  363.228497] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  363.228503] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  363.228510] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  363.228516] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  363.228522] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  363.228528] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  363.228538] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  363.228544] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  363.228552] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  363.228558] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  363.228564] *** VIC unlock: Commands written, checking VIC status register ***
[  363.228571] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  363.228577] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  363.228583] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  363.228588] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  363.228594] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  363.228600] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  363.228677] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  363.228685] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  363.228692] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[  363.228700] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[  363.228708] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  363.228714] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  363.228722] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[  363.228728] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  363.228734] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  363.228740] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  363.228746] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  363.228752] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[  363.228758] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  363.228764] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  363.228771] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000001 (expect 0xb5742249) ***
[  363.228777] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  363.228783] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  363.228790] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  363.228796] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  363.228802] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  363.228808] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  363.228815] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  363.228821] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  363.228830] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[  363.228837] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  363.228843] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  363.228851] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[  363.228857] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  363.228863] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  363.228869] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  363.228874] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  363.228881] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  363.228888] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  363.228896] ispvic_frame_channel_qbuf: arg1=85f4c000, arg2=  (null)
[  363.228902] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  363.228908] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  363.228915] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  363.228922] ispvic_frame_channel_s_stream: arg1=85f4c000, arg2=1
[  363.228928] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f4c000
[  363.228934] ispvic_frame_channel_s_stream[2471]: streamon
[  363.228941] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  363.228947] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  363.228953] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[  363.228959] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  363.228964] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  363.228972] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  363.228978] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  363.228985] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  363.228991] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  363.228997] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  363.229003] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  363.229009] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  363.229016] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  363.229024] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  363.229032] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  363.229039] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  363.229047] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  363.229055] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  363.229061] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  363.229067] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  363.229072] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  363.229080] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  363.229086] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[  363.229092] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  363.229098] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  363.229104] ispvic_frame_channel_qbuf: arg1=85f4c000, arg2=  (null)
[  363.229110] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  363.229123] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[  363.229132] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[  363.229196] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[  363.229208] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[  363.229215] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[  363.229224] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  363.229230] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  363.229236] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  363.229244] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a, [0x14]=0x00000630 ***
[  363.229251] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[  363.230260] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  363.230266] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[  363.230271] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[  363.230379] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  363.230487] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  363.230494] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[  363.230500] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  363.230506] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  363.230512] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  363.230518] tx_vic_enable_irq: Calling VIC interrupt callback
[  363.230524] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[  363.230531] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[  363.230537] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[  363.230546] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts (9ac0=0x00000000, 9ac8=0x00000000) ***
[  363.230553] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[  363.230561] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[  363.230568] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  363.230574] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  363.230580] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  363.230586] *** tx_vic_enable_irq: completed successfully ***
[  363.747466] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[  363.747478] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[  363.747484] *** VIC STATE 4: Calling ispcore_slake_module to initialize ISP core ***
[  363.747492] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[  363.747499] ispcore_slake_module: VIC device=85f4c000, state=4ispcore_slake_module: ISP state >= 3, calling ispcore_core_ops_init
[  363.747508] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  363.747518] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f4cc00 (name=gc2053) ***
[  363.747524] *** tx_isp_get_sensor: Found real sensor: 85f4cc00 ***
[  363.747530] ispcore_slake_module: Using sensor attributes from connected sensor
[  363.747536] *** ispcore_core_ops_init_with_sensor: GOOD-THINGS approach - isp=85460000, sensor_attr=c06e30cc ****** ispcore_core_ops_init_with_sensor: Calling tisp_init with sensor parameters (good-things approach) ***
[  363.747545] *** This will configure MIPI CSI lanes and enable proper interrupt flow ****** ispcore_core_ops_init_with_sensor: Calling tisp_init(&sensor_params, "gc2053") ***
[  363.747554] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[  363.747560] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[  363.747568] *** tisp_init: Invalid sensor dimensions 1x0, using defaults 1920x1080 ***
[  363.747574] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 1920x1080 ***
[  363.747581] tisp_init: Initializing ISP hardware for sensor (1920x1080)
[  363.747586] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  363.747592] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  363.747598] tisp_event_init: Initializing ISP event system
[  363.747605] tisp_event_init: SAFE event system initialized with 20 nodes
[  363.747612] tisp_event_set_cb: Setting callback for event 4
[  363.747618] tisp_event_set_cb: Event 4 callback set to c0686b00
[  363.747624] tisp_event_set_cb: Setting callback for event 5
[  363.747630] tisp_event_set_cb: Event 5 callback set to c0686fc8
[  363.747636] tisp_event_set_cb: Setting callback for event 7
[  363.747643] tisp_event_set_cb: Event 7 callback set to c0686b94
[  363.747648] tisp_event_set_cb: Setting callback for event 9
[  363.747655] tisp_event_set_cb: Event 9 callback set to c0686c1c
[  363.747661] tisp_event_set_cb: Setting callback for event 8
[  363.747667] tisp_event_set_cb: Event 8 callback set to c0686ce0
[  363.747674] *** system_irq_func_set: Registered handler c067f9b0 at index 13 ***
[  363.775582] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  363.775598] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[  363.775606] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[  363.775612] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[  363.775620] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[  363.775627] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[  363.775634] system_reg_write: BLOCKED core-control reg[0xb018]=0x40404040 during streaming (preserve interrupts)
[  363.775642] system_reg_write: BLOCKED core-control reg[0xb01c]=0x40404040 during streaming (preserve interrupts)
[  363.775650] system_reg_write: BLOCKED core-control reg[0xb020]=0x40404040 during streaming (preserve interrupts)
[  363.775657] system_reg_write: BLOCKED core-control reg[0xb024]=0x404040 during streaming (preserve interrupts)
[  363.775664] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[  363.775671] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[  363.775678] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[  363.775685] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[  363.775692] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[  363.775699] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[  363.775706] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[  363.775712] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[  363.775718] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[  363.775725] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[  363.775732] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[  363.775739] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[  363.775745] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[  363.775750] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  363.775758] system_reg_write: BLOCKED reg[0x9804]=0x3f00 during streaming to protect interrupts
[  363.775765] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[  363.775772] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[  363.775778] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[  363.775785] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[  363.775792] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[  363.775800] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[  363.775806] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[  363.775812] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  363.775819] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[  363.775826] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[  363.775833] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[  363.775840] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[  363.775847] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[  363.775854] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[  363.775860] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[  363.775867] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[  363.775874] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[  363.775880] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[  363.775886] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[  363.775895] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 1920x1080)
[  363.775902] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[  363.775908] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[  363.775915] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[  363.775921] *** tisp_init: ISP control register set to enable processing pipeline ***
[  363.775928] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  363.775934] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[  363.775940] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  363.775946] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[  363.775953] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[  363.775960] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[  363.775970] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=85460000 ***
[  363.783420] *** isp_irq_handle: IRQ 37 received, dev_id=85460000 ***
[  363.783425] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  363.791148] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=85460000 ***
[  363.798600] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[  363.806324] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[  363.813862] *** ISP CORE: After clearing - legacy=0x00000000 ***
[  363.820053] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[  363.828127] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c0687cd8 ***
[  363.836388] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[  363.845628] ae0_interrupt_static: Processing AE0 static interrupt
[  363.845635] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[  363.845641] ae0_interrupt_static: AE0 static interrupt processed
[  363.845648] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[  363.853817] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[  363.896369] *** tisp_init: ISP data flow configured (input->processing->output) ***
[  363.896759] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  363.896771] *** tisp_init: STREAMING ACTIVE - Skipping ISP control register write to prevent shutdown ***
[  363.896915] *** tisp_init: VIC streaming detected - keeping ISP controls enabled ***
[  363.896923] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
d[  363.896931] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=SKIPPED, 0x800=1 ***
[  363.896939] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[  363.902184] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[  363.902197] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[  363.902205] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[  363.902211] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[  363.902217] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[  363.902224] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[  363.902231] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[  363.902237] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[  363.902244] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  363.902251] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[  363.902258] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[  363.902267] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[  363.902274] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[  363.902281] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[  363.902288] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[  363.902295] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[  363.902301] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[  363.902307] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[  363.902313] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[  363.902319] *** This should eliminate green frames by enabling proper color processing ***
[  363.902325] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[  363.902333] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[  363.902339] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[  363.902346] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[  363.902353] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[  363.902359] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[  363.902366] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[  363.902373] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[  363.902380] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[  363.902385] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[  363.902391] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[  363.902397] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[  363.902402] *** tisp_init: Standard tuning parameters loaded successfully ***
[  363.902407] *** tisp_init: Custom tuning parameters loaded successfully ***
[  363.902414] tisp_set_csc_version: Setting CSC version 0
[  363.902421] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[  363.902427] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[  363.902433] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[  363.902440] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  363.902447] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  363.902453] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[  363.902458] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  363.902465] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  363.902471] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[  363.902477] *** tisp_init: ISP-VIC frame synchronization enabled ***
[  363.902484] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[  363.902491] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[  363.902496] *** tisp_init: ISP processing pipeline fully enabled ***
[  363.902503] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[  363.902509] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
m[  363.902515] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[  363.902522] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  363.902529] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  363.902535] tisp_init: ISP memory buffers configured
[  363.902540] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  363.902547] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  363.902556] tiziano_ae_params_refresh: Refreshing AE parameters
[  363.902567] tiziano_ae_params_refresh: AE parameters refreshed
[  363.902573] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  363.902579] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  363.902585] tiziano_ae_para_addr: Setting up AE parameter addresses
[  363.902590] tiziano_ae_para_addr: AE parameter addresses configured
[  363.902597] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  363.902604] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  363.902611] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  363.902618] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  363.902625] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  363.902632] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  363.902639] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  363.902647] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b9db814 (Binary Ninja EXACT) ***
[  363.902653] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  363.902661] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  363.902667] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  363.902674] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  363.902680] tiziano_ae_set_hardware_param: Parameters written to AE0
[  363.902687] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  363.902693] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  363.902700] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  363.902707] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  363.902713] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  363.902720] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  363.902727] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  363.902733] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  363.902740] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  363.902747] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  363.902754] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  363.902761] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  363.902767] tiziano_ae_set_hardware_param: Parameters written to AE1
[  363.902772] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  363.902781] *** system_irq_func_set: Registered handler c0687cd8 at index 10 ***
[  363.918494] *** system_irq_func_set: Registered handler c0687dcc at index 27 ***
[  363.936305] *** system_irq_func_set: Registered handler c0687cd8 at index 26 ***
[  363.956491] *** system_irq_func_set: Registered handler c0687eb4 at index 29 ***
[  363.964158] *** system_irq_func_set: Registered handler c0687e40 at index 28 ***
[  363.978464] *** system_irq_func_set: Registered handler c0687f28 at index 30 ***
[  363.996268] *** system_irq_func_set: Registered handler c0687f7c at index 20 ***
[  364.007939] *** system_irq_func_set: Registered handler c0687fd0 at index 18 ***
[  364.029287] *** system_irq_func_set: Registered handler c0688024 at index 31 ***
[  364.036932] *** system_irq_func_set: Registered handler c0688078 at index 11 ***
[  364.054730] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  364.054751] tiziano_deflicker_expt: Generated 119 LUT entries
[  364.054758] tisp_event_set_cb: Setting callback for event 1
[  364.054766] tisp_event_set_cb: Event 1 callback set to c06878d8
[  364.054772] tisp_event_set_cb: Setting callback for event 6
[  364.054779] tisp_event_set_cb: Event 6 callback set to c0686e38
[  364.054785] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  364.054790] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  364.054797] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  364.054805] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  364.054812] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  364.054817] tiziano_awb_init: AWB hardware blocks enabled
[  364.054823] tiziano_gamma_init: Initializing Gamma processing
[  364.054829] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  364.054888] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  364.054894] tiziano_gib_init: Initializing GIB processing
[  364.054899] tiziano_lsc_init: Initializing LSC processing
[  364.054905] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  364.054911] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  364.054918] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  364.054925] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  364.054931] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  364.054988] tiziano_ccm_init: Initializing Color Correction Matrix
[  364.054994] tiziano_ccm_init: Using linear CCM parameters
[  364.054999] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  364.055006] jz_isp_ccm: EV=64, CT=9984
[  364.055013] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  364.055018] cm_control: saturation=128
[  364.055024] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  364.055030] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  364.055035] tiziano_ccm_init: CCM initialized successfully
[  364.055041] tiziano_dmsc_init: Initializing DMSC processing
[  364.055046] tiziano_sharpen_init: Initializing Sharpening
[  364.055051] tiziano_sharpen_init: Using linear sharpening parameters
[  364.055057] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  364.055065] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  364.055070] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  364.055097] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  364.055103] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  364.055109] tiziano_sharpen_init: Sharpening initialized successfully
[  364.055115] tiziano_sdns_init: Initializing SDNS processing
[  364.055123] tiziano_sdns_init: Using linear SDNS parameters
[  364.055128] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  364.055135] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  364.055141] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  364.055173] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  364.055180] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  364.055186] tiziano_sdns_init: SDNS processing initialized successfully
[  364.055193] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  364.055198] tiziano_mdns_init: Using linear MDNS parameters
[  364.055208] tiziano_mdns_init: MDNS processing initialized successfully
[  364.055213] tiziano_clm_init: Initializing CLM processing
[  364.055219] tiziano_dpc_init: Initializing DPC processing
[  364.055224] tiziano_dpc_params_refresh: Refreshing DPC parameters
	[  364.055230] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  364.055237] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  364.055243] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  364.055258] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  364.055265] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  364.055270] tiziano_hldc_init: Initializing HLDC processing
[  364.055277] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  364.055283] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  364.055290] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  364.055297] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  364.055304] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  364.055311] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  364.055318] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  364.055325] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  364.055332] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  364.055339] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  364.055346] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  364.055353] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  364.055360] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  364.055365] tiziano_adr_params_refresh: Refreshing ADR parameters
[  364.055371] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  364.055377] tiziano_adr_params_init: Initializing ADR parameter arrays
[  364.055383] tisp_adr_set_params: Writing ADR parameters to registers
[  364.055416] tisp_adr_set_params: ADR parameters written to hardware
[  364.055421] tisp_event_set_cb: Setting callback for event 18
[  364.055428] tisp_event_set_cb: Event 18 callback set to c0687fd0
[  364.055434] tisp_event_set_cb: Setting callback for event 2
[  364.055441] tisp_event_set_cb: Event 2 callback set to c0686ad4
[  364.055446] tiziano_adr_init: ADR processing initialized successfully
[  364.055452] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  364.055457] tiziano_bcsh_init: Initializing BCSH processing
[  364.055463] tiziano_ydns_init: Initializing YDNS processing
[  364.055468] tiziano_rdns_init: Initializing RDNS processing
[  364.055473] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[  364.055487] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x5f98000 (Binary Ninja EXACT) ***
[  364.055494] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x5f99000 (Binary Ninja EXACT) ***
[  364.055501] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x5f9a000 (Binary Ninja EXACT) ***
[  364.055508] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x5f9b000 (Binary Ninja EXACT) ***
[  364.055515] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x5f9c000 (Binary Ninja EXACT) ***
[  364.055522] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x5f9c800 (Binary Ninja EXACT) ***
[  364.055529] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x5f9d000 (Binary Ninja EXACT) ***
[  364.055536] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x5f9d800 (Binary Ninja EXACT) ***
[  364.055543] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[  364.055549] *** tisp_init: AE0 buffer allocated at 0x05f98000 ***
[  364.055555] *** CRITICAL FIX: data_b2f3c initialized to 0x85f98000 (prevents stack corruption) ***
[  364.055565] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x5fa0000 (Binary Ninja EXACT) ***
[  364.055571] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x5fa1000 (Binary Ninja EXACT) ***
[  364.055579] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x5fa2000 (Binary Ninja EXACT) ***
[  364.055585] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x5fa3000 (Binary Ninja EXACT) ***
[  364.055593] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x5fa4000 (Binary Ninja EXACT) ***
[  364.055600] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x5fa4800 (Binary Ninja EXACT) ***
[  364.055607] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x5fa5000 (Binary Ninja EXACT) ***
[  364.055614] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x5fa5800 (Binary Ninja EXACT) ***
[  364.055621] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[  364.055627] *** tisp_init: AE1 buffer allocated at 0x05fa0000 ***
[  364.055632] *** tisp_init: FINAL REGISTER SEQUENCE ***
[  364.055639] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  364.055645] *** tisp_init: STREAMING ACTIVE - Skipping second ISP control register write ***
[  364.055651] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  364.055657] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  364.055664] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  364.055672] tiziano_ae_params_refresh: Refreshing AE parameters
[  364.055683] tiziano_ae_params_refresh: AE parameters refreshed
[  364.055689] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  364.055695] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  364.055700] tiziano_ae_para_addr: Setting up AE parameter addresses
[  364.055705] tiziano_ae_para_addr: AE parameter addresses configured
[  364.055712] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  364.055719] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  364.055726] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  364.055733] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  364.055740] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  364.055747] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  364.055754] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  364.055761] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b9db814 (Binary Ninja EXACT) ***
[  364.055768] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  364.055775] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  364.055782] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  364.055789] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  364.055795] tiziano_ae_set_hardware_param: Parameters written to AE0
[  364.055801] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  364.055808] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  364.055815] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  364.055821] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  364.055828] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  364.055835] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  364.055841] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  364.055848] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  364.055855] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  364.055861] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  364.055868] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  364.055875] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  364.055881] tiziano_ae_set_hardware_param: Parameters written to AE1
[  364.055887] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  364.055894] *** system_irq_func_set: Registered handler c0687cd8 at index 10 ***
[  364.074935] *** system_irq_func_set: Registered handler c0687dcc at index 27 ***
[  364.088454] *** system_irq_func_set: Registered handler c0687cd8 at index 26 ***
[  364.104209] *** system_irq_func_set: Registered handler c0687eb4 at index 29 ***
[  364.118473] *** system_irq_func_set: Registered handler c0687e40 at index 28 ***
root@ing-wyze-cam3-a000 ~# dmesg 
[  363.747586] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  363.747592] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  363.747598] tisp_event_init: Initializing ISP event system
[  363.747605] tisp_event_init: SAFE event system initialized with 20 nodes
[  363.747612] tisp_event_set_cb: Setting callback for event 4
[  363.747618] tisp_event_set_cb: Event 4 callback set to c0686b00
[  363.747624] tisp_event_set_cb: Setting callback for event 5
[  363.747630] tisp_event_set_cb: Event 5 callback set to c0686fc8
[  363.747636] tisp_event_set_cb: Setting callback for event 7
[  363.747643] tisp_event_set_cb: Event 7 callback set to c0686b94
[  363.747648] tisp_event_set_cb: Setting callback for event 9
[  363.747655] tisp_event_set_cb: Event 9 callback set to c0686c1c
[  363.747661] tisp_event_set_cb: Setting callback for event 8
[  363.747667] tisp_event_set_cb: Event 8 callback set to c0686ce0
[  363.747674] *** system_irq_func_set: Registered handler c067f9b0 at index 13 ***
[  363.775582] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  363.775598] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[  363.775606] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[  363.775612] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[  363.775620] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[  363.775627] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[  363.775634] system_reg_write: BLOCKED core-control reg[0xb018]=0x40404040 during streaming (preserve interrupts)
[  363.775642] system_reg_write: BLOCKED core-control reg[0xb01c]=0x40404040 during streaming (preserve interrupts)
[  363.775650] system_reg_write: BLOCKED core-control reg[0xb020]=0x40404040 during streaming (preserve interrupts)
[  363.775657] system_reg_write: BLOCKED core-control reg[0xb024]=0x404040 during streaming (preserve interrupts)
[  363.775664] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[  363.775671] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[  363.775678] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[  363.775685] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[  363.775692] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[  363.775699] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[  363.775706] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[  363.775712] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[  363.775718] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[  363.775725] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[  363.775732] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[  363.775739] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[  363.775745] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[  363.775750] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  363.775758] system_reg_write: BLOCKED reg[0x9804]=0x3f00 during streaming to protect interrupts
[  363.775765] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[  363.775772] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[  363.775778] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[  363.775785] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[  363.775792] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[  363.775800] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[  363.775806] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[  363.775812] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  363.775819] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[  363.775826] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[  363.775833] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[  363.775840] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[  363.775847] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[  363.775854] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[  363.775860] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[  363.775867] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[  363.775874] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[  363.775880] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[  363.775886] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[  363.775895] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 1920x1080)
[  363.775902] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[  363.775908] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[  363.775915] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[  363.775921] *** tisp_init: ISP control register set to enable processing pipeline ***
[  363.775928] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  363.775934] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[  363.775940] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  363.775946] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[  363.775953] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[  363.775960] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[  363.775970] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=85460000 ***
[  363.783420] *** isp_irq_handle: IRQ 37 received, dev_id=85460000 ***
[  363.783425] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  363.791148] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=85460000 ***
[  363.798600] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[  363.806324] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[  363.813862] *** ISP CORE: After clearing - legacy=0x00000000 ***
[  363.820053] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[  363.828127] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c0687cd8 ***
[  363.836388] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[  363.845628] ae0_interrupt_static: Processing AE0 static interrupt
[  363.845635] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[  363.845641] ae0_interrupt_static: AE0 static interrupt processed
[  363.845648] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[  363.853817] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[  363.896369] *** tisp_init: ISP data flow configured (input->processing->output) ***
[  363.896759] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  363.896771] *** tisp_init: STREAMING ACTIVE - Skipping ISP control register write to prevent shutdown ***
[  363.896915] *** tisp_init: VIC streaming detected - keeping ISP controls enabled ***
[  363.896923] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  363.896931] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=SKIPPED, 0x800=1 ***
[  363.896939] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[  363.902184] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[  363.902197] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[  363.902205] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[  363.902211] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[  363.902217] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[  363.902224] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[  363.902231] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[  363.902237] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[  363.902244] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  363.902251] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[  363.902258] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[  363.902267] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[  363.902274] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[  363.902281] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[  363.902288] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[  363.902295] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[  363.902301] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[  363.902307] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[  363.902313] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[  363.902319] *** This should eliminate green frames by enabling proper color processing ***
[  363.902325] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[  363.902333] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[  363.902339] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[  363.902346] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[  363.902353] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[  363.902359] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[  363.902366] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[  363.902373] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[  363.902380] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[  363.902385] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[  363.902391] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[  363.902397] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[  363.902402] *** tisp_init: Standard tuning parameters loaded successfully ***
[  363.902407] *** tisp_init: Custom tuning parameters loaded successfully ***
[  363.902414] tisp_set_csc_version: Setting CSC version 0
[  363.902421] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[  363.902427] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[  363.902433] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[  363.902440] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  363.902447] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  363.902453] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[  363.902458] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  363.902465] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  363.902471] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[  363.902477] *** tisp_init: ISP-VIC frame synchronization enabled ***
[  363.902484] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[  363.902491] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[  363.902496] *** tisp_init: ISP processing pipeline fully enabled ***
[  363.902503] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[  363.902509] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[  363.902515] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[  363.902522] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  363.902529] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  363.902535] tisp_init: ISP memory buffers configured
[  363.902540] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  363.902547] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  363.902556] tiziano_ae_params_refresh: Refreshing AE parameters
[  363.902567] tiziano_ae_params_refresh: AE parameters refreshed
[  363.902573] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  363.902579] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  363.902585] tiziano_ae_para_addr: Setting up AE parameter addresses
[  363.902590] tiziano_ae_para_addr: AE parameter addresses configured
[  363.902597] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  363.902604] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  363.902611] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  363.902618] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  363.902625] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  363.902632] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  363.902639] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  363.902647] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b9db814 (Binary Ninja EXACT) ***
[  363.902653] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  363.902661] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  363.902667] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  363.902674] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  363.902680] tiziano_ae_set_hardware_param: Parameters written to AE0
[  363.902687] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  363.902693] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  363.902700] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  363.902707] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  363.902713] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  363.902720] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  363.902727] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  363.902733] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  363.902740] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  363.902747] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  363.902754] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  363.902761] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  363.902767] tiziano_ae_set_hardware_param: Parameters written to AE1
[  363.902772] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  363.902781] *** system_irq_func_set: Registered handler c0687cd8 at index 10 ***
[  363.918494] *** system_irq_func_set: Registered handler c0687dcc at index 27 ***
[  363.936305] *** system_irq_func_set: Registered handler c0687cd8 at index 26 ***
[  363.956491] *** system_irq_func_set: Registered handler c0687eb4 at index 29 ***
[  363.964158] *** system_irq_func_set: Registered handler c0687e40 at index 28 ***
[  363.978464] *** system_irq_func_set: Registered handler c0687f28 at index 30 ***
[  363.996268] *** system_irq_func_set: Registered handler c0687f7c at index 20 ***
[  364.007939] *** system_irq_func_set: Registered handler c0687fd0 at index 18 ***
[  364.029287] *** system_irq_func_set: Registered handler c0688024 at index 31 ***
[  364.036932] *** system_irq_func_set: Registered handler c0688078 at index 11 ***
[  364.054730] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  364.054751] tiziano_deflicker_expt: Generated 119 LUT entries
[  364.054758] tisp_event_set_cb: Setting callback for event 1
[  364.054766] tisp_event_set_cb: Event 1 callback set to c06878d8
[  364.054772] tisp_event_set_cb: Setting callback for event 6
[  364.054779] tisp_event_set_cb: Event 6 callback set to c0686e38
[  364.054785] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  364.054790] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  364.054797] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  364.054805] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  364.054812] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  364.054817] tiziano_awb_init: AWB hardware blocks enabled
[  364.054823] tiziano_gamma_init: Initializing Gamma processing
[  364.054829] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  364.054888] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  364.054894] tiziano_gib_init: Initializing GIB processing
[  364.054899] tiziano_lsc_init: Initializing LSC processing
[  364.054905] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  364.054911] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  364.054918] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  364.054925] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  364.054931] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  364.054988] tiziano_ccm_init: Initializing Color Correction Matrix
[  364.054994] tiziano_ccm_init: Using linear CCM parameters
[  364.054999] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  364.055006] jz_isp_ccm: EV=64, CT=9984
[  364.055013] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  364.055018] cm_control: saturation=128
[  364.055024] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  364.055030] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  364.055035] tiziano_ccm_init: CCM initialized successfully
[  364.055041] tiziano_dmsc_init: Initializing DMSC processing
[  364.055046] tiziano_sharpen_init: Initializing Sharpening
[  364.055051] tiziano_sharpen_init: Using linear sharpening parameters
[  364.055057] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  364.055065] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  364.055070] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  364.055097] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  364.055103] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  364.055109] tiziano_sharpen_init: Sharpening initialized successfully
[  364.055115] tiziano_sdns_init: Initializing SDNS processing
[  364.055123] tiziano_sdns_init: Using linear SDNS parameters
[  364.055128] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  364.055135] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  364.055141] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  364.055173] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  364.055180] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  364.055186] tiziano_sdns_init: SDNS processing initialized successfully
[  364.055193] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  364.055198] tiziano_mdns_init: Using linear MDNS parameters
[  364.055208] tiziano_mdns_init: MDNS processing initialized successfully
[  364.055213] tiziano_clm_init: Initializing CLM processing
[  364.055219] tiziano_dpc_init: Initializing DPC processing
[  364.055224] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  364.055230] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  364.055237] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  364.055243] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  364.055258] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  364.055265] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  364.055270] tiziano_hldc_init: Initializing HLDC processing
[  364.055277] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  364.055283] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  364.055290] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  364.055297] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  364.055304] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  364.055311] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  364.055318] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  364.055325] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  364.055332] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  364.055339] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  364.055346] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  364.055353] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  364.055360] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  364.055365] tiziano_adr_params_refresh: Refreshing ADR parameters
[  364.055371] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  364.055377] tiziano_adr_params_init: Initializing ADR parameter arrays
[  364.055383] tisp_adr_set_params: Writing ADR parameters to registers
[  364.055416] tisp_adr_set_params: ADR parameters written to hardware
[  364.055421] tisp_event_set_cb: Setting callback for event 18
[  364.055428] tisp_event_set_cb: Event 18 callback set to c0687fd0
[  364.055434] tisp_event_set_cb: Setting callback for event 2
[  364.055441] tisp_event_set_cb: Event 2 callback set to c0686ad4
[  364.055446] tiziano_adr_init: ADR processing initialized successfully
[  364.055452] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  364.055457] tiziano_bcsh_init: Initializing BCSH processing
[  364.055463] tiziano_ydns_init: Initializing YDNS processing
[  364.055468] tiziano_rdns_init: Initializing RDNS processing
[  364.055473] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[  364.055487] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x5f98000 (Binary Ninja EXACT) ***
[  364.055494] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x5f99000 (Binary Ninja EXACT) ***
[  364.055501] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x5f9a000 (Binary Ninja EXACT) ***
[  364.055508] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x5f9b000 (Binary Ninja EXACT) ***
[  364.055515] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x5f9c000 (Binary Ninja EXACT) ***
[  364.055522] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x5f9c800 (Binary Ninja EXACT) ***
[  364.055529] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x5f9d000 (Binary Ninja EXACT) ***
[  364.055536] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x5f9d800 (Binary Ninja EXACT) ***
[  364.055543] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[  364.055549] *** tisp_init: AE0 buffer allocated at 0x05f98000 ***
[  364.055555] *** CRITICAL FIX: data_b2f3c initialized to 0x85f98000 (prevents stack corruption) ***
[  364.055565] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x5fa0000 (Binary Ninja EXACT) ***
[  364.055571] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x5fa1000 (Binary Ninja EXACT) ***
[  364.055579] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x5fa2000 (Binary Ninja EXACT) ***
[  364.055585] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x5fa3000 (Binary Ninja EXACT) ***
[  364.055593] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x5fa4000 (Binary Ninja EXACT) ***
[  364.055600] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x5fa4800 (Binary Ninja EXACT) ***
[  364.055607] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x5fa5000 (Binary Ninja EXACT) ***
[  364.055614] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x5fa5800 (Binary Ninja EXACT) ***
[  364.055621] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[  364.055627] *** tisp_init: AE1 buffer allocated at 0x05fa0000 ***
[  364.055632] *** tisp_init: FINAL REGISTER SEQUENCE ***
[  364.055639] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  364.055645] *** tisp_init: STREAMING ACTIVE - Skipping second ISP control register write ***
[  364.055651] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  364.055657] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  364.055664] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  364.055672] tiziano_ae_params_refresh: Refreshing AE parameters
[  364.055683] tiziano_ae_params_refresh: AE parameters refreshed
[  364.055689] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  364.055695] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  364.055700] tiziano_ae_para_addr: Setting up AE parameter addresses
[  364.055705] tiziano_ae_para_addr: AE parameter addresses configured
[  364.055712] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  364.055719] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  364.055726] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  364.055733] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  364.055740] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  364.055747] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  364.055754] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  364.055761] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b9db814 (Binary Ninja EXACT) ***
[  364.055768] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  364.055775] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  364.055782] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  364.055789] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  364.055795] tiziano_ae_set_hardware_param: Parameters written to AE0
[  364.055801] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  364.055808] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  364.055815] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  364.055821] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  364.055828] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  364.055835] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  364.055841] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  364.055848] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  364.055855] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  364.055861] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  364.055868] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  364.055875] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  364.055881] tiziano_ae_set_hardware_param: Parameters written to AE1
[  364.055887] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  364.055894] *** system_irq_func_set: Registered handler c0687cd8 at index 10 ***
[  364.074935] *** system_irq_func_set: Registered handler c0687dcc at index 27 ***
[  364.088454] *** system_irq_func_set: Registered handler c0687cd8 at index 26 ***
[  364.104209] *** system_irq_func_set: Registered handler c0687eb4 at index 29 ***
[  364.118473] *** system_irq_func_set: Registered handler c0687e40 at index 28 ***
[  364.136303] *** system_irq_func_set: Registered handler c0687f28 at index 30 ***
[  364.161483] *** system_irq_func_set: Registered handler c0687f7c at index 20 ***
[  364.178462] *** system_irq_func_set: Registered handler c0687fd0 at index 18 ***
[  364.196306] *** system_irq_func_set: Registered handler c0688024 at index 31 ***
[  364.206719] *** system_irq_func_set: Registered handler c0688078 at index 11 ***
[  364.226606] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  364.226629] tiziano_deflicker_expt: Generated 119 LUT entries
[  364.226635] tisp_event_set_cb: Setting callback for event 1
[  364.226643] tisp_event_set_cb: Event 1 callback set to c06878d8
[  364.226649] tisp_event_set_cb: Setting callback for event 6
[  364.226656] tisp_event_set_cb: Event 6 callback set to c0686e38
[  364.226662] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  364.226667] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  364.226675] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  364.226683] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  364.226690] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  364.226695] tiziano_awb_init: AWB hardware blocks enabled
[  364.226701] tiziano_gamma_init: Initializing Gamma processing
[  364.226706] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  364.226766] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  364.226771] tiziano_gib_init: Initializing GIB processing
[  364.226777] tiziano_lsc_init: Initializing LSC processing
[  364.226782] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  364.226789] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  364.226795] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  364.226803] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  364.226808] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  364.226866] tiziano_ccm_init: Initializing Color Correction Matrix
[  364.226871] tiziano_ccm_init: Using linear CCM parameters
[  364.226877] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  364.226883] jz_isp_ccm: EV=64, CT=9984
[  364.226890] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  364.226896] cm_control: saturation=128
[  364.226901] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  364.226908] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  364.226913] tiziano_ccm_init: CCM initialized successfully
[  364.226919] tiziano_dmsc_init: Initializing DMSC processing
[  364.226924] tiziano_sharpen_init: Initializing Sharpening
[  364.226929] tiziano_sharpen_init: Using linear sharpening parameters
[  364.226935] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  364.226942] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  364.226948] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  364.226975] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  364.226981] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  364.226987] tiziano_sharpen_init: Sharpening initialized successfully
[  364.226993] tiziano_sdns_init: Initializing SDNS processing
[  364.227001] tiziano_sdns_init: Using linear SDNS parameters
[  364.227006] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  364.227013] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  364.227019] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  364.227052] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  364.227059] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  364.227064] tiziano_sdns_init: SDNS processing initialized successfully
[  364.227071] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  364.227076] tiziano_mdns_init: Using linear MDNS parameters
[  364.227087] tiziano_mdns_init: MDNS processing initialized successfully
[  364.227092] tiziano_clm_init: Initializing CLM processing
[  364.227097] tiziano_dpc_init: Initializing DPC processing
[  364.227103] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  364.227109] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  364.227115] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  364.227121] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  364.227136] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  364.227143] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  364.227148] tiziano_hldc_init: Initializing HLDC processing
[  364.227155] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  364.227161] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  364.227168] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  364.227175] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  364.227182] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  364.227189] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  364.227196] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  364.227203] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  364.227210] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  364.227217] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  364.227224] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  364.227231] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  364.227238] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  364.227243] tiziano_adr_params_refresh: Refreshing ADR parameters
[  364.227249] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  364.227255] tiziano_adr_params_init: Initializing ADR parameter arrays
[  364.227262] tisp_adr_set_params: Writing ADR parameters to registers
[  364.227294] tisp_adr_set_params: ADR parameters written to hardware
[  364.227300] tisp_event_set_cb: Setting callback for event 18
[  364.227307] tisp_event_set_cb: Event 18 callback set to c0687fd0
[  364.227313] tisp_event_set_cb: Setting callback for event 2
[  364.227319] tisp_event_set_cb: Event 2 callback set to c0686ad4
[  364.227324] tiziano_adr_init: ADR processing initialized successfully
[  364.227331] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  364.227336] tiziano_bcsh_init: Initializing BCSH processing
[  364.227341] tiziano_ydns_init: Initializing YDNS processing
[  364.227347] tiziano_rdns_init: Initializing RDNS processing
[  364.227352] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  364.227357] tisp_event_init: Initializing ISP event system
[  364.227365] tisp_event_init: SAFE event system initialized with 20 nodes
[  364.227371] tisp_event_set_cb: Setting callback for event 4
[  364.227377] tisp_event_set_cb: Event 4 callback set to c0686b00
[  364.227383] tisp_event_set_cb: Setting callback for event 5
[  364.227389] tisp_event_set_cb: Event 5 callback set to c0686fc8
[  364.227395] tisp_event_set_cb: Setting callback for event 7
[  364.227401] tisp_event_set_cb: Event 7 callback set to c0686b94
[  364.227407] tisp_event_set_cb: Setting callback for event 9
[  364.227413] tisp_event_set_cb: Event 9 callback set to c0686c1c
[  364.227419] tisp_event_set_cb: Setting callback for event 8
[  364.227425] tisp_event_set_cb: Event 8 callback set to c0686ce0
[  364.227431] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  364.227437] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  364.227443] tisp_param_operate_init: Initializing parameter operations
[  364.227451] tisp_netlink_init: Initializing netlink communication
[  364.227456] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  364.227487] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  364.227499] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[  364.227511] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[  364.227517] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[  364.227524] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  364.227529] tisp_code_create_tuning_node: Device already created, skipping
[  364.227535] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  364.227541] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  364.227549] *** ispcore_core_ops_init_with_sensor: tisp_init SUCCESS - MIPI CSI should now be configured ***
[  364.227555] *** ispcore_core_ops_init_with_sensor: VIC already in state 4 (>= 3) ****** ispcore_core_ops_init_with_sensor: Calling tx_isp_subdev_pipo to program VIC and start MDMA/IRQs ***
[  364.227563] *** tx_isp_subdev_pipo: EXACT Binary Ninja MCP implementation ***
[  364.227571] tx_isp_subdev_pipo: entry - sd=85f4c000, arg=85460000
[  364.227577] tx_isp_subdev_pipo: vic_dev retrieved from host_priv: 85f4c000
[  364.227583] tx_isp_subdev_pipo: set processing = 1 (Binary Ninja offset 0x20c)
[  364.227589] tx_isp_subdev_pipo: arg is not NULL - initializing pipe structures (Binary Ninja MCP)
[  364.227595] tx_isp_subdev_pipo: initialized linked list heads (Binary Ninja MCP)
[  364.227600] tx_isp_subdev_pipo: initialized spinlock (Binary Ninja MCP)
[  364.227606] *** CRITICAL: Set ispvic_frame_channel_s_stream at raw_pipe[3] (offset 0xc) ***
[  364.227612] *** tx_isp_subdev_pipo: GOOD-THINGS approach - deferring buffer allocation ***
[  364.227617] *** Buffers will be allocated on-demand during QBUF operations ***
[  364.227623] tx_isp_subdev_pipo: initialized buffer index 0 (allocation deferred)
[  364.227630] tx_isp_subdev_pipo: cleared VIC register at offset 0x318 for buffer 0
[  364.227637] tx_isp_subdev_pipo: initialized buffer index 1 (allocation deferred)
[  364.227643] tx_isp_subdev_pipo: cleared VIC register at offset 0x31c for buffer 1
[  364.227649] tx_isp_subdev_pipo: initialized buffer index 2 (allocation deferred)
[  364.227656] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[  364.227662] tx_isp_subdev_pipo: initialized buffer index 3 (allocation deferred)
[  364.227669] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[  364.227675] tx_isp_subdev_pipo: initialized buffer index 4 (allocation deferred)
[  364.227681] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[  364.227687] *** tx_isp_subdev_pipo: Using GOOD-THINGS deferred buffer allocation strategy ***
[  364.227693] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[  364.227699] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[  364.227705] *** tx_isp_subdev_pipo: RESETTING stream_state to 0 before calling ispvic_frame_channel_s_stream ***
[  364.227711] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_qbuf to write buffer addresses ***
[  364.227717] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  364.227725] ispvic_frame_channel_qbuf: arg1=85f4c000, arg2=  (null)
[  364.227731] *** tx_isp_subdev_pipo: ispvic_frame_channel_qbuf SUCCESS - buffer addresses written to VIC hardware ***
---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
[  364.227738] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_s_stream to start VIC streaming ***
[  364.227744] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  364.227751] ispvic_frame_channel_s_stream: arg1=85f4c000, arg2=1
[  364.227757] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f4c000
[  364.227763] ispvic_frame_channel_s_stream[2471]: streamon
[  364.227770] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  364.227776] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  364.227782] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[  364.227788] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  364.227793] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  364.227801] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  364.227807] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  364.227814] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  364.227820] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  364.227826] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  364.227832] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  364.227838] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  364.227845] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  364.227852] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  364.227860] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  364.227868] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  364.227875] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  364.227883] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  364.227889] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  364.227895] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  364.227901] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  364.227908] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  364.227915] *** tx_isp_subdev_pipo: ispvic_frame_channel_s_stream SUCCESS - VIC streaming started! ***
[  364.227920] *** tx_isp_subdev_pipo: CALLING vic_core_s_stream to enable VIC interrupts ***
[  364.227927] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f4c000, enable=1 ***
[  364.227933] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  364.227939] *** vic_core_s_stream: STREAM ON ***
[  364.227945] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[  364.227951] *** tx_isp_subdev_pipo: vic_core_s_stream SUCCESS - VIC interrupts should now be ENABLED! ***
[  364.227957] tx_isp_subdev_pipo: completed successfully, returning 0
[  364.227962] *** ispcore_core_ops_init_with_sensor: SUCCESS - Core initialized and VIC streaming/IRQs armed ***
[  364.227967] ispcore_slake_module: Initializing channelsispcore_slake_module: Channel 0 enabled
[  364.227975] ispcore_slake_module: Channel 1 enabledispcore_slake_module: Channel 2 enabled
[  364.227983] ispcore_slake_module: Channel 3 enabledispcore_slake_module: Channel 4 enabled
[  364.227991] ispcore_slake_module: Channel 5 enabledispcore_slake_module: Calling VIC control function (0x4000001, 0)
[  364.227999] ispcore_slake_module: VIC control register written: 0x4000001ispcore_slake_module: Set VIC state to INIT (1)
[  364.228007] ispcore_slake_module: Processing subdevices*** DEBUG: isp_dev=85460000, isp_dev->subdevs=85463274 ***
[  364.228019] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[  364.228027] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=4 ***
[  364.228032] tx_isp_csi_slake_subdev: CSI in streaming state, stopping stream
[  364.228038] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[  364.228045] csi_video_s_stream: sd=84b40800, enable=0
[  364.228051] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[  364.228057] tx_isp_csi_slake_subdev: CSI in state 3, calling core_ops_init(disable)
[  364.228065] csi_core_ops_init: sd=84b40800, csi_dev=84b40800, enable=0
[  364.228072] tx_isp_csi_slake_subdev: CSI state 2->1, disabling clocks
[  364.228078] tx_isp_csi_slake_subdev: Disabled clock 0
[  364.228085] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[  364.228089] ispcore_slake_module: CSI slake success
[  364.228094] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[  364.228101] *** tx_isp_vic_slake_subdev: ENTRY - sd=85f4c000 ***
[  364.228108] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=85f4c000, current state=1 ***
[  364.228114] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[  364.228119] ispcore_slake_module: VIC slake success
[  364.228125] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[  364.228130] ispcore_slake_module: Managing ISP clocks
[  364.228135] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[  364.228143] ispcore_slake_module: Complete, result=0<6>[  364.228149] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[  364.228155] *** vic_core_s_stream: VIC initialized, final state=1 ***
[  364.228161] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[  364.228168] *** tx_isp_video_s_stream: Calling subdev[3]->ops->video->s_stream(1) ***
[  364.228176] gc2053: s_stream called with enable=1
[  364.228183] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  364.228189] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  364.228196] gc2053: About to write streaming registers for interface 1
[  364.228202] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  364.228212] sensor_write: reg=0xfe val=0x00, client=855ae900, adapter=i2c0, addr=0x37
[  364.228575] sensor_write: reg=0xfe val=0x00 SUCCESS
[  364.228585] sensor_write_array: reg[1] 0xfe=0x00 OK
[  364.228595] sensor_write: reg=0x3e val=0x91, client=855ae900, adapter=i2c0, addr=0x37
[  364.228917] sensor_write: reg=0x3e val=0x91 SUCCESS
[  364.228925] sensor_write_array: reg[2] 0x3e=0x91 OK
[  364.228932] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  364.228939] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  364.228945] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  364.228951] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  364.228957] *** tx_isp_video_s_stream: subdev[3] s_stream SUCCESS ***
[  364.228964] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[  364.228971] gc2053: s_stream called with enable=1
[  364.228977] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  364.228984] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  364.228990] gc2053: About to write streaming registers for interface 1
[  364.228996] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  364.229005] sensor_write: reg=0xfe val=0x00, client=855ae900, adapter=i2c0, addr=0x37
[  364.229317] sensor_write: reg=0xfe val=0x00 SUCCESS
[  364.229324] sensor_write_array: reg[1] 0xfe=0x00 OK
[  364.229333] sensor_write: reg=0x3e val=0x91, client=855ae900, adapter=i2c0, addr=0x37
[  364.229646] sensor_write: reg=0x3e val=0x91 SUCCESS
[  364.229653] sensor_write_array: reg[2] 0x3e=0x91 OK
[  364.229660] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  364.229667] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  364.229673] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  364.229679] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  364.229685] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[  364.229691] *** tx_isp_video_s_stream: Post-sensor s_stream re-trigger of CSI core->init ***
[  364.249362] csi_core_ops_init: sd=84b40800, csi_dev=84b40800, enable=1
[  364.249374] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[  364.297812] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[  364.297857] ISP IOCTL: cmd=0x800456d0 arg=0x7ff66f70
[  364.297865] TX_ISP_VIDEO_LINK_SETUP: config=0
[  364.297871] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[  364.297879] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  364.297885] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  364.297891] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  364.297899] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  364.297906] VIC activated: state 1 -> 2 (READY)
[  364.297913] *** VIC ACTIVATION: Buffers will be allocated on-demand during QBUF operations ***
[  364.297919] *** VIC ACTIVATION: Free buffer list initialized (empty) - allocation deferred ***
[  364.297925] *** VIC ACTIVATION: Using GOOD-THINGS deferred buffer allocation strategy ***
[  364.297931] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  364.297938] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  364.297944] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[  364.297951] csi_video_s_stream: sd=84b40800, enable=1
[  364.297958] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[  364.297966] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f4c000, enable=1 ***
[  364.297972] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[  364.297977] *** vic_core_s_stream: STREAM ON ***
[  364.297983] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  364.297989] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  364.297995] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  364.298005] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f4cc00 (name=gc2053) ***
[  364.298011] *** tx_isp_get_sensor: Found real sensor: 85f4cc00 ***
[  364.298017] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  364.298023] *** STREAMING: Configuring CPM registers for VIC access ***
[  364.318461] STREAMING: CPM clocks configured for VIC access
[  364.318475] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  364.318481] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  364.318488] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  364.318494] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  364.318500] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  364.318506] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  364.318515] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  364.318522] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  364.318529] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  364.318535] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  364.318541] *** VIC unlock: Commands written, checking VIC status register ***
[  364.318548] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  364.318553] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  364.318559] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  364.318565] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  364.318571] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  364.318577] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  364.318653] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  364.318661] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  364.318667] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[  364.318675] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  364.318681] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  364.318689] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[  364.318695] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  364.318701] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  364.318707] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  364.318713] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  364.318720] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[  364.318725] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  364.318731] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  364.318738] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000001 (expect 0xb5742249) ***
[  364.318744] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  364.318750] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  364.318756] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  364.318762] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  364.318768] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  364.318774] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  364.318782] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  364.318787] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  364.318797] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[  364.318804] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  364.318810] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  364.318817] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[  364.318823] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  364.318829] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  364.318835] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  364.318841] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  364.318847] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  364.318854] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  364.318862] ispvic_frame_channel_qbuf: arg1=85f4c000, arg2=  (null)
[  364.318869] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  364.318874] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  364.318881] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  364.318887] ispvic_frame_channel_s_stream: arg1=85f4c000, arg2=1
[  364.318893] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f4c000
[  364.318900] ispvic_frame_channel_s_stream[2471]: streamon
[  364.318907] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  364.318913] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  364.318919] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[  364.318924] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  364.318930] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  364.318937] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  364.318943] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  364.318951] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  364.318957] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  364.318963] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  364.318968] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  364.318974] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  364.318981] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  364.318988] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  364.318996] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  364.319004] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  364.319011] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  364.319019] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  364.319025] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  364.319031] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  364.319037] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  364.319044] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  364.319051] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[  364.319057] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  364.319062] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  364.319069] ispvic_frame_channel_qbuf: arg1=85f4c000, arg2=  (null)
[  364.319075] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  364.319087] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[  364.319096] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[  364.319160] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[  364.319172] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[  364.319179] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[  364.319187] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  364.319194] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  364.319200] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  364.319207] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a, [0x14]=0x00000630 ***
[  364.319215] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
d[  364.320223] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  364.320229] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[  364.320234] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[  364.320342] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  364.320450] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  364.320457] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[  364.320463] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  364.320469] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  364.320475] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  364.320481] tx_vic_enable_irq: Calling VIC interrupt callback
[  364.320487] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[  364.320494] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[  364.320500] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[  364.320509] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts (9ac0=0x00000000, 9ac8=0x00000000) ***
[  364.320516] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[  364.320524] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[  364.320530] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  364.320537] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  364.320543] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  364.320548] *** tx_vic_enable_irq: completed successfully ***
[  364.737222] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[  364.737237] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2 → 3 transition ***
[  364.737243] *** vic_core_s_stream: VIC initialized, final state=2 ***
[  364.737254] gc2053: s_stream called with enable=1
[  364.737262] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  364.737268] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  364.737274] gc2053: About to write streaming registers for interface 1
[  364.737280] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  364.737290] sensor_write: reg=0xfe val=0x00, client=855ae900, adapter=i2c0, addr=0x37
[  364.737610] sensor_write: reg=0xfe val=0x00 SUCCESS
[  364.737617] sensor_write_array: reg[1] 0xfe=0x00 OK
[  364.737626] sensor_write: reg=0x3e val=0x91, client=855ae900, adapter=i2c0, addr=0x37
[  364.742232] sensor_write: reg=0x3e val=0x91 SUCCESS
[  364.742244] sensor_write_array: reg[2] 0x3e=0x91 OK
[  364.742251] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  364.742259] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  364.742266] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  364.742272] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  364.742279] gc2053: s_stream called with enable=1
[  364.742286] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  364.742292] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  364.742298] gc2053: About to write streaming registers for interface 1
[  364.742305] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  364.742314] sensor_write: reg=0xfe val=0x00, client=855ae900, adapter=i2c0, addr=0x37
[  364.742632] sensor_write: reg=0xfe val=0x00 SUCCESS
[  364.742640] sensor_write_array: reg[1] 0xfe=0x00 OK
[  364.742648] sensor_write: reg=0x3e val=0x91, client=855ae900, adapter=i2c0, addr=0x37
[  364.748445] sensor_write: reg=0x3e val=0x91 SUCCESS
[  364.748458] sensor_write_array: reg[2] 0x3e=0x91 OK
[  364.748465] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  364.748472] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  364.748479] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  364.748485] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
root@ing-wyze-cam3-a000 ~# dmesg 
[  364.055887] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  364.055894] *** system_irq_func_set: Registered handler c0687cd8 at index 10 ***
[  364.074935] *** system_irq_func_set: Registered handler c0687dcc at index 27 ***
[  364.088454] *** system_irq_func_set: Registered handler c0687cd8 at index 26 ***
[  364.104209] *** system_irq_func_set: Registered handler c0687eb4 at index 29 ***
[  364.118473] *** system_irq_func_set: Registered handler c0687e40 at index 28 ***
[  364.136303] *** system_irq_func_set: Registered handler c0687f28 at index 30 ***
[  364.161483] *** system_irq_func_set: Registered handler c0687f7c at index 20 ***
[  364.178462] *** system_irq_func_set: Registered handler c0687fd0 at index 18 ***
[  364.196306] *** system_irq_func_set: Registered handler c0688024 at index 31 ***
[  364.206719] *** system_irq_func_set: Registered handler c0688078 at index 11 ***
[  364.226606] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  364.226629] tiziano_deflicker_expt: Generated 119 LUT entries
[  364.226635] tisp_event_set_cb: Setting callback for event 1
[  364.226643] tisp_event_set_cb: Event 1 callback set to c06878d8
[  364.226649] tisp_event_set_cb: Setting callback for event 6
[  364.226656] tisp_event_set_cb: Event 6 callback set to c0686e38
[  364.226662] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  364.226667] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  364.226675] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  364.226683] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  364.226690] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  364.226695] tiziano_awb_init: AWB hardware blocks enabled
[  364.226701] tiziano_gamma_init: Initializing Gamma processing
[  364.226706] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  364.226766] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  364.226771] tiziano_gib_init: Initializing GIB processing
[  364.226777] tiziano_lsc_init: Initializing LSC processing
[  364.226782] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  364.226789] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  364.226795] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  364.226803] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  364.226808] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  364.226866] tiziano_ccm_init: Initializing Color Correction Matrix
[  364.226871] tiziano_ccm_init: Using linear CCM parameters
[  364.226877] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  364.226883] jz_isp_ccm: EV=64, CT=9984
[  364.226890] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  364.226896] cm_control: saturation=128
[  364.226901] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  364.226908] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  364.226913] tiziano_ccm_init: CCM initialized successfully
[  364.226919] tiziano_dmsc_init: Initializing DMSC processing
[  364.226924] tiziano_sharpen_init: Initializing Sharpening
[  364.226929] tiziano_sharpen_init: Using linear sharpening parameters
[  364.226935] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  364.226942] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  364.226948] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  364.226975] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  364.226981] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  364.226987] tiziano_sharpen_init: Sharpening initialized successfully
[  364.226993] tiziano_sdns_init: Initializing SDNS processing
[  364.227001] tiziano_sdns_init: Using linear SDNS parameters
[  364.227006] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  364.227013] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  364.227019] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  364.227052] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  364.227059] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  364.227064] tiziano_sdns_init: SDNS processing initialized successfully
[  364.227071] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  364.227076] tiziano_mdns_init: Using linear MDNS parameters
[  364.227087] tiziano_mdns_init: MDNS processing initialized successfully
[  364.227092] tiziano_clm_init: Initializing CLM processing
[  364.227097] tiziano_dpc_init: Initializing DPC processing
[  364.227103] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  364.227109] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  364.227115] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  364.227121] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  364.227136] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  364.227143] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  364.227148] tiziano_hldc_init: Initializing HLDC processing
[  364.227155] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  364.227161] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  364.227168] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  364.227175] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  364.227182] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  364.227189] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  364.227196] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  364.227203] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  364.227210] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  364.227217] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  364.227224] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  364.227231] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  364.227238] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  364.227243] tiziano_adr_params_refresh: Refreshing ADR parameters
[  364.227249] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  364.227255] tiziano_adr_params_init: Initializing ADR parameter arrays
[  364.227262] tisp_adr_set_params: Writing ADR parameters to registers
[  364.227294] tisp_adr_set_params: ADR parameters written to hardware
[  364.227300] tisp_event_set_cb: Setting callback for event 18
[  364.227307] tisp_event_set_cb: Event 18 callback set to c0687fd0
[  364.227313] tisp_event_set_cb: Setting callback for event 2
[  364.227319] tisp_event_set_cb: Event 2 callback set to c0686ad4
[  364.227324] tiziano_adr_init: ADR processing initialized successfully
[  364.227331] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  364.227336] tiziano_bcsh_init: Initializing BCSH processing
[  364.227341] tiziano_ydns_init: Initializing YDNS processing
[  364.227347] tiziano_rdns_init: Initializing RDNS processing
[  364.227352] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  364.227357] tisp_event_init: Initializing ISP event system
[  364.227365] tisp_event_init: SAFE event system initialized with 20 nodes
[  364.227371] tisp_event_set_cb: Setting callback for event 4
[  364.227377] tisp_event_set_cb: Event 4 callback set to c0686b00
[  364.227383] tisp_event_set_cb: Setting callback for event 5
[  364.227389] tisp_event_set_cb: Event 5 callback set to c0686fc8
[  364.227395] tisp_event_set_cb: Setting callback for event 7
[  364.227401] tisp_event_set_cb: Event 7 callback set to c0686b94
[  364.227407] tisp_event_set_cb: Setting callback for event 9
[  364.227413] tisp_event_set_cb: Event 9 callback set to c0686c1c
[  364.227419] tisp_event_set_cb: Setting callback for event 8
[  364.227425] tisp_event_set_cb: Event 8 callback set to c0686ce0
[  364.227431] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  364.227437] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  364.227443] tisp_param_operate_init: Initializing parameter operations
[  364.227451] tisp_netlink_init: Initializing netlink communication
[  364.227456] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  364.227487] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  364.227499] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[  364.227511] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[  364.227517] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[  364.227524] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  364.227529] tisp_code_create_tuning_node: Device already created, skipping
[  364.227535] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  364.227541] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  364.227549] *** ispcore_core_ops_init_with_sensor: tisp_init SUCCESS - MIPI CSI should now be configured ***
[  364.227555] *** ispcore_core_ops_init_with_sensor: VIC already in state 4 (>= 3) ****** ispcore_core_ops_init_with_sensor: Calling tx_isp_subdev_pipo to program VIC and start MDMA/IRQs ***
[  364.227563] *** tx_isp_subdev_pipo: EXACT Binary Ninja MCP implementation ***
[  364.227571] tx_isp_subdev_pipo: entry - sd=85f4c000, arg=85460000
[  364.227577] tx_isp_subdev_pipo: vic_dev retrieved from host_priv: 85f4c000
[  364.227583] tx_isp_subdev_pipo: set processing = 1 (Binary Ninja offset 0x20c)
[  364.227589] tx_isp_subdev_pipo: arg is not NULL - initializing pipe structures (Binary Ninja MCP)
[  364.227595] tx_isp_subdev_pipo: initialized linked list heads (Binary Ninja MCP)
[  364.227600] tx_isp_subdev_pipo: initialized spinlock (Binary Ninja MCP)
[  364.227606] *** CRITICAL: Set ispvic_frame_channel_s_stream at raw_pipe[3] (offset 0xc) ***
[  364.227612] *** tx_isp_subdev_pipo: GOOD-THINGS approach - deferring buffer allocation ***
[  364.227617] *** Buffers will be allocated on-demand during QBUF operations ***
[  364.227623] tx_isp_subdev_pipo: initialized buffer index 0 (allocation deferred)
[  364.227630] tx_isp_subdev_pipo: cleared VIC register at offset 0x318 for buffer 0
[  364.227637] tx_isp_subdev_pipo: initialized buffer index 1 (allocation deferred)
[  364.227643] tx_isp_subdev_pipo: cleared VIC register at offset 0x31c for buffer 1
[  364.227649] tx_isp_subdev_pipo: initialized buffer index 2 (allocation deferred)
[  364.227656] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[  364.227662] tx_isp_subdev_pipo: initialized buffer index 3 (allocation deferred)
[  364.227669] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[  364.227675] tx_isp_subdev_pipo: initialized buffer index 4 (allocation deferred)
[  364.227681] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[  364.227687] *** tx_isp_subdev_pipo: Using GOOD-THINGS deferred buffer allocation strategy ***
[  364.227693] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[  364.227699] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[  364.227705] *** tx_isp_subdev_pipo: RESETTING stream_state to 0 before calling ispvic_frame_channel_s_stream ***
[  364.227711] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_qbuf to write buffer addresses ***
[  364.227717] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  364.227725] ispvic_frame_channel_qbuf: arg1=85f4c000, arg2=  (null)
[  364.227731] *** tx_isp_subdev_pipo: ispvic_frame_channel_qbuf SUCCESS - buffer addresses written to VIC hardware ***
[  364.227738] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_s_stream to start VIC streaming ***
[  364.227744] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  364.227751] ispvic_frame_channel_s_stream: arg1=85f4c000, arg2=1
[  364.227757] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f4c000
[  364.227763] ispvic_frame_channel_s_stream[2471]: streamon
[  364.227770] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  364.227776] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  364.227782] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[  364.227788] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  364.227793] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  364.227801] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  364.227807] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  364.227814] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  364.227820] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  364.227826] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  364.227832] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  364.227838] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  364.227845] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  364.227852] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  364.227860] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  364.227868] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  364.227875] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  364.227883] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  364.227889] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  364.227895] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  364.227901] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  364.227908] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  364.227915] *** tx_isp_subdev_pipo: ispvic_frame_channel_s_stream SUCCESS - VIC streaming started! ***
[  364.227920] *** tx_isp_subdev_pipo: CALLING vic_core_s_stream to enable VIC interrupts ***
[  364.227927] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f4c000, enable=1 ***
[  364.227933] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  364.227939] *** vic_core_s_stream: STREAM ON ***
[  364.227945] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[  364.227951] *** tx_isp_subdev_pipo: vic_core_s_stream SUCCESS - VIC interrupts should now be ENABLED! ***
[  364.227957] tx_isp_subdev_pipo: completed successfully, returning 0
[  364.227962] *** ispcore_core_ops_init_with_sensor: SUCCESS - Core initialized and VIC streaming/IRQs armed ***
[  364.227967] ispcore_slake_module: Initializing channelsispcore_slake_module: Channel 0 enabled
[  364.227975] ispcore_slake_module: Channel 1 enabledispcore_slake_module: Channel 2 enabled
[  364.227983] ispcore_slake_module: Channel 3 enabledispcore_slake_module: Channel 4 enabled
[  364.227991] ispcore_slake_module: Channel 5 enabledispcore_slake_module: Calling VIC control function (0x4000001, 0)
[  364.227999] ispcore_slake_module: VIC control register written: 0x4000001ispcore_slake_module: Set VIC state to INIT (1)
[  364.228007] ispcore_slake_module: Processing subdevices*** DEBUG: isp_dev=85460000, isp_dev->subdevs=85463274 ***
[  364.228019] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[  364.228027] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=4 ***
[  364.228032] tx_isp_csi_slake_subdev: CSI in streaming state, stopping stream
[  364.228038] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[  364.228045] csi_video_s_stream: sd=84b40800, enable=0
[  364.228051] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[  364.228057] tx_isp_csi_slake_subdev: CSI in state 3, calling core_ops_init(disable)
[  364.228065] csi_core_ops_init: sd=84b40800, csi_dev=84b40800, enable=0
[  364.228072] tx_isp_csi_slake_subdev: CSI state 2->1, disabling clocks
[  364.228078] tx_isp_csi_slake_subdev: Disabled clock 0
[  364.228085] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[  364.228089] ispcore_slake_module: CSI slake success
[  364.228094] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[  364.228101] *** tx_isp_vic_slake_subdev: ENTRY - sd=85f4c000 ***
[  364.228108] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=85f4c000, current state=1 ***
[  364.228114] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[  364.228119] ispcore_slake_module: VIC slake success
[  364.228125] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[  364.228130] ispcore_slake_module: Managing ISP clocks
[  364.228135] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[  364.228143] ispcore_slake_module: Complete, result=0<6>[  364.228149] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[  364.228155] *** vic_core_s_stream: VIC initialized, final state=1 ***
[  364.228161] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[  364.228168] *** tx_isp_video_s_stream: Calling subdev[3]->ops->video->s_stream(1) ***
[  364.228176] gc2053: s_stream called with enable=1
[  364.228183] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  364.228189] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  364.228196] gc2053: About to write streaming registers for interface 1
[  364.228202] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  364.228212] sensor_write: reg=0xfe val=0x00, client=855ae900, adapter=i2c0, addr=0x37
[  364.228575] sensor_write: reg=0xfe val=0x00 SUCCESS
[  364.228585] sensor_write_array: reg[1] 0xfe=0x00 OK
[  364.228595] sensor_write: reg=0x3e val=0x91, client=855ae900, adapter=i2c0, addr=0x37
[  364.228917] sensor_write: reg=0x3e val=0x91 SUCCESS
[  364.228925] sensor_write_array: reg[2] 0x3e=0x91 OK
[  364.228932] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  364.228939] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  364.228945] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  364.228951] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  364.228957] *** tx_isp_video_s_stream: subdev[3] s_stream SUCCESS ***
[  364.228964] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[  364.228971] gc2053: s_stream called with enable=1
[  364.228977] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  364.228984] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  364.228990] gc2053: About to write streaming registers for interface 1
[  364.228996] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  364.229005] sensor_write: reg=0xfe val=0x00, client=855ae900, adapter=i2c0, addr=0x37
[  364.229317] sensor_write: reg=0xfe val=0x00 SUCCESS
[  364.229324] sensor_write_array: reg[1] 0xfe=0x00 OK
[  364.229333] sensor_write: reg=0x3e val=0x91, client=855ae900, adapter=i2c0, addr=0x37
[  364.229646] sensor_write: reg=0x3e val=0x91 SUCCESS
[  364.229653] sensor_write_array: reg[2] 0x3e=0x91 OK
[  364.229660] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  364.229667] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  364.229673] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  364.229679] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  364.229685] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[  364.229691] *** tx_isp_video_s_stream: Post-sensor s_stream re-trigger of CSI core->init ***
[  364.249362] csi_core_ops_init: sd=84b40800, csi_dev=84b40800, enable=1
[  364.249374] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[  364.297812] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[  364.297857] ISP IOCTL: cmd=0x800456d0 arg=0x7ff66f70
[  364.297865] TX_ISP_VIDEO_LINK_SETUP: config=0
[  364.297871] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[  364.297879] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  364.297885] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  364.297891] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  364.297899] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  364.297906] VIC activated: state 1 -> 2 (READY)
[  364.297913] *** VIC ACTIVATION: Buffers will be allocated on-demand during QBUF operations ***
[  364.297919] *** VIC ACTIVATION: Free buffer list initialized (empty) - allocation deferred ***
[  364.297925] *** VIC ACTIVATION: Using GOOD-THINGS deferred buffer allocation strategy ***
[  364.297931] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  364.297938] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  364.297944] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[  364.297951] csi_video_s_stream: sd=84b40800, enable=1
[  364.297958] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[  364.297966] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f4c000, enable=1 ***
[  364.297972] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[  364.297977] *** vic_core_s_stream: STREAM ON ***
[  364.297983] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  364.297989] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  364.297995] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  364.298005] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f4cc00 (name=gc2053) ***
[  364.298011] *** tx_isp_get_sensor: Found real sensor: 85f4cc00 ***
[  364.298017] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  364.298023] *** STREAMING: Configuring CPM registers for VIC access ***
[  364.318461] STREAMING: CPM clocks configured for VIC access
[  364.318475] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  364.318481] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  364.318488] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  364.318494] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  364.318500] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  364.318506] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  364.318515] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  364.318522] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  364.318529] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  364.318535] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  364.318541] *** VIC unlock: Commands written, checking VIC status register ***
[  364.318548] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  364.318553] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  364.318559] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  364.318565] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  364.318571] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  364.318577] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  364.318653] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  364.318661] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  364.318667] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[  364.318675] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  364.318681] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  364.318689] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[  364.318695] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  364.318701] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  364.318707] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  364.318713] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  364.318720] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[  364.318725] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  364.318731] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  364.318738] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000001 (expect 0xb5742249) ***
[  364.318744] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  364.318750] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  364.318756] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  364.318762] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  364.318768] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  364.318774] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  364.318782] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  364.318787] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  364.318797] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[  364.318804] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  364.318810] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  364.318817] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[  364.318823] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  364.318829] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  364.318835] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  364.318841] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  364.318847] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  364.318854] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  364.318862] ispvic_frame_channel_qbuf: arg1=85f4c000, arg2=  (null)
[  364.318869] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  364.318874] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  364.318881] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  364.318887] ispvic_frame_channel_s_stream: arg1=85f4c000, arg2=1
[  364.318893] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f4c000
[  364.318900] ispvic_frame_channel_s_stream[2471]: streamon
[  364.318907] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  364.318913] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  364.318919] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[  364.318924] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  364.318930] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  364.318937] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  364.318943] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  364.318951] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  364.318957] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  364.318963] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  364.318968] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  364.318974] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  364.318981] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  364.318988] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  364.318996] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  364.319004] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  364.319011] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  364.319019] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  364.319025] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  364.319031] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  364.319037] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  364.319044] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  364.319051] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[  364.319057] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  364.319062] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  364.319069] ispvic_frame_channel_qbuf: arg1=85f4c000, arg2=  (null)
[  364.319075] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  364.319087] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[  364.319096] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[  364.319160] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[  364.319172] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[  364.319179] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[  364.319187] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  364.319194] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  364.319200] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  364.319207] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a, [0x14]=0x00000630 ***
[  364.319215] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[  364.320223] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  364.320229] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[  364.320234] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[  364.320342] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  364.320450] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  364.320457] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[  364.320463] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  364.320469] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  364.320475] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  364.320481] tx_vic_enable_irq: Calling VIC interrupt callback
[  364.320487] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[  364.320494] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[  364.320500] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[  364.320509] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts (9ac0=0x00000000, 9ac8=0x00000000) ***
[  364.320516] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[  364.320524] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[  364.320530] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  364.320537] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  364.320543] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  364.320548] *** tx_vic_enable_irq: completed successfully ***
[  364.737222] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[  364.737237] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2 → 3 transition ***
[  364.737243] *** vic_core_s_stream: VIC initialized, final state=2 ***
[  364.737254] gc2053: s_stream called with enable=1
[  364.737262] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  364.737268] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  364.737274] gc2053: About to write streaming registers for interface 1
[  364.737280] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  364.737290] sensor_write: reg=0xfe val=0x00, client=855ae900, adapter=i2c0, addr=0x37
[  364.737610] sensor_write: reg=0xfe val=0x00 SUCCESS
[  364.737617] sensor_write_array: reg[1] 0xfe=0x00 OK
[  364.737626] sensor_write: reg=0x3e val=0x91, client=855ae900, adapter=i2c0, addr=0x37
[  364.742232] sensor_write: reg=0x3e val=0x91 SUCCESS
[  364.742244] sensor_write_array: reg[2] 0x3e=0x91 OK
[  364.742251] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  364.742259] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  364.742266] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  364.742272] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  364.742279] gc2053: s_stream called with enable=1
[  364.742286] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  364.742292] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  364.742298] gc2053: About to write streaming registers for interface 1
[  364.742305] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  364.742314] sensor_write: reg=0xfe val=0x00, client=855ae900, adapter=i2c0, addr=0x37
[  364.742632] sensor_write: reg=0xfe val=0x00 SUCCESS
[  364.742640] sensor_write_array: reg[1] 0xfe=0x00 OK
[  364.742648] sensor_write: reg=0x3e val=0x91, client=855ae900, adapter=i2c0, addr=0x37
[  364.748445] sensor_write: reg=0x3e val=0x91 SUCCESS
[  364.748458] sensor_write_array: reg[2] 0x3e=0x91 OK
[  364.748465] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  364.748472] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  364.748479] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  364.748485] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  365.146684] ISP M0 device open called from pid 3187
[  365.146716] *** REFERENCE DRIVER IMPLEMENTATION ***
[  365.146725] ISP M0 tuning buffer allocated: 82228000 (size=0x500c, aligned)
[  365.146731] tisp_par_ioctl global variable set: 82228000
[  365.146786] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[  365.146794] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[  365.146800] isp_core_tuning_init: Initializing tuning data structure
[  365.146819] isp_core_tuning_init: Tuning data structure initialized at 82230000
[  365.146826] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  365.146832] *** SAFE: mode_flag properly initialized using struct member access ***
[  365.146838] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 82230000
[  365.146844] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[  365.146851] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[  365.146858] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  365.146865] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  365.146871] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  365.146877] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  365.146882] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  365.146906] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  365.146914] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[  365.146920] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[  365.146930] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  365.146936] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[  365.146943] CRITICAL: Cannot access saturation field at 82230024 - PREVENTING BadVA CRASH
[  365.147304] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  365.147317] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  365.147324] Set control: cmd=0x980901 value=128
[  365.147390] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  365.147398] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  365.147404] Set control: cmd=0x98091b value=128
[  365.147465] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  365.147473] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  365.147480] Set control: cmd=0x980902 value=128
[  365.147486] tisp_bcsh_saturation: saturation=128
[  365.147492] tiziano_bcsh_update: Updating BCSH parameters
[  365.147499]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  365.147504] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  365.147566] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  365.147574] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  365.147581] Set control: cmd=0x980900 value=128
[  365.147658] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  365.147668] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  365.147674] Set control: cmd=0x980901 value=128
[  365.147733] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  365.147741] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  365.147748] Set control: cmd=0x98091b value=128
[  365.147806] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  365.147815] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  365.147821] Set control: cmd=0x980902 value=128
[  365.147827] tisp_bcsh_saturation: saturation=128
[  365.147832] tiziano_bcsh_update: Updating BCSH parameters
[  365.147840]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  365.147846] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  365.147906] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  365.147914] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  365.147920] Set control: cmd=0x980900 value=128
[  365.147986] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  365.147994] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  365.148000] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  365.148074] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  365.148083] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  365.148088] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  365.149454] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  365.149466] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[  365.149474] Set control: cmd=0x980914 value=0
[  365.149696] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  365.149706] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[  365.149714] Set control: cmd=0x980915 value=0
[  365.149864] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  365.149875] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  365.149881] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  365.150038] ISP IOCTL: cmd=0x800456d3 arg=0x0
[  365.150049] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[  365.150056] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[  365.150064] csi_video_s_stream: sd=84b40800, enable=0
[  365.150070] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[  365.150078] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f4c000, enable=0 ***
[  365.150084] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[  365.150090] *** vic_core_s_stream: STREAM OFF ***
[  365.150099] gc2053: s_stream called with enable=0
[  365.150106] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  365.150113] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  365.150119] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  365.150128] sensor_write: reg=0xfe val=0x00, client=855ae900, adapter=i2c0, addr=0x37
[  365.150451] sensor_write: reg=0xfe val=0x00 SUCCESS
[  365.150459] sensor_write_array: reg[1] 0xfe=0x00 OK
[  365.150468] sensor_write: reg=0x3e val=0x00, client=855ae900, adapter=i2c0, addr=0x37
[  365.150815] sensor_write: reg=0x3e val=0x00 SUCCESS
[  365.150826] sensor_write_array: reg[2] 0x3e=0x00 OK
[  365.150833] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  365.150840] gc2053: Sensor hardware streaming stopped
[  365.150847] gc2053: s_stream called with enable=0
[  365.150854] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  365.150860] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  365.150866] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  365.150874] sensor_write: reg=0xfe val=0x00, client=855ae900, adapter=i2c0, addr=0x37
[  365.153026] sensor_write: reg=0xfe val=0x00 SUCCESS
[  365.153039] sensor_write_array: reg[1] 0xfe=0x00 OK
[  365.153049] sensor_write: reg=0x3e val=0x00, client=855ae900, adapter=i2c0, addr=0x37
[  365.153366] sensor_write: reg=0x3e val=0x00 SUCCESS
[  365.153374] sensor_write_array: reg[2] 0x3e=0x00 OK
[  365.153380] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  365.153387] gc2053: Sensor hardware streaming stopped
[  365.153402] ISP IOCTL: cmd=0x800456d1 arg=0x7ff66f70
[  365.153410] tx_isp_video_link_destroy: Destroying links for config 0
[  365.153418] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[  365.153427] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  365.153434] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[  365.153442] Set control: cmd=0x8000164 value=1
[  365.153450] ISP IOCTL: cmd=0x800456d0 arg=0x7ff66f70
[  365.153455] TX_ISP_VIDEO_LINK_SETUP: config=0
[  365.153462] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[  365.153468] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[  365.153474] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  365.153481] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  365.153487] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  365.153494] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  365.153501] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  365.153508] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  365.153514] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[  365.153520] csi_video_s_stream: sd=84b40800, enable=1
[  365.153527] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[  365.153535] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f4c000, enable=1 ***
[  365.153541] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[  365.153546] *** vic_core_s_stream: STREAM ON ***d
[  365.153552] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  365.153558] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  365.153565] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  365.153573] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f4cc00 (name=gc2053) ***
[  365.153580] *** tx_isp_get_sensor: Found real sensor: 85f4cc00 ***
[  365.153586] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  365.153592] *** STREAMING: Configuring CPM registers for VIC access ***
[  365.155184] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  365.155198] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  365.155204] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  365.155210] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  365.155216] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  365.178428] STREAMING: CPM clocks configured for VIC access
[  365.178443] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  365.178449] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  365.178456] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  365.178462] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  365.178468] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  365.178474] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  365.178483] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  365.178490] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  365.178498] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  365.178504] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  365.178509] *** VIC unlock: Commands written, checking VIC status register ***
[  365.178516] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  365.178522] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  365.178528] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  365.178534] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  365.178540] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  365.178545] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  365.178620] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  365.178627] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  365.178634] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[  365.178642] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  365.178648] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  365.178656] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[  365.178662] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  365.178668] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  365.178674] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  365.178680] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  365.178686] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[  365.178692] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  365.178698] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  365.178705] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000001 (expect 0xb5742249) ***
[  365.178711] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  365.178717] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  365.178724] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  365.178730] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  365.178736] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  365.178742] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  365.178749] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  365.178755] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  365.178764] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[  365.178771] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  365.178777] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  365.178785] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[  365.178791] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  365.178797] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  365.178802] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  365.178808] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  365.178815] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  365.178821] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  365.178829] ispvic_frame_channel_qbuf: arg1=85f4c000, arg2=  (null)
[  365.178836] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  365.178842] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  365.178848] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  365.178855] ispvic_frame_channel_s_stream: arg1=85f4c000, arg2=1
[  365.178861] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f4c000
[  365.178868] ispvic_frame_channel_s_stream[2471]: streamon
[  365.178874] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  365.178880] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  365.178886] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[  365.178892] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  365.178898] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  365.178905] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  365.178911] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  365.178918] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  365.178924] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  365.178930] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  365.178936] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  365.178942] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  365.178949] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  365.178956] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  365.178964] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  365.178972] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  365.178980] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  365.178988] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  365.178994] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  365.179000] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  365.179006] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  365.179013] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  365.179020] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[  365.179026] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  365.179031] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  365.179038] ispvic_frame_channel_qbuf: arg1=85f4c000, arg2=  (null)
[  365.179043] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  365.179056] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[  365.179065] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[  365.179129] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[  365.179141] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[  365.179148] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[  365.179156] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  365.179163] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  365.179169] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  365.179176] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a, [0x14]=0x00000630 ***
[  365.179184] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[  365.180192] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  365.180198] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[  365.180204] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[  365.180312] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  365.180420] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  365.180427] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[  365.180433] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  365.180439] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  365.180444] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  365.180450] tx_vic_enable_irq: Calling VIC interrupt callback
[  365.180456] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[  365.180464] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[  365.180470] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[  365.180479] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts (9ac0=0x00000000, 9ac8=0x00000000) ***
[  365.180486] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[  365.180494] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[  365.180500] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
m[  365.180507] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  365.180512] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  365.180518] *** tx_vic_enable_irq: completed successfully ***
[  365.591622] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[  365.591637] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2 → 3 transition ***
[  365.591643] *** vic_core_s_stream: VIC initialized, final state=2 ***
[  365.591654] gc2053: s_stream called with enable=1
[  365.591662] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  365.591668] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  365.591675] gc2053: About to write streaming registers for interface 1
[  365.591681] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  365.591691] sensor_write: reg=0xfe val=0x00, client=855ae900, adapter=i2c0, addr=0x37
[  365.592011] sensor_write: reg=0xfe val=0x00 SUCCESS
[  365.592018] sensor_write_array: reg[1] 0xfe=0x00 OK
[  365.592027] sensor_write: reg=0x3e val=0x91, client=855ae900, adapter=i2c0, addr=0x37
[  365.593133] sensor_write: reg=0x3e val=0x91 SUCCESS
[  365.593245] sensor_write_array: reg[2] 0x3e=0x91 OK
[  365.593255] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  365.593262] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  365.593269] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  365.593275] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  365.593282] gc2053: s_stream called with enable=1
[  365.593289] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  365.593295] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  365.593301] gc2053: About to write streaming registers for interface 1
[  365.593308] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  365.593317] sensor_write: reg=0xfe val=0x00, client=855ae900, adapter=i2c0, addr=0x37
[  365.593637] sensor_write: reg=0xfe val=0x00 SUCCESS
[  365.593644] sensor_write_array: reg[1] 0xfe=0x00 OK
[  365.593653] sensor_write: reg=0x3e val=0x91, client=855ae900, adapter=i2c0, addr=0x37
[  365.597884] sensor_write: reg=0x3e val=0x91 SUCCESS
[  365.597897] sensor_write_array: reg[2] 0x3e=0x91 OK
[  365.597904] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  365.597912] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  365.597918] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  365.597925] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  365.598168] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  365.598179] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[  365.598187] Set control: cmd=0x980918 value=2
[  365.598341] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  365.598352] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  365.598358] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  365.598572] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  365.598583] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  365.598589] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  365.598730] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  365.598739] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  365.598745] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  365.598870] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  365.598879] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  365.598885] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  365.599044] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  365.599053] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  365.599060] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  365.599190] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  365.599199] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  365.599205] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  365.599345] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  365.599354] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  365.599360] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  365.599492] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  365.599502] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  365.599507] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  365.599733] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  365.599743] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  365.599749] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  365.599887] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  365.599896] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  365.599902] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[INFO:WS.cpp]: Server started on port 8089
root@ing-wyze-cam3-a000 ~# dmset jpeg streamMngCtx suceess
root@ing-wyze-cam3-a000 ~# dmesg 
[  364.228130] ispcore_slake_module: Managing ISP clocks
[  364.228135] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[  364.228143] ispcore_slake_module: Complete, result=0<6>[  364.228149] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[  364.228155] *** vic_core_s_stream: VIC initialized, final state=1 ***
[  364.228161] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[  364.228168] *** tx_isp_video_s_stream: Calling subdev[3]->ops->video->s_stream(1) ***
[  364.228176] gc2053: s_stream called with enable=1
[  364.228183] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  364.228189] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  364.228196] gc2053: About to write streaming registers for interface 1
[  364.228202] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  364.228212] sensor_write: reg=0xfe val=0x00, client=855ae900, adapter=i2c0, addr=0x37
[  364.228575] sensor_write: reg=0xfe val=0x00 SUCCESS
[  364.228585] sensor_write_array: reg[1] 0xfe=0x00 OK
[  364.228595] sensor_write: reg=0x3e val=0x91, client=855ae900, adapter=i2c0, addr=0x37
[  364.228917] sensor_write: reg=0x3e val=0x91 SUCCESS
[  364.228925] sensor_write_array: reg[2] 0x3e=0x91 OK
[  364.228932] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  364.228939] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  364.228945] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  364.228951] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  364.228957] *** tx_isp_video_s_stream: subdev[3] s_stream SUCCESS ***
[  364.228964] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[  364.228971] gc2053: s_stream called with enable=1
[  364.228977] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  364.228984] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  364.228990] gc2053: About to write streaming registers for interface 1
[  364.228996] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  364.229005] sensor_write: reg=0xfe val=0x00, client=855ae900, adapter=i2c0, addr=0x37
[  364.229317] sensor_write: reg=0xfe val=0x00 SUCCESS
[  364.229324] sensor_write_array: reg[1] 0xfe=0x00 OK
[  364.229333] sensor_write: reg=0x3e val=0x91, client=855ae900, adapter=i2c0, addr=0x37
[  364.229646] sensor_write: reg=0x3e val=0x91 SUCCESS
[  364.229653] sensor_write_array: reg[2] 0x3e=0x91 OK
[  364.229660] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  364.229667] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  364.229673] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  364.229679] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  364.229685] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[  364.229691] *** tx_isp_video_s_stream: Post-sensor s_stream re-trigger of CSI core->init ***
[  364.249362] csi_core_ops_init: sd=84b40800, csi_dev=84b40800, enable=1
[  364.249374] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[  364.297812] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[  364.297857] ISP IOCTL: cmd=0x800456d0 arg=0x7ff66f70
[  364.297865] TX_ISP_VIDEO_LINK_SETUP: config=0
[  364.297871] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[  364.297879] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  364.297885] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  364.297891] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  364.297899] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  364.297906] VIC activated: state 1 -> 2 (READY)
[  364.297913] *** VIC ACTIVATION: Buffers will be allocated on-demand during QBUF operations ***
[  364.297919] *** VIC ACTIVATION: Free buffer list initialized (empty) - allocation deferred ***
[  364.297925] *** VIC ACTIVATION: Using GOOD-THINGS deferred buffer allocation strategy ***
[  364.297931] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  364.297938] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  364.297944] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[  364.297951] csi_video_s_stream: sd=84b40800, enable=1
[  364.297958] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[  364.297966] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f4c000, enable=1 ***
[  364.297972] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[  364.297977] *** vic_core_s_stream: STREAM ON ***
[  364.297983] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  364.297989] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  364.297995] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  364.298005] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f4cc00 (name=gc2053) ***
[  364.298011] *** tx_isp_get_sensor: Found real sensor: 85f4cc00 ***
[  364.298017] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  364.298023] *** STREAMING: Configuring CPM registers for VIC access ***
[  364.318461] STREAMING: CPM clocks configured for VIC access
[  364.318475] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  364.318481] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  364.318488] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  364.318494] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  364.318500] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  364.318506] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  364.318515] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  364.318522] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  364.318529] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  364.318535] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  364.318541] *** VIC unlock: Commands written, checking VIC status register ***
[  364.318548] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  364.318553] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  364.318559] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  364.318565] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  364.318571] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  364.318577] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  364.318653] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  364.318661] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  364.318667] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[  364.318675] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  364.318681] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  364.318689] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[  364.318695] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  364.318701] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  364.318707] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  364.318713] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  364.318720] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[  364.318725] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  364.318731] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  364.318738] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000001 (expect 0xb5742249) ***
[  364.318744] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  364.318750] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  364.318756] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  364.318762] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  364.318768] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  364.318774] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  364.318782] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  364.318787] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  364.318797] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[  364.318804] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  364.318810] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  364.318817] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[  364.318823] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  364.318829] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  364.318835] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  364.318841] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  364.318847] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  364.318854] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  364.318862] ispvic_frame_channel_qbuf: arg1=85f4c000, arg2=  (null)
[  364.318869] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  364.318874] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  364.318881] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  364.318887] ispvic_frame_channel_s_stream: arg1=85f4c000, arg2=1
[  364.318893] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f4c000
[  364.318900] ispvic_frame_channel_s_stream[2471]: streamon
[  364.318907] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  364.318913] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  364.318919] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[  364.318924] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  364.318930] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  364.318937] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  364.318943] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  364.318951] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  364.318957] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  364.318963] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  364.318968] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  364.318974] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  364.318981] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  364.318988] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  364.318996] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  364.319004] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  364.319011] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  364.319019] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  364.319025] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  364.319031] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  364.319037] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  364.319044] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  364.319051] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[  364.319057] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  364.319062] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  364.319069] ispvic_frame_channel_qbuf: arg1=85f4c000, arg2=  (null)
[  364.319075] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  364.319087] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[  364.319096] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[  364.319160] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[  364.319172] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[  364.319179] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[  364.319187] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  364.319194] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  364.319200] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  364.319207] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a, [0x14]=0x00000630 ***
[  364.319215] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[  364.320223] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  364.320229] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[  364.320234] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[  364.320342] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  364.320450] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  364.320457] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[  364.320463] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  364.320469] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  364.320475] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  364.320481] tx_vic_enable_irq: Calling VIC interrupt callback
[  364.320487] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[  364.320494] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[  364.320500] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[  364.320509] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts (9ac0=0x00000000, 9ac8=0x00000000) ***
[  364.320516] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[  364.320524] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[  364.320530] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  364.320537] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  364.320543] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  364.320548] *** tx_vic_enable_irq: completed successfully ***
[  364.737222] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[  364.737237] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2 → 3 transition ***
[  364.737243] *** vic_core_s_stream: VIC initialized, final state=2 ***
[  364.737254] gc2053: s_stream called with enable=1
[  364.737262] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  364.737268] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  364.737274] gc2053: About to write streaming registers for interface 1
[  364.737280] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  364.737290] sensor_write: reg=0xfe val=0x00, client=855ae900, adapter=i2c0, addr=0x37
[  364.737610] sensor_write: reg=0xfe val=0x00 SUCCESS
[  364.737617] sensor_write_array: reg[1] 0xfe=0x00 OK
[  364.737626] sensor_write: reg=0x3e val=0x91, client=855ae900, adapter=i2c0, addr=0x37
[  364.742232] sensor_write: reg=0x3e val=0x91 SUCCESS
[  364.742244] sensor_write_array: reg[2] 0x3e=0x91 OK
[  364.742251] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  364.742259] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  364.742266] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  364.742272] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  364.742279] gc2053: s_stream called with enable=1
[  364.742286] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  364.742292] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  364.742298] gc2053: About to write streaming registers for interface 1
[  364.742305] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  364.742314] sensor_write: reg=0xfe val=0x00, client=855ae900, adapter=i2c0, addr=0x37
[  364.742632] sensor_write: reg=0xfe val=0x00 SUCCESS
[  364.742640] sensor_write_array: reg[1] 0xfe=0x00 OK
[  364.742648] sensor_write: reg=0x3e val=0x91, client=855ae900, adapter=i2c0, addr=0x37
[  364.748445] sensor_write: reg=0x3e val=0x91 SUCCESS
[  364.748458] sensor_write_array: reg[2] 0x3e=0x91 OK
[  364.748465] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  364.748472] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  364.748479] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  364.748485] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  365.146684] ISP M0 device open called from pid 3187
[  365.146716] *** REFERENCE DRIVER IMPLEMENTATION ***
[  365.146725] ISP M0 tuning buffer allocated: 82228000 (size=0x500c, aligned)
[  365.146731] tisp_par_ioctl global variable set: 82228000
[  365.146786] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[  365.146794] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[  365.146800] isp_core_tuning_init: Initializing tuning data structure
[  365.146819] isp_core_tuning_init: Tuning data structure initialized at 82230000
[  365.146826] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  365.146832] *** SAFE: mode_flag properly initialized using struct member access ***
[  365.146838] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 82230000
[  365.146844] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[  365.146851] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[  365.146858] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  365.146865] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  365.146871] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  365.146877] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  365.146882] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  365.146906] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  365.146914] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[  365.146920] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[  365.146930] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  365.146936] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[  365.146943] CRITICAL: Cannot access saturation field at 82230024 - PREVENTING BadVA CRASH
[  365.147304] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  365.147317] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  365.147324] Set control: cmd=0x980901 value=128
[  365.147390] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  365.147398] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  365.147404] Set control: cmd=0x98091b value=128
[  365.147465] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  365.147473] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  365.147480] Set control: cmd=0x980902 value=128
[  365.147486] tisp_bcsh_saturation: saturation=128
[  365.147492] tiziano_bcsh_update: Updating BCSH parameters
[  365.147499]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  365.147504] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  365.147566] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  365.147574] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  365.147581] Set control: cmd=0x980900 value=128
[  365.147658] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  365.147668] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  365.147674] Set control: cmd=0x980901 value=128
[  365.147733] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  365.147741] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  365.147748] Set control: cmd=0x98091b value=128
[  365.147806] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  365.147815] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  365.147821] Set control: cmd=0x980902 value=128
[  365.147827] tisp_bcsh_saturation: saturation=128
[  365.147832] tiziano_bcsh_update: Updating BCSH parameters
[  365.147840]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  365.147846] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  365.147906] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  365.147914] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  365.147920] Set control: cmd=0x980900 value=128
[  365.147986] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  365.147994] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  365.148000] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  365.148074] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  365.148083] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  365.148088] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  365.149454] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  365.149466] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[  365.149474] Set control: cmd=0x980914 value=0
[  365.149696] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  365.149706] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[  365.149714] Set control: cmd=0x980915 value=0
[  365.149864] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  365.149875] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  365.149881] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  365.150038] ISP IOCTL: cmd=0x800456d3 arg=0x0
[  365.150049] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[  365.150056] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[  365.150064] csi_video_s_stream: sd=84b40800, enable=0
[  365.150070] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[  365.150078] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f4c000, enable=0 ***
[  365.150084] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[  365.150090] *** vic_core_s_stream: STREAM OFF ***
[  365.150099] gc2053: s_stream called with enable=0
[  365.150106] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  365.150113] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  365.150119] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  365.150128] sensor_write: reg=0xfe val=0x00, client=855ae900, adapter=i2c0, addr=0x37
[  365.150451] sensor_write: reg=0xfe val=0x00 SUCCESS
[  365.150459] sensor_write_array: reg[1] 0xfe=0x00 OK
[  365.150468] sensor_write: reg=0x3e val=0x00, client=855ae900, adapter=i2c0, addr=0x37
[  365.150815] sensor_write: reg=0x3e val=0x00 SUCCESS
[  365.150826] sensor_write_array: reg[2] 0x3e=0x00 OK
[  365.150833] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  365.150840] gc2053: Sensor hardware streaming stopped
[  365.150847] gc2053: s_stream called with enable=0
[  365.150854] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  365.150860] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  365.150866] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  365.150874] sensor_write: reg=0xfe val=0x00, client=855ae900, adapter=i2c0, addr=0x37
[  365.153026] sensor_write: reg=0xfe val=0x00 SUCCESS
[  365.153039] sensor_write_array: reg[1] 0xfe=0x00 OK
[  365.153049] sensor_write: reg=0x3e val=0x00, client=855ae900, adapter=i2c0, addr=0x37
[  365.153366] sensor_write: reg=0x3e val=0x00 SUCCESS
[  365.153374] sensor_write_array: reg[2] 0x3e=0x00 OK
[  365.153380] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  365.153387] gc2053: Sensor hardware streaming stopped
[  365.153402] ISP IOCTL: cmd=0x800456d1 arg=0x7ff66f70
[  365.153410] tx_isp_video_link_destroy: Destroying links for config 0
[  365.153418] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[  365.153427] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  365.153434] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[  365.153442] Set control: cmd=0x8000164 value=1
[  365.153450] ISP IOCTL: cmd=0x800456d0 arg=0x7ff66f70
[  365.153455] TX_ISP_VIDEO_LINK_SETUP: config=0
[  365.153462] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[  365.153468] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[  365.153474] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  365.153481] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  365.153487] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  365.153494] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  365.153501] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  365.153508] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  365.153514] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[  365.153520] csi_video_s_stream: sd=84b40800, enable=1
[  365.153527] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[  365.153535] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f4c000, enable=1 ***
[  365.153541] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[  365.153546] *** vic_core_s_stream: STREAM ON ***
[  365.153552] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  365.153558] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  365.153565] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  365.153573] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f4cc00 (name=gc2053) ***
[  365.153580] *** tx_isp_get_sensor: Found real sensor: 85f4cc00 ***
[  365.153586] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  365.153592] *** STREAMING: Configuring CPM registers for VIC access ***
[  365.155184] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  365.155198] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  365.155204] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  365.155210] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  365.155216] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  365.178428] STREAMING: CPM clocks configured for VIC access
[  365.178443] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  365.178449] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  365.178456] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  365.178462] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  365.178468] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  365.178474] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  365.178483] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  365.178490] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  365.178498] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  365.178504] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  365.178509] *** VIC unlock: Commands written, checking VIC status register ***
[  365.178516] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  365.178522] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  365.178528] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  365.178534] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  365.178540] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  365.178545] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  365.178620] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  365.178627] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  365.178634] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[  365.178642] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  365.178648] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  365.178656] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[  365.178662] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  365.178668] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  365.178674] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  365.178680] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  365.178686] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[  365.178692] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  365.178698] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  365.178705] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000001 (expect 0xb5742249) ***
[  365.178711] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  365.178717] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  365.178724] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  365.178730] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  365.178736] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  365.178742] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  365.178749] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  365.178755] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  365.178764] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[  365.178771] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  365.178777] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  365.178785] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[  365.178791] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  365.178797] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  365.178802] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  365.178808] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  365.178815] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  365.178821] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  365.178829] ispvic_frame_channel_qbuf: arg1=85f4c000, arg2=  (null)
[  365.178836] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  365.178842] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  365.178848] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  365.178855] ispvic_frame_channel_s_stream: arg1=85f4c000, arg2=1
[  365.178861] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f4c000
[  365.178868] ispvic_frame_channel_s_stream[2471]: streamon
[  365.178874] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  365.178880] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  365.178886] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[  365.178892] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  365.178898] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  365.178905] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  365.178911] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  365.178918] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  365.178924] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  365.178930] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  365.178936] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  365.178942] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  365.178949] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  365.178956] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  365.178964] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  365.178972] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  365.178980] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  365.178988] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  365.178994] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  365.179000] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  365.179006] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  365.179013] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  365.179020] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[  365.179026] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  365.179031] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  365.179038] ispvic_frame_channel_qbuf: arg1=85f4c000, arg2=  (null)
[  365.179043] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  365.179056] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[  365.179065] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[  365.179129] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[  365.179141] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[  365.179148] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[  365.179156] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  365.179163] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  365.179169] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  365.179176] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a, [0x14]=0x00000630 ***
[  365.179184] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[  365.180192] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  365.180198] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[  365.180204] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[  365.180312] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  365.180420] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  365.180427] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[  365.180433] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  365.180439] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  365.180444] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  365.180450] tx_vic_enable_irq: Calling VIC interrupt callback
[  365.180456] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[  365.180464] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[  365.180470] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[  365.180479] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts (9ac0=0x00000000, 9ac8=0x00000000) ***
[  365.180486] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[  365.180494] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[  365.180500] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  365.180507] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  365.180512] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  365.180518] *** tx_vic_enable_irq: completed successfully ***
[  365.591622] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[  365.591637] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2 → 3 transition ***
[  365.591643] *** vic_core_s_stream: VIC initialized, final state=2 ***
[  365.591654] gc2053: s_stream called with enable=1
[  365.591662] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  365.591668] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  365.591675] gc2053: About to write streaming registers for interface 1
[  365.591681] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  365.591691] sensor_write: reg=0xfe val=0x00, client=855ae900, adapter=i2c0, addr=0x37
[  365.592011] sensor_write: reg=0xfe val=0x00 SUCCESS
[  365.592018] sensor_write_array: reg[1] 0xfe=0x00 OK
[  365.592027] sensor_write: reg=0x3e val=0x91, client=855ae900, adapter=i2c0, addr=0x37
[  365.593133] sensor_write: reg=0x3e val=0x91 SUCCESS
[  365.593245] sensor_write_array: reg[2] 0x3e=0x91 OK
[  365.593255] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  365.593262] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  365.593269] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  365.593275] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  365.593282] gc2053: s_stream called with enable=1
[  365.593289] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  365.593295] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  365.593301] gc2053: About to write streaming registers for interface 1
[  365.593308] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  365.593317] sensor_write: reg=0xfe val=0x00, client=855ae900, adapter=i2c0, addr=0x37
[  365.593637] sensor_write: reg=0xfe val=0x00 SUCCESS
[  365.593644] sensor_write_array: reg[1] 0xfe=0x00 OK
[  365.593653] sensor_write: reg=0x3e val=0x91, client=855ae900, adapter=i2c0, addr=0x37
[  365.597884] sensor_write: reg=0x3e val=0x91 SUCCESS
[  365.597897] sensor_write_array: reg[2] 0x3e=0x91 OK
[  365.597904] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  365.597912] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  365.597918] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  365.597925] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  365.598168] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  365.598179] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[  365.598187] Set control: cmd=0x980918 value=2
[  365.598341] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  365.598352] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  365.598358] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  365.598572] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  365.598583] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  365.598589] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  365.598730] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  365.598739] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  365.598745] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  365.598870] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  365.598879] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  365.598885] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  365.599044] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  365.599053] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  365.599060] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  365.599190] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  365.599199] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  365.599205] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  365.599345] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  365.599354] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  365.599360] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  365.599492] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  365.599502] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  365.599507] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  365.599733] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  365.599743] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  365.599749] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  365.599887] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  365.599896] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  365.599902] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  366.155440] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  366.155452] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  366.155459] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  366.155465] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  366.155470] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  366.198756] *** FRAME CHANNEL OPEN: minor=54 ***
[  366.198768] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 54 ***
[  366.198774] *** FRAME CHANNEL OPEN: Assigned to channel 0 ***
[  366.198782] *** FRAME CHANNEL 0: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[  366.198787] *** SAFE: Frame channel device stored in file->private_data ***
[  366.198793] *** FRAME CHANNEL 0 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[  366.198802] Channel 0: Format 1920x1080, pixfmt=0x32315659, minor=54
[  366.198820] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[  366.198828] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[  366.198836] Channel 0: Set format 1920x1080 pixfmt=0x3231564e
[  366.199492] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[  366.199504] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[  366.199510] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[  366.199518] Channel 0: Request 4 buffers, type=1 memory=2
[  366.199524] Channel 0: USERPTR mode - client will provide buffers
[  366.199530] Channel 0: USERPTR mode - 4 user buffers expected
[  366.199540] *** Channel 0: REQBUFS allocated VBM buffer array for 4 buffers at 8230ea80 ***
[  366.199548] *** Channel 0: VIC active_buffer_count set to 4 ***
[  366.199553] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[  366.199560] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[  366.199586] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  366.199594] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  366.199600] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  366.199606] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  366.199614] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  366.199622] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[  366.199628] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  366.199636] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[  366.199642] *** Channel 0: QBUF - Queue buffer index=0 ***
[  366.199648] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  366.199656] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[  366.199663] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  366.199670] *** Channel 0: QBUF EVENT - No VIC callback ***
[  366.199677] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[  366.199686] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[  366.199694] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=1 ***
[  366.199702] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8230ea80, vbm_buffer_count=1 ***
[  366.199708] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[  366.199716] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[  366.199723] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  366.199733] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  366.199740] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  366.199746] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  366.199752] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  366.199760] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  366.199768] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[  366.199774] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  366.199782] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[  366.199788] *** Channel 0: QBUF - Queue buffer index=1 ***
[  366.199794] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  366.199801] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[  366.199808] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  366.199814] *** Channel 0: QBUF EVENT - No VIC callback ***
[  366.199821] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[  366.199829] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[  366.199837] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=2 ***
[  366.199844] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8230ea80, vbm_buffer_count=2 ***
[  366.199851] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[  366.199858] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[  366.199864] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  366.199872] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  366.199880] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  366.199886] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  366.199892] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  366.199899] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[  366.199907] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[  366.199914] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  366.199921] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[  366.199928] *** Channel 0: QBUF - Queue buffer index=2 ***
[  366.199933] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[  366.199940] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[  366.199947] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  366.199953] *** Channel 0: QBUF EVENT - No VIC callback ***
[  366.199960] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[  366.199968] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[  366.199976] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=3 ***
[  366.199983] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8230ea80, vbm_buffer_count=3 ***
[  366.199990] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[  366.199997] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[  366.200003] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  366.200012] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  366.200018] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  366.200025] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  366.200031] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  366.200038] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[  366.200046] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[  366.200053] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  366.200060] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[  366.200067] *** Channel 0: QBUF - Queue buffer index=3 ***
[  366.200072] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[  366.200080] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[  366.200086] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  366.200092] *** Channel 0: QBUF EVENT - No VIC callback ***
[  366.200099] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[  366.200107] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[  366.200115] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[  366.200122] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8230ea80, vbm_buffer_count=4 ***
[  366.200129] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[  366.200136] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[  366.200142] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  366.200232] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[  366.200242] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[  366.200248] *** Channel 0: VIDIOC_STREAMON - Binary Ninja implementation ***
[  366.200255] Channel 0: STREAMON - Enqueuing buffers in driver
[  366.200261] *** Channel 0: STREAMON - Core device is stateless, only managing streaming flag ***
[  366.203277] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  366.203290] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  366.203297] *** Channel 0: Frame completion wait ***
[  366.203303] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  366.203310] *** Channel 0: Frame wait returned 10 ***
[  366.203316] *** Channel 0: Frame was ready, consuming it ***
[  366.203424] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  366.203433] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  366.203440] *** Channel 0: DQBUF - dequeue buffer request ***
[  366.203446] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  366.203456] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f4cc00 (name=gc2053) ***
[  366.203462] *** tx_isp_get_sensor: Found real sensor: 85f4cc00 ***
[  366.203469] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  366.203644] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  366.203655] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  366.203662] *** Channel 0: Frame completion wait ***
[  366.203668] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  366.269343] *** FRAME CHANNEL OPEN: minor=53 ***
[  366.269356] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[  366.269362] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[  366.269369] *** FRAME CHANNEL 1: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[  366.269375] *** SAFE: Frame channel device stored in file->private_data ***
[  366.269381] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[  366.269390] Channel 1: Format 640x360, pixfmt=0x32315659, minor=53
[  366.269407] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[  366.269414] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[  366.269423] Channel 1: Set format 640x360 pixfmt=0x3231564e
[  366.270272] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[  366.270282] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[  366.270289] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[  366.270296] Channel 1: Request 2 buffers, type=1 memory=2
[  366.270302] Channel 1: USERPTR mode - client will provide buffers
[  366.270309] Channel 1: USERPTR mode - 2 user buffers expected
[  366.270319] *** Channel 1: REQBUFS allocated VBM buffer array for 2 buffers at 8230e780 ***
[  366.270326] *** Channel 1: VIC active_buffer_count set to 2 ***
[  366.270332] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[  366.270338] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[  366.270353] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  366.270360] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  366.270366] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  366.270372] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  366.270380] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  366.270387] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[  366.270394] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  366.270402] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[  366.270408] *** Channel 1: QBUF - Queue buffer index=0 ***
[  366.270414] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  366.270422] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[  366.270430] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[  366.270438] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[  366.270446] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=1 ***
[  366.270454] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=8230e780, vbm_buffer_count=1 ***
[  366.270461] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[  366.270468] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[  366.270475] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  366.270484] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  366.270492] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  366.270498] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  366.270504] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  366.270511] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  366.270519] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[  366.270526] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  366.270533] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[  366.270540] *** Channel 1: QBUF - Queue buffer index=1 ***
[  366.270546] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  366.270552] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[  366.270560] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[  366.270568] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[  366.270576] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[  366.270583] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=8230e780, vbm_buffer_count=2 ***
[  366.270590] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[  366.270596] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[  366.270603] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  366.270695] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[  366.270706] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[  366.270712] *** Channel 1: VIDIOC_STREAMON - Binary Ninja implementation ***
[  366.270718] Channel 1: STREAMON - Enqueuing buffers in driver
[  366.270725] *** Channel 1: STREAMON - Core device is stateless, only managing streaming flag ***
[  366.276268] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  366.276282] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  366.276288] *** Channel 1: Frame completion wait ***
[  366.276294] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  366.276300] *** Channel 1: Frame wait returned 10 ***
[  366.276306] *** Channel 1: Frame was ready, consuming it ***
[  366.276363] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  366.276371] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  366.276378] *** Channel 1: DQBUF - dequeue buffer request ***
[  366.276384] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  366.276394] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f4cc00 (name=gc2053) ***
[  366.276401] *** tx_isp_get_sensor: Found real sensor: 85f4cc00 ***
[  366.276408] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[  366.276423] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  366.276431] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  366.276437] *** Channel 1: Frame completion wait ***
[  366.276442] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  366.298390] *** Channel 0: Frame wait returned 0 ***
[  366.298402] *** Channel 0: Frame wait timeout/error, generating frame ***
[  366.298423] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  366.298431] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  366.298437] *** Channel 0: Frame completion wait ***
[  366.298443] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  366.298449] *** Channel 0: Frame wait returned 10 ***
[  366.298455] *** Channel 0: Frame was ready, consuming it ***
[  366.298463] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  366.298470] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  366.298476] *** Channel 0: Frame completion wait ***
[  366.298482] *** Channel 0: Waiting for frame (timeout=100ms) ***
[INFO:RTSP.cpp]: stream 0 available at: rtsp://192.168.50.211/ch0
root@ing-wyze-cam3-a000 ~# [INFO:RTSP.cpp]: stream 1 available at: rtsp://192.168.50.211/ch1
root@ing-wyze-cam3-a000 ~# cat /opt/trace.txt 
ISP Register Monitor v1.3 initializing
ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007001 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0x7 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb078: 0x0 -> 0x10000000 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdeff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x133 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2b (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xa (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x8 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xb0: 0x0 -> 0x3fff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb004: 0x7 -> 0xf001f001 (delta: 400.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 170.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 170.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 900.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 860.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x0 (delta: 860.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 900.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 860.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 860.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x1 -> 0x0 (delta: 1480.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb004: 0x7 -> 0xf001f001 (delta: 910.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 910.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 120.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 250.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 250.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x83 -> 0x82 (delta: 990.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x1 -> 0x0 (delta: 990.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 90.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x1 (delta: 1080.000 ms)
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:      64708   jz-intc  jz-timerost
 14:        208   jz-intc  ipu
 15:      94167   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          2   jz-intc  isp-m0
 38:          0   jz-intc  isp-w02
 44:      22264   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        386   jz-intc  uart1
 68:        158   jz-intc  jz-i2c.0
 70:         41   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
root@ing-wyze-cam3-a000 ~# 
