module top_module(
    input clk,
    input areset,  // async active-high reset to zero
    input load,
    input ena,
    input [3:0] data,
    output reg [3:0] q); 

   
    
    wire ena_prio ;
    assign ena_prio = load ? 1'b0 : ena;
    
    reg[3:0] data_reg;
    always@(posedge clk or posedge areset) begin
        
        if(areset) begin
           q <= 0; 
        end
        
        else if (load) begin
        	q <= data; 
           
        end
        
        else if (ena_prio) begin
           q <= q >> 1; 
            
        end
         
    end
    
    
    
    
    
    
    
    
    
endmodule
