<?xml version="1.0" ?>
<testsuites name="testSuitesSimulation" tests="84" skipped="0" errors="0" failures="0" assertions="454" timestamp="2025-01-10T18:29:22.778604" time="19.934712">
   <testsuite name="testSuiteConstant" tests="1" skipped="0" errors="0" failures="0" assertions="4" timestamp="2025-01-10T18:29:33.489381" time="0.104988" file="TestSuites/TestSuiteConstant.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteConstant.stm -gstimulus_main_entry_label=$testMainSuiteConstant -do &quot;run_all.do&quot; 
# Start time: 18:29:22 on Jan 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 29886&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 30030&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_32_pkg(body)
# Loading work.tb_bus_axi4lite_32_pkg(body)
# Loading work.tb_bus_wishbone_32_pkg(body)
# Loading work.tb_bus_wishbone_64_pkg(body)
# Loading work.tb_bus_avalon_64_pkg(body)
# Loading work.tb_bus_ram_32_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading work.basic(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# Loading work.ramavalon(simulation)#2
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_Ram32
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite_32
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Constant/constant.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteConstant.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test suite Constant started
# **********START*TESTCASE*testSuiteConstant_testCaseConstantAdd**********
# Started at simulation time of 1002ns
# testConstantAdd started
# test_variable_1: 0x1
# test_variable_2: 0x2
# test_variable_1: 0x2
# test_variable_2: 0x4
# test_variable_1: 0x3
# test_variable_2: 0x6
# Passed 4 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testConstantAdd ended
# Ended at simulation time of 1010ns
# **********END*TESTCASE*testSuiteConstant_testCaseConstantAdd**********
# Main test suite Constant ended
# ** Note: Verify passes 4
#    Time: 2012700 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Timeout monitored bus access passes 0
#    Time: 2012700 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: SUCCESS
#    Time: 2012700 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Test finished
#    Time: 2012700 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 18:29:33 on Jan 10,2025, Elapsed time: 0:00:11
# Errors: 0, Warnings: 6
</system-out>
      <system-err/>
      <testcase name="testSuiteConstant_testCaseConstantAdd" assertions="4" classname="testSuiteConstant" file="TestSuites/TestSuiteConstant.stm" line="TestSuites/TestSuiteConstant.stm" time="0.104988">
         <properties>
            <property name="SimulatedStartTime" value="1002"/>
            <property name="SimulatedEndTime" value="1010"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteVariable" tests="10" skipped="0" errors="0" failures="0" assertions="44" timestamp="2025-01-10T18:29:26.153220" time="0.004" file="TestSuites/TestSuiteVariable.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteVariable.stm -gstimulus_main_entry_label=$testMainSuiteVariable -do &quot;run_all.do&quot; 
# Start time: 18:29:22 on Jan 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 29886&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_32_pkg(body)
# Loading work.tb_bus_axi4lite_32_pkg(body)
# Loading work.tb_bus_wishbone_32_pkg(body)
# Loading work.tb_bus_wishbone_64_pkg(body)
# Loading work.tb_bus_avalon_64_pkg(body)
# Loading work.tb_bus_ram_32_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading work.basic(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# Loading work.ramavalon(simulation)#2
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_Ram32
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite_32
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Variable/variable.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteVariable.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test suite Variable started
# **********START*TESTCASE*testSuiteVariable_testCaseVariableAdd**********
# Started at simulation time of 1002ns
# testVariableAdd started
# test_variable_1: 1
# test_variable_2: 2
# test_variable_1: 11
# test_variable_2: 22
# test_variable_1: 12356
# test_variable_2: 110
# Passed 4 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testVariableAdd ended
# Ended at simulation time of 1010ns
# **********END*TESTCASE*testSuiteVariable_testCaseVariableAdd**********
# **********START*TESTCASE*testSuiteVariable_testCaseVariableAnd**********
# Started at simulation time of 1013ns
# testVariableAnd started
# test_variable_1: 0xAAAA
# test_variable_2: 0x77777777
# test_variable_1: 0xAA02
# test_variable_2: 0x70745607
# test_variable_1: 0xAA02
# test_variable_2: 0x70745607
# Passed 4 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testVariableAnd ended
# Ended at simulation time of 1021ns
# **********END*TESTCASE*testSuiteVariable_testCaseVariableAnd**********
# **********START*TESTCASE*testSuiteVariable_testCaseVariableDiv**********
# Started at simulation time of 1024ns
# testVariableDiv started
# test_variable_1: 500
# test_variable_2: 5000
# test_variable_1: 50
# test_variable_2: 250
# test_variable_1: 10
# test_variable_2: 2
# Passed 4 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testVariableDiv ended
# Ended at simulation time of 1032ns
# **********END*TESTCASE*testSuiteVariable_testCaseVariableDiv**********
# **********START*TESTCASE*testSuiteVariable_testCaseVariableEqu**********
# Started at simulation time of 1035ns
# testVariableEqu started
# test_variable_1: 1
# test_variable_2: 2
# test_variable_3: 3
# test_variable_4: 4
# test_variable_5: 5
# test_variable_1: 10
# test_variable_2: 20
# test_variable_3: 30
# test_variable_4: 44
# test_variable_5: 55
# test_variable_1: 99
# test_variable_2: 88
# test_variable_3: 55
# test_variable_4: 11
# test_variable_5: 0
# Passed 10 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testVariableEqu ended
# Ended at simulation time of 1045ns
# **********END*TESTCASE*testSuiteVariable_testCaseVariableEqu**********
# **********START*TESTCASE*testSuiteVariable_testCaseVariableMul**********
# Started at simulation time of 1048ns
# testVariableMul started
# test_variable_1: 1
# test_variable_2: 2
# test_variable_1: 10
# test_variable_2: 40
# test_variable_1: 123450
# test_variable_2: 3520
# Passed 4 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testVariableMul ended
# Ended at simulation time of 1056ns
# **********END*TESTCASE*testSuiteVariable_testCaseVariableMul**********
# **********START*TESTCASE*testSuiteVariable_testCaseVariableOr**********
# Started at simulation time of 1059ns
# testVariableOr started
# test_variable_1: 0x1234
# test_variable_2: 0x80000000
# test_variable_1: 0x3675
# test_variable_2: 0x80000001
# test_variable_1: 0x3675
# test_variable_2: 0x80000001
# Passed 4 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testVariableOr ended
# Ended at simulation time of 1067ns
# **********END*TESTCASE*testSuiteVariable_testCaseVariableOr**********
# **********START*TESTCASE*testSuiteVariable_testCaseVariableSub**********
# Started at simulation time of 1070ns
# testVariableSub started
# test_variable_1: 12345
# test_variable_2: 88
# test_variable_1: 12335
# test_variable_2: 68
# test_variable_1: 12333
# test_variable_2: 67
# Passed 4 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testVariableSub ended
# Ended at simulation time of 1078ns
# **********END*TESTCASE*testSuiteVariable_testCaseVariableSub**********
# **********START*TESTCASE*testSuiteVariable_testCaseVariableXor**********
# Started at simulation time of 1081ns
# testVariableXor started
# test_variable_1: 0xFFFFFFFF
# test_variable_2: 0x0
# test_variable_1: 0xA55555555
# test_variable_2: 0x333333333
# test_variable_1: 0xA00000000
# test_variable_2: 0x3FFFFFFFF
# Passed 4 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testVariableXor ended
# Ended at simulation time of 1089ns
# **********END*TESTCASE*testSuiteVariable_testCaseVariableXor**********
# **********START*TESTCASE*testSuiteVariable_testCaseVariableInv**********
# Started at simulation time of 1092ns
# testVariableInv started
# test_variable_1: 0x12345678
# test_variable_2: 0xFEDCBA9
# test_variable_1: 0xFFFFFFFFEDCBA987
# test_variable_2: 0xFFFFFFFFF0123456
# test_variable_1: 0x12345678
# test_variable_2: 0xFEDCBA9
# Passed 4 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testVariableInv ended
# Ended at simulation time of 1100ns
# **********END*TESTCASE*testSuiteVariable_testCaseVariableInv**********
# **********START*TESTCASE*testSuiteVariable_testCaseVariableLd**********
# Started at simulation time of 1103ns
# testVariableLd started
# test_variable_1: 0x1000
# test_variable_2: 0x80000000
# ** Warning: (vsim-3930) Integer exponentiation has overflowed; result is -2147483648.
#    Time: 1106700 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Warning: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 1106700 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# test_variable_1: 12
# test_variable_2: 31
# Passed 2 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testVariableLd ended
# Ended at simulation time of 1110ns
# **********END*TESTCASE*testSuiteVariable_testCaseVariableLd**********
# Main test suite Variable ended
# ** Note: Verify passes 44
#    Time: 2113200 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Timeout monitored bus access passes 0
#    Time: 2113200 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: SUCCESS
#    Time: 2113200 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Test finished
#    Time: 2113200 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 18:29:26 on Jan 10,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 7
</system-out>
      <system-err/>
      <testcase name="testSuiteVariable_testCaseVariableAdd" assertions="4" classname="testSuiteVariable" file="TestSuites/TestSuiteVariable.stm" line="TestSuites/TestSuiteVariable.stm" time="0.004">
         <properties>
            <property name="SimulatedStartTime" value="1002"/>
            <property name="SimulatedEndTime" value="1010"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteVariable_testCaseVariableEqu" assertions="10" classname="testSuiteVariable" file="TestSuites/TestSuiteVariable.stm" line="TestSuites/TestSuiteVariable.stm" time="0.102988">
         <properties>
            <property name="SimulatedStartTime" value="1035"/>
            <property name="SimulatedEndTime" value="1045"/>
            <property name="SimulatedDuration" value="10"/>
         </properties>
      </testcase>
      <testcase name="testSuiteVariable_testCaseVariableSub" assertions="4" classname="testSuiteVariable" file="TestSuites/TestSuiteVariable.stm" line="TestSuites/TestSuiteVariable.stm" time="0.005">
         <properties>
            <property name="SimulatedStartTime" value="1070"/>
            <property name="SimulatedEndTime" value="1078"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteVariable_testCaseVariableLd" assertions="2" classname="testSuiteVariable" file="TestSuites/TestSuiteVariable.stm" line="TestSuites/TestSuiteVariable.stm" time="0.114987">
         <properties>
            <property name="SimulatedStartTime" value="1103"/>
            <property name="SimulatedEndTime" value="1110"/>
            <property name="SimulatedDuration" value="7"/>
         </properties>
      </testcase>
      <testcase name="testSuiteVariable_testCaseVariableDiv" assertions="4" classname="testSuiteVariable" file="TestSuites/TestSuiteVariable.stm" line="TestSuites/TestSuiteVariable.stm" time="0.003999">
         <properties>
            <property name="SimulatedStartTime" value="1024"/>
            <property name="SimulatedEndTime" value="1032"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteVariable_testCaseVariableAnd" assertions="4" classname="testSuiteVariable" file="TestSuites/TestSuiteVariable.stm" line="TestSuites/TestSuiteVariable.stm" time="0.109987">
         <properties>
            <property name="SimulatedStartTime" value="1013"/>
            <property name="SimulatedEndTime" value="1021"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteVariable_testCaseVariableInv" assertions="4" classname="testSuiteVariable" file="TestSuites/TestSuiteVariable.stm" line="TestSuites/TestSuiteVariable.stm" time="0.105988">
         <properties>
            <property name="SimulatedStartTime" value="1092"/>
            <property name="SimulatedEndTime" value="1100"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteVariable_testCaseVariableOr" assertions="4" classname="testSuiteVariable" file="TestSuites/TestSuiteVariable.stm" line="TestSuites/TestSuiteVariable.stm" time="0.106988">
         <properties>
            <property name="SimulatedStartTime" value="1059"/>
            <property name="SimulatedEndTime" value="1067"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteVariable_testCaseVariableXor" assertions="4" classname="testSuiteVariable" file="TestSuites/TestSuiteVariable.stm" line="TestSuites/TestSuiteVariable.stm" time="0.102988">
         <properties>
            <property name="SimulatedStartTime" value="1081"/>
            <property name="SimulatedEndTime" value="1089"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteVariable_testCaseVariableMul" assertions="4" classname="testSuiteVariable" file="TestSuites/TestSuiteVariable.stm" line="TestSuites/TestSuiteVariable.stm" time="0.007999">
         <properties>
            <property name="SimulatedStartTime" value="1048"/>
            <property name="SimulatedEndTime" value="1056"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteLines" tests="11" skipped="0" errors="0" failures="0" assertions="0" timestamp="2025-01-10T18:29:36.850994" time="0.006999" file="TestSuites/TestSuiteLines.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteLines.stm -gstimulus_main_entry_label=$testMainSuiteLines -do &quot;run_all.do&quot; 
# Start time: 18:29:22 on Jan 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 29886&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 30030&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 30116&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_32_pkg(body)
# Loading work.tb_bus_axi4lite_32_pkg(body)
# Loading work.tb_bus_wishbone_32_pkg(body)
# Loading work.tb_bus_wishbone_64_pkg(body)
# Loading work.tb_bus_avalon_64_pkg(body)
# Loading work.tb_bus_ram_32_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading work.basic(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# Loading work.ramavalon(simulation)#2
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_Ram32
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite_32
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Array.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Lines/lines.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteLines.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test suite Lines started
# **********START*TESTCASE*testSuiteLines_testCaseLinesAppendArray**********
# Started at simulation time of 1002ns
# testLinesAppendArray started
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# Passed 0 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testLinesAppendArray ended
# Ended at simulation time of 1010ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesAppendArray**********
# **********START*TESTCASE*testSuiteLines_testCaseLinesAppendText**********
# Started at simulation time of 1013ns
# testLinesAppendText started
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# line 1
# line 2
# line 3
# Passed 0 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testLinesAppendText ended
# Ended at simulation time of 1020ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesAppendText**********
# **********START*TESTCASE*testSuiteLines_testCaseLinesDeleteAllArray**********
# Started at simulation time of 1023ns
# testLinesDeleteAllArray started
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# line 1
# line 2
# line 3
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# Passed 0 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testLinesDeleteAllArray ended
# Ended at simulation time of 1031ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesDeleteAllArray**********
# **********START*TESTCASE*testSuiteLines_testCaseLinesDeleteArray**********
# Started at simulation time of 1034ns
# testLinesDeleteArray started
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# Passed 0 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testLinesDeleteArray ended
# Ended at simulation time of 1043ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesDeleteArray**********
# **********START*TESTCASE*testSuiteLines_testCaseLinesGetArray**********
# Started at simulation time of 1046ns
# testLinesGetArray started
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# Passed 0 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testLinesGetArray ended
# Ended at simulation time of 1069ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesGetArray**********
# **********START*TESTCASE*testSuiteLines_testCaseLinesInsertArray**********
# Started at simulation time of 1073ns
# testLinesInsertArray started
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000030000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000040000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000030000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000050000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x5 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x5 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x5 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x5 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x5 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x5 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x5 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x5 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x5 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# Passed 0 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testLinesInsertArray ended
# Ended at simulation time of 1159ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesInsertArray**********
# **********START*TESTCASE*testSuiteLines_testCaseLinesInsertText**********
# Started at simulation time of 1162ns
# testLinesInsertText started
# 00000000000000040000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000030000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000050000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# line 0
# line 1
# line 2
# line insert 1
# 00000000000000040000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000030000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000050000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# line 0
# line 1
# line 2
# line insert 1
# line insert 0
# 00000000000000040000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000030000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000050000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# line 0
# line 1
# line 2
# line insert 1
# line insert 0
# 00000000000000040000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# line insert 4
# 00000000000000030000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000050000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# line 0
# line 1
# line 2
# Passed 0 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testLinesInsertText ended
# Ended at simulation time of 1170ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesInsertText**********
# **********START*TESTCASE*testSuiteLines_testCaseLinesPointerCopy**********
# Started at simulation time of 1173ns
# testLinesPointerCopy started
# line insert 1
# line insert 0
# 00000000000000040000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# line insert 4
# 00000000000000030000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000050000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# line 0
# line 1
# line 2
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# line insert 1
# line insert 0
# 00000000000000040000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# line insert 4
# 00000000000000030000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000050000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# line 0
# line 1
# line 2
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# line insert 1
# line insert 0
# 00000000000000040000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# line insert 4
# 00000000000000030000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000050000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# line 0
# line 1
# line 2
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# line insert 1
# line insert 0
# 00000000000000040000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# line insert 4
# 00000000000000030000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000050000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# line 0
# line 1
# line 2
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000AFAFAFEE0000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# line insert 1
# line insert 0
# 00000000000000040000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# line insert 4
# 00000000000000030000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000050000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# line 0
# line 1
# line 2
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000AFAFAFEE0000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# Passed 0 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testLinesPointerCopy ended
# Ended at simulation time of 1182ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesPointerCopy**********
# **********START*TESTCASE*testSuiteLines_testCaseLinesSetArray**********
# Started at simulation time of 1185ns
# testLinesSetArray started
# line insert 1
# line insert 0
# 00000000000000040000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# line insert 4
# 00000000000000030000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000050000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# line 0
# line 1
# line 2
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000AFAFAFEE0000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# line insert 1
# line insert 0
# 00000000000000040000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# line insert 4
# 00000000000000030000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000050000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# line 0
# line 1
# line 2
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000AFAFAFEE0000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# line insert 1
# line insert 0
# 00000000000000040000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# line insert 4
# 00000000000000030000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000050000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# line 0
# line 1
# line 2
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000AFAFAFEE0000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# number_of_elements_got 0x0
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x0
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x0
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x0
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x0
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x0
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# number_of_elements_got 0x8
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# line insert 1
# 00000000000000030000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000040000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# line insert 4
# 00000000000000030000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000050000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# line 0
# line 1
# line 2
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000AFAFAFEE0000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# number_of_elements_got 0x0
# array: dump 
#  0x3 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x3 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x3 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x3 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x0
# array: dump 
#  0x3 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x3 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x3 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x3 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x3 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x3 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x3 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x3 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x0
# array: dump 
#  0x3 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x0
# array: dump 
#  0x3 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x0
# array: dump 
#  0x3 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x3 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x3 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x3 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x3 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x3 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x3 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# number_of_elements_got 0x8
# array: dump 
#  0x3 0x22 0x33 0x0 0x12345678 0x777 0x800 0xFFF
# Passed 0 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testLinesSetArray ended
# Ended at simulation time of 1419ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesSetArray**********
# **********START*TESTCASE*testSuiteLines_testCaseLinesSetText**********
# Started at simulation time of 1422ns
# testLinesSetText started
# line insert 1
# 00000000000000030000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000040000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# line insert 4
# 00000000000000030000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000050000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# line 0
# line 1
# line 2
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000AFAFAFEE0000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# line 1
# line 2
# line 3
# line set 1
# line set 2
# line set 3
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# line insert 4
# 00000000000000030000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000050000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# line 0
# line 1
# line 2
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000AFAFAFEE0000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# line 1
# line 2
# line 3
# Passed 0 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testLinesSetText ended
# Ended at simulation time of 1429ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesSetText**********
# **********START*TESTCASE*testSuiteLines_testCaseLinesSize**********
# Started at simulation time of 1432ns
# testLinesSize started
# line set 1
# line set 2
# line set 3
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# line insert 4
# 00000000000000030000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000050000000000000022000000000000003300000000000000000000000012345678000000000000077700000000000008000000000000000FFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# line 0
# line 1
# line 2
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000AFAFAFEE0000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# line 1
# line 2
# line 3
# 00000000000000000000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000010000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# 00000000000000020000000000000001000000000000000A0000000000000002000000000000000B000000007FFFFFFF000000008000000000000000FFFFFFFF
# lines size is 0x1C
# Passed 0 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testLinesSize ended
# Ended at simulation time of 1440ns
# **********END*TESTCASE*testSuiteLines_testCaseLinesSize**********
# Main test suite Lines ended
# ** Note: Verify passes 0
#    Time: 2443200 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Timeout monitored bus access passes 0
#    Time: 2443200 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: SUCCESS
#    Time: 2443200 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Test finished
#    Time: 2443200 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 18:29:42 on Jan 10,2025, Elapsed time: 0:00:20
# Errors: 0, Warnings: 7
</system-out>
      <system-err/>
      <testcase name="testSuiteLines_testCaseLinesSize" assertions="0" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="0.112987">
         <properties>
            <property name="SimulatedStartTime" value="1432"/>
            <property name="SimulatedEndTime" value="1440"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteLines_testCaseLinesPointerCopy" assertions="0" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="0.005">
         <properties>
            <property name="SimulatedStartTime" value="1173"/>
            <property name="SimulatedEndTime" value="1182"/>
            <property name="SimulatedDuration" value="9"/>
         </properties>
      </testcase>
      <testcase name="testSuiteLines_testCaseLinesSetArray" assertions="0" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="3.576586">
         <properties>
            <property name="SimulatedStartTime" value="1185"/>
            <property name="SimulatedEndTime" value="1419"/>
            <property name="SimulatedDuration" value="234"/>
         </properties>
      </testcase>
      <testcase name="testSuiteLines_testCaseLinesDeleteArray" assertions="0" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="0.097988">
         <properties>
            <property name="SimulatedStartTime" value="1034"/>
            <property name="SimulatedEndTime" value="1043"/>
            <property name="SimulatedDuration" value="9"/>
         </properties>
      </testcase>
      <testcase name="testSuiteLines_testCaseLinesAppendArray" assertions="0" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="0.006999">
         <properties>
            <property name="SimulatedStartTime" value="1002"/>
            <property name="SimulatedEndTime" value="1010"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteLines_testCaseLinesDeleteAllArray" assertions="0" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="0.112987">
         <properties>
            <property name="SimulatedStartTime" value="1023"/>
            <property name="SimulatedEndTime" value="1031"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteLines_testCaseLinesSetText" assertions="0" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="0.147982">
         <properties>
            <property name="SimulatedStartTime" value="1422"/>
            <property name="SimulatedEndTime" value="1429"/>
            <property name="SimulatedDuration" value="7"/>
         </properties>
      </testcase>
      <testcase name="testSuiteLines_testCaseLinesGetArray" assertions="0" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="0.300965">
         <properties>
            <property name="SimulatedStartTime" value="1046"/>
            <property name="SimulatedEndTime" value="1069"/>
            <property name="SimulatedDuration" value="23"/>
         </properties>
      </testcase>
      <testcase name="testSuiteLines_testCaseLinesInsertArray" assertions="0" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="1.262854">
         <properties>
            <property name="SimulatedStartTime" value="1073"/>
            <property name="SimulatedEndTime" value="1159"/>
            <property name="SimulatedDuration" value="86"/>
         </properties>
      </testcase>
      <testcase name="testSuiteLines_testCaseLinesAppendText" assertions="0" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="0.004999">
         <properties>
            <property name="SimulatedStartTime" value="1013"/>
            <property name="SimulatedEndTime" value="1020"/>
            <property name="SimulatedDuration" value="7"/>
         </properties>
      </testcase>
      <testcase name="testSuiteLines_testCaseLinesInsertText" assertions="0" classname="testSuiteLines" file="TestSuites/TestSuiteLines.stm" line="TestSuites/TestSuiteLines.stm" time="0.111987">
         <properties>
            <property name="SimulatedStartTime" value="1162"/>
            <property name="SimulatedEndTime" value="1170"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteInterrupt" tests="1" skipped="0" errors="0" failures="0" assertions="2" timestamp="2025-01-10T18:29:28.456958" time="0.205976" file="TestSuites/TestSuiteInterrupt.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteInterrupt.stm -gstimulus_main_entry_label=$testMainSuiteInterrupt -do &quot;run_all.do&quot; 
# Start time: 18:29:22 on Jan 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 29886&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_32_pkg(body)
# Loading work.tb_bus_axi4lite_32_pkg(body)
# Loading work.tb_bus_wishbone_32_pkg(body)
# Loading work.tb_bus_wishbone_64_pkg(body)
# Loading work.tb_bus_avalon_64_pkg(body)
# Loading work.tb_bus_ram_32_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading work.basic(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# Loading work.ramavalon(simulation)#2
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_Ram32
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite_32
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Interrupt/interrupt.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteInterrupt.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test suite Interrupt started
# **********START*TESTCASE*testSuiteInterrupt_testCaseInterrupt**********
# Started at simulation time of 1002ns
# testInterrupt started
# InterruptA happened
# InterruptB happened
# Passed 2 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testInterrupt ended
# Ended at simulation time of 3110ns
# **********END*TESTCASE*testSuiteInterrupt_testCaseInterrupt**********
# Main test suite Interrupt ended
# ** Note: Verify passes 2
#    Time: 4113 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Timeout monitored bus access passes 0
#    Time: 4113 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: SUCCESS
#    Time: 4113 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Test finished
#    Time: 4113 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 18:29:28 on Jan 10,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 5
</system-out>
      <system-err/>
      <testcase name="testSuiteInterrupt_testCaseInterrupt" assertions="2" classname="testSuiteInterrupt" file="TestSuites/TestSuiteInterrupt.stm" line="TestSuites/TestSuiteInterrupt.stm" time="0.205976">
         <properties>
            <property name="SimulatedStartTime" value="1002"/>
            <property name="SimulatedEndTime" value="3110"/>
            <property name="SimulatedDuration" value="2108"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteBusAvalon32" tests="5" skipped="0" errors="0" failures="0" assertions="32" timestamp="2025-01-10T18:29:24.403419" time="0.115987" file="TestSuites/TestSuiteBusAvalon32.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteBusAvalon32.stm -gstimulus_main_entry_label=$testMainSuiteBusAvalon32 -do &quot;run_all.do&quot; 
# Start time: 18:29:23 on Jan 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_32_pkg(body)
# Loading work.tb_bus_axi4lite_32_pkg(body)
# Loading work.tb_bus_wishbone_32_pkg(body)
# Loading work.tb_bus_wishbone_64_pkg(body)
# Loading work.tb_bus_avalon_64_pkg(body)
# Loading work.tb_bus_ram_32_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading work.basic(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# Loading work.ramavalon(simulation)#2
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_Ram32
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite_32
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus32.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus64.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteBusAvalon32.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test suite Bus Avalon 32 started
# **********START*TESTCASE*testSuiteBusAvalon32_testCaseBus32**********
# Started at simulation time of 1002ns
# testBus32 started
# Passed 21 verify instructions
# Passed 36 timeout monitored bus access instructions
# Success
# testBus32 ended
# Ended at simulation time of 6188ns
# **********END*TESTCASE*testSuiteBusAvalon32_testCaseBus32**********
# **********START*TESTCASE*testSuiteBusAvalon32_testCaseBus32VerifySuccess**********
# Started at simulation time of 6191ns
# testBus32VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus32VerifySuccess ended
# Ended at simulation time of 7368ns
# **********END*TESTCASE*testSuiteBusAvalon32_testCaseBus32VerifySuccess**********
# **********START*TESTCASE*testSuiteBusAvalon32_testCaseBus32VerifyFail**********
# Started at simulation time of 7371ns
# testBus32VerifyFail started
# bus verify intended error on no match
# bus      = 0x0000000000000000
# address  = 0x0000000000000000
# read     = 0x0000000055555555
# expected = 0x0000000000000000
# mask     = 0x00000000FFFFFFFF
# ** Error:  line 85, bus_verify, file Bus/bus32.stm
#    Time: 8575 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus32VerifyFail ended
# Ended at simulation time of 8579ns
# **********END*TESTCASE*testSuiteBusAvalon32_testCaseBus32VerifyFail**********
# **********START*TESTCASE*testSuiteBusAvalon32_testCaseBus32TimeOutRead**********
# Started at simulation time of 8582ns
# testBus32TimeOutRead started
# ** Error: Bus Read timeout
#    Time: 9620 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutRead ended
# Ended at simulation time of 9624ns
# **********END*TESTCASE*testSuiteBusAvalon32_testCaseBus32TimeOutRead**********
# **********START*TESTCASE*testSuiteBusAvalon32_testCaseBus32TimeOutWrite**********
# Started at simulation time of 9627ns
# testBus32TimeOutWrite started
# ** Error: Bus Write timeout
#    Time: 10635 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutWrite ended
# Ended at simulation time of 10639ns
# **********END*TESTCASE*testSuiteBusAvalon32_testCaseBus32TimeOutWrite**********
# Main test suite Bus Avalon 32 ended
# ** Note: Verify passes 32
#    Time: 11642 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Timeout monitored bus access passes 52
#    Time: 11642 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Expected 1 verify failures, got 1
#    Time: 11642 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Expected 2 bus timeout failures, got 2
#    Time: 11642 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: SUCCESS
#    Time: 11642 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 18:29:24 on Jan 10,2025, Elapsed time: 0:00:01
# Errors: 3, Warnings: 4
</system-out>
      <system-err/>
      <testcase name="testSuiteBusAvalon32_testCaseBus32VerifyFail" assertions="4" classname="testSuiteBusAvalon32" file="TestSuites/TestSuiteBusAvalon32.stm" line="TestSuites/TestSuiteBusAvalon32.stm" time="0.006999">
         <properties>
            <property name="SimulatedStartTime" value="7371"/>
            <property name="SimulatedEndTime" value="8579"/>
            <property name="SimulatedDuration" value="1208"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusAvalon32_testCaseBus32" assertions="21" classname="testSuiteBusAvalon32" file="TestSuites/TestSuiteBusAvalon32.stm" line="TestSuites/TestSuiteBusAvalon32.stm" time="0.115987">
         <properties>
            <property name="SimulatedStartTime" value="1002"/>
            <property name="SimulatedEndTime" value="6188"/>
            <property name="SimulatedDuration" value="5186"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusAvalon32_testCaseBus32TimeOutWrite" assertions="2" classname="testSuiteBusAvalon32" file="TestSuites/TestSuiteBusAvalon32.stm" line="TestSuites/TestSuiteBusAvalon32.stm" time="0.001">
         <properties>
            <property name="SimulatedStartTime" value="9627"/>
            <property name="SimulatedEndTime" value="10639"/>
            <property name="SimulatedDuration" value="1012"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusAvalon32_testCaseBus32VerifySuccess" assertions="3" classname="testSuiteBusAvalon32" file="TestSuites/TestSuiteBusAvalon32.stm" line="TestSuites/TestSuiteBusAvalon32.stm" time="0.001">
         <properties>
            <property name="SimulatedStartTime" value="6191"/>
            <property name="SimulatedEndTime" value="7368"/>
            <property name="SimulatedDuration" value="1177"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusAvalon32_testCaseBus32TimeOutRead" assertions="2" classname="testSuiteBusAvalon32" file="TestSuites/TestSuiteBusAvalon32.stm" line="TestSuites/TestSuiteBusAvalon32.stm" time="0.098989">
         <properties>
            <property name="SimulatedStartTime" value="8582"/>
            <property name="SimulatedEndTime" value="9624"/>
            <property name="SimulatedDuration" value="1042"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteOther" tests="10" skipped="0" errors="0" failures="0" assertions="0" timestamp="2025-01-10T18:29:29.632823" time="0.099989" file="TestSuites/TestSuiteOther.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteOther.stm -gstimulus_main_entry_label=$testMainSuiteOther -do &quot;run_all.do&quot; 
# Start time: 18:29:22 on Jan 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 29886&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_32_pkg(body)
# Loading work.tb_bus_axi4lite_32_pkg(body)
# Loading work.tb_bus_wishbone_32_pkg(body)
# Loading work.tb_bus_wishbone_64_pkg(body)
# Loading work.tb_bus_avalon_64_pkg(body)
# Loading work.tb_bus_ram_32_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading work.basic(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# Loading work.ramavalon(simulation)#2
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_Ram32
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite_32
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Other/other.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteOther.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test suite Other started
# **********START*TESTCASE*testSuiteOther_testCaseOtherRandom**********
# Started at simulation time of 1002ns
# testOtherRandom started
# random_number: 0x6
# random_number: 0x1
# random_number: 0x1
# random_number: 0x1
# random_number: 0x2
# random_number: 0x9
# random_number: 0x9
# random_number: 0x0
# random_number: 0x8
# random_number: 0x8
# random_number: 0x9
# random_number: 0x1
# random_number: 0x4
# random_number: 0x9
# random_number: 0x2
# random_number: 0x2
# random_number: 0x2
# random_number: 0x7
# random_number: 0x2
# random_number: 0x3
# Passed 0 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testOtherRandom ended
# Ended at simulation time of 1014ns
# **********END*TESTCASE*testSuiteOther_testCaseOtherRandom**********
# **********START*TESTCASE*testSuiteOther_testCaseOtherSeed**********
# Started at simulation time of 1018ns
# testOtherSeed started
# random_number: 0x5
# random_number: 0x3
# random_number: 0x4
# random_number: 0x4
# random_number: 0x8
# random_number: 0x2
# random_number: 0x6
# random_number: 0x6
# random_number: 0x5
# random_number: 0x4
# Passed 0 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testOtherSeed ended
# Ended at simulation time of 1027ns
# **********END*TESTCASE*testSuiteOther_testCaseOtherSeed**********
# **********START*TESTCASE*testSuiteOther_testCaseOtherTrace**********
# Started at simulation time of 1031ns
# testOtherTrace started
# ** Note: exec line 49 wait file Other/other.stm
#    Time: 1034100 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: exec line 50 marker file Other/other.stm
#    Time: 1134200 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: exec line 51 marker file Other/other.stm
#    Time: 1134300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: exec line 52 trace file Other/other.stm
#    Time: 1134400 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: exec line 58 wait file Other/other.stm
#    Time: 2134900 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: exec line 59 marker file Other/other.stm
#    Time: 2235 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: exec line 60 marker file Other/other.stm
#    Time: 2235100 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: exec line 61 wait file Other/other.stm
#    Time: 2235200 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: exec line 62 marker file Other/other.stm
#    Time: 2335300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: exec line 63 marker file Other/other.stm
#    Time: 2335400 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: exec line 64 trace file Other/other.stm
#    Time: 2335500 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# Passed 0 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testOtherTrace ended
# Ended at simulation time of 2539ns
# **********END*TESTCASE*testSuiteOther_testCaseOtherTrace**********
# **********START*TESTCASE*testSuiteOther_testCaseOtherMarker**********
# Started at simulation time of 2542ns
# testOtherMarker started
# Passed 0 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testOtherMarker ended
# Ended at simulation time of 4051ns
# **********END*TESTCASE*testSuiteOther_testCaseOtherMarker**********
# **********START*TESTCASE*testSuiteOther_testCaseOtherWait**********
# Started at simulation time of 4054ns
# testOtherWait started
# ** Note: exec line 109 wait file Other/other.stm
#    Time: 4057300 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: exec line 110 trace file Other/other.stm
#    Time: 5057400 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# Passed 0 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testOtherWait ended
# Ended at simulation time of 5061ns
# **********END*TESTCASE*testSuiteOther_testCaseOtherWait**********
# **********START*TESTCASE*testSuiteOther_testCaseOtherLogSubstitutions**********
# Started at simulation time of 5064ns
# testOtherLogSubstitutions started
# test_variable_1: 0xA1
# test_variable_1: 0xA1 test_variable_2: 0xB2
# test_variable_1: 0xA1 test_variable_2: 0xB2 test_variable_3: 0xB2
# test_variable_1: 0xA1 test_variable_2: 0xB2 test_variable_3: 0xC3 test_variable_4: 0xE4
# test_variable_1: 0xA1 test_variable_2: 0xB2 test_variable_3: 0xC3 test_variable_4: 0xE4 test_variable_5: 0xF5
# 0xA10xB20xC30xE40xF5
# test_variable_2: 0xB2
# test_variable_3: 0xC3
# test_variable_4: 0xE4
# test_variable_5: 0xF5
# Main test call $endStandardTestShelled 0x1E
# Passed 0 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testOtherLogSubstitutions ended
# Ended at simulation time of 6071ns
# **********END*TESTCASE*testSuiteOther_testCaseOtherLogSubstitutions**********
# **********START*TESTCASE*testSuiteOther_testCaseOtherLogFormats**********
# Started at simulation time of 6075ns
# testOtherLogFormats started
# testContent started
# test_variable_lf_1: 0xA1
# test_variable_lf_1: 0xA1 test_variable_lf_2: 0xB2
# test_variable_lf_1: 0xA1 test_variable_lf_2: 0xB2 test_variable_lf_3: 0xB2
# test_variable_lf_1: 0xA1 test_variable_lf_2: 0xB2 test_variable_lf_3: 0xC3 test_variable_lf_4: 0xE4
# test_variable_lf_1: 0xA1
# test_variable_lf_1: 0xA1 test_variable_lf_2: 178 test_variable_lf_3: 0o303 test_variable_lf_4: 0b11100100
# test_variable_lf_1: 0xA1
# test_variable_lf_1: 0xA1 test_variable_lf_2: 178 test_variable_lf_3: 0o303 test_variable_lf_4: 0b11100100
# label: testContent
# file: 'Other/other.stm', line: '155'
# file: &quot;Other/other.stm&quot;, line: &quot;155&quot;
# file: &quot;Other/other.stm&quot;, line: &quot;155&quot;
# file: 'Other/other.stm', line: '155'
# Main test call $endStandardTestShelled 0x1E
# Passed 0 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testOtherLogFormats ended
# Ended at simulation time of 7084ns
# **********END*TESTCASE*testSuiteOther_testCaseOtherLogFormats**********
# **********START*TESTCASE*testSuiteOther_testCaseOtherLog**********
# Started at simulation time of 7087ns
# testOtherLog started
# log 0
# log 1
# log 2
# log 0
# log 1
# log 2
# log 0
# log 0
# log 1
# log 0
# log 1
# log 2
# log 0
# log 1
# log 2
# Passed 0 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testOtherLog ended
# Ended at simulation time of 7096ns
# **********END*TESTCASE*testSuiteOther_testCaseOtherLog**********
# **********START*TESTCASE*testSuiteOther_testCaseOtherHelloWorld**********
# Started at simulation time of 7099ns
# testOtherHelloWorld started
# Hello World 0x2023-0x11-0x22
# Hello World 0x2023-0x11-0x22
# Hello World 0x2023-0x11-0x22
# Passed 0 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testOtherHelloWorld ended
# Ended at simulation time of 10106ns
# **********END*TESTCASE*testSuiteOther_testCaseOtherHelloWorld**********
# **********START*TESTCASE*testSuiteOther_testCaseOtherCall**********
# Started at simulation time of 10109ns
# testOtherHelloWorld started
# Hello World 0x2023-0x11-0x22
# Hello World 0x2023-0x11-0x22
# Hello World 0x2023-0x11-0x22
# Passed 0 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testOtherHelloWorld ended
# Ended at simulation time of 13117ns
# **********END*TESTCASE*testSuiteOther_testCaseOtherCall**********
# ** Note: Verify passes 0
#    Time: 14119800 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Timeout monitored bus access passes 0
#    Time: 14119800 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: SUCCESS
#    Time: 14119800 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Test finished
#    Time: 14119800 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 18:29:30 on Jan 10,2025, Elapsed time: 0:00:08
# Errors: 0, Warnings: 5
</system-out>
      <system-err/>
      <testcase name="testSuiteOther_testCaseOtherRandom" assertions="0" classname="testSuiteOther" file="TestSuites/TestSuiteOther.stm" line="TestSuites/TestSuiteOther.stm" time="0.099989">
         <properties>
            <property name="SimulatedStartTime" value="1002"/>
            <property name="SimulatedEndTime" value="1014"/>
            <property name="SimulatedDuration" value="12"/>
         </properties>
      </testcase>
      <testcase name="testSuiteOther_testCaseOtherLogFormats" assertions="0" classname="testSuiteOther" file="TestSuites/TestSuiteOther.stm" line="TestSuites/TestSuiteOther.stm" time="0.003999">
         <properties>
            <property name="SimulatedStartTime" value="6075"/>
            <property name="SimulatedEndTime" value="7084"/>
            <property name="SimulatedDuration" value="1009"/>
         </properties>
      </testcase>
      <testcase name="testSuiteOther_testCaseOtherSeed" assertions="0" classname="testSuiteOther" file="TestSuites/TestSuiteOther.stm" line="TestSuites/TestSuiteOther.stm" time="0.004999">
         <properties>
            <property name="SimulatedStartTime" value="1018"/>
            <property name="SimulatedEndTime" value="1027"/>
            <property name="SimulatedDuration" value="9"/>
         </properties>
      </testcase>
      <testcase name="testSuiteOther_testCaseOtherHelloWorld" assertions="0" classname="testSuiteOther" file="TestSuites/TestSuiteOther.stm" line="TestSuites/TestSuiteOther.stm" time="0.003">
         <properties>
            <property name="SimulatedStartTime" value="7099"/>
            <property name="SimulatedEndTime" value="10106"/>
            <property name="SimulatedDuration" value="3007"/>
         </properties>
      </testcase>
      <testcase name="testSuiteOther_testCaseOtherMarker" assertions="0" classname="testSuiteOther" file="TestSuites/TestSuiteOther.stm" line="TestSuites/TestSuiteOther.stm" time="0.004999">
         <properties>
            <property name="SimulatedStartTime" value="2542"/>
            <property name="SimulatedEndTime" value="4051"/>
            <property name="SimulatedDuration" value="1509"/>
         </properties>
      </testcase>
      <testcase name="testSuiteOther_testCaseOtherLog" assertions="0" classname="testSuiteOther" file="TestSuites/TestSuiteOther.stm" line="TestSuites/TestSuiteOther.stm" time="0.109987">
         <properties>
            <property name="SimulatedStartTime" value="7087"/>
            <property name="SimulatedEndTime" value="7096"/>
            <property name="SimulatedDuration" value="9"/>
         </properties>
      </testcase>
      <testcase name="testSuiteOther_testCaseOtherLogSubstitutions" assertions="0" classname="testSuiteOther" file="TestSuites/TestSuiteOther.stm" line="TestSuites/TestSuiteOther.stm" time="0.100989">
         <properties>
            <property name="SimulatedStartTime" value="5064"/>
            <property name="SimulatedEndTime" value="6071"/>
            <property name="SimulatedDuration" value="1007"/>
         </properties>
      </testcase>
      <testcase name="testSuiteOther_testCaseOtherTrace" assertions="0" classname="testSuiteOther" file="TestSuites/TestSuiteOther.stm" line="TestSuites/TestSuiteOther.stm" time="0.109987">
         <properties>
            <property name="SimulatedStartTime" value="1031"/>
            <property name="SimulatedEndTime" value="2539"/>
            <property name="SimulatedDuration" value="1508"/>
         </properties>
      </testcase>
      <testcase name="testSuiteOther_testCaseOtherCall" assertions="0" classname="testSuiteOther" file="TestSuites/TestSuiteOther.stm" line="TestSuites/TestSuiteOther.stm" time="0.0">
         <properties>
            <property name="SimulatedStartTime" value="10109"/>
            <property name="SimulatedEndTime" value="13117"/>
            <property name="SimulatedDuration" value="3008"/>
         </properties>
      </testcase>
      <testcase name="testSuiteOther_testCaseOtherWait" assertions="0" classname="testSuiteOther" file="TestSuites/TestSuiteOther.stm" line="TestSuites/TestSuiteOther.stm" time="0.005">
         <properties>
            <property name="SimulatedStartTime" value="4054"/>
            <property name="SimulatedEndTime" value="5061"/>
            <property name="SimulatedDuration" value="1007"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteFile" tests="6" skipped="0" errors="0" failures="0" assertions="18" timestamp="2025-01-10T18:29:27.881023" time="0.101988" file="TestSuites/TestSuiteFile.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteFile.stm -gstimulus_main_entry_label=$testMainSuiteFile -do &quot;run_all.do&quot; 
# Start time: 18:29:22 on Jan 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 29886&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_32_pkg(body)
# Loading work.tb_bus_axi4lite_32_pkg(body)
# Loading work.tb_bus_wishbone_32_pkg(body)
# Loading work.tb_bus_wishbone_64_pkg(body)
# Loading work.tb_bus_avalon_64_pkg(body)
# Loading work.tb_bus_ram_32_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading work.basic(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# Loading work.ramavalon(simulation)#2
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_Ram32
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite_32
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/File/file.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Array.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteFile.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test suite File started
# **********START*TESTCASE*testSuiteFile_testCaseFileAppendArray**********
# Started at simulation time of 1002ns
# testFileAppendArray started
# Passed 1 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testFileAppendArray ended
# Ended at simulation time of 1010ns
# **********END*TESTCASE*testSuiteFile_testCaseFileAppendArray**********
# **********START*TESTCASE*testSuiteFile_testCaseFileReadAllArray**********
# Started at simulation time of 1014ns
# testFileReadAllArray started
# Passed 1 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testFileReadAllArray ended
# Ended at simulation time of 1022ns
# **********END*TESTCASE*testSuiteFile_testCaseFileReadAllArray**********
# **********START*TESTCASE*testSuiteFile_testCaseFileReadArray**********
# Started at simulation time of 1025ns
# testFileReadArray started
# array: dump 
#  0x0 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# array: dump 
#  0x1 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# array: dump 
#  0x2 0x1 0xA 0x2 0xB 0x7FFFFFFF 0x80000000 0xFFFFFFFF
# Passed 10 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testFileReadArray ended
# Ended at simulation time of 2052ns
# **********END*TESTCASE*testSuiteFile_testCaseFileReadArray**********
# **********START*TESTCASE*testSuiteFile_testCaseFileStatus**********
# Started at simulation time of 2055ns
# testFileStatus started
# Check if file is readable, which doesn't exist
# STATUS_NAME_ERROR
# Check if file is readable, which exist
# STATUS_OK
# Check if file is readable, which exist
# STATUS_OK
# Check if file is readable, which exist
# STATUS_OK
# Passed 4 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testFileStatus ended
# Ended at simulation time of 2067ns
# **********END*TESTCASE*testSuiteFile_testCaseFileStatus**********
# **********START*TESTCASE*testSuiteFile_testCaseFileWriteArray**********
# Started at simulation time of 2070ns
# testFileWriteArray started
# Passed 1 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testFileWriteArray ended
# Ended at simulation time of 2078ns
# **********END*TESTCASE*testSuiteFile_testCaseFileWriteArray**********
# **********START*TESTCASE*testSuiteFile_testCaseFilePointerCopy**********
# Started at simulation time of 2081ns
# testFilePointerCopy started
# Passed 1 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testFilePointerCopy ended
# Ended at simulation time of 2090ns
# **********END*TESTCASE*testSuiteFile_testCaseFilePointerCopy**********
# Main test suite File ended
# ** Note: Verify passes 18
#    Time: 3093100 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Timeout monitored bus access passes 0
#    Time: 3093100 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: SUCCESS
#    Time: 3093100 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Test finished
#    Time: 3093100 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 18:29:28 on Jan 10,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 5
</system-out>
      <system-err/>
      <testcase name="testSuiteFile_testCaseFileAppendArray" assertions="1" classname="testSuiteFile" file="TestSuites/TestSuiteFile.stm" line="TestSuites/TestSuiteFile.stm" time="0.101988">
         <properties>
            <property name="SimulatedStartTime" value="1002"/>
            <property name="SimulatedEndTime" value="1010"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteFile_testCaseFileWriteArray" assertions="1" classname="testSuiteFile" file="TestSuites/TestSuiteFile.stm" line="TestSuites/TestSuiteFile.stm" time="0.102988">
         <properties>
            <property name="SimulatedStartTime" value="2070"/>
            <property name="SimulatedEndTime" value="2078"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteFile_testCaseFileReadAllArray" assertions="1" classname="testSuiteFile" file="TestSuites/TestSuiteFile.stm" line="TestSuites/TestSuiteFile.stm" time="0.095989">
         <properties>
            <property name="SimulatedStartTime" value="1014"/>
            <property name="SimulatedEndTime" value="1022"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteFile_testCaseFileReadArray" assertions="10" classname="testSuiteFile" file="TestSuites/TestSuiteFile.stm" line="TestSuites/TestSuiteFile.stm" time="0.302966">
         <properties>
            <property name="SimulatedStartTime" value="1025"/>
            <property name="SimulatedEndTime" value="2052"/>
            <property name="SimulatedDuration" value="1027"/>
         </properties>
      </testcase>
      <testcase name="testSuiteFile_testCaseFileStatus" assertions="4" classname="testSuiteFile" file="TestSuites/TestSuiteFile.stm" line="TestSuites/TestSuiteFile.stm" time="0.098988">
         <properties>
            <property name="SimulatedStartTime" value="2055"/>
            <property name="SimulatedEndTime" value="2067"/>
            <property name="SimulatedDuration" value="12"/>
         </properties>
      </testcase>
      <testcase name="testSuiteFile_testCaseFilePointerCopy" assertions="1" classname="testSuiteFile" file="TestSuites/TestSuiteFile.stm" line="TestSuites/TestSuiteFile.stm" time="0.101988">
         <properties>
            <property name="SimulatedStartTime" value="2081"/>
            <property name="SimulatedEndTime" value="2090"/>
            <property name="SimulatedDuration" value="9"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteBusRam32" tests="5" skipped="0" errors="0" failures="0" assertions="32" timestamp="2025-01-10T18:29:34.433273" time="0.121986" file="TestSuites/TestSuiteBusRam32.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteBusRam32.stm -gstimulus_main_entry_label=$testMainSuiteBusRam32 -do &quot;run_all.do&quot; 
# Start time: 18:29:22 on Jan 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 29886&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 30030&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_32_pkg(body)
# Loading work.tb_bus_axi4lite_32_pkg(body)
# Loading work.tb_bus_wishbone_32_pkg(body)
# Loading work.tb_bus_wishbone_64_pkg(body)
# Loading work.tb_bus_avalon_64_pkg(body)
# Loading work.tb_bus_ram_32_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading work.basic(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# Loading work.ramavalon(simulation)#2
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_Ram32
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite_32
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus32.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus64.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteBusRam32.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test suite Bus Ram 32 started
# **********START*TESTCASE*testSuiteBusRam32_testCaseBus32**********
# Started at simulation time of 1002ns
# testBus32 started
# Passed 21 verify instructions
# Passed 36 timeout monitored bus access instructions
# Success
# testBus32 ended
# Ended at simulation time of 6038ns
# **********END*TESTCASE*testSuiteBusRam32_testCaseBus32**********
# **********START*TESTCASE*testSuiteBusRam32_testCaseBus32VerifySuccess**********
# Started at simulation time of 6041ns
# testBus32VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus32VerifySuccess ended
# Ended at simulation time of 7188ns
# **********END*TESTCASE*testSuiteBusRam32_testCaseBus32VerifySuccess**********
# **********START*TESTCASE*testSuiteBusRam32_testCaseBus32VerifyFail**********
# Started at simulation time of 7191ns
# testBus32VerifyFail started
# bus verify intended error on no match
# bus      = 0x0000000000000000
# address  = 0x0000000000000000
# read     = 0x0000000055555555
# expected = 0x0000000000000000
# mask     = 0x00000000FFFFFFFF
# ** Error:  line 85, bus_verify, file Bus/bus32.stm
#    Time: 8395 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus32VerifyFail ended
# Ended at simulation time of 8399ns
# **********END*TESTCASE*testSuiteBusRam32_testCaseBus32VerifyFail**********
# **********START*TESTCASE*testSuiteBusRam32_testCaseBus32TimeOutRead**********
# Started at simulation time of 8402ns
# testBus32TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutRead ended
# Ended at simulation time of 9459ns
# **********END*TESTCASE*testSuiteBusRam32_testCaseBus32TimeOutRead**********
# **********START*TESTCASE*testSuiteBusRam32_testCaseBus32TimeOutWrite**********
# Started at simulation time of 9462ns
# testBus32TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutWrite ended
# Ended at simulation time of 10489ns
# **********END*TESTCASE*testSuiteBusRam32_testCaseBus32TimeOutWrite**********
# Main test suite Bus Ram 32 ended
# ** Note: Verify passes 32
#    Time: 11492 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Timeout monitored bus access passes 52
#    Time: 11492 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Expected 1 verify failures, got 1
#    Time: 11492 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Expected 2 bus timeout failures, got 0
#    Time: 11492 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: FAILURES
#    Time: 11492 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Test finished
#    Time: 11492 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 18:29:34 on Jan 10,2025, Elapsed time: 0:00:12
# Errors: 1, Warnings: 6
</system-out>
      <system-err/>
      <testcase name="testSuiteBusRam32_testCaseBus32VerifySuccess" assertions="3" classname="testSuiteBusRam32" file="TestSuites/TestSuiteBusRam32.stm" line="TestSuites/TestSuiteBusRam32.stm" time="0.006999">
         <properties>
            <property name="SimulatedStartTime" value="6041"/>
            <property name="SimulatedEndTime" value="7188"/>
            <property name="SimulatedDuration" value="1147"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusRam32_testCaseBus32TimeOutRead" assertions="2" classname="testSuiteBusRam32" file="TestSuites/TestSuiteBusRam32.stm" line="TestSuites/TestSuiteBusRam32.stm" time="0.116986">
         <properties>
            <property name="SimulatedStartTime" value="8402"/>
            <property name="SimulatedEndTime" value="9459"/>
            <property name="SimulatedDuration" value="1057"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusRam32_testCaseBus32" assertions="21" classname="testSuiteBusRam32" file="TestSuites/TestSuiteBusRam32.stm" line="TestSuites/TestSuiteBusRam32.stm" time="0.121986">
         <properties>
            <property name="SimulatedStartTime" value="1002"/>
            <property name="SimulatedEndTime" value="6038"/>
            <property name="SimulatedDuration" value="5036"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusRam32_testCaseBus32VerifyFail" assertions="4" classname="testSuiteBusRam32" file="TestSuites/TestSuiteBusRam32.stm" line="TestSuites/TestSuiteBusRam32.stm" time="0.0">
         <properties>
            <property name="SimulatedStartTime" value="7191"/>
            <property name="SimulatedEndTime" value="8399"/>
            <property name="SimulatedDuration" value="1208"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusRam32_testCaseBus32TimeOutWrite" assertions="2" classname="testSuiteBusRam32" file="TestSuites/TestSuiteBusRam32.stm" line="TestSuites/TestSuiteBusRam32.stm" time="0.003">
         <properties>
            <property name="SimulatedStartTime" value="9462"/>
            <property name="SimulatedEndTime" value="10489"/>
            <property name="SimulatedDuration" value="1027"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteBasic" tests="6" skipped="0" errors="0" failures="0" assertions="100" timestamp="2025-01-10T18:29:35.616137" time="0.003999" file="TestSuites/TestSuiteBasic.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteBasic.stm -gstimulus_main_entry_label=$testMainSuiteBasic -do &quot;run_all.do&quot; 
# Start time: 18:29:24 on Jan 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 29882&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 30615&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_32_pkg(body)
# Loading work.tb_bus_axi4lite_32_pkg(body)
# Loading work.tb_bus_wishbone_32_pkg(body)
# Loading work.tb_bus_wishbone_64_pkg(body)
# Loading work.tb_bus_avalon_64_pkg(body)
# Loading work.tb_bus_ram_32_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading work.basic(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# Loading work.ramavalon(simulation)#2
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_Ram32
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite_32
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Basic/basic.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteBasic.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test suite Basic started
# **********START*TESTCASE*testSuiteBasic_testCaseBasicConst**********
# Started at simulation time of 1002ns
# testBasicConst started
# test_constant_1: 0x1
# test_constant_2: 0x2
# test_constant_3: 0x3
# test_constant_4: 0x4
# test_constant_5: 0x5
# Passed 5 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testBasicConst ended
# Ended at simulation time of 1010ns
# **********END*TESTCASE*testSuiteBasic_testCaseBasicConst**********
# **********START*TESTCASE*testSuiteBasic_testCaseBasicIfElseElsif**********
# Started at simulation time of 1013ns
# testBasicIfElseElsif started
# enter if
# enter if
# enter if
# enter else
# enter else
# enter elsif
# enter if
# enter if
# enter if
# enter else
# enter elsif
# enter if
# enter else
# enter elsif
# enter if
# enter if
# enter if
# enter if
# enter else
# enter elsif
# enter if
# enter if
# enter else
# enter elsif
# enter if
# enter if
# enter if
# enter if
# enter if
# enter else
# enter elsif
# Ended at simulation time of 1045ns
# **********END*TESTCASE*testSuiteBasic_testCaseBasicIfElseElsif**********
# **********START*TESTCASE*testSuiteBasic_testCaseBasicNestedIfElseElsif**********
# Started at simulation time of 1048ns
# test multiple if (1)
# enter multiple if 1
# enter multiple if 2
# enter multiple if 3
# enter multiple if 4
# test multiple if (2)
# enter multiple if 1
# test multiple if (3)
# enter multiple if 1
# test multiple if (4)
# enter multiple else 1
# test multiple if (5)
# enter multiple else 1
# Passed 77 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testBasicNestedIfElseElsif ended
# Ended at simulation time of 1066ns
# **********END*TESTCASE*testSuiteBasic_testCaseBasicNestedIfElseElsif**********
# **********START*TESTCASE*testSuiteBasic_testCaseBasicLoop**********
# Started at simulation time of 1069ns
# testBasicLoop started
# log 0
# log 0
# log 0
# log 0
# log 1
# log 3
# log 3
# log 1
# log 3
# log 3
# log 1
# log 3
# log 3
# log 1
# log 3
# log 3
# log 1
# log 3
# log 3
# log 2
# Passed 3 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testBasicLoop ended
# Ended at simulation time of 1082ns
# **********END*TESTCASE*testSuiteBasic_testCaseBasicLoop**********
# **********START*TESTCASE*testSuiteBasic_testCaseBasicVar**********
# Started at simulation time of 1085ns
# testBasicVar started
# test_variable_1: 0x1
# test_variable_2: 0x2
# test_variable_3: 0x3
# test_variable_4: 0x4
# test_variable_5: 0x5
# Passed 5 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testBasicVar ended
# Ended at simulation time of 1093ns
# **********END*TESTCASE*testSuiteBasic_testCaseBasicVar**********
# **********START*TESTCASE*testSuiteBasic_testCaseBasicVar3**********
# Started at simulation time of 1096ns
# testBasicVar3 started
# aab: 0x1
# abb: 0x2
# bba: 0x3
# cbb: 0x4
# aba: 0x5
# Passed 5 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testBasicVar3 ended
# Ended at simulation time of 1103ns
# **********END*TESTCASE*testSuiteBasic_testCaseBasicVar3**********
# Main test suite Basic ended
# ** Note: Verify passes 95
#    Time: 2106400 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Timeout monitored bus access passes 0
#    Time: 2106400 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: SUCCESS
#    Time: 2106400 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Test finished
#    Time: 2106400 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 18:29:36 on Jan 10,2025, Elapsed time: 0:00:12
# Errors: 0, Warnings: 6
</system-out>
      <system-err/>
      <testcase name="testSuiteBasic_testCaseBasicIfElseElsif" assertions="5" classname="testSuiteBasic" file="TestSuites/TestSuiteBasic.stm" line="TestSuites/TestSuiteBasic.stm" time="0.125985">
         <properties>
            <property name="SimulatedStartTime" value="1013"/>
            <property name="SimulatedEndTime" value="1045"/>
            <property name="SimulatedDuration" value="32"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBasic_testCaseBasicVar3" assertions="5" classname="testSuiteBasic" file="TestSuites/TestSuiteBasic.stm" line="TestSuites/TestSuiteBasic.stm" time="0.095989">
         <properties>
            <property name="SimulatedStartTime" value="1096"/>
            <property name="SimulatedEndTime" value="1103"/>
            <property name="SimulatedDuration" value="7"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBasic_testCaseBasicLoop" assertions="3" classname="testSuiteBasic" file="TestSuites/TestSuiteBasic.stm" line="TestSuites/TestSuiteBasic.stm" time="0.005999">
         <properties>
            <property name="SimulatedStartTime" value="1069"/>
            <property name="SimulatedEndTime" value="1082"/>
            <property name="SimulatedDuration" value="13"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBasic_testCaseBasicNestedIfElseElsif" assertions="77" classname="testSuiteBasic" file="TestSuites/TestSuiteBasic.stm" line="TestSuites/TestSuiteBasic.stm" time="0.008999">
         <properties>
            <property name="SimulatedStartTime" value="1048"/>
            <property name="SimulatedEndTime" value="1066"/>
            <property name="SimulatedDuration" value="18"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBasic_testCaseBasicConst" assertions="5" classname="testSuiteBasic" file="TestSuites/TestSuiteBasic.stm" line="TestSuites/TestSuiteBasic.stm" time="0.003999">
         <properties>
            <property name="SimulatedStartTime" value="1002"/>
            <property name="SimulatedEndTime" value="1010"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBasic_testCaseBasicVar" assertions="5" classname="testSuiteBasic" file="TestSuites/TestSuiteBasic.stm" line="TestSuites/TestSuiteBasic.stm" time="0.094989">
         <properties>
            <property name="SimulatedStartTime" value="1085"/>
            <property name="SimulatedEndTime" value="1093"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteArray" tests="5" skipped="0" errors="0" failures="0" assertions="21" timestamp="2025-01-10T18:29:38.806769" time="0.004999" file="TestSuites/TestSuiteArray.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteArray.stm -gstimulus_main_entry_label=$testMainSuiteArray -do &quot;run_all.do&quot; 
# Start time: 18:29:26 on Jan 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 30014&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 30082&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_32_pkg(body)
# Loading work.tb_bus_axi4lite_32_pkg(body)
# Loading work.tb_bus_wishbone_32_pkg(body)
# Loading work.tb_bus_wishbone_64_pkg(body)
# Loading work.tb_bus_avalon_64_pkg(body)
# Loading work.tb_bus_ram_32_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading work.basic(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# Loading work.ramavalon(simulation)#2
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_Ram32
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite_32
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Array/array.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Array/array_size.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Array/array_pointer.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteArray.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test suite Array started
# **********START*TESTCASE*testSuiteArray_testCaseArray**********
# Started at simulation time of 1002ns
# testArray started
# Passed 6 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testArray ended
# Ended at simulation time of 1010ns
# **********END*TESTCASE*testSuiteArray_testCaseArray**********
# **********START*TESTCASE*testSuiteArray_testCaseArrayGet**********
# Started at simulation time of 1013ns
# testArrayGet started
# Passed 3 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testArrayGet ended
# Ended at simulation time of 1020ns
# **********END*TESTCASE*testSuiteArray_testCaseArrayGet**********
# **********START*TESTCASE*testSuiteArray_testCaseArraySet**********
# Started at simulation time of 1023ns
# testArraySet started
# Passed 3 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testArraySet ended
# Ended at simulation time of 1031ns
# **********END*TESTCASE*testSuiteArray_testCaseArraySet**********
# **********START*TESTCASE*testSuiteArray_testCaseArraySize**********
# Started at simulation time of 1034ns
# testArraySize started
# Passed 1 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testArraySize ended
# Ended at simulation time of 1040ns
# **********END*TESTCASE*testSuiteArray_testCaseArraySize**********
# **********START*TESTCASE*testSuiteArray_testCaseArrayPointerCopy**********
# Started at simulation time of 1044ns
# testArrayPointerCopy started
# Passed 8 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testArrayPointerCopy ended
# Ended at simulation time of 1052ns
# **********END*TESTCASE*testSuiteArray_testCaseArrayPointerCopy**********
# Main test suite Array ended
# ** Note: Verify passes 21
#    Time: 2055 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Timeout monitored bus access passes 0
#    Time: 2055 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: SUCCESS
#    Time: 2055 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Test finished
#    Time: 2055 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 18:29:39 on Jan 10,2025, Elapsed time: 0:00:13
# Errors: 0, Warnings: 6
</system-out>
      <system-err/>
      <testcase name="testSuiteArray_testCaseArraySet" assertions="3" classname="testSuiteArray" file="TestSuites/TestSuiteArray.stm" line="TestSuites/TestSuiteArray.stm" time="0.108987">
         <properties>
            <property name="SimulatedStartTime" value="1023"/>
            <property name="SimulatedEndTime" value="1031"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteArray_testCaseArrayGet" assertions="3" classname="testSuiteArray" file="TestSuites/TestSuiteArray.stm" line="TestSuites/TestSuiteArray.stm" time="0.0">
         <properties>
            <property name="SimulatedStartTime" value="1013"/>
            <property name="SimulatedEndTime" value="1020"/>
            <property name="SimulatedDuration" value="7"/>
         </properties>
      </testcase>
      <testcase name="testSuiteArray_testCaseArray" assertions="6" classname="testSuiteArray" file="TestSuites/TestSuiteArray.stm" line="TestSuites/TestSuiteArray.stm" time="0.004999">
         <properties>
            <property name="SimulatedStartTime" value="1002"/>
            <property name="SimulatedEndTime" value="1010"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteArray_testCaseArrayPointerCopy" assertions="8" classname="testSuiteArray" file="TestSuites/TestSuiteArray.stm" line="TestSuites/TestSuiteArray.stm" time="0.096988">
         <properties>
            <property name="SimulatedStartTime" value="1044"/>
            <property name="SimulatedEndTime" value="1052"/>
            <property name="SimulatedDuration" value="8"/>
         </properties>
      </testcase>
      <testcase name="testSuiteArray_testCaseArraySize" assertions="1" classname="testSuiteArray" file="TestSuites/TestSuiteArray.stm" line="TestSuites/TestSuiteArray.stm" time="0.005">
         <properties>
            <property name="SimulatedStartTime" value="1034"/>
            <property name="SimulatedEndTime" value="1040"/>
            <property name="SimulatedDuration" value="6"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteBusWishbone32" tests="5" skipped="0" errors="0" failures="0" assertions="32" timestamp="2025-01-10T18:29:31.502609" time="0.112987" file="TestSuites/TestSuiteBusWishbone32.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteBusWishbone32.stm -gstimulus_main_entry_label=$testMainSuiteBusWishbone32 -do &quot;run_all.do&quot; 
# Start time: 18:29:28 on Jan 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 30030&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_32_pkg(body)
# Loading work.tb_bus_axi4lite_32_pkg(body)
# Loading work.tb_bus_wishbone_32_pkg(body)
# Loading work.tb_bus_wishbone_64_pkg(body)
# Loading work.tb_bus_avalon_64_pkg(body)
# Loading work.tb_bus_ram_32_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading work.basic(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# Loading work.ramavalon(simulation)#2
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_Ram32
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite_32
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus32.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus64.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteBusWishbone32.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test suite Bus Wishbone 32 started
# **********START*TESTCASE*testSuiteBusWishbone32_testCaseBus32**********
# Started at simulation time of 1002ns
# testBus32 started
# Passed 21 verify instructions
# Passed 36 timeout monitored bus access instructions
# Success
# testBus32 ended
# Ended at simulation time of 6188ns
# **********END*TESTCASE*testSuiteBusWishbone32_testCaseBus32**********
# **********START*TESTCASE*testSuiteBusWishbone32_testCaseBus32VerifySuccess**********
# Started at simulation time of 6191ns
# testBus32VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus32VerifySuccess ended
# Ended at simulation time of 7368ns
# **********END*TESTCASE*testSuiteBusWishbone32_testCaseBus32VerifySuccess**********
# **********START*TESTCASE*testSuiteBusWishbone32_testCaseBus32VerifyFail**********
# Started at simulation time of 7371ns
# testBus32VerifyFail started
# bus verify intended error on no match
# bus      = 0x0000000000000000
# address  = 0x0000000000000000
# read     = 0x0000000055555555
# expected = 0x0000000000000000
# mask     = 0x00000000FFFFFFFF
# ** Error:  line 85, bus_verify, file Bus/bus32.stm
#    Time: 8575 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus32VerifyFail ended
# Ended at simulation time of 8579ns
# **********END*TESTCASE*testSuiteBusWishbone32_testCaseBus32VerifyFail**********
# **********START*TESTCASE*testSuiteBusWishbone32_testCaseBus32TimeOutRead**********
# Started at simulation time of 8582ns
# testBus32TimeOutRead started
# ** Error: Bus Read timeout
#    Time: 9620 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutRead ended
# Ended at simulation time of 9624ns
# **********END*TESTCASE*testSuiteBusWishbone32_testCaseBus32TimeOutRead**********
# **********START*TESTCASE*testSuiteBusWishbone32_testCaseBus32TimeOutWrite**********
# Started at simulation time of 9627ns
# testBus32TimeOutWrite started
# ** Error: Bus Write timeout
#    Time: 10635 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutWrite ended
# Ended at simulation time of 10639ns
# **********END*TESTCASE*testSuiteBusWishbone32_testCaseBus32TimeOutWrite**********
# Main test suite Bus Wishbone 32 ended
# ** Note: Verify passes 32
#    Time: 11642 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Timeout monitored bus access passes 52
#    Time: 11642 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Expected 1 verify failures, got 1
#    Time: 11642 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Expected 2 bus timeout failures, got 2
#    Time: 11642 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: SUCCESS
#    Time: 11642 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 18:29:31 on Jan 10,2025, Elapsed time: 0:00:03
# Errors: 3, Warnings: 5
</system-out>
      <system-err/>
      <testcase name="testSuiteBusWishbone32_testCaseBus32VerifySuccess" assertions="3" classname="testSuiteBusWishbone32" file="TestSuites/TestSuiteBusWishbone32.stm" line="TestSuites/TestSuiteBusWishbone32.stm" time="0.005999">
         <properties>
            <property name="SimulatedStartTime" value="6191"/>
            <property name="SimulatedEndTime" value="7368"/>
            <property name="SimulatedDuration" value="1177"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusWishbone32_testCaseBus32VerifyFail" assertions="4" classname="testSuiteBusWishbone32" file="TestSuites/TestSuiteBusWishbone32.stm" line="TestSuites/TestSuiteBusWishbone32.stm" time="0.007999">
         <properties>
            <property name="SimulatedStartTime" value="7371"/>
            <property name="SimulatedEndTime" value="8579"/>
            <property name="SimulatedDuration" value="1208"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusWishbone32_testCaseBus32" assertions="21" classname="testSuiteBusWishbone32" file="TestSuites/TestSuiteBusWishbone32.stm" line="TestSuites/TestSuiteBusWishbone32.stm" time="0.112987">
         <properties>
            <property name="SimulatedStartTime" value="1002"/>
            <property name="SimulatedEndTime" value="6188"/>
            <property name="SimulatedDuration" value="5186"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusWishbone32_testCaseBus32TimeOutWrite" assertions="2" classname="testSuiteBusWishbone32" file="TestSuites/TestSuiteBusWishbone32.stm" line="TestSuites/TestSuiteBusWishbone32.stm" time="0.097989">
         <properties>
            <property name="SimulatedStartTime" value="9627"/>
            <property name="SimulatedEndTime" value="10639"/>
            <property name="SimulatedDuration" value="1012"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusWishbone32_testCaseBus32TimeOutRead" assertions="2" classname="testSuiteBusWishbone32" file="TestSuites/TestSuiteBusWishbone32.stm" line="TestSuites/TestSuiteBusWishbone32.stm" time="0.005999">
         <properties>
            <property name="SimulatedStartTime" value="8582"/>
            <property name="SimulatedEndTime" value="9624"/>
            <property name="SimulatedDuration" value="1042"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteBusWishbone64" tests="5" skipped="0" errors="0" failures="0" assertions="38" timestamp="2025-01-10T18:29:30.489725" time="0.102988" file="TestSuites/TestSuiteBusWishbone64.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteBusWishbone64.stm -gstimulus_main_entry_label=$testMainSuiteBusWishbone64 -do &quot;run_all.do&quot; 
# Start time: 18:29:28 on Jan 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_32_pkg(body)
# Loading work.tb_bus_axi4lite_32_pkg(body)
# Loading work.tb_bus_wishbone_32_pkg(body)
# Loading work.tb_bus_wishbone_64_pkg(body)
# Loading work.tb_bus_avalon_64_pkg(body)
# Loading work.tb_bus_ram_32_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading work.basic(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# Loading work.ramavalon(simulation)#2
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_Ram32
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite_32
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus32.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus64.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteBusWishbone64.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test suite Bus Wishbone 64 started
# **********START*TESTCASE*testSuiteBusWishbone64_testCaseBus64**********
# Started at simulation time of 1002ns
# testBus64 started
# Passed 27 verify instructions
# Passed 48 timeout monitored bus access instructions
# Success
# testBus64 ended
# Ended at simulation time of 6548ns
# **********END*TESTCASE*testSuiteBusWishbone64_testCaseBus64**********
# **********START*TESTCASE*testSuiteBusWishbone64_testCaseBus64VerifySuccess**********
# Started at simulation time of 6551ns
# testBus64VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus64VerifySuccess ended
# Ended at simulation time of 7728ns
# **********END*TESTCASE*testSuiteBusWishbone64_testCaseBus64VerifySuccess**********
# **********START*TESTCASE*testSuiteBusWishbone64_testCaseBus64VerifyFail**********
# Started at simulation time of 7731ns
# testBus64VerifyFail started
# bus verify intended error on no match
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus64VerifyFail ended
# Ended at simulation time of 8939ns
# **********END*TESTCASE*testSuiteBusWishbone64_testCaseBus64VerifyFail**********
# **********START*TESTCASE*testSuiteBusWishbone64_testCaseBus64TimeOutRead**********
# Started at simulation time of 8942ns
# testBus64TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus64TimeOutRead ended
# Ended at simulation time of 10009ns
# **********END*TESTCASE*testSuiteBusWishbone64_testCaseBus64TimeOutRead**********
# **********START*TESTCASE*testSuiteBusWishbone64_testCaseBus64TimeOutWrite**********
# Started at simulation time of 10012ns
# testBus64TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus64TimeOutWrite ended
# Ended at simulation time of 11049ns
# **********END*TESTCASE*testSuiteBusWishbone64_testCaseBus64TimeOutWrite**********
# Main test suite Bus Wishbone 64 ended
# ** Note: Verify passes 38
#    Time: 12052 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Timeout monitored bus access passes 64
#    Time: 12052 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Expected 1 verify failures, got 0
#    Time: 12052 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Expected 2 bus timeout failures, got 0
#    Time: 12052 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: FAILURES
#    Time: 12052 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Test finished
#    Time: 12052 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 18:29:30 on Jan 10,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 4
</system-out>
      <system-err/>
      <testcase name="testSuiteBusWishbone64_testCaseBus64VerifyFail" assertions="4" classname="testSuiteBusWishbone64" file="TestSuites/TestSuiteBusWishbone64.stm" line="TestSuites/TestSuiteBusWishbone64.stm" time="0.005">
         <properties>
            <property name="SimulatedStartTime" value="7731"/>
            <property name="SimulatedEndTime" value="8939"/>
            <property name="SimulatedDuration" value="1208"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusWishbone64_testCaseBus64VerifySuccess" assertions="3" classname="testSuiteBusWishbone64" file="TestSuites/TestSuiteBusWishbone64.stm" line="TestSuites/TestSuiteBusWishbone64.stm" time="0.094989">
         <properties>
            <property name="SimulatedStartTime" value="6551"/>
            <property name="SimulatedEndTime" value="7728"/>
            <property name="SimulatedDuration" value="1177"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusWishbone64_testCaseBus64TimeOutRead" assertions="2" classname="testSuiteBusWishbone64" file="TestSuites/TestSuiteBusWishbone64.stm" line="TestSuites/TestSuiteBusWishbone64.stm" time="0.096989">
         <properties>
            <property name="SimulatedStartTime" value="8942"/>
            <property name="SimulatedEndTime" value="10009"/>
            <property name="SimulatedDuration" value="1067"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusWishbone64_testCaseBus64TimeOutWrite" assertions="2" classname="testSuiteBusWishbone64" file="TestSuites/TestSuiteBusWishbone64.stm" line="TestSuites/TestSuiteBusWishbone64.stm" time="0.097989">
         <properties>
            <property name="SimulatedStartTime" value="10012"/>
            <property name="SimulatedEndTime" value="11049"/>
            <property name="SimulatedDuration" value="1037"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusWishbone64_testCaseBus64" assertions="27" classname="testSuiteBusWishbone64" file="TestSuites/TestSuiteBusWishbone64.stm" line="TestSuites/TestSuiteBusWishbone64.stm" time="0.102988">
         <properties>
            <property name="SimulatedStartTime" value="1002"/>
            <property name="SimulatedEndTime" value="6548"/>
            <property name="SimulatedDuration" value="5546"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteSignal" tests="4" skipped="0" errors="0" failures="0" assertions="61" timestamp="2025-01-10T18:29:39.897642" time="0.006" file="TestSuites/TestSuiteSignal.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteSignal.stm -gstimulus_main_entry_label=$testMainSuiteSignal -do &quot;run_all.do&quot; 
# Start time: 18:29:30 on Jan 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 30615&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 30121&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_32_pkg(body)
# Loading work.tb_bus_axi4lite_32_pkg(body)
# Loading work.tb_bus_wishbone_32_pkg(body)
# Loading work.tb_bus_wishbone_64_pkg(body)
# Loading work.tb_bus_avalon_64_pkg(body)
# Loading work.tb_bus_ram_32_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading work.basic(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# Loading work.ramavalon(simulation)#2
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_Ram32
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite_32
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Signal/signal.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Signal/signal_pointer.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteSignal.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test suite Signal started
# **********START*TESTCASE*testSuiteSignal_testCaseSignalWriteReadVerify**********
# Started at simulation time of 1002ns
# testSignalWriteReadVerify started
# Passed 12 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testSignalWriteReadVerify ended
# Ended at simulation time of 1011ns
# **********END*TESTCASE*testSuiteSignal_testCaseSignalWriteReadVerify**********
# **********START*TESTCASE*testSuiteSignal_testCaseSignalVerifyFail**********
# Started at simulation time of 1014ns
# testSignalVerifyFail started
# signal verify intended error on no match
# signal   = 0x00000000000007D0
# read     = 0x0000000000000000
# expected = 0x0000000000000001
# mask     = 0x0000000000000001
# ** Error:  line 58, signal_verify, file Signal/signal.stm
#    Time: 1017500 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# Passed 1 verify instructions
# Passed 0 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testSignalVerifyFail ended
# Ended at simulation time of 1021ns
# **********END*TESTCASE*testSuiteSignal_testCaseSignalVerifyFail**********
# **********START*TESTCASE*testSuiteSignal_testCaseSignalPointerCopy**********
# Started at simulation time of 1024ns
# testSignalPointerCopy started
# Passed 24 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testSignalPointerCopy ended
# Ended at simulation time of 1037ns
# **********END*TESTCASE*testSuiteSignal_testCaseSignalPointerCopy**********
# **********START*TESTCASE*testSuiteSignal_testCaseSignalPointerGetSet**********
# Started at simulation time of 1040ns
# testSignalPointerGetSet started
# Passed 24 verify instructions
# Passed 0 timeout monitored bus access instructions
# Success
# testSignalPointerGetSet ended
# Ended at simulation time of 1052ns
# **********END*TESTCASE*testSuiteSignal_testCaseSignalPointerGetSet**********
# Main test suite Signal ended
# ** Note: Verify passes 61
#    Time: 2055400 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Timeout monitored bus access passes 0
#    Time: 2055400 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Expected 1 verify failures, got 1
#    Time: 2055400 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: SUCCESS
#    Time: 2055400 ps  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 18:29:40 on Jan 10,2025, Elapsed time: 0:00:10
# Errors: 1, Warnings: 6
</system-out>
      <system-err/>
      <testcase name="testSuiteSignal_testCaseSignalWriteReadVerify" assertions="12" classname="testSuiteSignal" file="TestSuites/TestSuiteSignal.stm" line="TestSuites/TestSuiteSignal.stm" time="0.006">
         <properties>
            <property name="SimulatedStartTime" value="1002"/>
            <property name="SimulatedEndTime" value="1011"/>
            <property name="SimulatedDuration" value="9"/>
         </properties>
      </testcase>
      <testcase name="testSuiteSignal_testCaseSignalPointerCopy" assertions="24" classname="testSuiteSignal" file="TestSuites/TestSuiteSignal.stm" line="TestSuites/TestSuiteSignal.stm" time="0.004999">
         <properties>
            <property name="SimulatedStartTime" value="1024"/>
            <property name="SimulatedEndTime" value="1037"/>
            <property name="SimulatedDuration" value="13"/>
         </properties>
      </testcase>
      <testcase name="testSuiteSignal_testCaseSignalVerifyFail" assertions="1" classname="testSuiteSignal" file="TestSuites/TestSuiteSignal.stm" line="TestSuites/TestSuiteSignal.stm" time="0.101988">
         <properties>
            <property name="SimulatedStartTime" value="1014"/>
            <property name="SimulatedEndTime" value="1021"/>
            <property name="SimulatedDuration" value="7"/>
         </properties>
      </testcase>
      <testcase name="testSuiteSignal_testCaseSignalPointerGetSet" assertions="24" classname="testSuiteSignal" file="TestSuites/TestSuiteSignal.stm" line="TestSuites/TestSuiteSignal.stm" time="0.006999">
         <properties>
            <property name="SimulatedStartTime" value="1040"/>
            <property name="SimulatedEndTime" value="1052"/>
            <property name="SimulatedDuration" value="12"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteBusAvalon64" tests="5" skipped="0" errors="0" failures="0" assertions="38" timestamp="2025-01-10T18:29:32.805460" time="0.121986" file="TestSuites/TestSuiteBusAvalon64.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteBusAvalon64.stm -gstimulus_main_entry_label=$testMainSuiteBusAvalon64 -do &quot;run_all.do&quot; 
# Start time: 18:29:30 on Jan 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_32_pkg(body)
# Loading work.tb_bus_axi4lite_32_pkg(body)
# Loading work.tb_bus_wishbone_32_pkg(body)
# Loading work.tb_bus_wishbone_64_pkg(body)
# Loading work.tb_bus_avalon_64_pkg(body)
# Loading work.tb_bus_ram_32_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading work.basic(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# Loading work.ramavalon(simulation)#2
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_Ram32
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite_32
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus32.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus64.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteBusAvalon64.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test suite Bus Avalon 64 started
# **********START*TESTCASE*testSuiteBusAvalon64_testCaseBus64**********
# Started at simulation time of 1002ns
# testBus64 started
# Passed 27 verify instructions
# Passed 48 timeout monitored bus access instructions
# Success
# testBus64 ended
# Ended at simulation time of 6548ns
# **********END*TESTCASE*testSuiteBusAvalon64_testCaseBus64**********
# **********START*TESTCASE*testSuiteBusAvalon64_testCaseBus64VerifySuccess**********
# Started at simulation time of 6551ns
# testBus64VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus64VerifySuccess ended
# Ended at simulation time of 7728ns
# **********END*TESTCASE*testSuiteBusAvalon64_testCaseBus64VerifySuccess**********
# **********START*TESTCASE*testSuiteBusAvalon64_testCaseBus64VerifyFail**********
# Started at simulation time of 7731ns
# testBus64VerifyFail started
# bus verify intended error on no match
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus64VerifyFail ended
# Ended at simulation time of 8939ns
# **********END*TESTCASE*testSuiteBusAvalon64_testCaseBus64VerifyFail**********
# **********START*TESTCASE*testSuiteBusAvalon64_testCaseBus64TimeOutRead**********
# Started at simulation time of 8942ns
# testBus64TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus64TimeOutRead ended
# Ended at simulation time of 10009ns
# **********END*TESTCASE*testSuiteBusAvalon64_testCaseBus64TimeOutRead**********
# **********START*TESTCASE*testSuiteBusAvalon64_testCaseBus64TimeOutWrite**********
# Started at simulation time of 10012ns
# testBus64TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus64TimeOutWrite ended
# Ended at simulation time of 11049ns
# **********END*TESTCASE*testSuiteBusAvalon64_testCaseBus64TimeOutWrite**********
# Main test suite Bus Avalon 64 ended
# ** Note: Verify passes 38
#    Time: 12052 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Timeout monitored bus access passes 64
#    Time: 12052 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Expected 1 verify failures, got 0
#    Time: 12052 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Expected 2 bus timeout failures, got 0
#    Time: 12052 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: FAILURES
#    Time: 12052 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Test finished
#    Time: 12052 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 18:29:33 on Jan 10,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 4
</system-out>
      <system-err/>
      <testcase name="testSuiteBusAvalon64_testCaseBus64" assertions="27" classname="testSuiteBusAvalon64" file="TestSuites/TestSuiteBusAvalon64.stm" line="TestSuites/TestSuiteBusAvalon64.stm" time="0.121986">
         <properties>
            <property name="SimulatedStartTime" value="1002"/>
            <property name="SimulatedEndTime" value="6548"/>
            <property name="SimulatedDuration" value="5546"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusAvalon64_testCaseBus64TimeOutWrite" assertions="2" classname="testSuiteBusAvalon64" file="TestSuites/TestSuiteBusAvalon64.stm" line="TestSuites/TestSuiteBusAvalon64.stm" time="0.094989">
         <properties>
            <property name="SimulatedStartTime" value="10012"/>
            <property name="SimulatedEndTime" value="11049"/>
            <property name="SimulatedDuration" value="1037"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusAvalon64_testCaseBus64TimeOutRead" assertions="2" classname="testSuiteBusAvalon64" file="TestSuites/TestSuiteBusAvalon64.stm" line="TestSuites/TestSuiteBusAvalon64.stm" time="0.004">
         <properties>
            <property name="SimulatedStartTime" value="8942"/>
            <property name="SimulatedEndTime" value="10009"/>
            <property name="SimulatedDuration" value="1067"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusAvalon64_testCaseBus64VerifyFail" assertions="4" classname="testSuiteBusAvalon64" file="TestSuites/TestSuiteBusAvalon64.stm" line="TestSuites/TestSuiteBusAvalon64.stm" time="0.005">
         <properties>
            <property name="SimulatedStartTime" value="7731"/>
            <property name="SimulatedEndTime" value="8939"/>
            <property name="SimulatedDuration" value="1208"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusAvalon64_testCaseBus64VerifySuccess" assertions="3" classname="testSuiteBusAvalon64" file="TestSuites/TestSuiteBusAvalon64.stm" line="TestSuites/TestSuiteBusAvalon64.stm" time="0.095989">
         <properties>
            <property name="SimulatedStartTime" value="6551"/>
            <property name="SimulatedEndTime" value="7728"/>
            <property name="SimulatedDuration" value="1177"/>
         </properties>
      </testcase>
   </testsuite>
   <testsuite name="testSuiteBusAxi4Lite32" tests="5" skipped="0" errors="0" failures="0" assertions="32" timestamp="2025-01-10T18:29:37.808884" time="0.117986" file="TestSuites/TestSuiteBusAxi4Lite32.stm">
      <system-out># vsim -t ps -L work work.tbTop -batch -gstimulus_path=/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/ -gstimulus_file=testMainSuiteBusAxi4Lite32.stm -gstimulus_main_entry_label=$testMainSuiteBusAxi4Lite32 -do &quot;run_all.do&quot; 
# Start time: 18:29:32 on Jan 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-6) -- Waiting for lock by &quot;vagrant@vagrant-box, pid = 30082&quot;. Lockfile is &quot;/home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/simulation/modelsim/work/work/_lock&quot;.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_base_pkg(body)
# Loading work.tb_bus_avalon_32_pkg(body)
# Loading work.tb_bus_axi4lite_32_pkg(body)
# Loading work.tb_bus_wishbone_32_pkg(body)
# Loading work.tb_bus_wishbone_64_pkg(body)
# Loading work.tb_bus_avalon_64_pkg(body)
# Loading work.tb_bus_ram_32_pkg(body)
# Loading work.tb_bus_pkg(body)
# Loading work.tb_signals_pkg(body)
# Loading work.basic(body)
# Loading std.env(body)
# Loading work.tb_instructions_pkg(body)
# Loading work.tb_interpreter_pkg(body)
# Loading work.tbtop(behavioural)#1
# Loading work.tb_simstm(behavioural)#1
# Loading work.ramavalon(simulation)#1
# Loading work.ramavalon(simulation)#2
# 
# do run_all.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_Ram32
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbtop/i_RamAxi4Lite_32
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Base/Base.stm
# nested include found in : /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Common/Common.stm
# nested include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestCase/TestCase.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/Bus/bus32.stm
# include found: loading file /home/vagrant/git/tutorial/tutorial-hxs-bitfield-register-pulse-generator-plain/submodules/simstm/tb/simstm/TestSuites/TestSuiteBusAxi4Lite32.stm
# ** Warning: NUMERIC_STD.&quot;&gt;&quot;: metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tbtop/i_tb_simstm
# Main test suite Bus Axi4Lite 32 started
# **********START*TESTCASE*testSuiteBusAxi4Lite32_testCaseBus32**********
# Started at simulation time of 1002ns
# testBus32 started
# Passed 21 verify instructions
# Passed 36 timeout monitored bus access instructions
# Success
# testBus32 ended
# Ended at simulation time of 8558ns
# **********END*TESTCASE*testSuiteBusAxi4Lite32_testCaseBus32**********
# **********START*TESTCASE*testSuiteBusAxi4Lite32_testCaseBus32VerifySuccess**********
# Started at simulation time of 8561ns
# testBus32VerifySuccess started
# Passed 3 verify instructions
# Passed 6 timeout monitored bus access instructions
# Success
# testBus32VerifySuccess ended
# Ended at simulation time of 10128ns
# **********END*TESTCASE*testSuiteBusAxi4Lite32_testCaseBus32VerifySuccess**********
# **********START*TESTCASE*testSuiteBusAxi4Lite32_testCaseBus32VerifyFail**********
# Started at simulation time of 10131ns
# testBus32VerifyFail started
# bus verify intended error on no match
# bus      = 0x0000000000000000
# address  = 0x0000000000000000
# read     = 0x0000000055555555
# expected = 0x0000000000000000
# mask     = 0x00000000FFFFFFFF
# ** Error:  line 85, bus_verify, file Bus/bus32.stm
#    Time: 11545 ns  Iteration: 1  Instance: /tbtop/i_tb_simstm
# Passed 4 verify instructions
# Passed 7 timeout monitored bus access instructions
# Expected 1 verify failures, ignored
# Success
# testBus32VerifyFail ended
# Ended at simulation time of 11549ns
# **********END*TESTCASE*testSuiteBusAxi4Lite32_testCaseBus32VerifyFail**********
# **********START*TESTCASE*testSuiteBusAxi4Lite32_testCaseBus32TimeOutRead**********
# Started at simulation time of 11552ns
# testBus32TimeOutRead started
# Passed 2 verify instructions
# Passed 2 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutRead ended
# Ended at simulation time of 12749ns
# **********END*TESTCASE*testSuiteBusAxi4Lite32_testCaseBus32TimeOutRead**********
# **********START*TESTCASE*testSuiteBusAxi4Lite32_testCaseBus32TimeOutWrite**********
# Started at simulation time of 12752ns
# testBus32TimeOutWrite started
# Passed 2 verify instructions
# Passed 1 timeout monitored bus access instructions
# Expected 1 bus timeout failures, ignored
# Success
# testBus32TimeOutWrite ended
# Ended at simulation time of 13849ns
# **********END*TESTCASE*testSuiteBusAxi4Lite32_testCaseBus32TimeOutWrite**********
# Main test suite Bus Axi4Lite 32 ended
# ** Note: Verify passes 32
#    Time: 14852 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Timeout monitored bus access passes 52
#    Time: 14852 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Expected 1 verify failures, got 1
#    Time: 14852 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Expected 2 bus timeout failures, got 0
#    Time: 14852 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: FAILURES
#    Time: 14852 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# ** Note: Test finished
#    Time: 14852 ns  Iteration: 0  Instance: /tbtop/i_tb_simstm
# End time: 18:29:38 on Jan 10,2025, Elapsed time: 0:00:06
# Errors: 1, Warnings: 5
</system-out>
      <system-err/>
      <testcase name="testSuiteBusAxi4Lite32_testCaseBus32VerifySuccess" assertions="3" classname="testSuiteBusAxi4Lite32" file="TestSuites/TestSuiteBusAxi4Lite32.stm" line="TestSuites/TestSuiteBusAxi4Lite32.stm" time="0.006999">
         <properties>
            <property name="SimulatedStartTime" value="8561"/>
            <property name="SimulatedEndTime" value="10128"/>
            <property name="SimulatedDuration" value="1567"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusAxi4Lite32_testCaseBus32TimeOutWrite" assertions="2" classname="testSuiteBusAxi4Lite32" file="TestSuites/TestSuiteBusAxi4Lite32.stm" line="TestSuites/TestSuiteBusAxi4Lite32.stm" time="0.095989">
         <properties>
            <property name="SimulatedStartTime" value="12752"/>
            <property name="SimulatedEndTime" value="13849"/>
            <property name="SimulatedDuration" value="1097"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusAxi4Lite32_testCaseBus32TimeOutRead" assertions="2" classname="testSuiteBusAxi4Lite32" file="TestSuites/TestSuiteBusAxi4Lite32.stm" line="TestSuites/TestSuiteBusAxi4Lite32.stm" time="0.097989">
         <properties>
            <property name="SimulatedStartTime" value="11552"/>
            <property name="SimulatedEndTime" value="12749"/>
            <property name="SimulatedDuration" value="1197"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusAxi4Lite32_testCaseBus32" assertions="21" classname="testSuiteBusAxi4Lite32" file="TestSuites/TestSuiteBusAxi4Lite32.stm" line="TestSuites/TestSuiteBusAxi4Lite32.stm" time="0.117986">
         <properties>
            <property name="SimulatedStartTime" value="1002"/>
            <property name="SimulatedEndTime" value="8558"/>
            <property name="SimulatedDuration" value="7556"/>
         </properties>
      </testcase>
      <testcase name="testSuiteBusAxi4Lite32_testCaseBus32VerifyFail" assertions="4" classname="testSuiteBusAxi4Lite32" file="TestSuites/TestSuiteBusAxi4Lite32.stm" line="TestSuites/TestSuiteBusAxi4Lite32.stm" time="0.100989">
         <properties>
            <property name="SimulatedStartTime" value="10131"/>
            <property name="SimulatedEndTime" value="11549"/>
            <property name="SimulatedDuration" value="1418"/>
         </properties>
      </testcase>
   </testsuite>
</testsuites>
