// Seed: 1370216743
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_8 = id_5;
endmodule
module module_1 (
    input  tri   id_0,
    output logic id_1
);
  wire id_3;
  wire id_4;
  initial begin : LABEL_0
    id_1 = id_4 <-> (id_0) - -1;
  end
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_4,
      id_3
  );
  wire id_5;
endmodule
