machine test;

state s1 {
    on e1 --> s1;
    on e2 --> s2;
    entry s1_entry;
    state s2 {
        entry s1_s2_entry;
        on e1 (s1_s2_e1_guard) --> s1;
        on e2 (s1_s2_e2_guard) --> s2;
        exit s1_s2_exit;
    }
    exit s1_exit;
}
