;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ -7, @-20
	SLT 101, 105
	JMP -1, -1
	CMP 610, 51
	SUB 3, 20
	JMN -907, @-120
	SUB @1, 0
	SUB @1, 0
	SPL 0, <2
	SPL 0, <2
	SUB @127, 156
	SUB @127, 156
	ADD 270, 60
	CMP <-105, -180
	SUB -907, <-120
	SUB @0, @2
	SPL 0, <2
	SPL 0, <2
	SPL 0, #2
	CMP 12, @10
	ADD 270, 60
	SUB @-127, 100
	SUB -207, <-120
	MOV -7, <-20
	SUB -207, <-120
	SPL @72, #200
	SLT 101, 105
	CMP <-105, -180
	SPL 0, <2
	SPL 0, <2
	SUB @-127, 100
	MOV -7, <-20
	ADD 30, 9
	MOV -7, <-20
	JMP -1, -1
	JMP -7, @-20
	SUB #12, @400
	SPL @12, #400
	ADD 270, 469
	CMP <-105, -180
	SUB @127, 106
	SPL -700, -693
	MOV @0, @2
	SUB #72, @201
	SUB #72, @201
	MOV @0, @2
