\hypertarget{group___l_p_t_m_r___peripheral___access___layer}{}\doxysection{LPTMR Peripheral Access Layer}
\label{group___l_p_t_m_r___peripheral___access___layer}\index{LPTMR Peripheral Access Layer@{LPTMR Peripheral Access Layer}}
Collaboration diagram for LPTMR Peripheral Access Layer\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___l_p_t_m_r___peripheral___access___layer}
\end{center}
\end{figure}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___l_p_t_m_r___register___masks}{LPTMR Register Masks}}
\end{DoxyCompactItemize}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_l_p_t_m_r___type}{LPTMR\+\_\+\+Type}}
\begin{DoxyCompactList}\small\item\em LPTMR -\/ Size of Registers Arrays. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___l_p_t_m_r___peripheral___access___layer_gaf831dacfc54d96a060f5c95c43a0c6b2}{LPTMR\+\_\+\+INSTANCE\+\_\+\+COUNT}}~(1u)
\begin{DoxyCompactList}\small\item\em Number of instances of the LPTMR module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___l_p_t_m_r___peripheral___access___layer_ga024f362857a8b928d96cf3b3f5106793}{LPTMR0\+\_\+\+BASE}}~(0x40040000u)
\begin{DoxyCompactList}\small\item\em Peripheral LPTMR0 base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___l_p_t_m_r___peripheral___access___layer_gaba0c3bc8a32ad5a884c99e019dbdef85}{LPTMR0}}~((\mbox{\hyperlink{struct_l_p_t_m_r___type}{LPTMR\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___l_p_t_m_r___peripheral___access___layer_ga024f362857a8b928d96cf3b3f5106793}{LPTMR0\+\_\+\+BASE}})
\begin{DoxyCompactList}\small\item\em Peripheral LPTMR0 base pointer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___l_p_t_m_r___peripheral___access___layer_ga62b4c0fde534c2c09ef0c30b3c4bb0e3}{LPTMR\+\_\+\+BASE\+\_\+\+ADDRS}}~\{ \mbox{\hyperlink{group___l_p_t_m_r___peripheral___access___layer_ga024f362857a8b928d96cf3b3f5106793}{LPTMR0\+\_\+\+BASE}} \}
\begin{DoxyCompactList}\small\item\em Array initializer of LPTMR peripheral base addresses. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___l_p_t_m_r___peripheral___access___layer_gac92660dedc63be48d689d43efc9f2c82}{LPTMR\+\_\+\+BASE\+\_\+\+PTRS}}~\{ \mbox{\hyperlink{group___l_p_t_m_r___peripheral___access___layer_gaba0c3bc8a32ad5a884c99e019dbdef85}{LPTMR0}} \}
\begin{DoxyCompactList}\small\item\em Array initializer of LPTMR peripheral base pointers. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___l_p_t_m_r___peripheral___access___layer_ga8b0ce4b04d56dc70e11ec36b5e5dbe34}{LPTMR\+\_\+\+IRQS\+\_\+\+ARR\+\_\+\+COUNT}}~(1u)
\begin{DoxyCompactList}\small\item\em Number of interrupt vector arrays for the LPTMR module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___l_p_t_m_r___peripheral___access___layer_gabb669dc3508b85df67279e1dec81b827}{LPTMR\+\_\+\+IRQS\+\_\+\+CH\+\_\+\+COUNT}}~(1u)
\begin{DoxyCompactList}\small\item\em Number of interrupt channels for the LPTMR module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___l_p_t_m_r___peripheral___access___layer_ga5bf0032641d320fc7d486d703800c729}{LPTMR\+\_\+\+IRQS}}~\{ \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a93853a8a41060ac37aa92ae9ee472c6e}{LPTMR0\+\_\+\+IRQn}} \}
\begin{DoxyCompactList}\small\item\em Interrupt vectors for the LPTMR peripheral type. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct_l_p_t_m_r___type}{LPTMR\+\_\+\+Type}} $\ast$ \mbox{\hyperlink{group___l_p_t_m_r___peripheral___access___layer_ga52c31e0582a47d2a19155fb601b708ce}{LPTMR\+\_\+\+Mem\+Map\+Ptr}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___l_p_t_m_r___peripheral___access___layer_gaba0c3bc8a32ad5a884c99e019dbdef85}\label{group___l_p_t_m_r___peripheral___access___layer_gaba0c3bc8a32ad5a884c99e019dbdef85}} 
\index{LPTMR Peripheral Access Layer@{LPTMR Peripheral Access Layer}!LPTMR0@{LPTMR0}}
\index{LPTMR0@{LPTMR0}!LPTMR Peripheral Access Layer@{LPTMR Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPTMR0}{LPTMR0}}
{\footnotesize\ttfamily \#define LPTMR0~((\mbox{\hyperlink{struct_l_p_t_m_r___type}{LPTMR\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___l_p_t_m_r___peripheral___access___layer_ga024f362857a8b928d96cf3b3f5106793}{LPTMR0\+\_\+\+BASE}})}



Peripheral LPTMR0 base pointer. 

\mbox{\Hypertarget{group___l_p_t_m_r___peripheral___access___layer_ga024f362857a8b928d96cf3b3f5106793}\label{group___l_p_t_m_r___peripheral___access___layer_ga024f362857a8b928d96cf3b3f5106793}} 
\index{LPTMR Peripheral Access Layer@{LPTMR Peripheral Access Layer}!LPTMR0\_BASE@{LPTMR0\_BASE}}
\index{LPTMR0\_BASE@{LPTMR0\_BASE}!LPTMR Peripheral Access Layer@{LPTMR Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPTMR0\_BASE}{LPTMR0\_BASE}}
{\footnotesize\ttfamily \#define LPTMR0\+\_\+\+BASE~(0x40040000u)}



Peripheral LPTMR0 base address. 

\mbox{\Hypertarget{group___l_p_t_m_r___peripheral___access___layer_ga62b4c0fde534c2c09ef0c30b3c4bb0e3}\label{group___l_p_t_m_r___peripheral___access___layer_ga62b4c0fde534c2c09ef0c30b3c4bb0e3}} 
\index{LPTMR Peripheral Access Layer@{LPTMR Peripheral Access Layer}!LPTMR\_BASE\_ADDRS@{LPTMR\_BASE\_ADDRS}}
\index{LPTMR\_BASE\_ADDRS@{LPTMR\_BASE\_ADDRS}!LPTMR Peripheral Access Layer@{LPTMR Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPTMR\_BASE\_ADDRS}{LPTMR\_BASE\_ADDRS}}
{\footnotesize\ttfamily \#define LPTMR\+\_\+\+BASE\+\_\+\+ADDRS~\{ \mbox{\hyperlink{group___l_p_t_m_r___peripheral___access___layer_ga024f362857a8b928d96cf3b3f5106793}{LPTMR0\+\_\+\+BASE}} \}}



Array initializer of LPTMR peripheral base addresses. 

\mbox{\Hypertarget{group___l_p_t_m_r___peripheral___access___layer_gac92660dedc63be48d689d43efc9f2c82}\label{group___l_p_t_m_r___peripheral___access___layer_gac92660dedc63be48d689d43efc9f2c82}} 
\index{LPTMR Peripheral Access Layer@{LPTMR Peripheral Access Layer}!LPTMR\_BASE\_PTRS@{LPTMR\_BASE\_PTRS}}
\index{LPTMR\_BASE\_PTRS@{LPTMR\_BASE\_PTRS}!LPTMR Peripheral Access Layer@{LPTMR Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPTMR\_BASE\_PTRS}{LPTMR\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define LPTMR\+\_\+\+BASE\+\_\+\+PTRS~\{ \mbox{\hyperlink{group___l_p_t_m_r___peripheral___access___layer_gaba0c3bc8a32ad5a884c99e019dbdef85}{LPTMR0}} \}}



Array initializer of LPTMR peripheral base pointers. 

\mbox{\Hypertarget{group___l_p_t_m_r___peripheral___access___layer_gaf831dacfc54d96a060f5c95c43a0c6b2}\label{group___l_p_t_m_r___peripheral___access___layer_gaf831dacfc54d96a060f5c95c43a0c6b2}} 
\index{LPTMR Peripheral Access Layer@{LPTMR Peripheral Access Layer}!LPTMR\_INSTANCE\_COUNT@{LPTMR\_INSTANCE\_COUNT}}
\index{LPTMR\_INSTANCE\_COUNT@{LPTMR\_INSTANCE\_COUNT}!LPTMR Peripheral Access Layer@{LPTMR Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPTMR\_INSTANCE\_COUNT}{LPTMR\_INSTANCE\_COUNT}}
{\footnotesize\ttfamily \#define LPTMR\+\_\+\+INSTANCE\+\_\+\+COUNT~(1u)}



Number of instances of the LPTMR module. 

\mbox{\Hypertarget{group___l_p_t_m_r___peripheral___access___layer_ga5bf0032641d320fc7d486d703800c729}\label{group___l_p_t_m_r___peripheral___access___layer_ga5bf0032641d320fc7d486d703800c729}} 
\index{LPTMR Peripheral Access Layer@{LPTMR Peripheral Access Layer}!LPTMR\_IRQS@{LPTMR\_IRQS}}
\index{LPTMR\_IRQS@{LPTMR\_IRQS}!LPTMR Peripheral Access Layer@{LPTMR Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPTMR\_IRQS}{LPTMR\_IRQS}}
{\footnotesize\ttfamily \#define LPTMR\+\_\+\+IRQS~\{ \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a93853a8a41060ac37aa92ae9ee472c6e}{LPTMR0\+\_\+\+IRQn}} \}}



Interrupt vectors for the LPTMR peripheral type. 

\mbox{\Hypertarget{group___l_p_t_m_r___peripheral___access___layer_ga8b0ce4b04d56dc70e11ec36b5e5dbe34}\label{group___l_p_t_m_r___peripheral___access___layer_ga8b0ce4b04d56dc70e11ec36b5e5dbe34}} 
\index{LPTMR Peripheral Access Layer@{LPTMR Peripheral Access Layer}!LPTMR\_IRQS\_ARR\_COUNT@{LPTMR\_IRQS\_ARR\_COUNT}}
\index{LPTMR\_IRQS\_ARR\_COUNT@{LPTMR\_IRQS\_ARR\_COUNT}!LPTMR Peripheral Access Layer@{LPTMR Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPTMR\_IRQS\_ARR\_COUNT}{LPTMR\_IRQS\_ARR\_COUNT}}
{\footnotesize\ttfamily \#define LPTMR\+\_\+\+IRQS\+\_\+\+ARR\+\_\+\+COUNT~(1u)}



Number of interrupt vector arrays for the LPTMR module. 

\mbox{\Hypertarget{group___l_p_t_m_r___peripheral___access___layer_gabb669dc3508b85df67279e1dec81b827}\label{group___l_p_t_m_r___peripheral___access___layer_gabb669dc3508b85df67279e1dec81b827}} 
\index{LPTMR Peripheral Access Layer@{LPTMR Peripheral Access Layer}!LPTMR\_IRQS\_CH\_COUNT@{LPTMR\_IRQS\_CH\_COUNT}}
\index{LPTMR\_IRQS\_CH\_COUNT@{LPTMR\_IRQS\_CH\_COUNT}!LPTMR Peripheral Access Layer@{LPTMR Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPTMR\_IRQS\_CH\_COUNT}{LPTMR\_IRQS\_CH\_COUNT}}
{\footnotesize\ttfamily \#define LPTMR\+\_\+\+IRQS\+\_\+\+CH\+\_\+\+COUNT~(1u)}



Number of interrupt channels for the LPTMR module. 



\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{group___l_p_t_m_r___peripheral___access___layer_ga52c31e0582a47d2a19155fb601b708ce}\label{group___l_p_t_m_r___peripheral___access___layer_ga52c31e0582a47d2a19155fb601b708ce}} 
\index{LPTMR Peripheral Access Layer@{LPTMR Peripheral Access Layer}!LPTMR\_MemMapPtr@{LPTMR\_MemMapPtr}}
\index{LPTMR\_MemMapPtr@{LPTMR\_MemMapPtr}!LPTMR Peripheral Access Layer@{LPTMR Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPTMR\_MemMapPtr}{LPTMR\_MemMapPtr}}
{\footnotesize\ttfamily typedef  struct \mbox{\hyperlink{struct_l_p_t_m_r___type}{LPTMR\+\_\+\+Type}} $\ast$ \mbox{\hyperlink{group___l_p_t_m_r___peripheral___access___layer_ga52c31e0582a47d2a19155fb601b708ce}{LPTMR\+\_\+\+Mem\+Map\+Ptr}}}

