package Ladder

import chisel3._
import chiseltest._
import org.scalatest.freespec.AnyFreeSpec
import chisel3.util._
import chisel3.util.experimental.decode._
import chisel3.experimental.BundleLiterals._

//control signals of bundles are all decoupled
//aka. ready-valid to exchange signals are not in the bundles
//the valid signal is in the bundle stands for the validity of the data 
class valid_uop_pack extends Bundle{
    val valid = Bool()
    val uop = new uop()    
}
class rob_allocation_req_pack extends Bundle{
    val valid = Bool()
    val uop = new uop()
}

class IcacheIO extends Bundle{
    val o_wen = Output(Bool())
    val o_addr = Output(UInt(64.W))
    val i_data = Input(UInt(64.W))
    val i_addr_ready = Input(Bool())
    val o_addr_valid = Output(Bool())
    val i_data_valid = Input(Bool())
}
class DcacheIO extends Bundle{
    val data_valid = Input(Bool())
    val data_ready = Output(Bool())
    val addr_valid = Output(Bool())
    val addr_ready = Input(Bool())

    val Mwout=Output((UInt(1.W)))
    val Maddr=Output(UInt(64.W))
    val Men=Output(Bool())
    val Mlen=Output(UInt(32.W))
    val MdataIn=Input(UInt(64.W))
    val MdataOut=Output(UInt(64.W))
}

class branch_predict_pack extends Bundle
{
    /*
    //TODO: valid and is_branch?,valid?
    val valid = Bool() //validity of the branch
    val is_branch = Bool()
    val taken = Bool()
    val target = UInt(64.W)
    */
    //btb prediction
    val valid = Bool()
    val target = UInt(64.W)
    val branch_type = UInt(4.W)
    val select = UInt(1.W)

    val taken = Bool()
}

class branch_presolve_pack extends Bundle
{
    val valid = Bool() //valid is mispred
    val taken = Bool() //if a non-br is predicted as br and tk, redirect pc to pc+4
    val pc = UInt(64.W)//pc of the mispred inst
}
class branch_resolve_pack extends Bundle
{
    val valid = Bool()//aka valid
    val mispred = Bool()
    val taken = Bool()
    val pc = UInt(64.W)
    val target = UInt(64.W)
    //val uop = new uop()
    val rob_idx = UInt(8.W)
    val prediction_valid = Bool()
    val branch_type = UInt(3.W)
    //val branch_predict_pack = new branch_predict_pack()
}

class fetch_pack extends Bundle
{
    val valids = Vec(2,Bool()) //if the insts are valid
    val pc = UInt(64.W)
    val insts = Vec(2,UInt(32.W))
    val branch_predict_pack = new branch_predict_pack()
    //val branch_predict_packs = Vec(2, new branch_predict_pack())
}

class imem_fetch_req_interface extends Bundle
{
    val i_pc = UInt(32.W)
    val i_flush_s1 = Bool()
    val i_flush_s2 = Bool()
}

class imem_fetch_res_interface extends Bundle
{
    //val cache_ready = Bool()
    //val stall = Bool()
    val data = UInt(64.W)

}
class commit_pack extends Bundle{
    val valid = Bool()
    val uop = new uop()
}
/*
class commit_pack extends Bundle()
{
   val valids     = Vec(2, Bool())
   val uops       = Vec(2, new MicroOp())
}
*/
class rollback_pack extends Bundle()
{
   val valid     = Bool()
   val uop       = new uop()
}
/*
class rollback_pack extends Bundle()
{
   val valids     = Vec(2, Bool())//roll back on this one?
   val uops       = Vec(2, new uop())
}
*/

class rob_allocation_pack extends Bundle()
{
   val valids     = Vec(2, Bool())
   val uops       = Vec(2, new uop())
}
class uop extends Bundle(){
    val valid=Bool()
    val pc=UInt(32.W)
    val inst=UInt(32.W)
    //val func_unit=UInt(3.W)//TODO: change to enum
    val func_code=UInt(7.W)//TODO: change to enum

    val branch_predict_pack=new branch_predict_pack

    val phy_dst=UInt(7.W)
    val stale_dst=UInt(7.W)
    val arch_dst=UInt(5.W)//if 0,then not write

    val inst_type = UInt(3.W)
    val regWen=Bool()

    val src1_valid=Bool()//is this operatee written back
    val phy_rs1=UInt(7.W)
    val arch_rs1=UInt(5.W)

    val src2_valid=Bool()//TODO:this seems not necessary, remove it
    val phy_rs2=UInt(7.W)
    val arch_rs2=UInt(5.W)

    val rob_idx = UInt(7.W)
    val imm = UInt(64.W)//TODO:signed?

    val dst_value = UInt(64.W)
    val src1_value = UInt(64.W)
    val src2_value = UInt(64.W)

    val exception = Bool()

    val op1_sel = UInt(3.W)
    val op2_sel = UInt(3.W)//
    val alu_sel = UInt(5.W)//??select alu functions

    val branch_type = UInt(4.W)
    val mem_type = UInt(2.W)
}
/*
  // RS1 Operand Select Signal
  val OP1_RS1 = 0.U(2.W) // Register Source #1
  val OP1_ZERO= 1.U(2.W)
  val OP1_PC  = 2.U(2.W)
  val OP1_X   = BitPat("b??")

  // RS2 Operand Select Signal
  val OP2_RS2 = 0.U(3.W) // Register Source #2
  val OP2_IMM = 1.U(3.W) // immediate
  val OP2_ZERO= 2.U(3.W) // constant 0
  val OP2_X   = BitPat("b???")

object SRC_TYPE{
    val SRC_RS = 0.U(3.W) 
    val SRC_ZERO = 1.U(3.W)
    val SRC_PC = 2.U(3.W)
    val SRC_IMM = 3.U(3.W)
    val SRC_N = 4.U(3.W)
}

object FuntionCode {
    val FU_ALU = 1.U(7.W)
    val FU_BRU = 2.U(7.W)
    val FU_MEM = 4.U(7.W)
    val FU_MUL = 8.U(7.W)
    val FU_DIV = 16.U(7.W)
    val FU_CSR = 32.U(7.W)
    val FU_NUL = 64.U(7.W)
}
object BRANCH_TYPE{
    val BR_N   = 0.U(3.W)//none
    val BR_NE  = 1.U(3.W)
    val BR_EQ  = 2.U(3.W)
    val BR_GE  = 3.U(3.W)
    val BR_GEU = 4.U(3.W)
    val BR_LT  = 5.U(3.W)
    val BR_LTU = 6.U(3.W)
    val BR_J   = 7.U(3.W)
    val BR_JR  = 8.U(3.W)
}
object Mem_Type{
    val MEM_READ    = 0.U(2.W)
    val MEM_WRITE   = 1.U(2.W)
    val MEM_N       = 2.U(2.W)
}
object PC_Selector extends ChiselEnum {
  val PC_PLUS4   = Value  // Next
  val PC_BRJMP = Value  // Branch/Jump Target
  val PC_JALR= Value  // Jump and Link Register
}

*/
