// Seed: 1601986743
module module_0 (
    output tri  id_0,
    output tri0 id_1,
    output wor  id_2
);
  assign id_0 = 1;
  logic [7:0] id_4;
  id_5(
      .id_0(), .id_1(1), .id_2(id_1), .id_3(1), .id_4(id_1 << id_4[""]), .id_5(id_1)
  );
endmodule
module module_1 (
    output supply0 id_0,
    output wire id_1,
    input uwire id_2,
    input uwire id_3
);
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
