

================================================================
== Vitis HLS Report for 'dct_2d'
================================================================
* Date:           Mon Mar  6 13:53:05 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dct_prj
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      442|      442|  4.420 us|  4.420 us|  442|  442|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                      |                                                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                               Instance                               |                           Module                          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310  |dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
        |grp_dct_1d_fu_323                                                     |dct_1d                                                     |       16|       16|  0.160 us|  0.160 us|   16|   16|       no|
        |grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369  |dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop  |      152|      152|        19|          -|          -|     8|        no|
        |- Col_DCT_Loop  |      152|      152|        19|          -|          -|     8|        no|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     46|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    8|     600|    542|    -|
|Memory           |        2|    -|     128|     16|    0|
|Multiplexer      |        -|    -|       -|    576|    -|
|Register         |        -|    -|     283|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    8|    1011|   1180|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    3|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |                               Instance                               |                           Module                          | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_dct_1d_fu_323                                                     |dct_1d                                                     |        0|   8|  520|  216|    0|
    |grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369  |dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |        0|   0|   40|  170|    0|
    |grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310  |dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |        0|   0|   40|  156|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                 |                                                           |        0|   8|  600|  542|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |              Module             | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |col_inbuf_U    |dct_2d_col_inbuf_RAM_AUTO_1R1W   |        0|  16|   2|    0|     8|   16|     1|          128|
    |col_inbuf_1_U  |dct_2d_col_inbuf_RAM_AUTO_1R1W   |        0|  16|   2|    0|     8|   16|     1|          128|
    |col_inbuf_2_U  |dct_2d_col_inbuf_RAM_AUTO_1R1W   |        0|  16|   2|    0|     8|   16|     1|          128|
    |col_inbuf_3_U  |dct_2d_col_inbuf_RAM_AUTO_1R1W   |        0|  16|   2|    0|     8|   16|     1|          128|
    |col_inbuf_4_U  |dct_2d_col_inbuf_RAM_AUTO_1R1W   |        0|  16|   2|    0|     8|   16|     1|          128|
    |col_inbuf_5_U  |dct_2d_col_inbuf_RAM_AUTO_1R1W   |        0|  16|   2|    0|     8|   16|     1|          128|
    |col_inbuf_6_U  |dct_2d_col_inbuf_RAM_AUTO_1R1W   |        0|  16|   2|    0|     8|   16|     1|          128|
    |col_inbuf_7_U  |dct_2d_col_inbuf_RAM_AUTO_1R1W   |        0|  16|   2|    0|     8|   16|     1|          128|
    |row_outbuf_U   |dct_2d_row_outbuf_RAM_AUTO_1R1W  |        1|   0|   0|    0|    64|   16|     1|         1024|
    |col_outbuf_U   |dct_2d_row_outbuf_RAM_AUTO_1R1W  |        1|   0|   0|    0|    64|   16|     1|         1024|
    +---------------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                                 |        2| 128|  16|    0|   192|  160|    10|         3072|
    +---------------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln39_fu_406_p2   |         +|   0|  0|  13|           4|           1|
    |add_ln54_fu_447_p2   |         +|   0|  0|  13|           4|           1|
    |icmp_ln39_fu_400_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln54_fu_441_p2  |      icmp|   0|  0|   9|           4|           5|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  46|          17|          13|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  53|         10|    1|         10|
    |ap_done                       |   9|          2|    1|          2|
    |col_inbuf_1_address0          |  14|          3|    3|          9|
    |col_inbuf_1_ce0               |  14|          3|    1|          3|
    |col_inbuf_1_we0               |   9|          2|    1|          2|
    |col_inbuf_2_address0          |  14|          3|    3|          9|
    |col_inbuf_2_ce0               |  14|          3|    1|          3|
    |col_inbuf_2_we0               |   9|          2|    1|          2|
    |col_inbuf_3_address0          |  14|          3|    3|          9|
    |col_inbuf_3_ce0               |  14|          3|    1|          3|
    |col_inbuf_3_we0               |   9|          2|    1|          2|
    |col_inbuf_4_address0          |  14|          3|    3|          9|
    |col_inbuf_4_ce0               |  14|          3|    1|          3|
    |col_inbuf_4_we0               |   9|          2|    1|          2|
    |col_inbuf_5_address0          |  14|          3|    3|          9|
    |col_inbuf_5_ce0               |  14|          3|    1|          3|
    |col_inbuf_5_we0               |   9|          2|    1|          2|
    |col_inbuf_6_address0          |  14|          3|    3|          9|
    |col_inbuf_6_ce0               |  14|          3|    1|          3|
    |col_inbuf_6_we0               |   9|          2|    1|          2|
    |col_inbuf_7_address0          |  14|          3|    3|          9|
    |col_inbuf_7_ce0               |  14|          3|    1|          3|
    |col_inbuf_7_we0               |   9|          2|    1|          2|
    |col_inbuf_address0            |  14|          3|    3|          9|
    |col_inbuf_ce0                 |  14|          3|    1|          3|
    |col_inbuf_we0                 |   9|          2|    1|          2|
    |col_outbuf_address0           |  14|          3|    6|         18|
    |col_outbuf_ce0                |  14|          3|    1|          3|
    |col_outbuf_we0                |   9|          2|    1|          2|
    |grp_dct_1d_fu_323_dst_offset  |  14|          3|    3|          9|
    |grp_dct_1d_fu_323_p_read      |  14|          3|   16|         48|
    |grp_dct_1d_fu_323_p_read1     |  14|          3|   16|         48|
    |grp_dct_1d_fu_323_p_read2     |  14|          3|   16|         48|
    |grp_dct_1d_fu_323_p_read3     |  14|          3|   16|         48|
    |grp_dct_1d_fu_323_p_read4     |  14|          3|   16|         48|
    |grp_dct_1d_fu_323_p_read5     |  14|          3|   16|         48|
    |grp_dct_1d_fu_323_p_read6     |  14|          3|   16|         48|
    |grp_dct_1d_fu_323_p_read7     |  14|          3|   16|         48|
    |i_1_fu_106                    |   9|          2|    4|          8|
    |i_fu_62                       |   9|          2|    4|          8|
    |row_outbuf_address0           |  14|          3|    6|         18|
    |row_outbuf_ce0                |  14|          3|    1|          3|
    |row_outbuf_we0                |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 576|        123|  197|        579|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                        Name                                       | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                          |   9|   0|    9|          0|
    |ap_done_reg                                                                        |   1|   0|    1|          0|
    |col_inbuf_1_load_reg_613                                                           |  16|   0|   16|          0|
    |col_inbuf_2_load_reg_618                                                           |  16|   0|   16|          0|
    |col_inbuf_3_load_reg_623                                                           |  16|   0|   16|          0|
    |col_inbuf_4_load_reg_628                                                           |  16|   0|   16|          0|
    |col_inbuf_5_load_reg_633                                                           |  16|   0|   16|          0|
    |col_inbuf_6_load_reg_638                                                           |  16|   0|   16|          0|
    |col_inbuf_7_load_reg_643                                                           |  16|   0|   16|          0|
    |col_inbuf_load_reg_608                                                             |  16|   0|   16|          0|
    |grp_dct_1d_fu_323_ap_start_reg                                                     |   1|   0|    1|          0|
    |grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_369_ap_start_reg  |   1|   0|    1|          0|
    |grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_310_ap_start_reg  |   1|   0|    1|          0|
    |i_1_fu_106                                                                         |   4|   0|    4|          0|
    |i_fu_62                                                                            |   4|   0|    4|          0|
    |in_block_0_load_reg_520                                                            |  16|   0|   16|          0|
    |in_block_1_load_reg_525                                                            |  16|   0|   16|          0|
    |in_block_2_load_reg_530                                                            |  16|   0|   16|          0|
    |in_block_3_load_reg_535                                                            |  16|   0|   16|          0|
    |in_block_4_load_reg_540                                                            |  16|   0|   16|          0|
    |in_block_5_load_reg_545                                                            |  16|   0|   16|          0|
    |in_block_6_load_reg_550                                                            |  16|   0|   16|          0|
    |in_block_7_load_reg_555                                                            |  16|   0|   16|          0|
    |trunc_ln39_reg_465                                                                 |   3|   0|    3|          0|
    |trunc_ln54_reg_560                                                                 |   3|   0|    3|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                              | 283|   0|  283|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|        dct_2d|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|        dct_2d|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|        dct_2d|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|        dct_2d|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|        dct_2d|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|        dct_2d|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|        dct_2d|  return value|
|in_block_0_address0  |  out|    3|   ap_memory|    in_block_0|         array|
|in_block_0_ce0       |  out|    1|   ap_memory|    in_block_0|         array|
|in_block_0_q0        |   in|   16|   ap_memory|    in_block_0|         array|
|in_block_1_address0  |  out|    3|   ap_memory|    in_block_1|         array|
|in_block_1_ce0       |  out|    1|   ap_memory|    in_block_1|         array|
|in_block_1_q0        |   in|   16|   ap_memory|    in_block_1|         array|
|in_block_2_address0  |  out|    3|   ap_memory|    in_block_2|         array|
|in_block_2_ce0       |  out|    1|   ap_memory|    in_block_2|         array|
|in_block_2_q0        |   in|   16|   ap_memory|    in_block_2|         array|
|in_block_3_address0  |  out|    3|   ap_memory|    in_block_3|         array|
|in_block_3_ce0       |  out|    1|   ap_memory|    in_block_3|         array|
|in_block_3_q0        |   in|   16|   ap_memory|    in_block_3|         array|
|in_block_4_address0  |  out|    3|   ap_memory|    in_block_4|         array|
|in_block_4_ce0       |  out|    1|   ap_memory|    in_block_4|         array|
|in_block_4_q0        |   in|   16|   ap_memory|    in_block_4|         array|
|in_block_5_address0  |  out|    3|   ap_memory|    in_block_5|         array|
|in_block_5_ce0       |  out|    1|   ap_memory|    in_block_5|         array|
|in_block_5_q0        |   in|   16|   ap_memory|    in_block_5|         array|
|in_block_6_address0  |  out|    3|   ap_memory|    in_block_6|         array|
|in_block_6_ce0       |  out|    1|   ap_memory|    in_block_6|         array|
|in_block_6_q0        |   in|   16|   ap_memory|    in_block_6|         array|
|in_block_7_address0  |  out|    3|   ap_memory|    in_block_7|         array|
|in_block_7_ce0       |  out|    1|   ap_memory|    in_block_7|         array|
|in_block_7_q0        |   in|   16|   ap_memory|    in_block_7|         array|
|out_block_address0   |  out|    6|   ap_memory|     out_block|         array|
|out_block_ce0        |  out|    1|   ap_memory|     out_block|         array|
|out_block_we0        |  out|    1|   ap_memory|     out_block|         array|
|out_block_d0         |  out|   16|   ap_memory|     out_block|         array|
+---------------------+-----+-----+------------+--------------+--------------+

