# vsim -c -do "D:\Learning\DigitalKareem\Projects\SPI_Slave_Interface\sim\single_port_async_ram_tb\simulate.do" -l D:\Learning\DigitalKareem\Projects\SPI_Slave_Interface\sim\single_port_async_ram_tb\simulation_log.txt work.single_port_async_ram_tb -voptargs="+acc" 
# Start time: 05:27:38 on Mar 04,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.single_port_async_ram_tb(fast)
# Loading work.single_port_async_ram(fast)
# do {D:\Learning\DigitalKareem\Projects\SPI_Slave_Interface\sim\single_port_async_ram_tb\simulate.do}
# Test Passed: Data read correctly from address 0x01
# ** Note: $finish    : ../../single_port_async_ram_tb.v(87)
#    Time: 110 ns  Iteration: 0  Instance: /single_port_async_ram_tb
# End time: 05:27:44 on Mar 04,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
