
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000987                       # Number of seconds simulated
sim_ticks                                   986611000                       # Number of ticks simulated
final_tick                                  986611000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  37745                       # Simulator instruction rate (inst/s)
host_op_rate                                    70329                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               18474145                       # Simulator tick rate (ticks/s)
host_mem_usage                                8659588                       # Number of bytes of host memory used
host_seconds                                    53.41                       # Real time elapsed on the host
sim_insts                                     2015747                       # Number of instructions simulated
sim_ops                                       3755911                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    986611000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          117632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          517120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             634752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       117632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        117632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       337664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          337664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1838                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             8080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9918                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          5276                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5276                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          119228348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          524137679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             643366028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     119228348                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        119228348                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       342246336                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            342246336                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       342246336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         119228348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         524137679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            985612364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        9919                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6703                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10100                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6703                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 315712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  330688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  125056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  634816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               428992                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   5167                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4723                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                85                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               54                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     986609000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                    81                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                    40                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                    80                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9899                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6703                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1176                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    373.224490                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   227.532734                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   355.041594                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          325     27.64%     27.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          272     23.13%     50.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          173     14.71%     65.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           66      5.61%     71.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           59      5.02%     76.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           27      2.30%     78.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           30      2.55%     80.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           17      1.45%     82.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          207     17.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1176                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          119                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.361345                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.254006                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     30.937534                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11              2      1.68%      1.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            14     11.76%     13.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19            20     16.81%     30.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23             9      7.56%     37.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            19     15.97%     53.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31             7      5.88%     59.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35             5      4.20%     63.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39             3      2.52%     66.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             5      4.20%     70.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             2      1.68%     72.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             1      0.84%     73.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             1      0.84%     73.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             1      0.84%     74.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.84%     75.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             2      1.68%     77.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             6      5.04%     82.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             2      1.68%     84.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::92-95             4      3.36%     87.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-99            11      9.24%     96.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-107            1      0.84%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-115            3      2.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           119                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          119                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.420168                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.391608                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.020932                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               98     82.35%     82.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      3.36%     85.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                9      7.56%     93.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      5.04%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      1.68%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           119                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    101893750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               194387500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   24665000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20655.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39405.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       320.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       126.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    643.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    434.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.42                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4053                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1648                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.23                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      59355.61                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  3984120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2102430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                12687780                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                5757660                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         78673920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             51263520                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              3896160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       206982960                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        93043680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         54086100                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              512478330                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            519.432887                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            864041750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      7015000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      33430000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    167832500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    242295500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      82124250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    453913750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4483920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2360490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                22526700                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                4442220                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         50400480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             86072850                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3539040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        69298890                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        59459520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        126130560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              428714670                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            434.532517                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            788527250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      5945500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      21452000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    481824500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    154842750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     170563500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    151982750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    986611000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  167206                       # Number of BP lookups
system.cpu.branchPred.condPredicted            167206                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              4959                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                97237                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    2751                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                478                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           97237                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              77677                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19560                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1833                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    986611000                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    986611000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    986611000                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       986611000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1973223                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             226252                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2152881                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      167206                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              80428                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1668420                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   10763                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          8                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                  682                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2864                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          208                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    161569                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1356                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1903822                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.111157                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.337322                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1285500     67.52%     67.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    52280      2.75%     70.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    22233      1.17%     71.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    18762      0.99%     72.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    52264      2.75%     75.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    20045      1.05%     76.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    20555      1.08%     77.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    23839      1.25%     78.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   408344     21.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1903822                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.084738                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.091048                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   168774                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1231771                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    261578                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                236318                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   5381                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3915520                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   5381                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   291685                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  152502                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            715                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    374615                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1078924                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3894773                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   367                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 159933                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 838247                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 102586                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5285798                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8620238                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          6235234                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            373976                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               5107616                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   178182                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 37                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             37                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1533234                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1084080                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              152235                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            141352                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            31799                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3867960                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 557                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3816762                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               635                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          112606                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       164282                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            509                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1903822                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.004789                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.895752                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              532171     27.95%     27.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              363978     19.12%     47.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              339308     17.82%     64.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              288724     15.17%     80.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              182540      9.59%     89.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               87157      4.58%     94.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               50355      2.64%     96.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               36791      1.93%     98.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               22798      1.20%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1903822                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    5412     42.73%     42.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     42.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     42.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     42.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     42.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     42.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     42.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     42.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     42.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     42.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     42.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     42.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     42.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     42.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     42.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     42.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     42.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     42.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     42.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     42.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     42.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     42.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     42.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     42.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     42.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     42.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     42.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     42.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     42.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     42.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     42.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   7042     55.60%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   202      1.59%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 9      0.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              1397      0.04%      0.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2146338     56.23%     56.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               335982      8.80%     65.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    80      0.00%     65.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              102629      2.69%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               912838     23.92%     91.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               80788      2.12%     93.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          167071      4.38%     98.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          69639      1.82%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3816762                       # Type of FU issued
system.cpu.iq.rate                           1.934278                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       12665                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003318                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            8871948                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           3638214                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      3465556                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              678698                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             342970                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       338309                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                3488682                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  339348                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           282265                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        24194                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         3741                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           136                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   5381                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   15806                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                128658                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3868517                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               221                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1084080                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               152235                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                209                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     88                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                128573                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             62                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            761                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         5233                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 5994                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3808281                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1076828                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              8481                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1226707                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   152812                       # Number of branches executed
system.cpu.iew.exec_stores                     149879                       # Number of stores executed
system.cpu.iew.exec_rate                     1.929980                       # Inst execution rate
system.cpu.iew.wb_sent                        3806404                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3803865                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3017990                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4201777                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.927742                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.718265                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          113165                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              48                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              5326                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1886323                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.991128                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.862577                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       925837     49.08%     49.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       334284     17.72%     66.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       102945      5.46%     72.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       136999      7.26%     79.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         4102      0.22%     79.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        66799      3.54%     83.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        32979      1.75%     85.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         2561      0.14%     85.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       279817     14.83%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1886323                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2015747                       # Number of instructions committed
system.cpu.commit.committedOps                3755911                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1208380                       # Number of memory references committed
system.cpu.commit.loads                       1059886                       # Number of loads committed
system.cpu.commit.membars                          24                       # Number of memory barriers committed
system.cpu.commit.branches                     150432                       # Number of branches committed
system.cpu.commit.fp_insts                     338062                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   3652966                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 1278                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          403      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2108672     56.14%     56.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          335895      8.94%     65.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               61      0.00%     65.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         102500      2.73%     67.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     67.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     67.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     67.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     67.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     67.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     67.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     67.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     67.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     67.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     67.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     67.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     67.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     67.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     67.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     67.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     67.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     67.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     67.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     67.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     67.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     67.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     67.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     67.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     67.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     67.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          893961     23.80%     91.63% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          78857      2.10%     93.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       165925      4.42%     98.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        69637      1.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3755911                       # Class of committed instruction
system.cpu.commit.bw_lim_events                279817                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5475582                       # The number of ROB reads
system.cpu.rob.rob_writes                     7755822                       # The number of ROB writes
system.cpu.timesIdled                             838                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           69401                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2015747                       # Number of Instructions Simulated
system.cpu.committedOps                       3755911                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.978904                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.978904                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.021551                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.021551                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  6083019                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3567702                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    373149                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   269544                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    410608                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1322621                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1538675                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    986611000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               639                       # number of replacements
system.cpu.dcache.tags.tagsinuse           236.462911                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              934496                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               891                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1048.817059                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         257783000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   236.462911                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.923683                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.923683                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          252                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          152                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4121080                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4121080                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    986611000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       790775                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          790775                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       143398                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         143398                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        934173                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           934173                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       934173                       # number of overall hits
system.cpu.dcache.overall_hits::total          934173                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         3681                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3681                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         5128                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         5128                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         8809                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8809                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         8809                       # number of overall misses
system.cpu.dcache.overall_misses::total          8809                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    614227000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    614227000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    186736998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    186736998                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    800963998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    800963998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    800963998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    800963998                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       794456                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       794456                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       148526                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       148526                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       942982                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       942982                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       942982                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       942982                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004633                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004633                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.034526                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.034526                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.009342                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009342                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.009342                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009342                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 166864.167346                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 166864.167346                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 36415.171217                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 36415.171217                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 90925.644000                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 90925.644000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 90925.644000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 90925.644000                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1768                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                34                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           52                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         5276                       # number of writebacks
system.cpu.dcache.writebacks::total              5276                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         2872                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2872                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           16                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         2888                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2888                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         2888                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2888                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          809                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          809                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         5112                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5112                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         5921                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5921                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         5921                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5921                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    569578000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    569578000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    181352998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    181352998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    750930998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    750930998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    750930998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    750930998                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001018                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001018                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.034418                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034418                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.006279                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006279                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.006279                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006279                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 704051.915946                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 704051.915946                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 35475.938576                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35475.938576                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 126825.029218                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 126825.029218                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 126825.029218                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 126825.029218                       # average overall mshr miss latency
system.cpu.dcache.MJL_overallRowMisses           8337                       # number of overall misses with row preference
system.cpu.dcache.MJL_overallColumnMisses          472                       # number of overall misses with column preference
system.cpu.dcache.MJL_overallRowHits           901877                       # number of overall hits with row preference
system.cpu.dcache.MJL_overallColumnHits         32296                       # number of overall hits with column preference
system.cpu.dcache.MJL_overallRowAccesses       910214                       # number of overall accesses with row preference
system.cpu.dcache.MJL_overallColumnAccesses        32768                       # number of overall accesses with column preference
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    986611000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    986611000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    986611000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               326                       # number of replacements
system.cpu.icache.tags.tagsinuse           367.694509                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              159540                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               734                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            217.356948                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   367.694509                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.718153                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.718153                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          408                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          333                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            357374                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           357374                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    986611000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       159540                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          159540                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        159540                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           159540                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       159540                       # number of overall hits
system.cpu.icache.overall_hits::total          159540                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2025                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2025                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2025                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2025                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2025                       # number of overall misses
system.cpu.icache.overall_misses::total          2025                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    135076997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    135076997                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    135076997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    135076997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    135076997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    135076997                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       161565                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       161565                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       161565                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       161565                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       161565                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       161565                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.012534                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012534                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.012534                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012534                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.012534                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012534                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 66704.689877                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66704.689877                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 66704.689877                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66704.689877                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 66704.689877                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66704.689877                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          941                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          454                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              10                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    55.352941                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    45.400000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         1432                       # number of writebacks
system.cpu.icache.writebacks::total              1432                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          388                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          388                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          388                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          388                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          388                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          388                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1637                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1637                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1637                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1637                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1637                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1637                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    124321997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    124321997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    124321997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    124321997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    124321997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    124321997                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.010132                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010132                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.010132                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010132                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.010132                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010132                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 75945.019548                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75945.019548                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 75945.019548                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75945.019548                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 75945.019548                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75945.019548                       # average overall mshr miss latency
system.cpu.icache.MJL_overallRowMisses           2025                       # number of overall misses with row preference
system.cpu.icache.MJL_overallRowHits           159540                       # number of overall hits with row preference
system.cpu.icache.MJL_overallRowAccesses       161565                       # number of overall accesses with row preference
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    986611000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    986611000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests         19243                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         9319                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    986611000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4824                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5276                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1432                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2585                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               25                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5100                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5100                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1845                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2980                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         5115                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         5115                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        24046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        24046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  29161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       209280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       209280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       854784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       854784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1064064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                6                       # Total snoops (count)
system.membus.snoopTraffic                        384                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9950                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002211                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.046972                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9928     99.78%     99.78% # Request fanout histogram
system.membus.snoop_fanout::1                      22      0.22%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                9950                       # Request fanout histogram
system.membus.reqLayer2.occupancy            46854500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            9606699                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           41486434                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
