# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:![image](https://user-images.githubusercontent.com/130548526/234517891-a9f021d4-64fa-4889-9141-5ad3641aa568.png)

/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: J mohamed yahya
RegisterNumber: 212222050037 
*/
## RTL realization

## Output:![image](https://user-images.githubusercontent.com/130548526/234518315-29b73acd-16fb-478c-b2d4-d5f0d69bebe9.png)

## RTL![image](https://user-images.githubusercontent.com/130548526/234518195-76ce1611-1e82-4754-aae3-d28e577c98b0.png)

## Timing Diagram
## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
