INFO: [VRFC 10-2263] Analyzing Verilog file "C:/imp folders/vlog prrojects/alu/alu.srcs/sources_1/new/4bit_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fbit_and
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/imp folders/vlog prrojects/alu/alu.srcs/sources_1/new/4bit_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fbit_or
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/imp folders/vlog prrojects/alu/alu.srcs/sources_1/new/alu_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_s
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/imp folders/vlog prrojects/alu/alu.srcs/sources_1/new/comp_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bit_structural
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/imp folders/vlog prrojects/alu/alu.srcs/sources_1/new/eightto1mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eightto1mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/imp folders/vlog prrojects/alu/alu.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/imp folders/vlog prrojects/alu/alu.srcs/sources_1/new/fbit_nand.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fbit_nand
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/imp folders/vlog prrojects/alu/alu.srcs/sources_1/new/fbit_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fbit_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/imp folders/vlog prrojects/alu/alu.srcs/sources_1/new/fs_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fs_s
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/imp folders/vlog prrojects/alu/alu.srcs/sources_1/new/ha.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/imp folders/vlog prrojects/alu/alu.srcs/sources_1/new/hs_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hs_s
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/imp folders/vlog prrojects/alu/alu.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/imp folders/vlog prrojects/alu/alu.srcs/sources_1/new/mux_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_s
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/imp folders/vlog prrojects/alu/alu.srcs/sources_1/new/par_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module par_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/imp folders/vlog prrojects/alu/alu.srcs/sources_1/new/rbs_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rbs_s
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/imp folders/vlog prrojects/alu/alu.srcs/sources_1/new/rp_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rp_a
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/imp folders/vlog prrojects/alu/alu.srcs/sim_1/new/alu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_sim
