[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2846883 heartbeat IPC: 3.513 cumulative IPC: 3.513 (Simulation time: 00 hr 00 min 30 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2846883 cumulative IPC: 3.513 (Simulation time: 00 hr 00 min 30 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2846883 cumulative IPC: 3.513 (Simulation time: 00 hr 00 min 30 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11565137 heartbeat IPC: 1.147 cumulative IPC: 1.147 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 18773706 heartbeat IPC: 1.387 cumulative IPC: 1.256 (Simulation time: 00 hr 02 min 00 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 26804513 heartbeat IPC: 1.245 cumulative IPC: 1.252 (Simulation time: 00 hr 02 min 46 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 31542344 cumulative IPC: 1.268 (Simulation time: 00 hr 03 min 29 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 31542344 cumulative IPC: 1.268 (Simulation time: 00 hr 03 min 29 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.268 instructions: 40000000 cycles: 31542344
CPU 0 Branch Prediction Accuracy: 95.05% MPKI: 11.17 Average ROB Occupancy at Mispredict: 43.26
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7227
BRANCH_CONDITIONAL: 9.298
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09323

cpu0->cpu0_STLB TOTAL        ACCESS:     197827 HIT:     194219 MISS:       3608 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197827 HIT:     194219 MISS:       3608 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 148.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568279 HIT:     460568 MISS:     107711 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430564 HIT:     343530 MISS:      87034 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35300 HIT:      21674 MISS:      13626 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95340 HIT:      95098 MISS:        242 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7075 HIT:        266 MISS:       6809 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 26.09 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3213622 HIT:    2944750 MISS:     268872 MSHR_MERGE:      69158
cpu0->cpu0_L1I LOAD         ACCESS:    3213622 HIT:    2944750 MISS:     268872 MSHR_MERGE:      69158
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.426 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13338538 HIT:   12921494 MISS:     417044 MSHR_MERGE:     143816
cpu0->cpu0_L1D LOAD         ACCESS:    7443781 HIT:    7147307 MISS:     296474 MSHR_MERGE:      65624
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5887021 HIT:    5773540 MISS:     113481 MSHR_MERGE:      78178
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7736 HIT:        647 MISS:       7089 MSHR_MERGE:         14
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.76 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2841129 HIT:    2796944 MISS:      44185 MSHR_MERGE:      28309
cpu0->cpu0_ITLB LOAD         ACCESS:    2841129 HIT:    2796944 MISS:      44185 MSHR_MERGE:      28309
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.344 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12618939 HIT:   12378418 MISS:     240521 MSHR_MERGE:      58570
cpu0->cpu0_DTLB LOAD         ACCESS:   12618939 HIT:   12378418 MISS:     240521 MSHR_MERGE:      58570
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.849 cycles
cpu0->LLC TOTAL        ACCESS:     135993 HIT:     128664 MISS:       7329 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      87034 HIT:      83867 MISS:       3167 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13626 HIT:      10914 MISS:       2712 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28524 HIT:      28423 MISS:        101 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6809 HIT:       5460 MISS:       1349 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 162.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        532
  ROW_BUFFER_MISS:       6696
  AVG DBUS CONGESTED CYCLE: 4.896
Channel 0 WQ ROW_BUFFER_HIT:          8
  ROW_BUFFER_MISS:        124
  FULL:          0
Channel 0 REFRESHES ISSUED:       2628
