// Seed: 2404233259
module module_0 (
    input wor id_0,
    output logic id_1,
    input wand id_2,
    input supply1 id_3,
    input uwire id_4,
    input tri1 id_5,
    output tri id_6,
    output wand id_7,
    input tri0 id_8,
    output logic id_9,
    input tri id_10,
    input tri0 id_11,
    input tri1 id_12
);
  always begin
    if (1'b0) begin
      id_9 <= #1  (1) == id_0;
      if (1) id_1 <= 1'b0;
    end
  end
  id_14(
      1'b0, id_2
  );
  assign id_9 = 1;
endmodule
module module_1 (
    output uwire id_0,
    output logic id_1,
    output uwire id_2,
    output tri   id_3,
    input  tri0  id_4,
    input  wand  id_5,
    output wor   id_6,
    input  tri0  id_7,
    input  tri   id_8,
    input  tri1  id_9,
    input  logic id_10,
    output logic id_11,
    output uwire id_12,
    input  tri0  id_13
);
  module_0(
      id_8, id_1, id_5, id_9, id_5, id_9, id_6, id_12, id_4, id_1, id_5, id_9, id_4
  );
  always begin
    id_11 <= 1;
    id_1  <= id_10;
  end
endmodule
