//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: UNKNOWN
// Driver 
// Based on LLVM 3.4svn
//

.version 6.2
.target sm_30, texmode_independent
.address_size 64

	// .globl	gpu_decompress

.entry gpu_decompress(
	.param .u64 .ptr .global .align 4 gpu_decompress_param_0,
	.param .u64 .ptr .global .align 4 gpu_decompress_param_1,
	.param .u64 .ptr .global .align 4 gpu_decompress_param_2,
	.param .u64 gpu_decompress_param_3
)
{
	.local .align 4 .b8 	__local_depot0[260];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .b32 	%r<56>;
	.reg .b64 	%rd<44>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [gpu_decompress_param_0];
	ld.param.u64 	%rd6, [gpu_decompress_param_1];
	ld.param.u64 	%rd7, [gpu_decompress_param_2];
	ld.param.u64 	%rd8, [gpu_decompress_param_3];
	add.u64 	%rd9, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd9;
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.b32	%r25, %envreg3;
	mad.lo.s32 	%r26, %r23, %r24, %r25;
	mov.u32 	%r27, %tid.x;
	add.s32 	%r1, %r26, %r27;
	cvt.s64.s32	%rd10, %r1;
	setp.ge.u64	%p1, %rd10, %rd8;
	@%p1 bra 	BB0_12;

	mul.wide.s32 	%rd11, %r1, 12;
	add.s64 	%rd12, %rd5, %rd11;
	ld.global.u32 	%r2, [%rd12];
	ld.global.u32 	%r3, [%rd12+4];
	ld.global.u32 	%r4, [%rd12+8];
	mov.u64 	%rd13, 0;
	st.local.u32 	[%rd1+4], %rd13;
	st.local.u32 	[%rd1], %rd13;
	st.local.u32 	[%rd1+12], %rd13;
	st.local.u32 	[%rd1+8], %rd13;
	st.local.u32 	[%rd1+20], %rd13;
	st.local.u32 	[%rd1+16], %rd13;
	st.local.u32 	[%rd1+28], %rd13;
	st.local.u32 	[%rd1+24], %rd13;
	st.local.u32 	[%rd1+36], %rd13;
	st.local.u32 	[%rd1+32], %rd13;
	st.local.u32 	[%rd1+44], %rd13;
	st.local.u32 	[%rd1+40], %rd13;
	st.local.u32 	[%rd1+52], %rd13;
	st.local.u32 	[%rd1+48], %rd13;
	st.local.u32 	[%rd1+60], %rd13;
	st.local.u32 	[%rd1+56], %rd13;
	st.local.u32 	[%rd1+68], %rd13;
	st.local.u32 	[%rd1+64], %rd13;
	st.local.u32 	[%rd1+76], %rd13;
	st.local.u32 	[%rd1+72], %rd13;
	st.local.u32 	[%rd1+84], %rd13;
	st.local.u32 	[%rd1+80], %rd13;
	st.local.u32 	[%rd1+92], %rd13;
	st.local.u32 	[%rd1+88], %rd13;
	st.local.u32 	[%rd1+100], %rd13;
	st.local.u32 	[%rd1+96], %rd13;
	st.local.u32 	[%rd1+108], %rd13;
	st.local.u32 	[%rd1+104], %rd13;
	st.local.u32 	[%rd1+116], %rd13;
	st.local.u32 	[%rd1+112], %rd13;
	st.local.u32 	[%rd1+124], %rd13;
	st.local.u32 	[%rd1+120], %rd13;
	st.local.u32 	[%rd1+132], %rd13;
	st.local.u32 	[%rd1+128], %rd13;
	st.local.u32 	[%rd1+140], %rd13;
	st.local.u32 	[%rd1+136], %rd13;
	st.local.u32 	[%rd1+148], %rd13;
	st.local.u32 	[%rd1+144], %rd13;
	st.local.u32 	[%rd1+156], %rd13;
	st.local.u32 	[%rd1+152], %rd13;
	st.local.u32 	[%rd1+164], %rd13;
	st.local.u32 	[%rd1+160], %rd13;
	st.local.u32 	[%rd1+172], %rd13;
	st.local.u32 	[%rd1+168], %rd13;
	st.local.u32 	[%rd1+180], %rd13;
	st.local.u32 	[%rd1+176], %rd13;
	st.local.u32 	[%rd1+188], %rd13;
	st.local.u32 	[%rd1+184], %rd13;
	st.local.u32 	[%rd1+196], %rd13;
	st.local.u32 	[%rd1+192], %rd13;
	st.local.u32 	[%rd1+204], %rd13;
	st.local.u32 	[%rd1+200], %rd13;
	st.local.u32 	[%rd1+212], %rd13;
	st.local.u32 	[%rd1+208], %rd13;
	st.local.u32 	[%rd1+220], %rd13;
	st.local.u32 	[%rd1+216], %rd13;
	st.local.u32 	[%rd1+228], %rd13;
	st.local.u32 	[%rd1+224], %rd13;
	st.local.u32 	[%rd1+236], %rd13;
	st.local.u32 	[%rd1+232], %rd13;
	st.local.u32 	[%rd1+244], %rd13;
	st.local.u32 	[%rd1+240], %rd13;
	st.local.u32 	[%rd1+252], %rd13;
	st.local.u32 	[%rd1+248], %rd13;
	setp.eq.s32	%p2, %r3, 0;
	@%p2 bra 	BB0_10;

	and.b32  	%r5, %r3, 3;
	setp.eq.s32	%p3, %r5, 0;
	mov.u32 	%r54, 0;
	@%p3 bra 	BB0_8;

	setp.eq.s32	%p4, %r5, 1;
	mov.u32 	%r50, 0;
	@%p4 bra 	BB0_7;

	setp.eq.s32	%p5, %r5, 2;
	mov.u32 	%r48, 0;
	@%p5 bra 	BB0_6;

	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd6, %rd14;
	ld.global.u32 	%r32, [%rd15];
	st.local.u32 	[%rd1], %r32;
	add.s32 	%r2, %r2, 1;
	mov.u32 	%r48, 1;

BB0_6:
	mul.wide.u32 	%rd16, %r2, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.u32 	%r33, [%rd17];
	mul.wide.u32 	%rd18, %r48, 4;
	add.s64 	%rd19, %rd1, %rd18;
	st.local.u32 	[%rd19], %r33;
	add.s32 	%r50, %r48, 1;
	add.s32 	%r2, %r2, 1;

BB0_7:
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd21, %rd6, %rd20;
	ld.global.u32 	%r34, [%rd21];
	mul.wide.u32 	%rd22, %r50, 4;
	add.s64 	%rd23, %rd1, %rd22;
	st.local.u32 	[%rd23], %r34;
	add.s32 	%r54, %r50, 1;
	add.s32 	%r2, %r2, 1;

BB0_8:
	setp.lt.u32	%p6, %r3, 4;
	@%p6 bra 	BB0_10;

BB0_9:
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd25, %rd6, %rd24;
	ld.global.u32 	%r35, [%rd25];
	mul.wide.u32 	%rd26, %r54, 4;
	add.s64 	%rd27, %rd1, %rd26;
	st.local.u32 	[%rd27], %r35;
	add.s32 	%r36, %r2, 1;
	mul.wide.u32 	%rd28, %r36, 4;
	add.s64 	%rd29, %rd6, %rd28;
	ld.global.u32 	%r37, [%rd29];
	add.s32 	%r38, %r54, 1;
	mul.wide.u32 	%rd30, %r38, 4;
	add.s64 	%rd31, %rd1, %rd30;
	st.local.u32 	[%rd31], %r37;
	add.s32 	%r39, %r2, 2;
	mul.wide.u32 	%rd32, %r39, 4;
	add.s64 	%rd33, %rd6, %rd32;
	ld.global.u32 	%r40, [%rd33];
	add.s32 	%r41, %r54, 2;
	mul.wide.u32 	%rd34, %r41, 4;
	add.s64 	%rd35, %rd1, %rd34;
	st.local.u32 	[%rd35], %r40;
	add.s32 	%r42, %r2, 3;
	mul.wide.u32 	%rd36, %r42, 4;
	add.s64 	%rd37, %rd6, %rd36;
	ld.global.u32 	%r43, [%rd37];
	add.s32 	%r44, %r54, 3;
	mul.wide.u32 	%rd38, %r44, 4;
	add.s64 	%rd39, %rd1, %rd38;
	st.local.u32 	[%rd39], %r43;
	add.s32 	%r2, %r2, 4;
	add.s32 	%r54, %r54, 4;
	setp.lt.u32	%p7, %r54, %r3;
	@%p7 bra 	BB0_9;

BB0_10:
	st.local.u32 	[%rd1+256], %r4;
	mul.wide.s32 	%rd40, %r1, 260;
	add.s64 	%rd4, %rd7, %rd40;
	mov.u32 	%r55, 0;
	mov.pred 	%p8, 0;
	@%p8 bra 	BB0_12;

BB0_11:
	mul.wide.s32 	%rd41, %r55, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.local.u32 	%r46, [%rd42];
	add.s64 	%rd43, %rd4, %rd41;
	st.global.u32 	[%rd43], %r46;
	add.s32 	%r55, %r55, 1;
	setp.lt.u32	%p9, %r55, 65;
	@%p9 bra 	BB0_11;

BB0_12:
	ret;
}

	// .globl	gpu_memset
.entry gpu_memset(
	.param .u64 .ptr .global .align 16 gpu_memset_param_0,
	.param .u32 gpu_memset_param_1,
	.param .u64 gpu_memset_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<6>;


	ld.param.u64 	%rd1, [gpu_memset_param_0];
	ld.param.u32 	%r2, [gpu_memset_param_1];
	ld.param.u64 	%rd2, [gpu_memset_param_2];
	mov.b32	%r3, %envreg3;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %ntid.x;
	mad.lo.s32 	%r6, %r4, %r5, %r3;
	mov.u32 	%r7, %tid.x;
	add.s32 	%r1, %r6, %r7;
	cvt.s64.s32	%rd3, %r1;
	setp.ge.u64	%p1, %rd3, %rd2;
	@%p1 bra 	BB1_2;

	mul.wide.s32 	%rd4, %r1, 16;
	add.s64 	%rd5, %rd1, %rd4;
	st.global.v4.u32 	[%rd5], {%r2, %r2, %r2, %r2};

BB1_2:
	ret;
}

	// .globl	gpu_atinit
.entry gpu_atinit(
	.param .u64 .ptr .global .align 4 gpu_atinit_param_0,
	.param .u64 gpu_atinit_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<7>;


	ld.param.u64 	%rd2, [gpu_atinit_param_0];
	ld.param.u64 	%rd3, [gpu_atinit_param_1];
	mov.b32	%r2, %envreg3;
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mad.lo.s32 	%r5, %r3, %r4, %r2;
	mov.u32 	%r6, %tid.x;
	add.s32 	%r1, %r5, %r6;
	cvt.s64.s32	%rd1, %r1;
	setp.ge.u64	%p1, %rd1, %rd3;
	@%p1 bra 	BB2_2;

	cvt.u32.u64	%r7, %rd1;
	shr.u64 	%rd4, %rd1, 32;
	cvt.u32.u64	%r8, %rd4;
	xor.b32  	%r9, %r7, 1549556828;
	xor.b32  	%r10, %r8, 909522486;
	mul.wide.s32 	%rd5, %r1, 260;
	add.s64 	%rd6, %rd2, %rd5;
	st.global.u32 	[%rd6], %r9;
	st.global.u32 	[%rd6+4], %r10;
	mov.u32 	%r11, 0;
	st.global.u32 	[%rd6+8], %r11;
	st.global.u32 	[%rd6+12], %r11;
	st.global.u32 	[%rd6+16], %r11;
	st.global.u32 	[%rd6+20], %r11;
	st.global.u32 	[%rd6+24], %r11;
	st.global.u32 	[%rd6+28], %r11;
	st.global.u32 	[%rd6+32], %r11;
	st.global.u32 	[%rd6+36], %r11;
	st.global.u32 	[%rd6+40], %r11;
	st.global.u32 	[%rd6+44], %r11;
	st.global.u32 	[%rd6+48], %r11;
	st.global.u32 	[%rd6+52], %r11;
	st.global.u32 	[%rd6+56], %r11;
	st.global.u32 	[%rd6+60], %r11;
	st.global.u32 	[%rd6+64], %r11;
	st.global.u32 	[%rd6+68], %r11;
	st.global.u32 	[%rd6+72], %r11;
	st.global.u32 	[%rd6+76], %r11;
	st.global.u32 	[%rd6+80], %r11;
	st.global.u32 	[%rd6+84], %r11;
	st.global.u32 	[%rd6+88], %r11;
	st.global.u32 	[%rd6+92], %r11;
	st.global.u32 	[%rd6+96], %r11;
	st.global.u32 	[%rd6+100], %r11;
	st.global.u32 	[%rd6+104], %r11;
	st.global.u32 	[%rd6+108], %r11;
	st.global.u32 	[%rd6+112], %r11;
	st.global.u32 	[%rd6+116], %r11;
	st.global.u32 	[%rd6+120], %r11;
	st.global.u32 	[%rd6+124], %r11;
	st.global.u32 	[%rd6+128], %r11;
	st.global.u32 	[%rd6+132], %r11;
	st.global.u32 	[%rd6+136], %r11;
	st.global.u32 	[%rd6+140], %r11;
	st.global.u32 	[%rd6+144], %r11;
	st.global.u32 	[%rd6+148], %r11;
	st.global.u32 	[%rd6+152], %r11;
	st.global.u32 	[%rd6+156], %r11;
	st.global.u32 	[%rd6+160], %r11;
	st.global.u32 	[%rd6+164], %r11;
	st.global.u32 	[%rd6+168], %r11;
	st.global.u32 	[%rd6+172], %r11;
	st.global.u32 	[%rd6+176], %r11;
	st.global.u32 	[%rd6+180], %r11;
	st.global.u32 	[%rd6+184], %r11;
	st.global.u32 	[%rd6+188], %r11;
	st.global.u32 	[%rd6+192], %r11;
	st.global.u32 	[%rd6+196], %r11;
	st.global.u32 	[%rd6+200], %r11;
	st.global.u32 	[%rd6+204], %r11;
	st.global.u32 	[%rd6+208], %r11;
	st.global.u32 	[%rd6+212], %r11;
	st.global.u32 	[%rd6+216], %r11;
	st.global.u32 	[%rd6+220], %r11;
	st.global.u32 	[%rd6+224], %r11;
	st.global.u32 	[%rd6+228], %r11;
	st.global.u32 	[%rd6+232], %r11;
	st.global.u32 	[%rd6+236], %r11;
	st.global.u32 	[%rd6+240], %r11;
	st.global.u32 	[%rd6+244], %r11;
	st.global.u32 	[%rd6+248], %r11;
	st.global.u32 	[%rd6+252], %r11;
	mov.u32 	%r12, 7;
	st.global.u32 	[%rd6+256], %r12;

BB2_2:
	ret;
}

	// .globl	m00100_m04
.entry m00100_m04(
	.param .u64 .ptr .global .align 4 m00100_m04_param_0,
	.param .u64 .ptr .global .align 4 m00100_m04_param_1,
	.param .u64 .ptr .global .align 4 m00100_m04_param_2,
	.param .u64 .ptr .const .align 16 m00100_m04_param_3,
	.param .u64 .ptr .global .align 1 m00100_m04_param_4,
	.param .u64 .ptr .global .align 1 m00100_m04_param_5,
	.param .u64 .ptr .global .align 4 m00100_m04_param_6,
	.param .u64 .ptr .global .align 4 m00100_m04_param_7,
	.param .u64 .ptr .global .align 4 m00100_m04_param_8,
	.param .u64 .ptr .global .align 4 m00100_m04_param_9,
	.param .u64 .ptr .global .align 4 m00100_m04_param_10,
	.param .u64 .ptr .global .align 4 m00100_m04_param_11,
	.param .u64 .ptr .global .align 4 m00100_m04_param_12,
	.param .u64 .ptr .global .align 4 m00100_m04_param_13,
	.param .u64 .ptr .global .align 8 m00100_m04_param_14,
	.param .u64 .ptr .global .align 4 m00100_m04_param_15,
	.param .u64 .ptr .global .align 4 m00100_m04_param_16,
	.param .u64 .ptr .global .align 4 m00100_m04_param_17,
	.param .u64 .ptr .global .align 1 m00100_m04_param_18,
	.param .u64 .ptr .global .align 4 m00100_m04_param_19,
	.param .u64 .ptr .global .align 16 m00100_m04_param_20,
	.param .u64 .ptr .global .align 16 m00100_m04_param_21,
	.param .u64 .ptr .global .align 16 m00100_m04_param_22,
	.param .u64 .ptr .global .align 16 m00100_m04_param_23,
	.param .u32 m00100_m04_param_24,
	.param .u32 m00100_m04_param_25,
	.param .u32 m00100_m04_param_26,
	.param .u32 m00100_m04_param_27,
	.param .u32 m00100_m04_param_28,
	.param .u32 m00100_m04_param_29,
	.param .u32 m00100_m04_param_30,
	.param .u32 m00100_m04_param_31,
	.param .u32 m00100_m04_param_32,
	.param .u32 m00100_m04_param_33,
	.param .u64 m00100_m04_param_34
)
{
	.reg .pred 	%p<99>;
	.reg .b32 	%r<3902>;
	.reg .b64 	%rd<126>;


	ld.param.u64 	%rd9, [m00100_m04_param_0];
	ld.param.u64 	%rd11, [m00100_m04_param_6];
	ld.param.u64 	%rd12, [m00100_m04_param_7];
	ld.param.u64 	%rd13, [m00100_m04_param_8];
	ld.param.u64 	%rd14, [m00100_m04_param_9];
	ld.param.u64 	%rd15, [m00100_m04_param_10];
	ld.param.u64 	%rd16, [m00100_m04_param_11];
	ld.param.u64 	%rd17, [m00100_m04_param_12];
	ld.param.u64 	%rd18, [m00100_m04_param_13];
	ld.param.u64 	%rd19, [m00100_m04_param_14];
	ld.param.u64 	%rd20, [m00100_m04_param_15];
	ld.param.u64 	%rd21, [m00100_m04_param_16];
	ld.param.u64 	%rd22, [m00100_m04_param_19];
	ld.param.u32 	%r393, [m00100_m04_param_24];
	ld.param.u32 	%r394, [m00100_m04_param_25];
	ld.param.u32 	%r395, [m00100_m04_param_26];
	ld.param.u32 	%r396, [m00100_m04_param_27];
	ld.param.u32 	%r397, [m00100_m04_param_30];
	ld.param.u32 	%r398, [m00100_m04_param_31];
	ld.param.u32 	%r399, [m00100_m04_param_32];
	ld.param.u64 	%rd23, [m00100_m04_param_34];
	mov.b32	%r400, %envreg3;
	mov.u32 	%r401, %ctaid.x;
	mov.u32 	%r402, %ntid.x;
	mad.lo.s32 	%r403, %r401, %r402, %r400;
	mov.u32 	%r404, %tid.x;
	add.s32 	%r1, %r403, %r404;
	cvt.s64.s32	%rd1, %r1;
	setp.ge.u64	%p1, %rd1, %rd23;
	@%p1 bra 	BB3_115;

	setp.eq.s32	%p2, %r397, 0;
	@%p2 bra 	BB3_115;

	mul.wide.s32 	%rd24, %r1, 260;
	add.s64 	%rd25, %rd9, %rd24;
	ld.global.u32 	%r406, [%rd25+4];
	ld.global.u32 	%r407, [%rd25+12];
	xor.b32  	%r408, %r407, %r406;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r408, 1;
	shr.b32 	%rhs, %r408, 31;
	add.u32 	%r409, %lhs, %rhs;
	}
	ld.global.u32 	%r410, [%rd25+8];
	ld.global.u32 	%r41, [%rd25+60];
	xor.b32  	%r411, %r41, %r410;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r411, 1;
	shr.b32 	%rhs, %r411, 31;
	add.u32 	%r412, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r410, 1;
	shr.b32 	%rhs, %r410, 31;
	add.u32 	%r42, %lhs, %rhs;
	}
	xor.b32  	%r413, %r42, %r407;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r409, 1;
	shr.b32 	%rhs, %r409, 31;
	add.u32 	%r414, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r412, 1;
	shr.b32 	%rhs, %r412, 31;
	add.u32 	%r415, %lhs, %rhs;
	}
	xor.b32  	%r416, %r414, %r41;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r416, 1;
	shr.b32 	%rhs, %r416, 31;
	add.u32 	%r417, %lhs, %rhs;
	}
	xor.b32  	%r418, %r415, %r42;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r413, 1;
	shr.b32 	%rhs, %r413, 31;
	add.u32 	%r54, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r54, 1;
	shr.b32 	%rhs, %r54, 31;
	add.u32 	%r66, %lhs, %rhs;
	}
	xor.b32  	%r419, %r66, %r409;
	xor.b32  	%r420, %r417, %r412;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r420, 1;
	shr.b32 	%rhs, %r420, 31;
	add.u32 	%r421, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r418, 1;
	shr.b32 	%rhs, %r418, 31;
	add.u32 	%r74, %lhs, %rhs;
	}
	xor.b32  	%r422, %r74, %r54;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r422, 1;
	shr.b32 	%rhs, %r422, 31;
	add.u32 	%r423, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r419, 1;
	shr.b32 	%rhs, %r419, 31;
	add.u32 	%r78, %lhs, %rhs;
	}
	xor.b32  	%r424, %r78, %r414;
	xor.b32  	%r425, %r415, %r41;
	xor.b32  	%r426, %r425, %r421;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r426, 1;
	shr.b32 	%rhs, %r426, 31;
	add.u32 	%r427, %lhs, %rhs;
	}
	xor.b32  	%r428, %r66, %r42;
	xor.b32  	%r429, %r428, %r423;
	xor.b32  	%r430, %r409, %r41;
	xor.b32  	%r431, %r430, %r417;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r424, 1;
	shr.b32 	%rhs, %r424, 31;
	add.u32 	%r90, %lhs, %rhs;
	}
	xor.b32  	%r432, %r431, %r90;
	xor.b32  	%r433, %r412, %r42;
	xor.b32  	%r434, %r433, %r74;
	xor.b32  	%r435, %r434, %r427;
	xor.b32  	%r436, %r54, %r409;
	xor.b32  	%r437, %r436, %r78;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r429, 1;
	shr.b32 	%rhs, %r429, 31;
	add.u32 	%r98, %lhs, %rhs;
	}
	xor.b32  	%r438, %r437, %r98;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r438, 1;
	shr.b32 	%rhs, %r438, 31;
	add.u32 	%r439, %lhs, %rhs;
	}
	xor.b32  	%r440, %r414, %r412;
	xor.b32  	%r441, %r440, %r421;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r432, 1;
	shr.b32 	%rhs, %r432, 31;
	add.u32 	%r102, %lhs, %rhs;
	}
	xor.b32  	%r442, %r441, %r102;
	xor.b32  	%r443, %r415, %r54;
	xor.b32  	%r444, %r443, %r423;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r435, 1;
	shr.b32 	%rhs, %r435, 31;
	add.u32 	%r106, %lhs, %rhs;
	}
	xor.b32  	%r445, %r444, %r106;
	xor.b32  	%r446, %r66, %r414;
	xor.b32  	%r447, %r446, %r90;
	xor.b32  	%r448, %r447, %r439;
	xor.b32  	%r449, %r417, %r415;
	xor.b32  	%r450, %r449, %r427;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r442, 1;
	shr.b32 	%rhs, %r442, 31;
	add.u32 	%r114, %lhs, %rhs;
	}
	xor.b32  	%r451, %r450, %r114;
	xor.b32  	%r452, %r74, %r66;
	xor.b32  	%r453, %r452, %r98;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r445, 1;
	shr.b32 	%rhs, %r445, 31;
	add.u32 	%r118, %lhs, %rhs;
	}
	xor.b32  	%r454, %r453, %r118;
	xor.b32  	%r455, %r78, %r417;
	xor.b32  	%r456, %r455, %r102;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r448, 1;
	shr.b32 	%rhs, %r448, 31;
	add.u32 	%r122, %lhs, %rhs;
	}
	xor.b32  	%r457, %r456, %r122;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r457, 1;
	shr.b32 	%rhs, %r457, 31;
	add.u32 	%r458, %lhs, %rhs;
	}
	xor.b32  	%r459, %r421, %r74;
	xor.b32  	%r460, %r459, %r106;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r451, 1;
	shr.b32 	%rhs, %r451, 31;
	add.u32 	%r126, %lhs, %rhs;
	}
	xor.b32  	%r461, %r460, %r126;
	xor.b32  	%r462, %r423, %r78;
	xor.b32  	%r463, %r462, %r439;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r454, 1;
	shr.b32 	%rhs, %r454, 31;
	add.u32 	%r130, %lhs, %rhs;
	}
	xor.b32  	%r464, %r463, %r130;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r464, 1;
	shr.b32 	%rhs, %r464, 31;
	add.u32 	%r465, %lhs, %rhs;
	}
	xor.b32  	%r466, %r90, %r421;
	xor.b32  	%r467, %r466, %r114;
	xor.b32  	%r468, %r467, %r458;
	xor.b32  	%r469, %r427, %r423;
	xor.b32  	%r470, %r469, %r118;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r461, 1;
	shr.b32 	%rhs, %r461, 31;
	add.u32 	%r138, %lhs, %rhs;
	}
	xor.b32  	%r471, %r470, %r138;
	xor.b32  	%r472, %r98, %r90;
	xor.b32  	%r473, %r472, %r122;
	xor.b32  	%r474, %r473, %r465;
	xor.b32  	%r475, %r102, %r427;
	xor.b32  	%r476, %r475, %r126;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r468, 1;
	shr.b32 	%rhs, %r468, 31;
	add.u32 	%r146, %lhs, %rhs;
	}
	xor.b32  	%r477, %r476, %r146;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r477, 1;
	shr.b32 	%rhs, %r477, 31;
	add.u32 	%r478, %lhs, %rhs;
	}
	xor.b32  	%r479, %r106, %r98;
	xor.b32  	%r480, %r479, %r130;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r471, 1;
	shr.b32 	%rhs, %r471, 31;
	add.u32 	%r150, %lhs, %rhs;
	}
	xor.b32  	%r481, %r480, %r150;
	xor.b32  	%r482, %r439, %r102;
	xor.b32  	%r483, %r482, %r458;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r474, 1;
	shr.b32 	%rhs, %r474, 31;
	add.u32 	%r154, %lhs, %rhs;
	}
	xor.b32  	%r484, %r483, %r154;
	xor.b32  	%r485, %r114, %r106;
	xor.b32  	%r486, %r485, %r138;
	xor.b32  	%r487, %r486, %r478;
	xor.b32  	%r488, %r118, %r439;
	xor.b32  	%r489, %r488, %r465;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r481, 1;
	shr.b32 	%rhs, %r481, 31;
	add.u32 	%r162, %lhs, %rhs;
	}
	xor.b32  	%r490, %r489, %r162;
	xor.b32  	%r491, %r122, %r114;
	xor.b32  	%r492, %r491, %r146;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r484, 1;
	shr.b32 	%rhs, %r484, 31;
	add.u32 	%r166, %lhs, %rhs;
	}
	xor.b32  	%r493, %r492, %r166;
	xor.b32  	%r494, %r126, %r118;
	xor.b32  	%r495, %r494, %r150;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r487, 1;
	shr.b32 	%rhs, %r487, 31;
	add.u32 	%r170, %lhs, %rhs;
	}
	xor.b32  	%r496, %r495, %r170;
	xor.b32  	%r497, %r130, %r122;
	xor.b32  	%r498, %r497, %r154;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r490, 1;
	shr.b32 	%rhs, %r490, 31;
	add.u32 	%r174, %lhs, %rhs;
	}
	xor.b32  	%r499, %r498, %r174;
	xor.b32  	%r500, %r458, %r126;
	xor.b32  	%r501, %r500, %r478;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r493, 1;
	shr.b32 	%rhs, %r493, 31;
	add.u32 	%r178, %lhs, %rhs;
	}
	xor.b32  	%r502, %r501, %r178;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r502, 1;
	shr.b32 	%rhs, %r502, 31;
	add.u32 	%r503, %lhs, %rhs;
	}
	xor.b32  	%r504, %r138, %r130;
	xor.b32  	%r505, %r504, %r162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r496, 1;
	shr.b32 	%rhs, %r496, 31;
	add.u32 	%r182, %lhs, %rhs;
	}
	xor.b32  	%r506, %r505, %r182;
	xor.b32  	%r507, %r465, %r458;
	xor.b32  	%r508, %r507, %r166;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r499, 1;
	shr.b32 	%rhs, %r499, 31;
	add.u32 	%r186, %lhs, %rhs;
	}
	xor.b32  	%r509, %r508, %r186;
	xor.b32  	%r510, %r146, %r138;
	xor.b32  	%r511, %r510, %r170;
	xor.b32  	%r512, %r511, %r503;
	xor.b32  	%r513, %r150, %r465;
	xor.b32  	%r514, %r513, %r174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r506, 1;
	shr.b32 	%rhs, %r506, 31;
	add.u32 	%r194, %lhs, %rhs;
	}
	xor.b32  	%r515, %r514, %r194;
	xor.b32  	%r516, %r154, %r146;
	xor.b32  	%r517, %r516, %r178;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r509, 1;
	shr.b32 	%rhs, %r509, 31;
	add.u32 	%r198, %lhs, %rhs;
	}
	xor.b32  	%r518, %r517, %r198;
	xor.b32  	%r519, %r478, %r150;
	xor.b32  	%r520, %r519, %r182;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r512, 1;
	shr.b32 	%rhs, %r512, 31;
	add.u32 	%r202, %lhs, %rhs;
	}
	xor.b32  	%r521, %r520, %r202;
	xor.b32  	%r522, %r162, %r154;
	xor.b32  	%r523, %r522, %r186;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r515, 1;
	shr.b32 	%rhs, %r515, 31;
	add.u32 	%r206, %lhs, %rhs;
	}
	xor.b32  	%r524, %r523, %r206;
	xor.b32  	%r525, %r166, %r478;
	xor.b32  	%r526, %r525, %r503;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r518, 1;
	shr.b32 	%rhs, %r518, 31;
	add.u32 	%r210, %lhs, %rhs;
	}
	xor.b32  	%r527, %r526, %r210;
	xor.b32  	%r528, %r170, %r162;
	xor.b32  	%r529, %r528, %r194;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r521, 1;
	shr.b32 	%rhs, %r521, 31;
	add.u32 	%r214, %lhs, %rhs;
	}
	xor.b32  	%r530, %r529, %r214;
	xor.b32  	%r531, %r174, %r166;
	xor.b32  	%r532, %r531, %r198;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r524, 1;
	shr.b32 	%rhs, %r524, 31;
	add.u32 	%r218, %lhs, %rhs;
	}
	xor.b32  	%r533, %r532, %r218;
	xor.b32  	%r534, %r178, %r170;
	xor.b32  	%r535, %r534, %r202;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r527, 1;
	shr.b32 	%rhs, %r527, 31;
	add.u32 	%r222, %lhs, %rhs;
	}
	xor.b32  	%r536, %r535, %r222;
	xor.b32  	%r537, %r182, %r174;
	xor.b32  	%r538, %r537, %r206;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r530, 1;
	shr.b32 	%rhs, %r530, 31;
	add.u32 	%r226, %lhs, %rhs;
	}
	xor.b32  	%r539, %r538, %r226;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r539, 1;
	shr.b32 	%rhs, %r539, 31;
	add.u32 	%r540, %lhs, %rhs;
	}
	xor.b32  	%r541, %r186, %r178;
	xor.b32  	%r542, %r541, %r210;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r533, 1;
	shr.b32 	%rhs, %r533, 31;
	add.u32 	%r230, %lhs, %rhs;
	}
	xor.b32  	%r543, %r542, %r230;
	xor.b32  	%r544, %r503, %r182;
	xor.b32  	%r545, %r544, %r214;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r536, 1;
	shr.b32 	%rhs, %r536, 31;
	add.u32 	%r234, %lhs, %rhs;
	}
	xor.b32  	%r546, %r545, %r234;
	xor.b32  	%r547, %r194, %r186;
	xor.b32  	%r548, %r547, %r218;
	xor.b32  	%r549, %r548, %r540;
	xor.b32  	%r550, %r198, %r503;
	xor.b32  	%r551, %r550, %r222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r543, 1;
	shr.b32 	%rhs, %r543, 31;
	add.u32 	%r242, %lhs, %rhs;
	}
	xor.b32  	%r552, %r551, %r242;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r552, 1;
	shr.b32 	%rhs, %r552, 31;
	add.u32 	%r553, %lhs, %rhs;
	}
	xor.b32  	%r554, %r202, %r194;
	xor.b32  	%r555, %r554, %r226;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r546, 1;
	shr.b32 	%rhs, %r546, 31;
	add.u32 	%r246, %lhs, %rhs;
	}
	xor.b32  	%r556, %r555, %r246;
	xor.b32  	%r557, %r206, %r198;
	xor.b32  	%r558, %r557, %r230;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r549, 1;
	shr.b32 	%rhs, %r549, 31;
	add.u32 	%r250, %lhs, %rhs;
	}
	xor.b32  	%r559, %r558, %r250;
	xor.b32  	%r560, %r210, %r202;
	xor.b32  	%r561, %r560, %r234;
	xor.b32  	%r562, %r561, %r553;
	xor.b32  	%r563, %r214, %r206;
	xor.b32  	%r564, %r563, %r540;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r556, 1;
	shr.b32 	%rhs, %r556, 31;
	add.u32 	%r258, %lhs, %rhs;
	}
	xor.b32  	%r565, %r564, %r258;
	xor.b32  	%r566, %r218, %r210;
	xor.b32  	%r567, %r566, %r242;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r559, 1;
	shr.b32 	%rhs, %r559, 31;
	add.u32 	%r262, %lhs, %rhs;
	}
	xor.b32  	%r568, %r567, %r262;
	xor.b32  	%r569, %r222, %r214;
	xor.b32  	%r570, %r569, %r246;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r562, 1;
	shr.b32 	%rhs, %r562, 31;
	add.u32 	%r266, %lhs, %rhs;
	}
	xor.b32  	%r571, %r570, %r266;
	ld.global.u32 	%r5, [%rd25];
	mov.u32 	%r572, 1732584193;
	mov.u32 	%r573, -271733879;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r573, 30;
	shr.b32 	%rhs, %r573, 2;
	add.u32 	%r13, %lhs, %rhs;
	}
	or.b32  	%r574, %r13, -1732584194;
	add.s32 	%r575, %r406, %r574;
	add.s32 	%r15, %r575, 1790234127;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r572, 30;
	shr.b32 	%rhs, %r572, 2;
	add.u32 	%r21, %lhs, %rhs;
	}
	xor.b32  	%r23, %r13, %r21;
	add.s32 	%r576, %r13, %r407;
	add.s32 	%r31, %r576, 1518500249;
	add.s32 	%r35, %r21, 1518500249;
	add.s32 	%r50, %r412, 1518500249;
	add.s32 	%r62, %r415, 1859775393;
	add.s32 	%r70, %r417, 1859775393;
	add.s32 	%r82, %r421, 1859775393;
	add.s32 	%r86, %r423, 1859775393;
	add.s32 	%r94, %r427, 1859775393;
	add.s32 	%r142, %r465, -1894007588;
	add.s32 	%r158, %r478, -1894007588;
	add.s32 	%r190, %r503, -1894007588;
	add.s32 	%r238, %r540, -899497514;
	add.s32 	%r254, %r553, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r565, 1;
	shr.b32 	%rhs, %r565, 31;
	add.u32 	%r270, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r568, 1;
	shr.b32 	%rhs, %r568, 31;
	add.u32 	%r274, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r571, 1;
	shr.b32 	%rhs, %r571, 31;
	add.u32 	%r278, %lhs, %rhs;
	}
	xor.b32  	%r577, %r226, %r218;
	xor.b32  	%r578, %r577, %r250;
	xor.b32  	%r579, %r578, %r270;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r579, 1;
	shr.b32 	%rhs, %r579, 31;
	add.u32 	%r285, %lhs, %rhs;
	}
	xor.b32  	%r580, %r230, %r222;
	xor.b32  	%r581, %r580, %r553;
	xor.b32  	%r582, %r581, %r274;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r582, 1;
	shr.b32 	%rhs, %r582, 31;
	add.u32 	%r289, %lhs, %rhs;
	}
	xor.b32  	%r583, %r234, %r226;
	xor.b32  	%r584, %r583, %r258;
	xor.b32  	%r585, %r584, %r278;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r585, 1;
	shr.b32 	%rhs, %r585, 31;
	add.u32 	%r293, %lhs, %rhs;
	}
	and.b32  	%r294, %r394, 31;
	and.b32  	%r295, %r395, 31;
	mov.u32 	%r3885, 0;

BB3_3:
	mov.u32 	%r3884, 1732584193;
	xor.b32  	%r3883, %r470, %r138;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3883, 1;
	shr.b32 	%rhs, %r3883, 31;
	add.u32 	%r3882, %lhs, %rhs;
	}
	xor.b32  	%r3881, %r467, %r458;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3881, 1;
	shr.b32 	%rhs, %r3881, 31;
	add.u32 	%r3880, %lhs, %rhs;
	}
	add.s32 	%r3879, %r458, 1859775393;
	add.s32 	%r3878, %r439, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r54, 1;
	shr.b32 	%rhs, %r54, 31;
	add.u32 	%r3877, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r409, 1;
	shr.b32 	%rhs, %r409, 31;
	add.u32 	%r3876, %lhs, %rhs;
	}
	add.s32 	%r3875, %r3876, 1859775393;
	add.s32 	%r3874, %r409, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r410, 1;
	shr.b32 	%rhs, %r410, 31;
	add.u32 	%r3873, %lhs, %rhs;
	}
	add.s32 	%r3872, %r410, -214083945;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3884, 30;
	shr.b32 	%rhs, %r3884, 2;
	add.u32 	%r3871, %lhs, %rhs;
	}
	mov.u32 	%r3870, -271733879;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3870, 30;
	shr.b32 	%rhs, %r3870, 2;
	add.u32 	%r3869, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3884, 5;
	shr.b32 	%rhs, %r3884, 27;
	add.u32 	%r3868, %lhs, %rhs;
	}
	ld.param.u64 	%rd125, [m00100_m04_param_3];
	shr.u32 	%r586, %r3885, 2;
	mul.wide.u32 	%rd26, %r586, 16;
	add.s64 	%rd27, %rd125, %rd26;
	ld.const.v4.u32 	{%r587, %r588, %r589, %r590}, [%rd27];
	or.b32  	%r595, %r5, %r587;
	or.b32  	%r596, %r5, %r588;
	or.b32  	%r597, %r5, %r589;
	or.b32  	%r598, %r5, %r590;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r595, 1;
	shr.b32 	%rhs, %r595, 31;
	add.u32 	%r599, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r596, 1;
	shr.b32 	%rhs, %r596, 31;
	add.u32 	%r600, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r597, 1;
	shr.b32 	%rhs, %r597, 31;
	add.u32 	%r601, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r598, 1;
	shr.b32 	%rhs, %r598, 31;
	add.u32 	%r602, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r595, 2;
	shr.b32 	%rhs, %r595, 30;
	add.u32 	%r603, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r596, 2;
	shr.b32 	%rhs, %r596, 30;
	add.u32 	%r604, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r597, 2;
	shr.b32 	%rhs, %r597, 30;
	add.u32 	%r605, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r598, 2;
	shr.b32 	%rhs, %r598, 30;
	add.u32 	%r606, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r595, 3;
	shr.b32 	%rhs, %r595, 29;
	add.u32 	%r607, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r596, 3;
	shr.b32 	%rhs, %r596, 29;
	add.u32 	%r608, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r597, 3;
	shr.b32 	%rhs, %r597, 29;
	add.u32 	%r609, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r598, 3;
	shr.b32 	%rhs, %r598, 29;
	add.u32 	%r610, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r595, 4;
	shr.b32 	%rhs, %r595, 28;
	add.u32 	%r611, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r596, 4;
	shr.b32 	%rhs, %r596, 28;
	add.u32 	%r612, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r597, 4;
	shr.b32 	%rhs, %r597, 28;
	add.u32 	%r613, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r598, 4;
	shr.b32 	%rhs, %r598, 28;
	add.u32 	%r614, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r595, 5;
	shr.b32 	%rhs, %r595, 27;
	add.u32 	%r615, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r596, 5;
	shr.b32 	%rhs, %r596, 27;
	add.u32 	%r616, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r597, 5;
	shr.b32 	%rhs, %r597, 27;
	add.u32 	%r617, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r598, 5;
	shr.b32 	%rhs, %r598, 27;
	add.u32 	%r618, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r595, 6;
	shr.b32 	%rhs, %r595, 26;
	add.u32 	%r619, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r596, 6;
	shr.b32 	%rhs, %r596, 26;
	add.u32 	%r620, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r597, 6;
	shr.b32 	%rhs, %r597, 26;
	add.u32 	%r621, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r598, 6;
	shr.b32 	%rhs, %r598, 26;
	add.u32 	%r622, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r598, 7;
	shr.b32 	%rhs, %r598, 25;
	add.u32 	%r623, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r597, 7;
	shr.b32 	%rhs, %r597, 25;
	add.u32 	%r624, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r596, 7;
	shr.b32 	%rhs, %r596, 25;
	add.u32 	%r625, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r595, 7;
	shr.b32 	%rhs, %r595, 25;
	add.u32 	%r626, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r595, 8;
	shr.b32 	%rhs, %r595, 24;
	add.u32 	%r627, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r596, 8;
	shr.b32 	%rhs, %r596, 24;
	add.u32 	%r628, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r597, 8;
	shr.b32 	%rhs, %r597, 24;
	add.u32 	%r629, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r598, 8;
	shr.b32 	%rhs, %r598, 24;
	add.u32 	%r630, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r595, 9;
	shr.b32 	%rhs, %r595, 23;
	add.u32 	%r631, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r596, 9;
	shr.b32 	%rhs, %r596, 23;
	add.u32 	%r632, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r597, 9;
	shr.b32 	%rhs, %r597, 23;
	add.u32 	%r633, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r598, 9;
	shr.b32 	%rhs, %r598, 23;
	add.u32 	%r634, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r598, 10;
	shr.b32 	%rhs, %r598, 22;
	add.u32 	%r635, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r597, 10;
	shr.b32 	%rhs, %r597, 22;
	add.u32 	%r636, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r596, 10;
	shr.b32 	%rhs, %r596, 22;
	add.u32 	%r637, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r595, 10;
	shr.b32 	%rhs, %r595, 22;
	add.u32 	%r638, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r595, 11;
	shr.b32 	%rhs, %r595, 21;
	add.u32 	%r639, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r596, 11;
	shr.b32 	%rhs, %r596, 21;
	add.u32 	%r640, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r597, 11;
	shr.b32 	%rhs, %r597, 21;
	add.u32 	%r641, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r598, 11;
	shr.b32 	%rhs, %r598, 21;
	add.u32 	%r642, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r595, 12;
	shr.b32 	%rhs, %r595, 20;
	add.u32 	%r643, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r596, 12;
	shr.b32 	%rhs, %r596, 20;
	add.u32 	%r644, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r597, 12;
	shr.b32 	%rhs, %r597, 20;
	add.u32 	%r645, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r598, 12;
	shr.b32 	%rhs, %r598, 20;
	add.u32 	%r646, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r595, 13;
	shr.b32 	%rhs, %r595, 19;
	add.u32 	%r647, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r596, 13;
	shr.b32 	%rhs, %r596, 19;
	add.u32 	%r648, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r597, 13;
	shr.b32 	%rhs, %r597, 19;
	add.u32 	%r649, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r598, 13;
	shr.b32 	%rhs, %r598, 19;
	add.u32 	%r650, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r598, 14;
	shr.b32 	%rhs, %r598, 18;
	add.u32 	%r651, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r597, 14;
	shr.b32 	%rhs, %r597, 18;
	add.u32 	%r652, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r596, 14;
	shr.b32 	%rhs, %r596, 18;
	add.u32 	%r653, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r595, 14;
	shr.b32 	%rhs, %r595, 18;
	add.u32 	%r654, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r595, 15;
	shr.b32 	%rhs, %r595, 17;
	add.u32 	%r655, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r596, 15;
	shr.b32 	%rhs, %r596, 17;
	add.u32 	%r656, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r597, 15;
	shr.b32 	%rhs, %r597, 17;
	add.u32 	%r657, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r598, 15;
	shr.b32 	%rhs, %r598, 17;
	add.u32 	%r658, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r598, 16;
	shr.b32 	%rhs, %r598, 16;
	add.u32 	%r659, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r597, 16;
	shr.b32 	%rhs, %r597, 16;
	add.u32 	%r660, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r596, 16;
	shr.b32 	%rhs, %r596, 16;
	add.u32 	%r661, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r595, 16;
	shr.b32 	%rhs, %r595, 16;
	add.u32 	%r662, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r595, 17;
	shr.b32 	%rhs, %r595, 15;
	add.u32 	%r663, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r596, 17;
	shr.b32 	%rhs, %r596, 15;
	add.u32 	%r664, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r597, 17;
	shr.b32 	%rhs, %r597, 15;
	add.u32 	%r665, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r598, 17;
	shr.b32 	%rhs, %r598, 15;
	add.u32 	%r666, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r598, 18;
	shr.b32 	%rhs, %r598, 14;
	add.u32 	%r667, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r597, 18;
	shr.b32 	%rhs, %r597, 14;
	add.u32 	%r668, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r596, 18;
	shr.b32 	%rhs, %r596, 14;
	add.u32 	%r669, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r595, 18;
	shr.b32 	%rhs, %r595, 14;
	add.u32 	%r670, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r595, 19;
	shr.b32 	%rhs, %r595, 13;
	add.u32 	%r671, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r596, 19;
	shr.b32 	%rhs, %r596, 13;
	add.u32 	%r672, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r597, 19;
	shr.b32 	%rhs, %r597, 13;
	add.u32 	%r673, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r598, 19;
	shr.b32 	%rhs, %r598, 13;
	add.u32 	%r674, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r598, 20;
	shr.b32 	%rhs, %r598, 12;
	add.u32 	%r675, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r597, 20;
	shr.b32 	%rhs, %r597, 12;
	add.u32 	%r676, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r596, 20;
	shr.b32 	%rhs, %r596, 12;
	add.u32 	%r677, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r595, 20;
	shr.b32 	%rhs, %r595, 12;
	add.u32 	%r678, %lhs, %rhs;
	}
	xor.b32  	%r679, %r614, %r622;
	xor.b32  	%r680, %r613, %r621;
	xor.b32  	%r681, %r612, %r620;
	xor.b32  	%r682, %r611, %r619;
	xor.b32  	%r683, %r614, %r630;
	xor.b32  	%r684, %r613, %r629;
	xor.b32  	%r685, %r612, %r628;
	xor.b32  	%r686, %r611, %r627;
	xor.b32  	%r687, %r630, %r646;
	xor.b32  	%r688, %r629, %r645;
	xor.b32  	%r689, %r628, %r644;
	xor.b32  	%r690, %r627, %r643;
	xor.b32  	%r691, %r682, %r626;
	xor.b32  	%r692, %r681, %r625;
	xor.b32  	%r693, %r680, %r624;
	xor.b32  	%r694, %r679, %r623;
	add.s32 	%r695, %r598, %r3868;
	add.s32 	%r696, %r597, %r3868;
	add.s32 	%r697, %r596, %r3868;
	add.s32 	%r698, %r595, %r3868;
	add.s32 	%r699, %r698, -1223673721;
	add.s32 	%r700, %r697, -1223673721;
	add.s32 	%r701, %r696, -1223673721;
	add.s32 	%r702, %r695, -1223673721;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r702, 5;
	shr.b32 	%rhs, %r702, 27;
	add.u32 	%r703, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r701, 5;
	shr.b32 	%rhs, %r701, 27;
	add.u32 	%r704, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r700, 5;
	shr.b32 	%rhs, %r700, 27;
	add.u32 	%r705, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r699, 5;
	shr.b32 	%rhs, %r699, 27;
	add.u32 	%r706, %lhs, %rhs;
	}
	and.b32  	%r707, %r23, %r702;
	and.b32  	%r708, %r23, %r701;
	and.b32  	%r709, %r23, %r700;
	and.b32  	%r710, %r23, %r699;
	xor.b32  	%r711, %r710, %r3869;
	xor.b32  	%r712, %r709, %r3869;
	xor.b32  	%r713, %r708, %r3869;
	xor.b32  	%r714, %r707, %r3869;
	add.s32 	%r715, %r3872, %r714;
	add.s32 	%r716, %r3872, %r713;
	add.s32 	%r717, %r3872, %r712;
	add.s32 	%r718, %r3872, %r711;
	add.s32 	%r719, %r15, %r706;
	add.s32 	%r720, %r15, %r705;
	add.s32 	%r721, %r15, %r704;
	add.s32 	%r722, %r15, %r703;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r722, 5;
	shr.b32 	%rhs, %r722, 27;
	add.u32 	%r723, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r721, 5;
	shr.b32 	%rhs, %r721, 27;
	add.u32 	%r724, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r720, 5;
	shr.b32 	%rhs, %r720, 27;
	add.u32 	%r725, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r719, 5;
	shr.b32 	%rhs, %r719, 27;
	add.u32 	%r726, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r702, 30;
	shr.b32 	%rhs, %r702, 2;
	add.u32 	%r727, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r701, 30;
	shr.b32 	%rhs, %r701, 2;
	add.u32 	%r728, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r700, 30;
	shr.b32 	%rhs, %r700, 2;
	add.u32 	%r729, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r699, 30;
	shr.b32 	%rhs, %r699, 2;
	add.u32 	%r730, %lhs, %rhs;
	}
	xor.b32  	%r731, %r3871, %r730;
	xor.b32  	%r732, %r3871, %r729;
	xor.b32  	%r733, %r3871, %r728;
	xor.b32  	%r734, %r3871, %r727;
	and.b32  	%r735, %r734, %r722;
	and.b32  	%r736, %r733, %r721;
	and.b32  	%r737, %r732, %r720;
	and.b32  	%r738, %r731, %r719;
	xor.b32  	%r739, %r738, %r3871;
	xor.b32  	%r740, %r737, %r3871;
	xor.b32  	%r741, %r736, %r3871;
	xor.b32  	%r742, %r735, %r3871;
	add.s32 	%r743, %r31, %r742;
	add.s32 	%r744, %r31, %r741;
	add.s32 	%r745, %r31, %r740;
	add.s32 	%r746, %r31, %r739;
	add.s32 	%r747, %r718, %r726;
	add.s32 	%r748, %r717, %r725;
	add.s32 	%r749, %r716, %r724;
	add.s32 	%r750, %r715, %r723;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r750, 5;
	shr.b32 	%rhs, %r750, 27;
	add.u32 	%r751, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r749, 5;
	shr.b32 	%rhs, %r749, 27;
	add.u32 	%r752, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r748, 5;
	shr.b32 	%rhs, %r748, 27;
	add.u32 	%r753, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r747, 5;
	shr.b32 	%rhs, %r747, 27;
	add.u32 	%r754, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r722, 30;
	shr.b32 	%rhs, %r722, 2;
	add.u32 	%r755, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r721, 30;
	shr.b32 	%rhs, %r721, 2;
	add.u32 	%r756, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r720, 30;
	shr.b32 	%rhs, %r720, 2;
	add.u32 	%r757, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r719, 30;
	shr.b32 	%rhs, %r719, 2;
	add.u32 	%r758, %lhs, %rhs;
	}
	xor.b32  	%r759, %r730, %r758;
	xor.b32  	%r760, %r729, %r757;
	xor.b32  	%r761, %r728, %r756;
	xor.b32  	%r762, %r727, %r755;
	and.b32  	%r763, %r762, %r750;
	and.b32  	%r764, %r761, %r749;
	and.b32  	%r765, %r760, %r748;
	and.b32  	%r766, %r759, %r747;
	xor.b32  	%r767, %r766, %r730;
	xor.b32  	%r768, %r765, %r729;
	xor.b32  	%r769, %r764, %r728;
	xor.b32  	%r770, %r763, %r727;
	add.s32 	%r771, %r35, %r770;
	add.s32 	%r772, %r35, %r769;
	add.s32 	%r773, %r35, %r768;
	add.s32 	%r774, %r35, %r767;
	add.s32 	%r775, %r746, %r754;
	add.s32 	%r776, %r745, %r753;
	add.s32 	%r777, %r744, %r752;
	add.s32 	%r778, %r743, %r751;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r778, 5;
	shr.b32 	%rhs, %r778, 27;
	add.u32 	%r779, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r777, 5;
	shr.b32 	%rhs, %r777, 27;
	add.u32 	%r780, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r776, 5;
	shr.b32 	%rhs, %r776, 27;
	add.u32 	%r781, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r775, 5;
	shr.b32 	%rhs, %r775, 27;
	add.u32 	%r782, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r747, 30;
	shr.b32 	%rhs, %r747, 2;
	add.u32 	%r783, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r748, 30;
	shr.b32 	%rhs, %r748, 2;
	add.u32 	%r784, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r749, 30;
	shr.b32 	%rhs, %r749, 2;
	add.u32 	%r785, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r750, 30;
	shr.b32 	%rhs, %r750, 2;
	add.u32 	%r786, %lhs, %rhs;
	}
	xor.b32  	%r787, %r755, %r786;
	and.b32  	%r788, %r787, %r778;
	xor.b32  	%r789, %r788, %r755;
	add.s32 	%r790, %r727, %r789;
	xor.b32  	%r791, %r756, %r785;
	and.b32  	%r792, %r791, %r777;
	xor.b32  	%r793, %r792, %r756;
	add.s32 	%r794, %r728, %r793;
	xor.b32  	%r795, %r757, %r784;
	and.b32  	%r796, %r795, %r776;
	xor.b32  	%r797, %r796, %r757;
	add.s32 	%r798, %r729, %r797;
	xor.b32  	%r799, %r758, %r783;
	and.b32  	%r800, %r799, %r775;
	xor.b32  	%r801, %r800, %r758;
	add.s32 	%r802, %r730, %r801;
	add.s32 	%r803, %r774, %r782;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r803, 5;
	shr.b32 	%rhs, %r803, 27;
	add.u32 	%r804, %lhs, %rhs;
	}
	add.s32 	%r805, %r802, %r804;
	add.s32 	%r806, %r773, %r781;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r806, 5;
	shr.b32 	%rhs, %r806, 27;
	add.u32 	%r807, %lhs, %rhs;
	}
	add.s32 	%r808, %r798, %r807;
	add.s32 	%r809, %r772, %r780;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r809, 5;
	shr.b32 	%rhs, %r809, 27;
	add.u32 	%r810, %lhs, %rhs;
	}
	add.s32 	%r811, %r794, %r810;
	add.s32 	%r812, %r771, %r779;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r812, 5;
	shr.b32 	%rhs, %r812, 27;
	add.u32 	%r813, %lhs, %rhs;
	}
	add.s32 	%r814, %r790, %r813;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r778, 30;
	shr.b32 	%rhs, %r778, 2;
	add.u32 	%r815, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r777, 30;
	shr.b32 	%rhs, %r777, 2;
	add.u32 	%r816, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r776, 30;
	shr.b32 	%rhs, %r776, 2;
	add.u32 	%r817, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r775, 30;
	shr.b32 	%rhs, %r775, 2;
	add.u32 	%r818, %lhs, %rhs;
	}
	xor.b32  	%r819, %r783, %r818;
	and.b32  	%r820, %r819, %r803;
	xor.b32  	%r821, %r820, %r783;
	add.s32 	%r822, %r758, %r821;
	xor.b32  	%r823, %r784, %r817;
	and.b32  	%r824, %r823, %r806;
	xor.b32  	%r825, %r824, %r784;
	add.s32 	%r826, %r757, %r825;
	xor.b32  	%r827, %r785, %r816;
	and.b32  	%r828, %r827, %r809;
	xor.b32  	%r829, %r828, %r785;
	add.s32 	%r830, %r756, %r829;
	xor.b32  	%r831, %r786, %r815;
	and.b32  	%r832, %r831, %r812;
	xor.b32  	%r833, %r832, %r786;
	add.s32 	%r834, %r755, %r833;
	add.s32 	%r835, %r814, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r835, 5;
	shr.b32 	%rhs, %r835, 27;
	add.u32 	%r836, %lhs, %rhs;
	}
	add.s32 	%r837, %r834, %r836;
	add.s32 	%r838, %r811, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r838, 5;
	shr.b32 	%rhs, %r838, 27;
	add.u32 	%r839, %lhs, %rhs;
	}
	add.s32 	%r840, %r830, %r839;
	add.s32 	%r841, %r808, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r841, 5;
	shr.b32 	%rhs, %r841, 27;
	add.u32 	%r842, %lhs, %rhs;
	}
	add.s32 	%r843, %r826, %r842;
	add.s32 	%r844, %r805, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r844, 5;
	shr.b32 	%rhs, %r844, 27;
	add.u32 	%r845, %lhs, %rhs;
	}
	add.s32 	%r846, %r822, %r845;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r803, 30;
	shr.b32 	%rhs, %r803, 2;
	add.u32 	%r847, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r806, 30;
	shr.b32 	%rhs, %r806, 2;
	add.u32 	%r848, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r809, 30;
	shr.b32 	%rhs, %r809, 2;
	add.u32 	%r849, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r812, 30;
	shr.b32 	%rhs, %r812, 2;
	add.u32 	%r850, %lhs, %rhs;
	}
	xor.b32  	%r851, %r815, %r850;
	and.b32  	%r852, %r851, %r835;
	xor.b32  	%r853, %r852, %r815;
	add.s32 	%r854, %r786, %r853;
	xor.b32  	%r855, %r816, %r849;
	and.b32  	%r856, %r855, %r838;
	xor.b32  	%r857, %r856, %r816;
	add.s32 	%r858, %r785, %r857;
	xor.b32  	%r859, %r817, %r848;
	and.b32  	%r860, %r859, %r841;
	xor.b32  	%r861, %r860, %r817;
	add.s32 	%r862, %r784, %r861;
	xor.b32  	%r863, %r818, %r847;
	and.b32  	%r864, %r863, %r844;
	xor.b32  	%r865, %r864, %r818;
	add.s32 	%r866, %r783, %r865;
	add.s32 	%r867, %r846, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r867, 5;
	shr.b32 	%rhs, %r867, 27;
	add.u32 	%r868, %lhs, %rhs;
	}
	add.s32 	%r869, %r866, %r868;
	add.s32 	%r870, %r843, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r870, 5;
	shr.b32 	%rhs, %r870, 27;
	add.u32 	%r871, %lhs, %rhs;
	}
	add.s32 	%r872, %r862, %r871;
	add.s32 	%r873, %r840, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r873, 5;
	shr.b32 	%rhs, %r873, 27;
	add.u32 	%r874, %lhs, %rhs;
	}
	add.s32 	%r875, %r858, %r874;
	add.s32 	%r876, %r837, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r876, 5;
	shr.b32 	%rhs, %r876, 27;
	add.u32 	%r877, %lhs, %rhs;
	}
	add.s32 	%r878, %r854, %r877;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r835, 30;
	shr.b32 	%rhs, %r835, 2;
	add.u32 	%r879, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r838, 30;
	shr.b32 	%rhs, %r838, 2;
	add.u32 	%r880, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r841, 30;
	shr.b32 	%rhs, %r841, 2;
	add.u32 	%r881, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r844, 30;
	shr.b32 	%rhs, %r844, 2;
	add.u32 	%r882, %lhs, %rhs;
	}
	xor.b32  	%r883, %r847, %r882;
	and.b32  	%r884, %r883, %r867;
	xor.b32  	%r885, %r884, %r847;
	add.s32 	%r886, %r818, %r885;
	xor.b32  	%r887, %r848, %r881;
	and.b32  	%r888, %r887, %r870;
	xor.b32  	%r889, %r888, %r848;
	add.s32 	%r890, %r817, %r889;
	xor.b32  	%r891, %r849, %r880;
	and.b32  	%r892, %r891, %r873;
	xor.b32  	%r893, %r892, %r849;
	add.s32 	%r894, %r816, %r893;
	xor.b32  	%r895, %r850, %r879;
	and.b32  	%r896, %r895, %r876;
	xor.b32  	%r897, %r896, %r850;
	add.s32 	%r898, %r815, %r897;
	add.s32 	%r899, %r878, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r899, 5;
	shr.b32 	%rhs, %r899, 27;
	add.u32 	%r900, %lhs, %rhs;
	}
	add.s32 	%r901, %r898, %r900;
	add.s32 	%r902, %r875, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r902, 5;
	shr.b32 	%rhs, %r902, 27;
	add.u32 	%r903, %lhs, %rhs;
	}
	add.s32 	%r904, %r894, %r903;
	add.s32 	%r905, %r872, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r905, 5;
	shr.b32 	%rhs, %r905, 27;
	add.u32 	%r906, %lhs, %rhs;
	}
	add.s32 	%r907, %r890, %r906;
	add.s32 	%r908, %r869, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r908, 5;
	shr.b32 	%rhs, %r908, 27;
	add.u32 	%r909, %lhs, %rhs;
	}
	add.s32 	%r910, %r886, %r909;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r867, 30;
	shr.b32 	%rhs, %r867, 2;
	add.u32 	%r911, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r870, 30;
	shr.b32 	%rhs, %r870, 2;
	add.u32 	%r912, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r873, 30;
	shr.b32 	%rhs, %r873, 2;
	add.u32 	%r913, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r876, 30;
	shr.b32 	%rhs, %r876, 2;
	add.u32 	%r914, %lhs, %rhs;
	}
	xor.b32  	%r915, %r879, %r914;
	and.b32  	%r916, %r915, %r899;
	xor.b32  	%r917, %r916, %r879;
	add.s32 	%r918, %r850, %r917;
	xor.b32  	%r919, %r880, %r913;
	and.b32  	%r920, %r919, %r902;
	xor.b32  	%r921, %r920, %r880;
	add.s32 	%r922, %r849, %r921;
	xor.b32  	%r923, %r881, %r912;
	and.b32  	%r924, %r923, %r905;
	xor.b32  	%r925, %r924, %r881;
	add.s32 	%r926, %r848, %r925;
	xor.b32  	%r927, %r882, %r911;
	and.b32  	%r928, %r927, %r908;
	xor.b32  	%r929, %r928, %r882;
	add.s32 	%r930, %r847, %r929;
	add.s32 	%r931, %r910, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r931, 5;
	shr.b32 	%rhs, %r931, 27;
	add.u32 	%r932, %lhs, %rhs;
	}
	add.s32 	%r933, %r930, %r932;
	add.s32 	%r934, %r907, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r934, 5;
	shr.b32 	%rhs, %r934, 27;
	add.u32 	%r935, %lhs, %rhs;
	}
	add.s32 	%r936, %r926, %r935;
	add.s32 	%r937, %r904, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r937, 5;
	shr.b32 	%rhs, %r937, 27;
	add.u32 	%r938, %lhs, %rhs;
	}
	add.s32 	%r939, %r922, %r938;
	add.s32 	%r940, %r901, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r940, 5;
	shr.b32 	%rhs, %r940, 27;
	add.u32 	%r941, %lhs, %rhs;
	}
	add.s32 	%r942, %r918, %r941;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r899, 30;
	shr.b32 	%rhs, %r899, 2;
	add.u32 	%r943, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r902, 30;
	shr.b32 	%rhs, %r902, 2;
	add.u32 	%r944, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r905, 30;
	shr.b32 	%rhs, %r905, 2;
	add.u32 	%r945, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r908, 30;
	shr.b32 	%rhs, %r908, 2;
	add.u32 	%r946, %lhs, %rhs;
	}
	xor.b32  	%r947, %r911, %r946;
	and.b32  	%r948, %r947, %r931;
	xor.b32  	%r949, %r948, %r911;
	add.s32 	%r950, %r882, %r949;
	xor.b32  	%r951, %r912, %r945;
	and.b32  	%r952, %r951, %r934;
	xor.b32  	%r953, %r952, %r912;
	add.s32 	%r954, %r881, %r953;
	xor.b32  	%r955, %r913, %r944;
	and.b32  	%r956, %r955, %r937;
	xor.b32  	%r957, %r956, %r913;
	add.s32 	%r958, %r880, %r957;
	xor.b32  	%r959, %r914, %r943;
	and.b32  	%r960, %r959, %r940;
	xor.b32  	%r961, %r960, %r914;
	add.s32 	%r962, %r879, %r961;
	add.s32 	%r963, %r942, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r963, 5;
	shr.b32 	%rhs, %r963, 27;
	add.u32 	%r964, %lhs, %rhs;
	}
	add.s32 	%r965, %r962, %r964;
	add.s32 	%r966, %r939, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r966, 5;
	shr.b32 	%rhs, %r966, 27;
	add.u32 	%r967, %lhs, %rhs;
	}
	add.s32 	%r968, %r958, %r967;
	add.s32 	%r969, %r936, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r969, 5;
	shr.b32 	%rhs, %r969, 27;
	add.u32 	%r970, %lhs, %rhs;
	}
	add.s32 	%r971, %r954, %r970;
	add.s32 	%r972, %r933, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r972, 5;
	shr.b32 	%rhs, %r972, 27;
	add.u32 	%r973, %lhs, %rhs;
	}
	add.s32 	%r974, %r950, %r973;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r931, 30;
	shr.b32 	%rhs, %r931, 2;
	add.u32 	%r975, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r934, 30;
	shr.b32 	%rhs, %r934, 2;
	add.u32 	%r976, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r937, 30;
	shr.b32 	%rhs, %r937, 2;
	add.u32 	%r977, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r940, 30;
	shr.b32 	%rhs, %r940, 2;
	add.u32 	%r978, %lhs, %rhs;
	}
	xor.b32  	%r979, %r943, %r978;
	and.b32  	%r980, %r979, %r963;
	xor.b32  	%r981, %r980, %r943;
	add.s32 	%r982, %r914, %r981;
	xor.b32  	%r983, %r944, %r977;
	and.b32  	%r984, %r983, %r966;
	xor.b32  	%r985, %r984, %r944;
	add.s32 	%r986, %r913, %r985;
	xor.b32  	%r987, %r945, %r976;
	and.b32  	%r988, %r987, %r969;
	xor.b32  	%r989, %r988, %r945;
	add.s32 	%r990, %r912, %r989;
	xor.b32  	%r991, %r946, %r975;
	and.b32  	%r992, %r991, %r972;
	xor.b32  	%r993, %r992, %r946;
	add.s32 	%r994, %r911, %r993;
	add.s32 	%r995, %r974, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r995, 5;
	shr.b32 	%rhs, %r995, 27;
	add.u32 	%r996, %lhs, %rhs;
	}
	add.s32 	%r997, %r994, %r996;
	add.s32 	%r998, %r971, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r998, 5;
	shr.b32 	%rhs, %r998, 27;
	add.u32 	%r999, %lhs, %rhs;
	}
	add.s32 	%r1000, %r990, %r999;
	add.s32 	%r1001, %r968, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1001, 5;
	shr.b32 	%rhs, %r1001, 27;
	add.u32 	%r1002, %lhs, %rhs;
	}
	add.s32 	%r1003, %r986, %r1002;
	add.s32 	%r1004, %r965, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1004, 5;
	shr.b32 	%rhs, %r1004, 27;
	add.u32 	%r1005, %lhs, %rhs;
	}
	add.s32 	%r1006, %r982, %r1005;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r963, 30;
	shr.b32 	%rhs, %r963, 2;
	add.u32 	%r1007, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r966, 30;
	shr.b32 	%rhs, %r966, 2;
	add.u32 	%r1008, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r969, 30;
	shr.b32 	%rhs, %r969, 2;
	add.u32 	%r1009, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r972, 30;
	shr.b32 	%rhs, %r972, 2;
	add.u32 	%r1010, %lhs, %rhs;
	}
	xor.b32  	%r1011, %r975, %r1010;
	and.b32  	%r1012, %r1011, %r995;
	xor.b32  	%r1013, %r1012, %r975;
	add.s32 	%r1014, %r946, %r1013;
	xor.b32  	%r1015, %r976, %r1009;
	and.b32  	%r1016, %r1015, %r998;
	xor.b32  	%r1017, %r1016, %r976;
	add.s32 	%r1018, %r945, %r1017;
	xor.b32  	%r1019, %r977, %r1008;
	and.b32  	%r1020, %r1019, %r1001;
	xor.b32  	%r1021, %r1020, %r977;
	add.s32 	%r1022, %r944, %r1021;
	xor.b32  	%r1023, %r978, %r1007;
	and.b32  	%r1024, %r1023, %r1004;
	xor.b32  	%r1025, %r1024, %r978;
	add.s32 	%r1026, %r943, %r1025;
	add.s32 	%r1027, %r1006, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1027, 5;
	shr.b32 	%rhs, %r1027, 27;
	add.u32 	%r1028, %lhs, %rhs;
	}
	add.s32 	%r1029, %r1026, %r1028;
	add.s32 	%r1030, %r1003, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1030, 5;
	shr.b32 	%rhs, %r1030, 27;
	add.u32 	%r1031, %lhs, %rhs;
	}
	add.s32 	%r1032, %r1022, %r1031;
	add.s32 	%r1033, %r1000, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1033, 5;
	shr.b32 	%rhs, %r1033, 27;
	add.u32 	%r1034, %lhs, %rhs;
	}
	add.s32 	%r1035, %r1018, %r1034;
	add.s32 	%r1036, %r997, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1036, 5;
	shr.b32 	%rhs, %r1036, 27;
	add.u32 	%r1037, %lhs, %rhs;
	}
	add.s32 	%r1038, %r1014, %r1037;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r995, 30;
	shr.b32 	%rhs, %r995, 2;
	add.u32 	%r1039, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r998, 30;
	shr.b32 	%rhs, %r998, 2;
	add.u32 	%r1040, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1001, 30;
	shr.b32 	%rhs, %r1001, 2;
	add.u32 	%r1041, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1004, 30;
	shr.b32 	%rhs, %r1004, 2;
	add.u32 	%r1042, %lhs, %rhs;
	}
	xor.b32  	%r1043, %r1007, %r1042;
	and.b32  	%r1044, %r1043, %r1027;
	xor.b32  	%r1045, %r1044, %r1007;
	add.s32 	%r1046, %r978, %r1045;
	xor.b32  	%r1047, %r1008, %r1041;
	and.b32  	%r1048, %r1047, %r1030;
	xor.b32  	%r1049, %r1048, %r1008;
	add.s32 	%r1050, %r977, %r1049;
	xor.b32  	%r1051, %r1009, %r1040;
	and.b32  	%r1052, %r1051, %r1033;
	xor.b32  	%r1053, %r1052, %r1009;
	add.s32 	%r1054, %r976, %r1053;
	xor.b32  	%r1055, %r1010, %r1039;
	and.b32  	%r1056, %r1055, %r1036;
	xor.b32  	%r1057, %r1056, %r1010;
	add.s32 	%r1058, %r975, %r1057;
	add.s32 	%r1059, %r1038, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1059, 5;
	shr.b32 	%rhs, %r1059, 27;
	add.u32 	%r1060, %lhs, %rhs;
	}
	add.s32 	%r1061, %r1058, %r1060;
	add.s32 	%r1062, %r1035, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1062, 5;
	shr.b32 	%rhs, %r1062, 27;
	add.u32 	%r1063, %lhs, %rhs;
	}
	add.s32 	%r1064, %r1054, %r1063;
	add.s32 	%r1065, %r1032, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1065, 5;
	shr.b32 	%rhs, %r1065, 27;
	add.u32 	%r1066, %lhs, %rhs;
	}
	add.s32 	%r1067, %r1050, %r1066;
	add.s32 	%r1068, %r1029, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1068, 5;
	shr.b32 	%rhs, %r1068, 27;
	add.u32 	%r1069, %lhs, %rhs;
	}
	add.s32 	%r1070, %r1046, %r1069;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1027, 30;
	shr.b32 	%rhs, %r1027, 2;
	add.u32 	%r1071, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1030, 30;
	shr.b32 	%rhs, %r1030, 2;
	add.u32 	%r1072, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1033, 30;
	shr.b32 	%rhs, %r1033, 2;
	add.u32 	%r1073, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1036, 30;
	shr.b32 	%rhs, %r1036, 2;
	add.u32 	%r1074, %lhs, %rhs;
	}
	xor.b32  	%r1075, %r1039, %r1074;
	and.b32  	%r1076, %r1075, %r1059;
	xor.b32  	%r1077, %r1076, %r1039;
	add.s32 	%r1078, %r1010, %r1077;
	xor.b32  	%r1079, %r1040, %r1073;
	and.b32  	%r1080, %r1079, %r1062;
	xor.b32  	%r1081, %r1080, %r1040;
	add.s32 	%r1082, %r1009, %r1081;
	xor.b32  	%r1083, %r1041, %r1072;
	and.b32  	%r1084, %r1083, %r1065;
	xor.b32  	%r1085, %r1084, %r1041;
	add.s32 	%r1086, %r1008, %r1085;
	xor.b32  	%r1087, %r1042, %r1071;
	and.b32  	%r1088, %r1087, %r1068;
	xor.b32  	%r1089, %r1088, %r1042;
	add.s32 	%r1090, %r1007, %r1089;
	add.s32 	%r1091, %r1070, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1091, 5;
	shr.b32 	%rhs, %r1091, 27;
	add.u32 	%r1092, %lhs, %rhs;
	}
	add.s32 	%r1093, %r1090, %r1092;
	add.s32 	%r1094, %r1067, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1094, 5;
	shr.b32 	%rhs, %r1094, 27;
	add.u32 	%r1095, %lhs, %rhs;
	}
	add.s32 	%r1096, %r1086, %r1095;
	add.s32 	%r1097, %r1064, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1097, 5;
	shr.b32 	%rhs, %r1097, 27;
	add.u32 	%r1098, %lhs, %rhs;
	}
	add.s32 	%r1099, %r1082, %r1098;
	add.s32 	%r1100, %r1061, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1100, 5;
	shr.b32 	%rhs, %r1100, 27;
	add.u32 	%r1101, %lhs, %rhs;
	}
	add.s32 	%r1102, %r1078, %r1101;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1068, 30;
	shr.b32 	%rhs, %r1068, 2;
	add.u32 	%r1103, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1065, 30;
	shr.b32 	%rhs, %r1065, 2;
	add.u32 	%r1104, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1062, 30;
	shr.b32 	%rhs, %r1062, 2;
	add.u32 	%r1105, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1059, 30;
	shr.b32 	%rhs, %r1059, 2;
	add.u32 	%r1106, %lhs, %rhs;
	}
	add.s32 	%r1107, %r1039, %r41;
	add.s32 	%r1108, %r1040, %r41;
	add.s32 	%r1109, %r1041, %r41;
	add.s32 	%r1110, %r1042, %r41;
	xor.b32  	%r1111, %r1074, %r1106;
	xor.b32  	%r1112, %r1073, %r1105;
	xor.b32  	%r1113, %r1072, %r1104;
	xor.b32  	%r1114, %r1071, %r1103;
	and.b32  	%r1115, %r1114, %r1091;
	and.b32  	%r1116, %r1113, %r1094;
	and.b32  	%r1117, %r1112, %r1097;
	and.b32  	%r1118, %r1111, %r1100;
	xor.b32  	%r1119, %r1118, %r1074;
	xor.b32  	%r1120, %r1117, %r1073;
	xor.b32  	%r1121, %r1116, %r1072;
	xor.b32  	%r1122, %r1115, %r1071;
	add.s32 	%r1123, %r1110, %r1122;
	add.s32 	%r1124, %r1109, %r1121;
	add.s32 	%r1125, %r1108, %r1120;
	add.s32 	%r1126, %r1107, %r1119;
	add.s32 	%r1127, %r1102, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1127, 5;
	shr.b32 	%rhs, %r1127, 27;
	add.u32 	%r1128, %lhs, %rhs;
	}
	add.s32 	%r1129, %r1126, %r1128;
	add.s32 	%r1130, %r1099, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1130, 5;
	shr.b32 	%rhs, %r1130, 27;
	add.u32 	%r1131, %lhs, %rhs;
	}
	add.s32 	%r1132, %r1125, %r1131;
	add.s32 	%r1133, %r1096, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1133, 5;
	shr.b32 	%rhs, %r1133, 27;
	add.u32 	%r1134, %lhs, %rhs;
	}
	add.s32 	%r1135, %r1124, %r1134;
	add.s32 	%r1136, %r1093, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1136, 5;
	shr.b32 	%rhs, %r1136, 27;
	add.u32 	%r1137, %lhs, %rhs;
	}
	add.s32 	%r1138, %r1123, %r1137;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1100, 30;
	shr.b32 	%rhs, %r1100, 2;
	add.u32 	%r1139, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1097, 30;
	shr.b32 	%rhs, %r1097, 2;
	add.u32 	%r1140, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1094, 30;
	shr.b32 	%rhs, %r1094, 2;
	add.u32 	%r1141, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1091, 30;
	shr.b32 	%rhs, %r1091, 2;
	add.u32 	%r1142, %lhs, %rhs;
	}
	xor.b32  	%r1143, %r3873, %r602;
	add.s32 	%r1144, %r1071, %r1143;
	xor.b32  	%r1145, %r3873, %r601;
	add.s32 	%r1146, %r1072, %r1145;
	xor.b32  	%r1147, %r3873, %r600;
	add.s32 	%r1148, %r1073, %r1147;
	xor.b32  	%r1149, %r3873, %r599;
	add.s32 	%r1150, %r1074, %r1149;
	xor.b32  	%r1151, %r1103, %r1142;
	xor.b32  	%r1152, %r1104, %r1141;
	xor.b32  	%r1153, %r1105, %r1140;
	xor.b32  	%r1154, %r1106, %r1139;
	and.b32  	%r1155, %r1154, %r1127;
	and.b32  	%r1156, %r1153, %r1130;
	and.b32  	%r1157, %r1152, %r1133;
	and.b32  	%r1158, %r1151, %r1136;
	xor.b32  	%r1159, %r1158, %r1103;
	xor.b32  	%r1160, %r1157, %r1104;
	xor.b32  	%r1161, %r1156, %r1105;
	xor.b32  	%r1162, %r1155, %r1106;
	add.s32 	%r1163, %r1150, %r1162;
	add.s32 	%r1164, %r1148, %r1161;
	add.s32 	%r1165, %r1146, %r1160;
	add.s32 	%r1166, %r1144, %r1159;
	add.s32 	%r1167, %r1138, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1167, 5;
	shr.b32 	%rhs, %r1167, 27;
	add.u32 	%r1168, %lhs, %rhs;
	}
	add.s32 	%r1169, %r1166, %r1168;
	add.s32 	%r1170, %r1135, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1170, 5;
	shr.b32 	%rhs, %r1170, 27;
	add.u32 	%r1171, %lhs, %rhs;
	}
	add.s32 	%r1172, %r1165, %r1171;
	add.s32 	%r1173, %r1132, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1173, 5;
	shr.b32 	%rhs, %r1173, 27;
	add.u32 	%r1174, %lhs, %rhs;
	}
	add.s32 	%r1175, %r1164, %r1174;
	add.s32 	%r1176, %r1129, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1176, 5;
	shr.b32 	%rhs, %r1176, 27;
	add.u32 	%r1177, %lhs, %rhs;
	}
	add.s32 	%r1178, %r1163, %r1177;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1136, 30;
	shr.b32 	%rhs, %r1136, 2;
	add.u32 	%r1179, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1133, 30;
	shr.b32 	%rhs, %r1133, 2;
	add.u32 	%r1180, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1130, 30;
	shr.b32 	%rhs, %r1130, 2;
	add.u32 	%r1181, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1127, 30;
	shr.b32 	%rhs, %r1127, 2;
	add.u32 	%r1182, %lhs, %rhs;
	}
	xor.b32  	%r1183, %r1139, %r1182;
	xor.b32  	%r1184, %r1140, %r1181;
	xor.b32  	%r1185, %r1141, %r1180;
	xor.b32  	%r1186, %r1142, %r1179;
	and.b32  	%r1187, %r1186, %r1167;
	and.b32  	%r1188, %r1185, %r1170;
	and.b32  	%r1189, %r1184, %r1173;
	and.b32  	%r1190, %r1183, %r1176;
	xor.b32  	%r1191, %r1190, %r1139;
	xor.b32  	%r1192, %r1189, %r1140;
	xor.b32  	%r1193, %r1188, %r1141;
	xor.b32  	%r1194, %r1187, %r1142;
	add.s32 	%r1195, %r1106, %r3874;
	add.s32 	%r1196, %r1105, %r3874;
	add.s32 	%r1197, %r1104, %r3874;
	add.s32 	%r1198, %r1103, %r3874;
	add.s32 	%r1199, %r1198, %r1194;
	add.s32 	%r1200, %r1197, %r1193;
	add.s32 	%r1201, %r1196, %r1192;
	add.s32 	%r1202, %r1195, %r1191;
	add.s32 	%r1203, %r1178, 1518500249;
	add.s32 	%r1204, %r1175, 1518500249;
	add.s32 	%r1205, %r1172, 1518500249;
	add.s32 	%r1206, %r1169, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1206, 5;
	shr.b32 	%rhs, %r1206, 27;
	add.u32 	%r1207, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1205, 5;
	shr.b32 	%rhs, %r1205, 27;
	add.u32 	%r1208, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1204, 5;
	shr.b32 	%rhs, %r1204, 27;
	add.u32 	%r1209, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1203, 5;
	shr.b32 	%rhs, %r1203, 27;
	add.u32 	%r1210, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1176, 30;
	shr.b32 	%rhs, %r1176, 2;
	add.u32 	%r1211, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1173, 30;
	shr.b32 	%rhs, %r1173, 2;
	add.u32 	%r1212, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1170, 30;
	shr.b32 	%rhs, %r1170, 2;
	add.u32 	%r1213, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1167, 30;
	shr.b32 	%rhs, %r1167, 2;
	add.u32 	%r1214, %lhs, %rhs;
	}
	xor.b32  	%r1215, %r1179, %r1214;
	xor.b32  	%r1216, %r1180, %r1213;
	xor.b32  	%r1217, %r1181, %r1212;
	xor.b32  	%r1218, %r1182, %r1211;
	and.b32  	%r1219, %r1218, %r1203;
	and.b32  	%r1220, %r1217, %r1204;
	and.b32  	%r1221, %r1216, %r1205;
	and.b32  	%r1222, %r1215, %r1206;
	xor.b32  	%r1223, %r1222, %r1179;
	xor.b32  	%r1224, %r1221, %r1180;
	xor.b32  	%r1225, %r1220, %r1181;
	xor.b32  	%r1226, %r1219, %r1182;
	add.s32 	%r1227, %r1142, %r50;
	add.s32 	%r1228, %r1141, %r50;
	add.s32 	%r1229, %r1140, %r50;
	add.s32 	%r1230, %r1139, %r50;
	add.s32 	%r1231, %r1230, %r1226;
	add.s32 	%r1232, %r1229, %r1225;
	add.s32 	%r1233, %r1228, %r1224;
	add.s32 	%r1234, %r1227, %r1223;
	add.s32 	%r1235, %r1202, %r1210;
	add.s32 	%r1236, %r1201, %r1209;
	add.s32 	%r1237, %r1200, %r1208;
	add.s32 	%r1238, %r1199, %r1207;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1235, 5;
	shr.b32 	%rhs, %r1235, 27;
	add.u32 	%r1239, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1236, 5;
	shr.b32 	%rhs, %r1236, 27;
	add.u32 	%r1240, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1237, 5;
	shr.b32 	%rhs, %r1237, 27;
	add.u32 	%r1241, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1238, 5;
	shr.b32 	%rhs, %r1238, 27;
	add.u32 	%r1242, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1203, 30;
	shr.b32 	%rhs, %r1203, 2;
	add.u32 	%r1243, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1204, 30;
	shr.b32 	%rhs, %r1204, 2;
	add.u32 	%r1244, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1205, 30;
	shr.b32 	%rhs, %r1205, 2;
	add.u32 	%r1245, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1206, 30;
	shr.b32 	%rhs, %r1206, 2;
	add.u32 	%r1246, %lhs, %rhs;
	}
	xor.b32  	%r1247, %r54, %r606;
	add.s32 	%r1248, %r1179, %r1247;
	xor.b32  	%r1249, %r54, %r605;
	add.s32 	%r1250, %r1180, %r1249;
	xor.b32  	%r1251, %r54, %r604;
	add.s32 	%r1252, %r1181, %r1251;
	xor.b32  	%r1253, %r54, %r603;
	add.s32 	%r1254, %r1182, %r1253;
	xor.b32  	%r1255, %r1214, %r1246;
	xor.b32  	%r1256, %r1213, %r1245;
	xor.b32  	%r1257, %r1212, %r1244;
	xor.b32  	%r1258, %r1211, %r1243;
	and.b32  	%r1259, %r1258, %r1235;
	and.b32  	%r1260, %r1257, %r1236;
	and.b32  	%r1261, %r1256, %r1237;
	and.b32  	%r1262, %r1255, %r1238;
	xor.b32  	%r1263, %r1262, %r1214;
	xor.b32  	%r1264, %r1261, %r1213;
	xor.b32  	%r1265, %r1260, %r1212;
	xor.b32  	%r1266, %r1259, %r1211;
	add.s32 	%r1267, %r1254, %r1266;
	add.s32 	%r1268, %r1252, %r1265;
	add.s32 	%r1269, %r1250, %r1264;
	add.s32 	%r1270, %r1248, %r1263;
	add.s32 	%r1271, %r1234, %r1242;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1271, 5;
	shr.b32 	%rhs, %r1271, 27;
	add.u32 	%r1272, %lhs, %rhs;
	}
	add.s32 	%r1273, %r1270, %r1272;
	add.s32 	%r1274, %r1233, %r1241;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1274, 5;
	shr.b32 	%rhs, %r1274, 27;
	add.u32 	%r1275, %lhs, %rhs;
	}
	add.s32 	%r1276, %r1269, %r1275;
	add.s32 	%r1277, %r1232, %r1240;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1277, 5;
	shr.b32 	%rhs, %r1277, 27;
	add.u32 	%r1278, %lhs, %rhs;
	}
	add.s32 	%r1279, %r1268, %r1278;
	add.s32 	%r1280, %r1231, %r1239;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1280, 5;
	shr.b32 	%rhs, %r1280, 27;
	add.u32 	%r1281, %lhs, %rhs;
	}
	add.s32 	%r1282, %r1267, %r1281;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1235, 30;
	shr.b32 	%rhs, %r1235, 2;
	add.u32 	%r1283, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1236, 30;
	shr.b32 	%rhs, %r1236, 2;
	add.u32 	%r1284, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1237, 30;
	shr.b32 	%rhs, %r1237, 2;
	add.u32 	%r1285, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1238, 30;
	shr.b32 	%rhs, %r1238, 2;
	add.u32 	%r1286, %lhs, %rhs;
	}
	xor.b32  	%r1287, %r1271, %r1286;
	xor.b32  	%r1288, %r1274, %r1285;
	xor.b32  	%r1289, %r1277, %r1284;
	xor.b32  	%r1290, %r1280, %r1283;
	xor.b32  	%r1291, %r1290, %r1243;
	xor.b32  	%r1292, %r1289, %r1244;
	xor.b32  	%r1293, %r1288, %r1245;
	xor.b32  	%r1294, %r1287, %r1246;
	add.s32 	%r1295, %r1211, %r3875;
	add.s32 	%r1296, %r1212, %r3875;
	add.s32 	%r1297, %r1213, %r3875;
	add.s32 	%r1298, %r1214, %r3875;
	add.s32 	%r1299, %r1298, %r1294;
	add.s32 	%r1300, %r1297, %r1293;
	add.s32 	%r1301, %r1296, %r1292;
	add.s32 	%r1302, %r1295, %r1291;
	add.s32 	%r1303, %r1282, 1518500249;
	add.s32 	%r1304, %r1279, 1518500249;
	add.s32 	%r1305, %r1276, 1518500249;
	add.s32 	%r1306, %r1273, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1306, 5;
	shr.b32 	%rhs, %r1306, 27;
	add.u32 	%r1307, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1305, 5;
	shr.b32 	%rhs, %r1305, 27;
	add.u32 	%r1308, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1304, 5;
	shr.b32 	%rhs, %r1304, 27;
	add.u32 	%r1309, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1303, 5;
	shr.b32 	%rhs, %r1303, 27;
	add.u32 	%r1310, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1271, 30;
	shr.b32 	%rhs, %r1271, 2;
	add.u32 	%r1311, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1274, 30;
	shr.b32 	%rhs, %r1274, 2;
	add.u32 	%r1312, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1277, 30;
	shr.b32 	%rhs, %r1277, 2;
	add.u32 	%r1313, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1280, 30;
	shr.b32 	%rhs, %r1280, 2;
	add.u32 	%r1314, %lhs, %rhs;
	}
	xor.b32  	%r1315, %r1303, %r1314;
	xor.b32  	%r1316, %r1304, %r1313;
	xor.b32  	%r1317, %r1305, %r1312;
	xor.b32  	%r1318, %r1306, %r1311;
	xor.b32  	%r1319, %r1318, %r1286;
	xor.b32  	%r1320, %r1317, %r1285;
	xor.b32  	%r1321, %r1316, %r1284;
	xor.b32  	%r1322, %r1315, %r1283;
	add.s32 	%r1323, %r1246, %r62;
	add.s32 	%r1324, %r1245, %r62;
	add.s32 	%r1325, %r1244, %r62;
	add.s32 	%r1326, %r1243, %r62;
	add.s32 	%r1327, %r1326, %r1322;
	add.s32 	%r1328, %r1325, %r1321;
	add.s32 	%r1329, %r1324, %r1320;
	add.s32 	%r1330, %r1323, %r1319;
	add.s32 	%r1331, %r1302, %r1310;
	add.s32 	%r1332, %r1301, %r1309;
	add.s32 	%r1333, %r1300, %r1308;
	add.s32 	%r1334, %r1299, %r1307;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1331, 5;
	shr.b32 	%rhs, %r1331, 27;
	add.u32 	%r1335, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1332, 5;
	shr.b32 	%rhs, %r1332, 27;
	add.u32 	%r1336, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1333, 5;
	shr.b32 	%rhs, %r1333, 27;
	add.u32 	%r1337, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1334, 5;
	shr.b32 	%rhs, %r1334, 27;
	add.u32 	%r1338, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1306, 30;
	shr.b32 	%rhs, %r1306, 2;
	add.u32 	%r1339, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1305, 30;
	shr.b32 	%rhs, %r1305, 2;
	add.u32 	%r1340, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1304, 30;
	shr.b32 	%rhs, %r1304, 2;
	add.u32 	%r1341, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1303, 30;
	shr.b32 	%rhs, %r1303, 2;
	add.u32 	%r1342, %lhs, %rhs;
	}
	xor.b32  	%r1343, %r3877, %r610;
	add.s32 	%r1344, %r1286, %r1343;
	xor.b32  	%r1345, %r3877, %r609;
	add.s32 	%r1346, %r1285, %r1345;
	xor.b32  	%r1347, %r3877, %r608;
	add.s32 	%r1348, %r1284, %r1347;
	xor.b32  	%r1349, %r3877, %r607;
	add.s32 	%r1350, %r1283, %r1349;
	xor.b32  	%r1351, %r1331, %r1342;
	xor.b32  	%r1352, %r1332, %r1341;
	xor.b32  	%r1353, %r1333, %r1340;
	xor.b32  	%r1354, %r1334, %r1339;
	xor.b32  	%r1355, %r1354, %r1311;
	xor.b32  	%r1356, %r1353, %r1312;
	xor.b32  	%r1357, %r1352, %r1313;
	xor.b32  	%r1358, %r1351, %r1314;
	add.s32 	%r1359, %r1350, %r1358;
	add.s32 	%r1360, %r1348, %r1357;
	add.s32 	%r1361, %r1346, %r1356;
	add.s32 	%r1362, %r1344, %r1355;
	add.s32 	%r1363, %r1330, %r1338;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1363, 5;
	shr.b32 	%rhs, %r1363, 27;
	add.u32 	%r1364, %lhs, %rhs;
	}
	add.s32 	%r1365, %r1362, %r1364;
	add.s32 	%r1366, %r1329, %r1337;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1366, 5;
	shr.b32 	%rhs, %r1366, 27;
	add.u32 	%r1367, %lhs, %rhs;
	}
	add.s32 	%r1368, %r1361, %r1367;
	add.s32 	%r1369, %r1328, %r1336;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1369, 5;
	shr.b32 	%rhs, %r1369, 27;
	add.u32 	%r1370, %lhs, %rhs;
	}
	add.s32 	%r1371, %r1360, %r1370;
	add.s32 	%r1372, %r1327, %r1335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1372, 5;
	shr.b32 	%rhs, %r1372, 27;
	add.u32 	%r1373, %lhs, %rhs;
	}
	add.s32 	%r1374, %r1359, %r1373;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1331, 30;
	shr.b32 	%rhs, %r1331, 2;
	add.u32 	%r1375, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1332, 30;
	shr.b32 	%rhs, %r1332, 2;
	add.u32 	%r1376, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1333, 30;
	shr.b32 	%rhs, %r1333, 2;
	add.u32 	%r1377, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1334, 30;
	shr.b32 	%rhs, %r1334, 2;
	add.u32 	%r1378, %lhs, %rhs;
	}
	xor.b32  	%r1379, %r1363, %r1378;
	xor.b32  	%r1380, %r1366, %r1377;
	xor.b32  	%r1381, %r1369, %r1376;
	xor.b32  	%r1382, %r1372, %r1375;
	xor.b32  	%r1383, %r1382, %r1342;
	xor.b32  	%r1384, %r1381, %r1341;
	xor.b32  	%r1385, %r1380, %r1340;
	xor.b32  	%r1386, %r1379, %r1339;
	add.s32 	%r1387, %r1314, %r70;
	add.s32 	%r1388, %r1313, %r70;
	add.s32 	%r1389, %r1312, %r70;
	add.s32 	%r1390, %r1311, %r70;
	add.s32 	%r1391, %r1390, %r1386;
	add.s32 	%r1392, %r1389, %r1385;
	add.s32 	%r1393, %r1388, %r1384;
	add.s32 	%r1394, %r1387, %r1383;
	add.s32 	%r1395, %r1374, 1859775393;
	add.s32 	%r1396, %r1371, 1859775393;
	add.s32 	%r1397, %r1368, 1859775393;
	add.s32 	%r1398, %r1365, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1398, 5;
	shr.b32 	%rhs, %r1398, 27;
	add.u32 	%r1399, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1397, 5;
	shr.b32 	%rhs, %r1397, 27;
	add.u32 	%r1400, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1396, 5;
	shr.b32 	%rhs, %r1396, 27;
	add.u32 	%r1401, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1395, 5;
	shr.b32 	%rhs, %r1395, 27;
	add.u32 	%r1402, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1372, 30;
	shr.b32 	%rhs, %r1372, 2;
	add.u32 	%r1403, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1369, 30;
	shr.b32 	%rhs, %r1369, 2;
	add.u32 	%r1404, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1366, 30;
	shr.b32 	%rhs, %r1366, 2;
	add.u32 	%r1405, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1363, 30;
	shr.b32 	%rhs, %r1363, 2;
	add.u32 	%r1406, %lhs, %rhs;
	}
	xor.b32  	%r1407, %r74, %r603;
	add.s32 	%r1408, %r1342, %r1407;
	xor.b32  	%r1409, %r74, %r604;
	add.s32 	%r1410, %r1341, %r1409;
	xor.b32  	%r1411, %r74, %r605;
	add.s32 	%r1412, %r1340, %r1411;
	xor.b32  	%r1413, %r74, %r606;
	add.s32 	%r1414, %r1339, %r1413;
	xor.b32  	%r1415, %r1398, %r1406;
	xor.b32  	%r1416, %r1397, %r1405;
	xor.b32  	%r1417, %r1396, %r1404;
	xor.b32  	%r1418, %r1395, %r1403;
	xor.b32  	%r1419, %r1418, %r1375;
	xor.b32  	%r1420, %r1417, %r1376;
	xor.b32  	%r1421, %r1416, %r1377;
	xor.b32  	%r1422, %r1415, %r1378;
	add.s32 	%r1423, %r1414, %r1422;
	add.s32 	%r1424, %r1412, %r1421;
	add.s32 	%r1425, %r1410, %r1420;
	add.s32 	%r1426, %r1408, %r1419;
	add.s32 	%r1427, %r1394, %r1402;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1427, 5;
	shr.b32 	%rhs, %r1427, 27;
	add.u32 	%r1428, %lhs, %rhs;
	}
	add.s32 	%r1429, %r1426, %r1428;
	add.s32 	%r1430, %r1393, %r1401;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1430, 5;
	shr.b32 	%rhs, %r1430, 27;
	add.u32 	%r1431, %lhs, %rhs;
	}
	add.s32 	%r1432, %r1425, %r1431;
	add.s32 	%r1433, %r1392, %r1400;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1433, 5;
	shr.b32 	%rhs, %r1433, 27;
	add.u32 	%r1434, %lhs, %rhs;
	}
	add.s32 	%r1435, %r1424, %r1434;
	add.s32 	%r1436, %r1391, %r1399;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1436, 5;
	shr.b32 	%rhs, %r1436, 27;
	add.u32 	%r1437, %lhs, %rhs;
	}
	add.s32 	%r1438, %r1423, %r1437;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1398, 30;
	shr.b32 	%rhs, %r1398, 2;
	add.u32 	%r1439, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1397, 30;
	shr.b32 	%rhs, %r1397, 2;
	add.u32 	%r1440, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1396, 30;
	shr.b32 	%rhs, %r1396, 2;
	add.u32 	%r1441, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1395, 30;
	shr.b32 	%rhs, %r1395, 2;
	add.u32 	%r1442, %lhs, %rhs;
	}
	xor.b32  	%r1443, %r78, %r614;
	add.s32 	%r1444, %r1378, %r1443;
	xor.b32  	%r1445, %r78, %r613;
	add.s32 	%r1446, %r1377, %r1445;
	xor.b32  	%r1447, %r78, %r612;
	add.s32 	%r1448, %r1376, %r1447;
	xor.b32  	%r1449, %r78, %r611;
	add.s32 	%r1450, %r1375, %r1449;
	xor.b32  	%r1451, %r1427, %r1442;
	xor.b32  	%r1452, %r1430, %r1441;
	xor.b32  	%r1453, %r1433, %r1440;
	xor.b32  	%r1454, %r1436, %r1439;
	xor.b32  	%r1455, %r1454, %r1406;
	xor.b32  	%r1456, %r1453, %r1405;
	xor.b32  	%r1457, %r1452, %r1404;
	xor.b32  	%r1458, %r1451, %r1403;
	add.s32 	%r1459, %r1450, %r1458;
	add.s32 	%r1460, %r1448, %r1457;
	add.s32 	%r1461, %r1446, %r1456;
	add.s32 	%r1462, %r1444, %r1455;
	add.s32 	%r1463, %r1438, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1463, 5;
	shr.b32 	%rhs, %r1463, 27;
	add.u32 	%r1464, %lhs, %rhs;
	}
	add.s32 	%r1465, %r1462, %r1464;
	add.s32 	%r1466, %r1435, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1466, 5;
	shr.b32 	%rhs, %r1466, 27;
	add.u32 	%r1467, %lhs, %rhs;
	}
	add.s32 	%r1468, %r1461, %r1467;
	add.s32 	%r1469, %r1432, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1469, 5;
	shr.b32 	%rhs, %r1469, 27;
	add.u32 	%r1470, %lhs, %rhs;
	}
	add.s32 	%r1471, %r1460, %r1470;
	add.s32 	%r1472, %r1429, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1472, 5;
	shr.b32 	%rhs, %r1472, 27;
	add.u32 	%r1473, %lhs, %rhs;
	}
	add.s32 	%r1474, %r1459, %r1473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1427, 30;
	shr.b32 	%rhs, %r1427, 2;
	add.u32 	%r1475, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1430, 30;
	shr.b32 	%rhs, %r1430, 2;
	add.u32 	%r1476, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1433, 30;
	shr.b32 	%rhs, %r1433, 2;
	add.u32 	%r1477, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1436, 30;
	shr.b32 	%rhs, %r1436, 2;
	add.u32 	%r1478, %lhs, %rhs;
	}
	xor.b32  	%r1479, %r1463, %r1478;
	xor.b32  	%r1480, %r1466, %r1477;
	xor.b32  	%r1481, %r1469, %r1476;
	xor.b32  	%r1482, %r1472, %r1475;
	xor.b32  	%r1483, %r1482, %r1442;
	xor.b32  	%r1484, %r1481, %r1441;
	xor.b32  	%r1485, %r1480, %r1440;
	xor.b32  	%r1486, %r1479, %r1439;
	add.s32 	%r1487, %r1403, %r82;
	add.s32 	%r1488, %r1404, %r82;
	add.s32 	%r1489, %r1405, %r82;
	add.s32 	%r1490, %r1406, %r82;
	add.s32 	%r1491, %r1490, %r1486;
	add.s32 	%r1492, %r1489, %r1485;
	add.s32 	%r1493, %r1488, %r1484;
	add.s32 	%r1494, %r1487, %r1483;
	add.s32 	%r1495, %r1474, 1859775393;
	add.s32 	%r1496, %r1471, 1859775393;
	add.s32 	%r1497, %r1468, 1859775393;
	add.s32 	%r1498, %r1465, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1498, 5;
	shr.b32 	%rhs, %r1498, 27;
	add.u32 	%r1499, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1497, 5;
	shr.b32 	%rhs, %r1497, 27;
	add.u32 	%r1500, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1496, 5;
	shr.b32 	%rhs, %r1496, 27;
	add.u32 	%r1501, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1495, 5;
	shr.b32 	%rhs, %r1495, 27;
	add.u32 	%r1502, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1463, 30;
	shr.b32 	%rhs, %r1463, 2;
	add.u32 	%r1503, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1466, 30;
	shr.b32 	%rhs, %r1466, 2;
	add.u32 	%r1504, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1469, 30;
	shr.b32 	%rhs, %r1469, 2;
	add.u32 	%r1505, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1472, 30;
	shr.b32 	%rhs, %r1472, 2;
	add.u32 	%r1506, %lhs, %rhs;
	}
	xor.b32  	%r1507, %r1495, %r1506;
	xor.b32  	%r1508, %r1496, %r1505;
	xor.b32  	%r1509, %r1497, %r1504;
	xor.b32  	%r1510, %r1498, %r1503;
	xor.b32  	%r1511, %r1510, %r1478;
	xor.b32  	%r1512, %r1509, %r1477;
	xor.b32  	%r1513, %r1508, %r1476;
	xor.b32  	%r1514, %r1507, %r1475;
	add.s32 	%r1515, %r1439, %r86;
	add.s32 	%r1516, %r1440, %r86;
	add.s32 	%r1517, %r1441, %r86;
	add.s32 	%r1518, %r1442, %r86;
	add.s32 	%r1519, %r1518, %r1514;
	add.s32 	%r1520, %r1517, %r1513;
	add.s32 	%r1521, %r1516, %r1512;
	add.s32 	%r1522, %r1515, %r1511;
	add.s32 	%r1523, %r1494, %r1502;
	add.s32 	%r1524, %r1493, %r1501;
	add.s32 	%r1525, %r1492, %r1500;
	add.s32 	%r1526, %r1491, %r1499;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1523, 5;
	shr.b32 	%rhs, %r1523, 27;
	add.u32 	%r1527, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1524, 5;
	shr.b32 	%rhs, %r1524, 27;
	add.u32 	%r1528, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1525, 5;
	shr.b32 	%rhs, %r1525, 27;
	add.u32 	%r1529, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1526, 5;
	shr.b32 	%rhs, %r1526, 27;
	add.u32 	%r1530, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1498, 30;
	shr.b32 	%rhs, %r1498, 2;
	add.u32 	%r1531, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1497, 30;
	shr.b32 	%rhs, %r1497, 2;
	add.u32 	%r1532, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1496, 30;
	shr.b32 	%rhs, %r1496, 2;
	add.u32 	%r1533, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1495, 30;
	shr.b32 	%rhs, %r1495, 2;
	add.u32 	%r1534, %lhs, %rhs;
	}
	xor.b32  	%r1535, %r90, %r618;
	add.s32 	%r1536, %r1478, %r1535;
	xor.b32  	%r1537, %r90, %r617;
	add.s32 	%r1538, %r1477, %r1537;
	xor.b32  	%r1539, %r90, %r616;
	add.s32 	%r1540, %r1476, %r1539;
	xor.b32  	%r1541, %r90, %r615;
	add.s32 	%r1542, %r1475, %r1541;
	xor.b32  	%r1543, %r1523, %r1534;
	xor.b32  	%r1544, %r1524, %r1533;
	xor.b32  	%r1545, %r1525, %r1532;
	xor.b32  	%r1546, %r1526, %r1531;
	xor.b32  	%r1547, %r1546, %r1503;
	xor.b32  	%r1548, %r1545, %r1504;
	xor.b32  	%r1549, %r1544, %r1505;
	xor.b32  	%r1550, %r1543, %r1506;
	add.s32 	%r1551, %r1542, %r1550;
	add.s32 	%r1552, %r1540, %r1549;
	add.s32 	%r1553, %r1538, %r1548;
	add.s32 	%r1554, %r1536, %r1547;
	add.s32 	%r1555, %r1522, %r1530;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1555, 5;
	shr.b32 	%rhs, %r1555, 27;
	add.u32 	%r1556, %lhs, %rhs;
	}
	add.s32 	%r1557, %r1554, %r1556;
	add.s32 	%r1558, %r1521, %r1529;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1558, 5;
	shr.b32 	%rhs, %r1558, 27;
	add.u32 	%r1559, %lhs, %rhs;
	}
	add.s32 	%r1560, %r1553, %r1559;
	add.s32 	%r1561, %r1520, %r1528;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1561, 5;
	shr.b32 	%rhs, %r1561, 27;
	add.u32 	%r1562, %lhs, %rhs;
	}
	add.s32 	%r1563, %r1552, %r1562;
	add.s32 	%r1564, %r1519, %r1527;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1564, 5;
	shr.b32 	%rhs, %r1564, 27;
	add.u32 	%r1565, %lhs, %rhs;
	}
	add.s32 	%r1566, %r1551, %r1565;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1526, 30;
	shr.b32 	%rhs, %r1526, 2;
	add.u32 	%r1567, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1525, 30;
	shr.b32 	%rhs, %r1525, 2;
	add.u32 	%r1568, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1524, 30;
	shr.b32 	%rhs, %r1524, 2;
	add.u32 	%r1569, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1523, 30;
	shr.b32 	%rhs, %r1523, 2;
	add.u32 	%r1570, %lhs, %rhs;
	}
	xor.b32  	%r1571, %r1564, %r1570;
	xor.b32  	%r1572, %r1561, %r1569;
	xor.b32  	%r1573, %r1558, %r1568;
	xor.b32  	%r1574, %r1555, %r1567;
	xor.b32  	%r1575, %r1574, %r1531;
	xor.b32  	%r1576, %r1573, %r1532;
	xor.b32  	%r1577, %r1572, %r1533;
	xor.b32  	%r1578, %r1571, %r1534;
	add.s32 	%r1579, %r1503, %r94;
	add.s32 	%r1580, %r1504, %r94;
	add.s32 	%r1581, %r1505, %r94;
	add.s32 	%r1582, %r1506, %r94;
	add.s32 	%r1583, %r1582, %r1578;
	add.s32 	%r1584, %r1581, %r1577;
	add.s32 	%r1585, %r1580, %r1576;
	add.s32 	%r1586, %r1579, %r1575;
	add.s32 	%r1587, %r1566, 1859775393;
	add.s32 	%r1588, %r1563, 1859775393;
	add.s32 	%r1589, %r1560, 1859775393;
	add.s32 	%r1590, %r1557, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1587, 5;
	shr.b32 	%rhs, %r1587, 27;
	add.u32 	%r1591, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1588, 5;
	shr.b32 	%rhs, %r1588, 27;
	add.u32 	%r1592, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1589, 5;
	shr.b32 	%rhs, %r1589, 27;
	add.u32 	%r1593, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1590, 5;
	shr.b32 	%rhs, %r1590, 27;
	add.u32 	%r1594, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1555, 30;
	shr.b32 	%rhs, %r1555, 2;
	add.u32 	%r1595, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1558, 30;
	shr.b32 	%rhs, %r1558, 2;
	add.u32 	%r1596, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1561, 30;
	shr.b32 	%rhs, %r1561, 2;
	add.u32 	%r1597, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1564, 30;
	shr.b32 	%rhs, %r1564, 2;
	add.u32 	%r1598, %lhs, %rhs;
	}
	xor.b32  	%r1599, %r98, %r606;
	xor.b32  	%r1600, %r1599, %r614;
	add.s32 	%r1601, %r1531, %r1600;
	xor.b32  	%r1602, %r98, %r605;
	xor.b32  	%r1603, %r1602, %r613;
	add.s32 	%r1604, %r1532, %r1603;
	xor.b32  	%r1605, %r98, %r604;
	xor.b32  	%r1606, %r1605, %r612;
	add.s32 	%r1607, %r1533, %r1606;
	xor.b32  	%r1608, %r98, %r603;
	xor.b32  	%r1609, %r1608, %r611;
	add.s32 	%r1610, %r1534, %r1609;
	xor.b32  	%r1611, %r1587, %r1598;
	xor.b32  	%r1612, %r1588, %r1597;
	xor.b32  	%r1613, %r1589, %r1596;
	xor.b32  	%r1614, %r1590, %r1595;
	xor.b32  	%r1615, %r1614, %r1567;
	xor.b32  	%r1616, %r1613, %r1568;
	xor.b32  	%r1617, %r1612, %r1569;
	xor.b32  	%r1618, %r1611, %r1570;
	add.s32 	%r1619, %r1610, %r1618;
	add.s32 	%r1620, %r1607, %r1617;
	add.s32 	%r1621, %r1604, %r1616;
	add.s32 	%r1622, %r1601, %r1615;
	add.s32 	%r1623, %r1586, %r1594;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1623, 5;
	shr.b32 	%rhs, %r1623, 27;
	add.u32 	%r1624, %lhs, %rhs;
	}
	add.s32 	%r1625, %r1622, %r1624;
	add.s32 	%r1626, %r1585, %r1593;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1626, 5;
	shr.b32 	%rhs, %r1626, 27;
	add.u32 	%r1627, %lhs, %rhs;
	}
	add.s32 	%r1628, %r1621, %r1627;
	add.s32 	%r1629, %r1584, %r1592;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1629, 5;
	shr.b32 	%rhs, %r1629, 27;
	add.u32 	%r1630, %lhs, %rhs;
	}
	add.s32 	%r1631, %r1620, %r1630;
	add.s32 	%r1632, %r1583, %r1591;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1632, 5;
	shr.b32 	%rhs, %r1632, 27;
	add.u32 	%r1633, %lhs, %rhs;
	}
	add.s32 	%r1634, %r1619, %r1633;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1587, 30;
	shr.b32 	%rhs, %r1587, 2;
	add.u32 	%r1635, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1588, 30;
	shr.b32 	%rhs, %r1588, 2;
	add.u32 	%r1636, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1589, 30;
	shr.b32 	%rhs, %r1589, 2;
	add.u32 	%r1637, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1590, 30;
	shr.b32 	%rhs, %r1590, 2;
	add.u32 	%r1638, %lhs, %rhs;
	}
	xor.b32  	%r1639, %r102, %r619;
	add.s32 	%r1640, %r1570, %r1639;
	xor.b32  	%r1641, %r102, %r620;
	add.s32 	%r1642, %r1569, %r1641;
	xor.b32  	%r1643, %r102, %r621;
	add.s32 	%r1644, %r1568, %r1643;
	xor.b32  	%r1645, %r102, %r622;
	add.s32 	%r1646, %r1567, %r1645;
	xor.b32  	%r1647, %r1623, %r1638;
	xor.b32  	%r1648, %r1626, %r1637;
	xor.b32  	%r1649, %r1629, %r1636;
	xor.b32  	%r1650, %r1632, %r1635;
	xor.b32  	%r1651, %r1650, %r1598;
	xor.b32  	%r1652, %r1649, %r1597;
	xor.b32  	%r1653, %r1648, %r1596;
	xor.b32  	%r1654, %r1647, %r1595;
	add.s32 	%r1655, %r1646, %r1654;
	add.s32 	%r1656, %r1644, %r1653;
	add.s32 	%r1657, %r1642, %r1652;
	add.s32 	%r1658, %r1640, %r1651;
	add.s32 	%r1659, %r1634, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1659, 5;
	shr.b32 	%rhs, %r1659, 27;
	add.u32 	%r1660, %lhs, %rhs;
	}
	add.s32 	%r1661, %r1658, %r1660;
	add.s32 	%r1662, %r1631, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1662, 5;
	shr.b32 	%rhs, %r1662, 27;
	add.u32 	%r1663, %lhs, %rhs;
	}
	add.s32 	%r1664, %r1657, %r1663;
	add.s32 	%r1665, %r1628, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1665, 5;
	shr.b32 	%rhs, %r1665, 27;
	add.u32 	%r1666, %lhs, %rhs;
	}
	add.s32 	%r1667, %r1656, %r1666;
	add.s32 	%r1668, %r1625, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1668, 5;
	shr.b32 	%rhs, %r1668, 27;
	add.u32 	%r1669, %lhs, %rhs;
	}
	add.s32 	%r1670, %r1655, %r1669;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1623, 30;
	shr.b32 	%rhs, %r1623, 2;
	add.u32 	%r1671, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1626, 30;
	shr.b32 	%rhs, %r1626, 2;
	add.u32 	%r1672, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1629, 30;
	shr.b32 	%rhs, %r1629, 2;
	add.u32 	%r1673, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1632, 30;
	shr.b32 	%rhs, %r1632, 2;
	add.u32 	%r1674, %lhs, %rhs;
	}
	xor.b32  	%r1675, %r106, %r606;
	xor.b32  	%r1676, %r1675, %r610;
	add.s32 	%r1677, %r1595, %r1676;
	xor.b32  	%r1678, %r106, %r605;
	xor.b32  	%r1679, %r1678, %r609;
	add.s32 	%r1680, %r1596, %r1679;
	xor.b32  	%r1681, %r106, %r604;
	xor.b32  	%r1682, %r1681, %r608;
	add.s32 	%r1683, %r1597, %r1682;
	xor.b32  	%r1684, %r106, %r603;
	xor.b32  	%r1685, %r1684, %r607;
	add.s32 	%r1686, %r1598, %r1685;
	xor.b32  	%r1687, %r1659, %r1674;
	xor.b32  	%r1688, %r1662, %r1673;
	xor.b32  	%r1689, %r1665, %r1672;
	xor.b32  	%r1690, %r1668, %r1671;
	xor.b32  	%r1691, %r1690, %r1638;
	xor.b32  	%r1692, %r1689, %r1637;
	xor.b32  	%r1693, %r1688, %r1636;
	xor.b32  	%r1694, %r1687, %r1635;
	add.s32 	%r1695, %r1686, %r1694;
	add.s32 	%r1696, %r1683, %r1693;
	add.s32 	%r1697, %r1680, %r1692;
	add.s32 	%r1698, %r1677, %r1691;
	add.s32 	%r1699, %r1670, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1699, 5;
	shr.b32 	%rhs, %r1699, 27;
	add.u32 	%r1700, %lhs, %rhs;
	}
	add.s32 	%r1701, %r1698, %r1700;
	add.s32 	%r1702, %r1667, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1702, 5;
	shr.b32 	%rhs, %r1702, 27;
	add.u32 	%r1703, %lhs, %rhs;
	}
	add.s32 	%r1704, %r1697, %r1703;
	add.s32 	%r1705, %r1664, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1705, 5;
	shr.b32 	%rhs, %r1705, 27;
	add.u32 	%r1706, %lhs, %rhs;
	}
	add.s32 	%r1707, %r1696, %r1706;
	add.s32 	%r1708, %r1661, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1708, 5;
	shr.b32 	%rhs, %r1708, 27;
	add.u32 	%r1709, %lhs, %rhs;
	}
	add.s32 	%r1710, %r1695, %r1709;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1668, 30;
	shr.b32 	%rhs, %r1668, 2;
	add.u32 	%r1711, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1665, 30;
	shr.b32 	%rhs, %r1665, 2;
	add.u32 	%r1712, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1662, 30;
	shr.b32 	%rhs, %r1662, 2;
	add.u32 	%r1713, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1659, 30;
	shr.b32 	%rhs, %r1659, 2;
	add.u32 	%r1714, %lhs, %rhs;
	}
	xor.b32  	%r1715, %r1708, %r1714;
	xor.b32  	%r1716, %r1705, %r1713;
	xor.b32  	%r1717, %r1702, %r1712;
	xor.b32  	%r1718, %r1699, %r1711;
	xor.b32  	%r1719, %r1718, %r1671;
	xor.b32  	%r1720, %r1717, %r1672;
	xor.b32  	%r1721, %r1716, %r1673;
	xor.b32  	%r1722, %r1715, %r1674;
	add.s32 	%r1723, %r1638, %r3878;
	add.s32 	%r1724, %r1637, %r3878;
	add.s32 	%r1725, %r1636, %r3878;
	add.s32 	%r1726, %r1635, %r3878;
	add.s32 	%r1727, %r1726, %r1722;
	add.s32 	%r1728, %r1725, %r1721;
	add.s32 	%r1729, %r1724, %r1720;
	add.s32 	%r1730, %r1723, %r1719;
	add.s32 	%r1731, %r1710, 1859775393;
	add.s32 	%r1732, %r1707, 1859775393;
	add.s32 	%r1733, %r1704, 1859775393;
	add.s32 	%r1734, %r1701, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1731, 5;
	shr.b32 	%rhs, %r1731, 27;
	add.u32 	%r1735, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1732, 5;
	shr.b32 	%rhs, %r1732, 27;
	add.u32 	%r1736, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1733, 5;
	shr.b32 	%rhs, %r1733, 27;
	add.u32 	%r1737, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1734, 5;
	shr.b32 	%rhs, %r1734, 27;
	add.u32 	%r1738, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1699, 30;
	shr.b32 	%rhs, %r1699, 2;
	add.u32 	%r1739, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1702, 30;
	shr.b32 	%rhs, %r1702, 2;
	add.u32 	%r1740, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1705, 30;
	shr.b32 	%rhs, %r1705, 2;
	add.u32 	%r1741, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1708, 30;
	shr.b32 	%rhs, %r1708, 2;
	add.u32 	%r1742, %lhs, %rhs;
	}
	xor.b32  	%r1743, %r114, %r623;
	add.s32 	%r1744, %r1671, %r1743;
	xor.b32  	%r1745, %r114, %r624;
	add.s32 	%r1746, %r1672, %r1745;
	xor.b32  	%r1747, %r114, %r625;
	add.s32 	%r1748, %r1673, %r1747;
	xor.b32  	%r1749, %r114, %r626;
	add.s32 	%r1750, %r1674, %r1749;
	xor.b32  	%r1751, %r1731, %r1742;
	xor.b32  	%r1752, %r1732, %r1741;
	xor.b32  	%r1753, %r1733, %r1740;
	xor.b32  	%r1754, %r1734, %r1739;
	xor.b32  	%r1755, %r1754, %r1711;
	xor.b32  	%r1756, %r1753, %r1712;
	xor.b32  	%r1757, %r1752, %r1713;
	xor.b32  	%r1758, %r1751, %r1714;
	add.s32 	%r1759, %r1750, %r1758;
	add.s32 	%r1760, %r1748, %r1757;
	add.s32 	%r1761, %r1746, %r1756;
	add.s32 	%r1762, %r1744, %r1755;
	add.s32 	%r1763, %r1730, %r1738;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1763, 5;
	shr.b32 	%rhs, %r1763, 27;
	add.u32 	%r1764, %lhs, %rhs;
	}
	add.s32 	%r1765, %r1762, %r1764;
	add.s32 	%r1766, %r1729, %r1737;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1766, 5;
	shr.b32 	%rhs, %r1766, 27;
	add.u32 	%r1767, %lhs, %rhs;
	}
	add.s32 	%r1768, %r1761, %r1767;
	add.s32 	%r1769, %r1728, %r1736;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1769, 5;
	shr.b32 	%rhs, %r1769, 27;
	add.u32 	%r1770, %lhs, %rhs;
	}
	add.s32 	%r1771, %r1760, %r1770;
	add.s32 	%r1772, %r1727, %r1735;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1772, 5;
	shr.b32 	%rhs, %r1772, 27;
	add.u32 	%r1773, %lhs, %rhs;
	}
	add.s32 	%r1774, %r1759, %r1773;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1731, 30;
	shr.b32 	%rhs, %r1731, 2;
	add.u32 	%r1775, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1732, 30;
	shr.b32 	%rhs, %r1732, 2;
	add.u32 	%r1776, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1733, 30;
	shr.b32 	%rhs, %r1733, 2;
	add.u32 	%r1777, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1734, 30;
	shr.b32 	%rhs, %r1734, 2;
	add.u32 	%r1778, %lhs, %rhs;
	}
	xor.b32  	%r1779, %r118, %r611;
	add.s32 	%r1780, %r1714, %r1779;
	xor.b32  	%r1781, %r118, %r612;
	add.s32 	%r1782, %r1713, %r1781;
	xor.b32  	%r1783, %r118, %r613;
	add.s32 	%r1784, %r1712, %r1783;
	xor.b32  	%r1785, %r118, %r614;
	add.s32 	%r1786, %r1711, %r1785;
	xor.b32  	%r1787, %r1763, %r1778;
	xor.b32  	%r1788, %r1766, %r1777;
	xor.b32  	%r1789, %r1769, %r1776;
	xor.b32  	%r1790, %r1772, %r1775;
	xor.b32  	%r1791, %r1790, %r1742;
	xor.b32  	%r1792, %r1789, %r1741;
	xor.b32  	%r1793, %r1788, %r1740;
	xor.b32  	%r1794, %r1787, %r1739;
	add.s32 	%r1795, %r1786, %r1794;
	add.s32 	%r1796, %r1784, %r1793;
	add.s32 	%r1797, %r1782, %r1792;
	add.s32 	%r1798, %r1780, %r1791;
	add.s32 	%r1799, %r1774, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1799, 5;
	shr.b32 	%rhs, %r1799, 27;
	add.u32 	%r1800, %lhs, %rhs;
	}
	add.s32 	%r1801, %r1798, %r1800;
	add.s32 	%r1802, %r1771, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1802, 5;
	shr.b32 	%rhs, %r1802, 27;
	add.u32 	%r1803, %lhs, %rhs;
	}
	add.s32 	%r1804, %r1797, %r1803;
	add.s32 	%r1805, %r1768, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1805, 5;
	shr.b32 	%rhs, %r1805, 27;
	add.u32 	%r1806, %lhs, %rhs;
	}
	add.s32 	%r1807, %r1796, %r1806;
	add.s32 	%r1808, %r1765, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1808, 5;
	shr.b32 	%rhs, %r1808, 27;
	add.u32 	%r1809, %lhs, %rhs;
	}
	add.s32 	%r1810, %r1795, %r1809;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1763, 30;
	shr.b32 	%rhs, %r1763, 2;
	add.u32 	%r1811, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1766, 30;
	shr.b32 	%rhs, %r1766, 2;
	add.u32 	%r1812, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1769, 30;
	shr.b32 	%rhs, %r1769, 2;
	add.u32 	%r1813, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1772, 30;
	shr.b32 	%rhs, %r1772, 2;
	add.u32 	%r1814, %lhs, %rhs;
	}
	xor.b32  	%r1815, %r122, %r679;
	add.s32 	%r1816, %r1739, %r1815;
	xor.b32  	%r1817, %r122, %r680;
	add.s32 	%r1818, %r1740, %r1817;
	xor.b32  	%r1819, %r122, %r681;
	add.s32 	%r1820, %r1741, %r1819;
	xor.b32  	%r1821, %r122, %r682;
	add.s32 	%r1822, %r1742, %r1821;
	xor.b32  	%r1823, %r1799, %r1814;
	xor.b32  	%r1824, %r1802, %r1813;
	xor.b32  	%r1825, %r1805, %r1812;
	xor.b32  	%r1826, %r1808, %r1811;
	xor.b32  	%r1827, %r1826, %r1778;
	xor.b32  	%r1828, %r1825, %r1777;
	xor.b32  	%r1829, %r1824, %r1776;
	xor.b32  	%r1830, %r1823, %r1775;
	add.s32 	%r1831, %r1822, %r1830;
	add.s32 	%r1832, %r1820, %r1829;
	add.s32 	%r1833, %r1818, %r1828;
	add.s32 	%r1834, %r1816, %r1827;
	add.s32 	%r1835, %r1810, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1835, 5;
	shr.b32 	%rhs, %r1835, 27;
	add.u32 	%r1836, %lhs, %rhs;
	}
	add.s32 	%r1837, %r1834, %r1836;
	add.s32 	%r1838, %r1807, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1838, 5;
	shr.b32 	%rhs, %r1838, 27;
	add.u32 	%r1839, %lhs, %rhs;
	}
	add.s32 	%r1840, %r1833, %r1839;
	add.s32 	%r1841, %r1804, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1841, 5;
	shr.b32 	%rhs, %r1841, 27;
	add.u32 	%r1842, %lhs, %rhs;
	}
	add.s32 	%r1843, %r1832, %r1842;
	add.s32 	%r1844, %r1801, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1844, 5;
	shr.b32 	%rhs, %r1844, 27;
	add.u32 	%r1845, %lhs, %rhs;
	}
	add.s32 	%r1846, %r1831, %r1845;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1799, 30;
	shr.b32 	%rhs, %r1799, 2;
	add.u32 	%r1847, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1802, 30;
	shr.b32 	%rhs, %r1802, 2;
	add.u32 	%r1848, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1805, 30;
	shr.b32 	%rhs, %r1805, 2;
	add.u32 	%r1849, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1808, 30;
	shr.b32 	%rhs, %r1808, 2;
	add.u32 	%r1850, %lhs, %rhs;
	}
	xor.b32  	%r1851, %r126, %r627;
	add.s32 	%r1852, %r1775, %r1851;
	xor.b32  	%r1853, %r126, %r628;
	add.s32 	%r1854, %r1776, %r1853;
	xor.b32  	%r1855, %r126, %r629;
	add.s32 	%r1856, %r1777, %r1855;
	xor.b32  	%r1857, %r126, %r630;
	add.s32 	%r1858, %r1778, %r1857;
	xor.b32  	%r1859, %r1835, %r1850;
	xor.b32  	%r1860, %r1838, %r1849;
	xor.b32  	%r1861, %r1841, %r1848;
	xor.b32  	%r1862, %r1844, %r1847;
	xor.b32  	%r1863, %r1862, %r1814;
	xor.b32  	%r1864, %r1861, %r1813;
	xor.b32  	%r1865, %r1860, %r1812;
	xor.b32  	%r1866, %r1859, %r1811;
	add.s32 	%r1867, %r1858, %r1866;
	add.s32 	%r1868, %r1856, %r1865;
	add.s32 	%r1869, %r1854, %r1864;
	add.s32 	%r1870, %r1852, %r1863;
	add.s32 	%r1871, %r1846, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1871, 5;
	shr.b32 	%rhs, %r1871, 27;
	add.u32 	%r1872, %lhs, %rhs;
	}
	add.s32 	%r1873, %r1870, %r1872;
	add.s32 	%r1874, %r1843, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1874, 5;
	shr.b32 	%rhs, %r1874, 27;
	add.u32 	%r1875, %lhs, %rhs;
	}
	add.s32 	%r1876, %r1869, %r1875;
	add.s32 	%r1877, %r1840, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1877, 5;
	shr.b32 	%rhs, %r1877, 27;
	add.u32 	%r1878, %lhs, %rhs;
	}
	add.s32 	%r1879, %r1868, %r1878;
	add.s32 	%r1880, %r1837, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1880, 5;
	shr.b32 	%rhs, %r1880, 27;
	add.u32 	%r1881, %lhs, %rhs;
	}
	add.s32 	%r1882, %r1867, %r1881;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1835, 30;
	shr.b32 	%rhs, %r1835, 2;
	add.u32 	%r1883, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1838, 30;
	shr.b32 	%rhs, %r1838, 2;
	add.u32 	%r1884, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1841, 30;
	shr.b32 	%rhs, %r1841, 2;
	add.u32 	%r1885, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1844, 30;
	shr.b32 	%rhs, %r1844, 2;
	add.u32 	%r1886, %lhs, %rhs;
	}
	xor.b32  	%r1887, %r130, %r614;
	add.s32 	%r1888, %r1811, %r1887;
	xor.b32  	%r1889, %r130, %r613;
	add.s32 	%r1890, %r1812, %r1889;
	xor.b32  	%r1891, %r130, %r612;
	add.s32 	%r1892, %r1813, %r1891;
	xor.b32  	%r1893, %r130, %r611;
	add.s32 	%r1894, %r1814, %r1893;
	xor.b32  	%r1895, %r1871, %r1886;
	xor.b32  	%r1896, %r1874, %r1885;
	xor.b32  	%r1897, %r1877, %r1884;
	xor.b32  	%r1898, %r1880, %r1883;
	xor.b32  	%r1899, %r1898, %r1850;
	xor.b32  	%r1900, %r1897, %r1849;
	xor.b32  	%r1901, %r1896, %r1848;
	xor.b32  	%r1902, %r1895, %r1847;
	add.s32 	%r1903, %r1894, %r1902;
	add.s32 	%r1904, %r1892, %r1901;
	add.s32 	%r1905, %r1890, %r1900;
	add.s32 	%r1906, %r1888, %r1899;
	add.s32 	%r1907, %r1882, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1907, 5;
	shr.b32 	%rhs, %r1907, 27;
	add.u32 	%r1908, %lhs, %rhs;
	}
	add.s32 	%r1909, %r1906, %r1908;
	add.s32 	%r1910, %r1879, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1910, 5;
	shr.b32 	%rhs, %r1910, 27;
	add.u32 	%r1911, %lhs, %rhs;
	}
	add.s32 	%r1912, %r1905, %r1911;
	add.s32 	%r1913, %r1876, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1913, 5;
	shr.b32 	%rhs, %r1913, 27;
	add.u32 	%r1914, %lhs, %rhs;
	}
	add.s32 	%r1915, %r1904, %r1914;
	add.s32 	%r1916, %r1873, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1916, 5;
	shr.b32 	%rhs, %r1916, 27;
	add.u32 	%r1917, %lhs, %rhs;
	}
	add.s32 	%r1918, %r1903, %r1917;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1880, 30;
	shr.b32 	%rhs, %r1880, 2;
	add.u32 	%r1919, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1877, 30;
	shr.b32 	%rhs, %r1877, 2;
	add.u32 	%r1920, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1874, 30;
	shr.b32 	%rhs, %r1874, 2;
	add.u32 	%r1921, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1871, 30;
	shr.b32 	%rhs, %r1871, 2;
	add.u32 	%r1922, %lhs, %rhs;
	}
	xor.b32  	%r1923, %r1916, %r1922;
	xor.b32  	%r1924, %r1913, %r1921;
	xor.b32  	%r1925, %r1910, %r1920;
	xor.b32  	%r1926, %r1907, %r1919;
	xor.b32  	%r1927, %r1926, %r1883;
	xor.b32  	%r1928, %r1925, %r1884;
	xor.b32  	%r1929, %r1924, %r1885;
	xor.b32  	%r1930, %r1923, %r1886;
	add.s32 	%r1931, %r1850, %r3879;
	add.s32 	%r1932, %r1849, %r3879;
	add.s32 	%r1933, %r1848, %r3879;
	add.s32 	%r1934, %r1847, %r3879;
	add.s32 	%r1935, %r1934, %r1930;
	add.s32 	%r1936, %r1933, %r1929;
	add.s32 	%r1937, %r1932, %r1928;
	add.s32 	%r1938, %r1931, %r1927;
	add.s32 	%r1939, %r1918, 1859775393;
	add.s32 	%r1940, %r1915, 1859775393;
	add.s32 	%r1941, %r1912, 1859775393;
	add.s32 	%r1942, %r1909, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1939, 5;
	shr.b32 	%rhs, %r1939, 27;
	add.u32 	%r1943, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1940, 5;
	shr.b32 	%rhs, %r1940, 27;
	add.u32 	%r1944, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1941, 5;
	shr.b32 	%rhs, %r1941, 27;
	add.u32 	%r1945, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1942, 5;
	shr.b32 	%rhs, %r1942, 27;
	add.u32 	%r1946, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1916, 30;
	shr.b32 	%rhs, %r1916, 2;
	add.u32 	%r1947, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1913, 30;
	shr.b32 	%rhs, %r1913, 2;
	add.u32 	%r1948, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1910, 30;
	shr.b32 	%rhs, %r1910, 2;
	add.u32 	%r1949, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1907, 30;
	shr.b32 	%rhs, %r1907, 2;
	add.u32 	%r1950, %lhs, %rhs;
	}
	xor.b32  	%r1951, %r138, %r614;
	xor.b32  	%r1952, %r1951, %r634;
	add.s32 	%r1953, %r1883, %r1952;
	xor.b32  	%r1954, %r138, %r613;
	xor.b32  	%r1955, %r1954, %r633;
	add.s32 	%r1956, %r1884, %r1955;
	xor.b32  	%r1957, %r138, %r612;
	xor.b32  	%r1958, %r1957, %r632;
	add.s32 	%r1959, %r1885, %r1958;
	xor.b32  	%r1960, %r138, %r611;
	xor.b32  	%r1961, %r1960, %r631;
	add.s32 	%r1962, %r1886, %r1961;
	xor.b32  	%r1963, %r1942, %r1919;
	xor.b32  	%r1964, %r1941, %r1920;
	xor.b32  	%r1965, %r1940, %r1921;
	xor.b32  	%r1966, %r1939, %r1922;
	xor.b32  	%r1967, %r1942, %r1950;
	xor.b32  	%r1968, %r1941, %r1949;
	xor.b32  	%r1969, %r1940, %r1948;
	xor.b32  	%r1970, %r1939, %r1947;
	and.b32  	%r1971, %r1970, %r1966;
	and.b32  	%r1972, %r1969, %r1965;
	and.b32  	%r1973, %r1968, %r1964;
	and.b32  	%r1974, %r1967, %r1963;
	xor.b32  	%r1975, %r1974, %r1942;
	xor.b32  	%r1976, %r1973, %r1941;
	xor.b32  	%r1977, %r1972, %r1940;
	xor.b32  	%r1978, %r1971, %r1939;
	add.s32 	%r1979, %r1962, %r1978;
	add.s32 	%r1980, %r1959, %r1977;
	add.s32 	%r1981, %r1956, %r1976;
	add.s32 	%r1982, %r1953, %r1975;
	add.s32 	%r1983, %r1938, %r1946;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1983, 5;
	shr.b32 	%rhs, %r1983, 27;
	add.u32 	%r1984, %lhs, %rhs;
	}
	add.s32 	%r1985, %r1982, %r1984;
	add.s32 	%r1986, %r1937, %r1945;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1986, 5;
	shr.b32 	%rhs, %r1986, 27;
	add.u32 	%r1987, %lhs, %rhs;
	}
	add.s32 	%r1988, %r1981, %r1987;
	add.s32 	%r1989, %r1936, %r1944;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1989, 5;
	shr.b32 	%rhs, %r1989, 27;
	add.u32 	%r1990, %lhs, %rhs;
	}
	add.s32 	%r1991, %r1980, %r1990;
	add.s32 	%r1992, %r1935, %r1943;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1992, 5;
	shr.b32 	%rhs, %r1992, 27;
	add.u32 	%r1993, %lhs, %rhs;
	}
	add.s32 	%r1994, %r1979, %r1993;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1939, 30;
	shr.b32 	%rhs, %r1939, 2;
	add.u32 	%r1995, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1940, 30;
	shr.b32 	%rhs, %r1940, 2;
	add.u32 	%r1996, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1941, 30;
	shr.b32 	%rhs, %r1941, 2;
	add.u32 	%r1997, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1942, 30;
	shr.b32 	%rhs, %r1942, 2;
	add.u32 	%r1998, %lhs, %rhs;
	}
	xor.b32  	%r1999, %r1983, %r1950;
	xor.b32  	%r2000, %r1986, %r1949;
	xor.b32  	%r2001, %r1989, %r1948;
	xor.b32  	%r2002, %r1992, %r1947;
	xor.b32  	%r2003, %r1983, %r1998;
	xor.b32  	%r2004, %r1986, %r1997;
	xor.b32  	%r2005, %r1989, %r1996;
	xor.b32  	%r2006, %r1992, %r1995;
	and.b32  	%r2007, %r2006, %r2002;
	and.b32  	%r2008, %r2005, %r2001;
	and.b32  	%r2009, %r2004, %r2000;
	and.b32  	%r2010, %r2003, %r1999;
	xor.b32  	%r2011, %r2010, %r1983;
	xor.b32  	%r2012, %r2009, %r1986;
	xor.b32  	%r2013, %r2008, %r1989;
	xor.b32  	%r2014, %r2007, %r1992;
	add.s32 	%r2015, %r1919, %r142;
	add.s32 	%r2016, %r1920, %r142;
	add.s32 	%r2017, %r1921, %r142;
	add.s32 	%r2018, %r1922, %r142;
	add.s32 	%r2019, %r2018, %r2014;
	add.s32 	%r2020, %r2017, %r2013;
	add.s32 	%r2021, %r2016, %r2012;
	add.s32 	%r2022, %r2015, %r2011;
	add.s32 	%r2023, %r1994, -1894007588;
	add.s32 	%r2024, %r1991, -1894007588;
	add.s32 	%r2025, %r1988, -1894007588;
	add.s32 	%r2026, %r1985, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2023, 5;
	shr.b32 	%rhs, %r2023, 27;
	add.u32 	%r2027, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2024, 5;
	shr.b32 	%rhs, %r2024, 27;
	add.u32 	%r2028, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2025, 5;
	shr.b32 	%rhs, %r2025, 27;
	add.u32 	%r2029, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2026, 5;
	shr.b32 	%rhs, %r2026, 27;
	add.u32 	%r2030, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1992, 30;
	shr.b32 	%rhs, %r1992, 2;
	add.u32 	%r2031, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1989, 30;
	shr.b32 	%rhs, %r1989, 2;
	add.u32 	%r2032, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1986, 30;
	shr.b32 	%rhs, %r1986, 2;
	add.u32 	%r2033, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1983, 30;
	shr.b32 	%rhs, %r1983, 2;
	add.u32 	%r2034, %lhs, %rhs;
	}
	xor.b32  	%r2035, %r3880, %r622;
	xor.b32  	%r2036, %r2035, %r630;
	add.s32 	%r2037, %r1950, %r2036;
	xor.b32  	%r2038, %r3880, %r621;
	xor.b32  	%r2039, %r2038, %r629;
	add.s32 	%r2040, %r1949, %r2039;
	xor.b32  	%r2041, %r3880, %r620;
	xor.b32  	%r2042, %r2041, %r628;
	add.s32 	%r2043, %r1948, %r2042;
	xor.b32  	%r2044, %r3880, %r619;
	xor.b32  	%r2045, %r2044, %r627;
	add.s32 	%r2046, %r1947, %r2045;
	xor.b32  	%r2047, %r2026, %r1998;
	xor.b32  	%r2048, %r2025, %r1997;
	xor.b32  	%r2049, %r2024, %r1996;
	xor.b32  	%r2050, %r2023, %r1995;
	xor.b32  	%r2051, %r2026, %r2034;
	xor.b32  	%r2052, %r2025, %r2033;
	xor.b32  	%r2053, %r2024, %r2032;
	xor.b32  	%r2054, %r2023, %r2031;
	and.b32  	%r2055, %r2054, %r2050;
	and.b32  	%r2056, %r2053, %r2049;
	and.b32  	%r2057, %r2052, %r2048;
	and.b32  	%r2058, %r2051, %r2047;
	xor.b32  	%r2059, %r2058, %r2026;
	xor.b32  	%r2060, %r2057, %r2025;
	xor.b32  	%r2061, %r2056, %r2024;
	xor.b32  	%r2062, %r2055, %r2023;
	add.s32 	%r2063, %r2046, %r2062;
	add.s32 	%r2064, %r2043, %r2061;
	add.s32 	%r2065, %r2040, %r2060;
	add.s32 	%r2066, %r2037, %r2059;
	add.s32 	%r2067, %r2022, %r2030;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2067, 5;
	shr.b32 	%rhs, %r2067, 27;
	add.u32 	%r2068, %lhs, %rhs;
	}
	add.s32 	%r2069, %r2066, %r2068;
	add.s32 	%r2070, %r2021, %r2029;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2070, 5;
	shr.b32 	%rhs, %r2070, 27;
	add.u32 	%r2071, %lhs, %rhs;
	}
	add.s32 	%r2072, %r2065, %r2071;
	add.s32 	%r2073, %r2020, %r2028;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2073, 5;
	shr.b32 	%rhs, %r2073, 27;
	add.u32 	%r2074, %lhs, %rhs;
	}
	add.s32 	%r2075, %r2064, %r2074;
	add.s32 	%r2076, %r2019, %r2027;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2076, 5;
	shr.b32 	%rhs, %r2076, 27;
	add.u32 	%r2077, %lhs, %rhs;
	}
	add.s32 	%r2078, %r2063, %r2077;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2026, 30;
	shr.b32 	%rhs, %r2026, 2;
	add.u32 	%r2079, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2025, 30;
	shr.b32 	%rhs, %r2025, 2;
	add.u32 	%r2080, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2024, 30;
	shr.b32 	%rhs, %r2024, 2;
	add.u32 	%r2081, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2023, 30;
	shr.b32 	%rhs, %r2023, 2;
	add.u32 	%r2082, %lhs, %rhs;
	}
	xor.b32  	%r2083, %r3882, %r638;
	add.s32 	%r2084, %r1995, %r2083;
	xor.b32  	%r2085, %r3882, %r637;
	add.s32 	%r2086, %r1996, %r2085;
	xor.b32  	%r2087, %r3882, %r636;
	add.s32 	%r2088, %r1997, %r2087;
	xor.b32  	%r2089, %r3882, %r635;
	add.s32 	%r2090, %r1998, %r2089;
	xor.b32  	%r2091, %r2076, %r2031;
	xor.b32  	%r2092, %r2073, %r2032;
	xor.b32  	%r2093, %r2070, %r2033;
	xor.b32  	%r2094, %r2067, %r2034;
	xor.b32  	%r2095, %r2076, %r2082;
	xor.b32  	%r2096, %r2073, %r2081;
	xor.b32  	%r2097, %r2070, %r2080;
	xor.b32  	%r2098, %r2067, %r2079;
	and.b32  	%r2099, %r2098, %r2094;
	and.b32  	%r2100, %r2097, %r2093;
	and.b32  	%r2101, %r2096, %r2092;
	and.b32  	%r2102, %r2095, %r2091;
	xor.b32  	%r2103, %r2102, %r2076;
	xor.b32  	%r2104, %r2101, %r2073;
	xor.b32  	%r2105, %r2100, %r2070;
	xor.b32  	%r2106, %r2099, %r2067;
	add.s32 	%r2107, %r2090, %r2106;
	add.s32 	%r2108, %r2088, %r2105;
	add.s32 	%r2109, %r2086, %r2104;
	add.s32 	%r2110, %r2084, %r2103;
	add.s32 	%r2111, %r2078, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2111, 5;
	shr.b32 	%rhs, %r2111, 27;
	add.u32 	%r2112, %lhs, %rhs;
	}
	add.s32 	%r2113, %r2110, %r2112;
	add.s32 	%r2114, %r2075, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2114, 5;
	shr.b32 	%rhs, %r2114, 27;
	add.u32 	%r2115, %lhs, %rhs;
	}
	add.s32 	%r2116, %r2109, %r2115;
	add.s32 	%r2117, %r2072, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2117, 5;
	shr.b32 	%rhs, %r2117, 27;
	add.u32 	%r2118, %lhs, %rhs;
	}
	add.s32 	%r2119, %r2108, %r2118;
	add.s32 	%r2120, %r2069, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2120, 5;
	shr.b32 	%rhs, %r2120, 27;
	add.u32 	%r2121, %lhs, %rhs;
	}
	add.s32 	%r2122, %r2107, %r2121;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2076, 30;
	shr.b32 	%rhs, %r2076, 2;
	add.u32 	%r2123, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2073, 30;
	shr.b32 	%rhs, %r2073, 2;
	add.u32 	%r2124, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2070, 30;
	shr.b32 	%rhs, %r2070, 2;
	add.u32 	%r2125, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2067, 30;
	shr.b32 	%rhs, %r2067, 2;
	add.u32 	%r2126, %lhs, %rhs;
	}
	xor.b32  	%r2127, %r154, %r610;
	xor.b32  	%r2128, %r2127, %r622;
	xor.b32  	%r2129, %r2128, %r623;
	add.s32 	%r2130, %r2034, %r2129;
	xor.b32  	%r2131, %r154, %r609;
	xor.b32  	%r2132, %r2131, %r621;
	xor.b32  	%r2133, %r2132, %r624;
	add.s32 	%r2134, %r2033, %r2133;
	xor.b32  	%r2135, %r154, %r608;
	xor.b32  	%r2136, %r2135, %r620;
	xor.b32  	%r2137, %r2136, %r625;
	add.s32 	%r2138, %r2032, %r2137;
	xor.b32  	%r2139, %r154, %r607;
	xor.b32  	%r2140, %r2139, %r619;
	xor.b32  	%r2141, %r2140, %r626;
	add.s32 	%r2142, %r2031, %r2141;
	xor.b32  	%r2143, %r2120, %r2079;
	xor.b32  	%r2144, %r2117, %r2080;
	xor.b32  	%r2145, %r2114, %r2081;
	xor.b32  	%r2146, %r2111, %r2082;
	xor.b32  	%r2147, %r2120, %r2126;
	xor.b32  	%r2148, %r2117, %r2125;
	xor.b32  	%r2149, %r2114, %r2124;
	xor.b32  	%r2150, %r2111, %r2123;
	and.b32  	%r2151, %r2150, %r2146;
	and.b32  	%r2152, %r2149, %r2145;
	and.b32  	%r2153, %r2148, %r2144;
	and.b32  	%r2154, %r2147, %r2143;
	xor.b32  	%r2155, %r2154, %r2120;
	xor.b32  	%r2156, %r2153, %r2117;
	xor.b32  	%r2157, %r2152, %r2114;
	xor.b32  	%r2158, %r2151, %r2111;
	add.s32 	%r2159, %r2142, %r2158;
	add.s32 	%r2160, %r2138, %r2157;
	add.s32 	%r2161, %r2134, %r2156;
	add.s32 	%r2162, %r2130, %r2155;
	add.s32 	%r2163, %r2122, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2163, 5;
	shr.b32 	%rhs, %r2163, 27;
	add.u32 	%r2164, %lhs, %rhs;
	}
	add.s32 	%r2165, %r2162, %r2164;
	add.s32 	%r2166, %r2119, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2166, 5;
	shr.b32 	%rhs, %r2166, 27;
	add.u32 	%r2167, %lhs, %rhs;
	}
	add.s32 	%r2168, %r2161, %r2167;
	add.s32 	%r2169, %r2116, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2169, 5;
	shr.b32 	%rhs, %r2169, 27;
	add.u32 	%r2170, %lhs, %rhs;
	}
	add.s32 	%r2171, %r2160, %r2170;
	add.s32 	%r2172, %r2113, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2172, 5;
	shr.b32 	%rhs, %r2172, 27;
	add.u32 	%r2173, %lhs, %rhs;
	}
	add.s32 	%r2174, %r2159, %r2173;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2111, 30;
	shr.b32 	%rhs, %r2111, 2;
	add.u32 	%r2175, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2114, 30;
	shr.b32 	%rhs, %r2114, 2;
	add.u32 	%r2176, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2117, 30;
	shr.b32 	%rhs, %r2117, 2;
	add.u32 	%r2177, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2120, 30;
	shr.b32 	%rhs, %r2120, 2;
	add.u32 	%r2178, %lhs, %rhs;
	}
	xor.b32  	%r2179, %r2163, %r2126;
	xor.b32  	%r2180, %r2166, %r2125;
	xor.b32  	%r2181, %r2169, %r2124;
	xor.b32  	%r2182, %r2172, %r2123;
	xor.b32  	%r2183, %r2163, %r2178;
	xor.b32  	%r2184, %r2166, %r2177;
	xor.b32  	%r2185, %r2169, %r2176;
	xor.b32  	%r2186, %r2172, %r2175;
	and.b32  	%r2187, %r2186, %r2182;
	and.b32  	%r2188, %r2185, %r2181;
	and.b32  	%r2189, %r2184, %r2180;
	and.b32  	%r2190, %r2183, %r2179;
	xor.b32  	%r2191, %r2190, %r2163;
	xor.b32  	%r2192, %r2189, %r2166;
	xor.b32  	%r2193, %r2188, %r2169;
	xor.b32  	%r2194, %r2187, %r2172;
	add.s32 	%r2195, %r2079, %r158;
	add.s32 	%r2196, %r2080, %r158;
	add.s32 	%r2197, %r2081, %r158;
	add.s32 	%r2198, %r2082, %r158;
	add.s32 	%r2199, %r2198, %r2194;
	add.s32 	%r2200, %r2197, %r2193;
	add.s32 	%r2201, %r2196, %r2192;
	add.s32 	%r2202, %r2195, %r2191;
	add.s32 	%r2203, %r2174, -1894007588;
	add.s32 	%r2204, %r2171, -1894007588;
	add.s32 	%r2205, %r2168, -1894007588;
	add.s32 	%r2206, %r2165, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2203, 5;
	shr.b32 	%rhs, %r2203, 27;
	add.u32 	%r2207, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2204, 5;
	shr.b32 	%rhs, %r2204, 27;
	add.u32 	%r2208, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2205, 5;
	shr.b32 	%rhs, %r2205, 27;
	add.u32 	%r2209, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2206, 5;
	shr.b32 	%rhs, %r2206, 27;
	add.u32 	%r2210, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2172, 30;
	shr.b32 	%rhs, %r2172, 2;
	add.u32 	%r2211, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2169, 30;
	shr.b32 	%rhs, %r2169, 2;
	add.u32 	%r2212, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2166, 30;
	shr.b32 	%rhs, %r2166, 2;
	add.u32 	%r2213, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2163, 30;
	shr.b32 	%rhs, %r2163, 2;
	add.u32 	%r2214, %lhs, %rhs;
	}
	xor.b32  	%r2215, %r162, %r614;
	xor.b32  	%r2216, %r2215, %r642;
	add.s32 	%r2217, %r2126, %r2216;
	xor.b32  	%r2218, %r162, %r613;
	xor.b32  	%r2219, %r2218, %r641;
	add.s32 	%r2220, %r2125, %r2219;
	xor.b32  	%r2221, %r162, %r612;
	xor.b32  	%r2222, %r2221, %r640;
	add.s32 	%r2223, %r2124, %r2222;
	xor.b32  	%r2224, %r162, %r611;
	xor.b32  	%r2225, %r2224, %r639;
	add.s32 	%r2226, %r2123, %r2225;
	xor.b32  	%r2227, %r2206, %r2178;
	xor.b32  	%r2228, %r2205, %r2177;
	xor.b32  	%r2229, %r2204, %r2176;
	xor.b32  	%r2230, %r2203, %r2175;
	xor.b32  	%r2231, %r2206, %r2214;
	xor.b32  	%r2232, %r2205, %r2213;
	xor.b32  	%r2233, %r2204, %r2212;
	xor.b32  	%r2234, %r2203, %r2211;
	and.b32  	%r2235, %r2234, %r2230;
	and.b32  	%r2236, %r2233, %r2229;
	and.b32  	%r2237, %r2232, %r2228;
	and.b32  	%r2238, %r2231, %r2227;
	xor.b32  	%r2239, %r2238, %r2206;
	xor.b32  	%r2240, %r2237, %r2205;
	xor.b32  	%r2241, %r2236, %r2204;
	xor.b32  	%r2242, %r2235, %r2203;
	add.s32 	%r2243, %r2226, %r2242;
	add.s32 	%r2244, %r2223, %r2241;
	add.s32 	%r2245, %r2220, %r2240;
	add.s32 	%r2246, %r2217, %r2239;
	add.s32 	%r2247, %r2202, %r2210;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2247, 5;
	shr.b32 	%rhs, %r2247, 27;
	add.u32 	%r2248, %lhs, %rhs;
	}
	add.s32 	%r2249, %r2246, %r2248;
	add.s32 	%r2250, %r2201, %r2209;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2250, 5;
	shr.b32 	%rhs, %r2250, 27;
	add.u32 	%r2251, %lhs, %rhs;
	}
	add.s32 	%r2252, %r2245, %r2251;
	add.s32 	%r2253, %r2200, %r2208;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2253, 5;
	shr.b32 	%rhs, %r2253, 27;
	add.u32 	%r2254, %lhs, %rhs;
	}
	add.s32 	%r2255, %r2244, %r2254;
	add.s32 	%r2256, %r2199, %r2207;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2256, 5;
	shr.b32 	%rhs, %r2256, 27;
	add.u32 	%r2257, %lhs, %rhs;
	}
	add.s32 	%r2258, %r2243, %r2257;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2206, 30;
	shr.b32 	%rhs, %r2206, 2;
	add.u32 	%r2259, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2205, 30;
	shr.b32 	%rhs, %r2205, 2;
	add.u32 	%r2260, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2204, 30;
	shr.b32 	%rhs, %r2204, 2;
	add.u32 	%r2261, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2203, 30;
	shr.b32 	%rhs, %r2203, 2;
	add.u32 	%r2262, %lhs, %rhs;
	}
	xor.b32  	%r2263, %r166, %r686;
	add.s32 	%r2264, %r2175, %r2263;
	xor.b32  	%r2265, %r166, %r685;
	add.s32 	%r2266, %r2176, %r2265;
	xor.b32  	%r2267, %r166, %r684;
	add.s32 	%r2268, %r2177, %r2267;
	xor.b32  	%r2269, %r166, %r683;
	add.s32 	%r2270, %r2178, %r2269;
	xor.b32  	%r2271, %r2256, %r2211;
	xor.b32  	%r2272, %r2253, %r2212;
	xor.b32  	%r2273, %r2250, %r2213;
	xor.b32  	%r2274, %r2247, %r2214;
	xor.b32  	%r2275, %r2256, %r2262;
	xor.b32  	%r2276, %r2253, %r2261;
	xor.b32  	%r2277, %r2250, %r2260;
	xor.b32  	%r2278, %r2247, %r2259;
	and.b32  	%r2279, %r2278, %r2274;
	and.b32  	%r2280, %r2277, %r2273;
	and.b32  	%r2281, %r2276, %r2272;
	and.b32  	%r2282, %r2275, %r2271;
	xor.b32  	%r2283, %r2282, %r2256;
	xor.b32  	%r2284, %r2281, %r2253;
	xor.b32  	%r2285, %r2280, %r2250;
	xor.b32  	%r2286, %r2279, %r2247;
	add.s32 	%r2287, %r2270, %r2286;
	add.s32 	%r2288, %r2268, %r2285;
	add.s32 	%r2289, %r2266, %r2284;
	add.s32 	%r2290, %r2264, %r2283;
	add.s32 	%r2291, %r2258, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2291, 5;
	shr.b32 	%rhs, %r2291, 27;
	add.u32 	%r2292, %lhs, %rhs;
	}
	add.s32 	%r2293, %r2290, %r2292;
	add.s32 	%r2294, %r2255, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2294, 5;
	shr.b32 	%rhs, %r2294, 27;
	add.u32 	%r2295, %lhs, %rhs;
	}
	add.s32 	%r2296, %r2289, %r2295;
	add.s32 	%r2297, %r2252, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2297, 5;
	shr.b32 	%rhs, %r2297, 27;
	add.u32 	%r2298, %lhs, %rhs;
	}
	add.s32 	%r2299, %r2288, %r2298;
	add.s32 	%r2300, %r2249, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2300, 5;
	shr.b32 	%rhs, %r2300, 27;
	add.u32 	%r2301, %lhs, %rhs;
	}
	add.s32 	%r2302, %r2287, %r2301;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2256, 30;
	shr.b32 	%rhs, %r2256, 2;
	add.u32 	%r2303, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2253, 30;
	shr.b32 	%rhs, %r2253, 2;
	add.u32 	%r2304, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2250, 30;
	shr.b32 	%rhs, %r2250, 2;
	add.u32 	%r2305, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2247, 30;
	shr.b32 	%rhs, %r2247, 2;
	add.u32 	%r2306, %lhs, %rhs;
	}
	xor.b32  	%r2307, %r170, %r610;
	xor.b32  	%r2308, %r2307, %r683;
	xor.b32  	%r2309, %r2308, %r618;
	xor.b32  	%r2310, %r2309, %r635;
	add.s32 	%r2311, %r2214, %r2310;
	xor.b32  	%r2312, %r170, %r609;
	xor.b32  	%r2313, %r2312, %r684;
	xor.b32  	%r2314, %r2313, %r617;
	xor.b32  	%r2315, %r2314, %r636;
	add.s32 	%r2316, %r2213, %r2315;
	xor.b32  	%r2317, %r170, %r608;
	xor.b32  	%r2318, %r2317, %r685;
	xor.b32  	%r2319, %r2318, %r616;
	xor.b32  	%r2320, %r2319, %r637;
	add.s32 	%r2321, %r2212, %r2320;
	xor.b32  	%r2322, %r170, %r607;
	xor.b32  	%r2323, %r2322, %r686;
	xor.b32  	%r2324, %r2323, %r615;
	xor.b32  	%r2325, %r2324, %r638;
	add.s32 	%r2326, %r2211, %r2325;
	xor.b32  	%r2327, %r2300, %r2259;
	xor.b32  	%r2328, %r2297, %r2260;
	xor.b32  	%r2329, %r2294, %r2261;
	xor.b32  	%r2330, %r2291, %r2262;
	xor.b32  	%r2331, %r2300, %r2306;
	xor.b32  	%r2332, %r2297, %r2305;
	xor.b32  	%r2333, %r2294, %r2304;
	xor.b32  	%r2334, %r2291, %r2303;
	and.b32  	%r2335, %r2334, %r2330;
	and.b32  	%r2336, %r2333, %r2329;
	and.b32  	%r2337, %r2332, %r2328;
	and.b32  	%r2338, %r2331, %r2327;
	xor.b32  	%r2339, %r2338, %r2300;
	xor.b32  	%r2340, %r2337, %r2297;
	xor.b32  	%r2341, %r2336, %r2294;
	xor.b32  	%r2342, %r2335, %r2291;
	add.s32 	%r2343, %r2326, %r2342;
	add.s32 	%r2344, %r2321, %r2341;
	add.s32 	%r2345, %r2316, %r2340;
	add.s32 	%r2346, %r2311, %r2339;
	add.s32 	%r2347, %r2302, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2347, 5;
	shr.b32 	%rhs, %r2347, 27;
	add.u32 	%r2348, %lhs, %rhs;
	}
	add.s32 	%r2349, %r2346, %r2348;
	add.s32 	%r2350, %r2299, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2350, 5;
	shr.b32 	%rhs, %r2350, 27;
	add.u32 	%r2351, %lhs, %rhs;
	}
	add.s32 	%r2352, %r2345, %r2351;
	add.s32 	%r2353, %r2296, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2353, 5;
	shr.b32 	%rhs, %r2353, 27;
	add.u32 	%r2354, %lhs, %rhs;
	}
	add.s32 	%r2355, %r2344, %r2354;
	add.s32 	%r2356, %r2293, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2356, 5;
	shr.b32 	%rhs, %r2356, 27;
	add.u32 	%r2357, %lhs, %rhs;
	}
	add.s32 	%r2358, %r2343, %r2357;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2300, 30;
	shr.b32 	%rhs, %r2300, 2;
	add.u32 	%r2359, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2297, 30;
	shr.b32 	%rhs, %r2297, 2;
	add.u32 	%r2360, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2294, 30;
	shr.b32 	%rhs, %r2294, 2;
	add.u32 	%r2361, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2291, 30;
	shr.b32 	%rhs, %r2291, 2;
	add.u32 	%r2362, %lhs, %rhs;
	}
	xor.b32  	%r2363, %r174, %r643;
	add.s32 	%r2364, %r2262, %r2363;
	xor.b32  	%r2365, %r174, %r644;
	add.s32 	%r2366, %r2261, %r2365;
	xor.b32  	%r2367, %r174, %r645;
	add.s32 	%r2368, %r2260, %r2367;
	xor.b32  	%r2369, %r174, %r646;
	add.s32 	%r2370, %r2259, %r2369;
	xor.b32  	%r2371, %r2356, %r2303;
	xor.b32  	%r2372, %r2353, %r2304;
	xor.b32  	%r2373, %r2350, %r2305;
	xor.b32  	%r2374, %r2347, %r2306;
	xor.b32  	%r2375, %r2356, %r2362;
	xor.b32  	%r2376, %r2353, %r2361;
	xor.b32  	%r2377, %r2350, %r2360;
	xor.b32  	%r2378, %r2347, %r2359;
	and.b32  	%r2379, %r2378, %r2374;
	and.b32  	%r2380, %r2377, %r2373;
	and.b32  	%r2381, %r2376, %r2372;
	and.b32  	%r2382, %r2375, %r2371;
	xor.b32  	%r2383, %r2382, %r2356;
	xor.b32  	%r2384, %r2381, %r2353;
	xor.b32  	%r2385, %r2380, %r2350;
	xor.b32  	%r2386, %r2379, %r2347;
	add.s32 	%r2387, %r2370, %r2386;
	add.s32 	%r2388, %r2368, %r2385;
	add.s32 	%r2389, %r2366, %r2384;
	add.s32 	%r2390, %r2364, %r2383;
	add.s32 	%r2391, %r2358, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2391, 5;
	shr.b32 	%rhs, %r2391, 27;
	add.u32 	%r2392, %lhs, %rhs;
	}
	add.s32 	%r2393, %r2390, %r2392;
	add.s32 	%r2394, %r2355, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2394, 5;
	shr.b32 	%rhs, %r2394, 27;
	add.u32 	%r2395, %lhs, %rhs;
	}
	add.s32 	%r2396, %r2389, %r2395;
	add.s32 	%r2397, %r2352, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2397, 5;
	shr.b32 	%rhs, %r2397, 27;
	add.u32 	%r2398, %lhs, %rhs;
	}
	add.s32 	%r2399, %r2388, %r2398;
	add.s32 	%r2400, %r2349, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2400, 5;
	shr.b32 	%rhs, %r2400, 27;
	add.u32 	%r2401, %lhs, %rhs;
	}
	add.s32 	%r2402, %r2387, %r2401;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2356, 30;
	shr.b32 	%rhs, %r2356, 2;
	add.u32 	%r2403, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2353, 30;
	shr.b32 	%rhs, %r2353, 2;
	add.u32 	%r2404, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2350, 30;
	shr.b32 	%rhs, %r2350, 2;
	add.u32 	%r2405, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2347, 30;
	shr.b32 	%rhs, %r2347, 2;
	add.u32 	%r2406, %lhs, %rhs;
	}
	xor.b32  	%r2407, %r178, %r630;
	add.s32 	%r2408, %r2306, %r2407;
	xor.b32  	%r2409, %r178, %r629;
	add.s32 	%r2410, %r2305, %r2409;
	xor.b32  	%r2411, %r178, %r628;
	add.s32 	%r2412, %r2304, %r2411;
	xor.b32  	%r2413, %r178, %r627;
	add.s32 	%r2414, %r2303, %r2413;
	xor.b32  	%r2415, %r2400, %r2359;
	xor.b32  	%r2416, %r2397, %r2360;
	xor.b32  	%r2417, %r2394, %r2361;
	xor.b32  	%r2418, %r2391, %r2362;
	xor.b32  	%r2419, %r2400, %r2406;
	xor.b32  	%r2420, %r2397, %r2405;
	xor.b32  	%r2421, %r2394, %r2404;
	xor.b32  	%r2422, %r2391, %r2403;
	and.b32  	%r2423, %r2422, %r2418;
	and.b32  	%r2424, %r2421, %r2417;
	and.b32  	%r2425, %r2420, %r2416;
	and.b32  	%r2426, %r2419, %r2415;
	xor.b32  	%r2427, %r2426, %r2400;
	xor.b32  	%r2428, %r2425, %r2397;
	xor.b32  	%r2429, %r2424, %r2394;
	xor.b32  	%r2430, %r2423, %r2391;
	add.s32 	%r2431, %r2414, %r2430;
	add.s32 	%r2432, %r2412, %r2429;
	add.s32 	%r2433, %r2410, %r2428;
	add.s32 	%r2434, %r2408, %r2427;
	add.s32 	%r2435, %r2402, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2435, 5;
	shr.b32 	%rhs, %r2435, 27;
	add.u32 	%r2436, %lhs, %rhs;
	}
	add.s32 	%r2437, %r2434, %r2436;
	add.s32 	%r2438, %r2399, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2438, 5;
	shr.b32 	%rhs, %r2438, 27;
	add.u32 	%r2439, %lhs, %rhs;
	}
	add.s32 	%r2440, %r2433, %r2439;
	add.s32 	%r2441, %r2396, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2441, 5;
	shr.b32 	%rhs, %r2441, 27;
	add.u32 	%r2442, %lhs, %rhs;
	}
	add.s32 	%r2443, %r2432, %r2442;
	add.s32 	%r2444, %r2393, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2444, 5;
	shr.b32 	%rhs, %r2444, 27;
	add.u32 	%r2445, %lhs, %rhs;
	}
	add.s32 	%r2446, %r2431, %r2445;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2400, 30;
	shr.b32 	%rhs, %r2400, 2;
	add.u32 	%r2447, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2397, 30;
	shr.b32 	%rhs, %r2397, 2;
	add.u32 	%r2448, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2394, 30;
	shr.b32 	%rhs, %r2394, 2;
	add.u32 	%r2449, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2391, 30;
	shr.b32 	%rhs, %r2391, 2;
	add.u32 	%r2450, %lhs, %rhs;
	}
	xor.b32  	%r2451, %r182, %r682;
	add.s32 	%r2452, %r2362, %r2451;
	xor.b32  	%r2453, %r182, %r681;
	add.s32 	%r2454, %r2361, %r2453;
	xor.b32  	%r2455, %r182, %r680;
	add.s32 	%r2456, %r2360, %r2455;
	xor.b32  	%r2457, %r182, %r679;
	add.s32 	%r2458, %r2359, %r2457;
	xor.b32  	%r2459, %r2444, %r2403;
	xor.b32  	%r2460, %r2441, %r2404;
	xor.b32  	%r2461, %r2438, %r2405;
	xor.b32  	%r2462, %r2435, %r2406;
	xor.b32  	%r2463, %r2444, %r2450;
	xor.b32  	%r2464, %r2441, %r2449;
	xor.b32  	%r2465, %r2438, %r2448;
	xor.b32  	%r2466, %r2435, %r2447;
	and.b32  	%r2467, %r2466, %r2462;
	and.b32  	%r2468, %r2465, %r2461;
	and.b32  	%r2469, %r2464, %r2460;
	and.b32  	%r2470, %r2463, %r2459;
	xor.b32  	%r2471, %r2470, %r2444;
	xor.b32  	%r2472, %r2469, %r2441;
	xor.b32  	%r2473, %r2468, %r2438;
	xor.b32  	%r2474, %r2467, %r2435;
	add.s32 	%r2475, %r2458, %r2474;
	add.s32 	%r2476, %r2456, %r2473;
	add.s32 	%r2477, %r2454, %r2472;
	add.s32 	%r2478, %r2452, %r2471;
	add.s32 	%r2479, %r2446, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2479, 5;
	shr.b32 	%rhs, %r2479, 27;
	add.u32 	%r2480, %lhs, %rhs;
	}
	add.s32 	%r2481, %r2478, %r2480;
	add.s32 	%r2482, %r2443, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2482, 5;
	shr.b32 	%rhs, %r2482, 27;
	add.u32 	%r2483, %lhs, %rhs;
	}
	add.s32 	%r2484, %r2477, %r2483;
	add.s32 	%r2485, %r2440, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2485, 5;
	shr.b32 	%rhs, %r2485, 27;
	add.u32 	%r2486, %lhs, %rhs;
	}
	add.s32 	%r2487, %r2476, %r2486;
	add.s32 	%r2488, %r2437, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2488, 5;
	shr.b32 	%rhs, %r2488, 27;
	add.u32 	%r2489, %lhs, %rhs;
	}
	add.s32 	%r2490, %r2475, %r2489;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2444, 30;
	shr.b32 	%rhs, %r2444, 2;
	add.u32 	%r2491, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2441, 30;
	shr.b32 	%rhs, %r2441, 2;
	add.u32 	%r2492, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2438, 30;
	shr.b32 	%rhs, %r2438, 2;
	add.u32 	%r2493, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2435, 30;
	shr.b32 	%rhs, %r2435, 2;
	add.u32 	%r2494, %lhs, %rhs;
	}
	xor.b32  	%r2495, %r186, %r683;
	xor.b32  	%r2496, %r2495, %r650;
	add.s32 	%r2497, %r2406, %r2496;
	xor.b32  	%r2498, %r186, %r684;
	xor.b32  	%r2499, %r2498, %r649;
	add.s32 	%r2500, %r2405, %r2499;
	xor.b32  	%r2501, %r186, %r685;
	xor.b32  	%r2502, %r2501, %r648;
	add.s32 	%r2503, %r2404, %r2502;
	xor.b32  	%r2504, %r186, %r686;
	xor.b32  	%r2505, %r2504, %r647;
	add.s32 	%r2506, %r2403, %r2505;
	xor.b32  	%r2507, %r2488, %r2447;
	xor.b32  	%r2508, %r2485, %r2448;
	xor.b32  	%r2509, %r2482, %r2449;
	xor.b32  	%r2510, %r2479, %r2450;
	xor.b32  	%r2511, %r2488, %r2494;
	xor.b32  	%r2512, %r2485, %r2493;
	xor.b32  	%r2513, %r2482, %r2492;
	xor.b32  	%r2514, %r2479, %r2491;
	and.b32  	%r2515, %r2514, %r2510;
	and.b32  	%r2516, %r2513, %r2509;
	and.b32  	%r2517, %r2512, %r2508;
	and.b32  	%r2518, %r2511, %r2507;
	xor.b32  	%r2519, %r2518, %r2488;
	xor.b32  	%r2520, %r2517, %r2485;
	xor.b32  	%r2521, %r2516, %r2482;
	xor.b32  	%r2522, %r2515, %r2479;
	add.s32 	%r2523, %r2506, %r2522;
	add.s32 	%r2524, %r2503, %r2521;
	add.s32 	%r2525, %r2500, %r2520;
	add.s32 	%r2526, %r2497, %r2519;
	add.s32 	%r2527, %r2490, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2527, 5;
	shr.b32 	%rhs, %r2527, 27;
	add.u32 	%r2528, %lhs, %rhs;
	}
	add.s32 	%r2529, %r2526, %r2528;
	add.s32 	%r2530, %r2487, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2530, 5;
	shr.b32 	%rhs, %r2530, 27;
	add.u32 	%r2531, %lhs, %rhs;
	}
	add.s32 	%r2532, %r2525, %r2531;
	add.s32 	%r2533, %r2484, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2533, 5;
	shr.b32 	%rhs, %r2533, 27;
	add.u32 	%r2534, %lhs, %rhs;
	}
	add.s32 	%r2535, %r2524, %r2534;
	add.s32 	%r2536, %r2481, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2536, 5;
	shr.b32 	%rhs, %r2536, 27;
	add.u32 	%r2537, %lhs, %rhs;
	}
	add.s32 	%r2538, %r2523, %r2537;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2479, 30;
	shr.b32 	%rhs, %r2479, 2;
	add.u32 	%r2539, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2482, 30;
	shr.b32 	%rhs, %r2482, 2;
	add.u32 	%r2540, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2485, 30;
	shr.b32 	%rhs, %r2485, 2;
	add.u32 	%r2541, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2488, 30;
	shr.b32 	%rhs, %r2488, 2;
	add.u32 	%r2542, %lhs, %rhs;
	}
	xor.b32  	%r2543, %r2527, %r2494;
	xor.b32  	%r2544, %r2530, %r2493;
	xor.b32  	%r2545, %r2533, %r2492;
	xor.b32  	%r2546, %r2536, %r2491;
	xor.b32  	%r2547, %r2527, %r2542;
	xor.b32  	%r2548, %r2530, %r2541;
	xor.b32  	%r2549, %r2533, %r2540;
	xor.b32  	%r2550, %r2536, %r2539;
	and.b32  	%r2551, %r2550, %r2546;
	and.b32  	%r2552, %r2549, %r2545;
	and.b32  	%r2553, %r2548, %r2544;
	and.b32  	%r2554, %r2547, %r2543;
	xor.b32  	%r2555, %r2554, %r2527;
	xor.b32  	%r2556, %r2553, %r2530;
	xor.b32  	%r2557, %r2552, %r2533;
	xor.b32  	%r2558, %r2551, %r2536;
	add.s32 	%r2559, %r2447, %r190;
	add.s32 	%r2560, %r2448, %r190;
	add.s32 	%r2561, %r2449, %r190;
	add.s32 	%r2562, %r2450, %r190;
	add.s32 	%r2563, %r2562, %r2558;
	add.s32 	%r2564, %r2561, %r2557;
	add.s32 	%r2565, %r2560, %r2556;
	add.s32 	%r2566, %r2559, %r2555;
	add.s32 	%r2567, %r2538, -1894007588;
	add.s32 	%r2568, %r2535, -1894007588;
	add.s32 	%r2569, %r2532, -1894007588;
	add.s32 	%r2570, %r2529, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2567, 5;
	shr.b32 	%rhs, %r2567, 27;
	add.u32 	%r2571, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2568, 5;
	shr.b32 	%rhs, %r2568, 27;
	add.u32 	%r2572, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2569, 5;
	shr.b32 	%rhs, %r2569, 27;
	add.u32 	%r2573, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2570, 5;
	shr.b32 	%rhs, %r2570, 27;
	add.u32 	%r2574, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2536, 30;
	shr.b32 	%rhs, %r2536, 2;
	add.u32 	%r2575, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2533, 30;
	shr.b32 	%rhs, %r2533, 2;
	add.u32 	%r2576, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2530, 30;
	shr.b32 	%rhs, %r2530, 2;
	add.u32 	%r2577, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2527, 30;
	shr.b32 	%rhs, %r2527, 2;
	add.u32 	%r2578, %lhs, %rhs;
	}
	xor.b32  	%r2579, %r194, %r623;
	xor.b32  	%r2580, %r2579, %r635;
	xor.b32  	%r2581, %r2580, %r646;
	add.s32 	%r2582, %r2494, %r2581;
	xor.b32  	%r2583, %r194, %r624;
	xor.b32  	%r2584, %r2583, %r636;
	xor.b32  	%r2585, %r2584, %r645;
	add.s32 	%r2586, %r2493, %r2585;
	xor.b32  	%r2587, %r194, %r625;
	xor.b32  	%r2588, %r2587, %r637;
	xor.b32  	%r2589, %r2588, %r644;
	add.s32 	%r2590, %r2492, %r2589;
	xor.b32  	%r2591, %r194, %r626;
	xor.b32  	%r2592, %r2591, %r638;
	xor.b32  	%r2593, %r2592, %r643;
	add.s32 	%r2594, %r2491, %r2593;
	xor.b32  	%r2595, %r2570, %r2542;
	xor.b32  	%r2596, %r2569, %r2541;
	xor.b32  	%r2597, %r2568, %r2540;
	xor.b32  	%r2598, %r2567, %r2539;
	xor.b32  	%r2599, %r2570, %r2578;
	xor.b32  	%r2600, %r2569, %r2577;
	xor.b32  	%r2601, %r2568, %r2576;
	xor.b32  	%r2602, %r2567, %r2575;
	and.b32  	%r2603, %r2602, %r2598;
	and.b32  	%r2604, %r2601, %r2597;
	and.b32  	%r2605, %r2600, %r2596;
	and.b32  	%r2606, %r2599, %r2595;
	xor.b32  	%r2607, %r2606, %r2570;
	xor.b32  	%r2608, %r2605, %r2569;
	xor.b32  	%r2609, %r2604, %r2568;
	xor.b32  	%r2610, %r2603, %r2567;
	add.s32 	%r2611, %r2594, %r2610;
	add.s32 	%r2612, %r2590, %r2609;
	add.s32 	%r2613, %r2586, %r2608;
	add.s32 	%r2614, %r2582, %r2607;
	add.s32 	%r2615, %r2566, %r2574;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2615, 5;
	shr.b32 	%rhs, %r2615, 27;
	add.u32 	%r2616, %lhs, %rhs;
	}
	add.s32 	%r2617, %r2614, %r2616;
	add.s32 	%r2618, %r2565, %r2573;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2618, 5;
	shr.b32 	%rhs, %r2618, 27;
	add.u32 	%r2619, %lhs, %rhs;
	}
	add.s32 	%r2620, %r2613, %r2619;
	add.s32 	%r2621, %r2564, %r2572;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2621, 5;
	shr.b32 	%rhs, %r2621, 27;
	add.u32 	%r2622, %lhs, %rhs;
	}
	add.s32 	%r2623, %r2612, %r2622;
	add.s32 	%r2624, %r2563, %r2571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2624, 5;
	shr.b32 	%rhs, %r2624, 27;
	add.u32 	%r2625, %lhs, %rhs;
	}
	add.s32 	%r2626, %r2611, %r2625;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2570, 30;
	shr.b32 	%rhs, %r2570, 2;
	add.u32 	%r2627, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2569, 30;
	shr.b32 	%rhs, %r2569, 2;
	add.u32 	%r2628, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2568, 30;
	shr.b32 	%rhs, %r2568, 2;
	add.u32 	%r2629, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2567, 30;
	shr.b32 	%rhs, %r2567, 2;
	add.u32 	%r2630, %lhs, %rhs;
	}
	xor.b32  	%r2631, %r198, %r654;
	add.s32 	%r2632, %r2539, %r2631;
	xor.b32  	%r2633, %r198, %r653;
	add.s32 	%r2634, %r2540, %r2633;
	xor.b32  	%r2635, %r198, %r652;
	add.s32 	%r2636, %r2541, %r2635;
	xor.b32  	%r2637, %r198, %r651;
	add.s32 	%r2638, %r2542, %r2637;
	xor.b32  	%r2639, %r2624, %r2575;
	xor.b32  	%r2640, %r2621, %r2576;
	xor.b32  	%r2641, %r2618, %r2577;
	xor.b32  	%r2642, %r2615, %r2578;
	xor.b32  	%r2643, %r2624, %r2630;
	xor.b32  	%r2644, %r2621, %r2629;
	xor.b32  	%r2645, %r2618, %r2628;
	xor.b32  	%r2646, %r2615, %r2627;
	and.b32  	%r2647, %r2646, %r2642;
	and.b32  	%r2648, %r2645, %r2641;
	and.b32  	%r2649, %r2644, %r2640;
	and.b32  	%r2650, %r2643, %r2639;
	xor.b32  	%r2651, %r2650, %r2624;
	xor.b32  	%r2652, %r2649, %r2621;
	xor.b32  	%r2653, %r2648, %r2618;
	xor.b32  	%r2654, %r2647, %r2615;
	add.s32 	%r2655, %r2638, %r2654;
	add.s32 	%r2656, %r2636, %r2653;
	add.s32 	%r2657, %r2634, %r2652;
	add.s32 	%r2658, %r2632, %r2651;
	add.s32 	%r2659, %r2626, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2659, 5;
	shr.b32 	%rhs, %r2659, 27;
	add.u32 	%r2660, %lhs, %rhs;
	}
	add.s32 	%r2661, %r2658, %r2660;
	add.s32 	%r2662, %r2623, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2662, 5;
	shr.b32 	%rhs, %r2662, 27;
	add.u32 	%r2663, %lhs, %rhs;
	}
	add.s32 	%r2664, %r2657, %r2663;
	add.s32 	%r2665, %r2620, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2665, 5;
	shr.b32 	%rhs, %r2665, 27;
	add.u32 	%r2666, %lhs, %rhs;
	}
	add.s32 	%r2667, %r2656, %r2666;
	add.s32 	%r2668, %r2617, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2668, 5;
	shr.b32 	%rhs, %r2668, 27;
	add.u32 	%r2669, %lhs, %rhs;
	}
	add.s32 	%r2670, %r2655, %r2669;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2624, 30;
	shr.b32 	%rhs, %r2624, 2;
	add.u32 	%r2671, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2621, 30;
	shr.b32 	%rhs, %r2621, 2;
	add.u32 	%r2672, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2618, 30;
	shr.b32 	%rhs, %r2618, 2;
	add.u32 	%r2673, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2615, 30;
	shr.b32 	%rhs, %r2615, 2;
	add.u32 	%r2674, %lhs, %rhs;
	}
	xor.b32  	%r2675, %r202, %r694;
	xor.b32  	%r2676, %r2675, %r635;
	xor.b32  	%r2677, %r2676, %r642;
	add.s32 	%r2678, %r2578, %r2677;
	xor.b32  	%r2679, %r202, %r693;
	xor.b32  	%r2680, %r2679, %r636;
	xor.b32  	%r2681, %r2680, %r641;
	add.s32 	%r2682, %r2577, %r2681;
	xor.b32  	%r2683, %r202, %r692;
	xor.b32  	%r2684, %r2683, %r637;
	xor.b32  	%r2685, %r2684, %r640;
	add.s32 	%r2686, %r2576, %r2685;
	xor.b32  	%r2687, %r202, %r691;
	xor.b32  	%r2688, %r2687, %r638;
	xor.b32  	%r2689, %r2688, %r639;
	add.s32 	%r2690, %r2575, %r2689;
	xor.b32  	%r2691, %r2668, %r2627;
	xor.b32  	%r2692, %r2665, %r2628;
	xor.b32  	%r2693, %r2662, %r2629;
	xor.b32  	%r2694, %r2659, %r2630;
	xor.b32  	%r2695, %r2668, %r2674;
	xor.b32  	%r2696, %r2665, %r2673;
	xor.b32  	%r2697, %r2662, %r2672;
	xor.b32  	%r2698, %r2659, %r2671;
	and.b32  	%r2699, %r2698, %r2694;
	and.b32  	%r2700, %r2697, %r2693;
	and.b32  	%r2701, %r2696, %r2692;
	and.b32  	%r2702, %r2695, %r2691;
	xor.b32  	%r2703, %r2702, %r2668;
	xor.b32  	%r2704, %r2701, %r2665;
	xor.b32  	%r2705, %r2700, %r2662;
	xor.b32  	%r2706, %r2699, %r2659;
	add.s32 	%r2707, %r2690, %r2706;
	add.s32 	%r2708, %r2686, %r2705;
	add.s32 	%r2709, %r2682, %r2704;
	add.s32 	%r2710, %r2678, %r2703;
	add.s32 	%r2711, %r2670, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2711, 5;
	shr.b32 	%rhs, %r2711, 27;
	add.u32 	%r2712, %lhs, %rhs;
	}
	add.s32 	%r2713, %r2710, %r2712;
	add.s32 	%r2714, %r2667, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2714, 5;
	shr.b32 	%rhs, %r2714, 27;
	add.u32 	%r2715, %lhs, %rhs;
	}
	add.s32 	%r2716, %r2709, %r2715;
	add.s32 	%r2717, %r2664, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2717, 5;
	shr.b32 	%rhs, %r2717, 27;
	add.u32 	%r2718, %lhs, %rhs;
	}
	add.s32 	%r2719, %r2708, %r2718;
	add.s32 	%r2720, %r2661, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2720, 5;
	shr.b32 	%rhs, %r2720, 27;
	add.u32 	%r2721, %lhs, %rhs;
	}
	add.s32 	%r2722, %r2707, %r2721;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2668, 30;
	shr.b32 	%rhs, %r2668, 2;
	add.u32 	%r2723, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2665, 30;
	shr.b32 	%rhs, %r2665, 2;
	add.u32 	%r2724, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2662, 30;
	shr.b32 	%rhs, %r2662, 2;
	add.u32 	%r2725, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2659, 30;
	shr.b32 	%rhs, %r2659, 2;
	add.u32 	%r2726, %lhs, %rhs;
	}
	xor.b32  	%r2727, %r206, %r627;
	add.s32 	%r2728, %r2630, %r2727;
	xor.b32  	%r2729, %r206, %r628;
	add.s32 	%r2730, %r2629, %r2729;
	xor.b32  	%r2731, %r206, %r629;
	add.s32 	%r2732, %r2628, %r2731;
	xor.b32  	%r2733, %r206, %r630;
	add.s32 	%r2734, %r2627, %r2733;
	xor.b32  	%r2735, %r2720, %r2671;
	xor.b32  	%r2736, %r2717, %r2672;
	xor.b32  	%r2737, %r2714, %r2673;
	xor.b32  	%r2738, %r2711, %r2674;
	xor.b32  	%r2739, %r2720, %r2726;
	xor.b32  	%r2740, %r2717, %r2725;
	xor.b32  	%r2741, %r2714, %r2724;
	xor.b32  	%r2742, %r2711, %r2723;
	and.b32  	%r2743, %r2742, %r2738;
	and.b32  	%r2744, %r2741, %r2737;
	and.b32  	%r2745, %r2740, %r2736;
	and.b32  	%r2746, %r2739, %r2735;
	xor.b32  	%r2747, %r2746, %r2720;
	xor.b32  	%r2748, %r2745, %r2717;
	xor.b32  	%r2749, %r2744, %r2714;
	xor.b32  	%r2750, %r2743, %r2711;
	add.s32 	%r2751, %r2734, %r2750;
	add.s32 	%r2752, %r2732, %r2749;
	add.s32 	%r2753, %r2730, %r2748;
	add.s32 	%r2754, %r2728, %r2747;
	add.s32 	%r2755, %r2722, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2755, 5;
	shr.b32 	%rhs, %r2755, 27;
	add.u32 	%r2756, %lhs, %rhs;
	}
	add.s32 	%r2757, %r2754, %r2756;
	add.s32 	%r2758, %r2719, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2758, 5;
	shr.b32 	%rhs, %r2758, 27;
	add.u32 	%r2759, %lhs, %rhs;
	}
	add.s32 	%r2760, %r2753, %r2759;
	add.s32 	%r2761, %r2716, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2761, 5;
	shr.b32 	%rhs, %r2761, 27;
	add.u32 	%r2762, %lhs, %rhs;
	}
	add.s32 	%r2763, %r2752, %r2762;
	add.s32 	%r2764, %r2713, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2764, 5;
	shr.b32 	%rhs, %r2764, 27;
	add.u32 	%r2765, %lhs, %rhs;
	}
	add.s32 	%r2766, %r2751, %r2765;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2720, 30;
	shr.b32 	%rhs, %r2720, 2;
	add.u32 	%r2767, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2717, 30;
	shr.b32 	%rhs, %r2717, 2;
	add.u32 	%r2768, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2714, 30;
	shr.b32 	%rhs, %r2714, 2;
	add.u32 	%r2769, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2711, 30;
	shr.b32 	%rhs, %r2711, 2;
	add.u32 	%r2770, %lhs, %rhs;
	}
	xor.b32  	%r2771, %r210, %r683;
	xor.b32  	%r2772, %r2771, %r658;
	add.s32 	%r2773, %r2674, %r2772;
	xor.b32  	%r2774, %r210, %r684;
	xor.b32  	%r2775, %r2774, %r657;
	add.s32 	%r2776, %r2673, %r2775;
	xor.b32  	%r2777, %r210, %r685;
	xor.b32  	%r2778, %r2777, %r656;
	add.s32 	%r2779, %r2672, %r2778;
	xor.b32  	%r2780, %r210, %r686;
	xor.b32  	%r2781, %r2780, %r655;
	add.s32 	%r2782, %r2671, %r2781;
	xor.b32  	%r2783, %r2764, %r2723;
	xor.b32  	%r2784, %r2761, %r2724;
	xor.b32  	%r2785, %r2758, %r2725;
	xor.b32  	%r2786, %r2755, %r2726;
	xor.b32  	%r2787, %r2764, %r2770;
	xor.b32  	%r2788, %r2761, %r2769;
	xor.b32  	%r2789, %r2758, %r2768;
	xor.b32  	%r2790, %r2755, %r2767;
	and.b32  	%r2791, %r2790, %r2786;
	and.b32  	%r2792, %r2789, %r2785;
	and.b32  	%r2793, %r2788, %r2784;
	and.b32  	%r2794, %r2787, %r2783;
	xor.b32  	%r2795, %r2794, %r2764;
	xor.b32  	%r2796, %r2793, %r2761;
	xor.b32  	%r2797, %r2792, %r2758;
	xor.b32  	%r2798, %r2791, %r2755;
	add.s32 	%r2799, %r2782, %r2798;
	add.s32 	%r2800, %r2779, %r2797;
	add.s32 	%r2801, %r2776, %r2796;
	add.s32 	%r2802, %r2773, %r2795;
	add.s32 	%r2803, %r2766, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2803, 5;
	shr.b32 	%rhs, %r2803, 27;
	add.u32 	%r2804, %lhs, %rhs;
	}
	add.s32 	%r2805, %r2802, %r2804;
	add.s32 	%r2806, %r2763, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2806, 5;
	shr.b32 	%rhs, %r2806, 27;
	add.u32 	%r2807, %lhs, %rhs;
	}
	add.s32 	%r2808, %r2801, %r2807;
	add.s32 	%r2809, %r2760, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2809, 5;
	shr.b32 	%rhs, %r2809, 27;
	add.u32 	%r2810, %lhs, %rhs;
	}
	add.s32 	%r2811, %r2800, %r2810;
	add.s32 	%r2812, %r2757, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2812, 5;
	shr.b32 	%rhs, %r2812, 27;
	add.u32 	%r2813, %lhs, %rhs;
	}
	add.s32 	%r2814, %r2799, %r2813;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2764, 30;
	shr.b32 	%rhs, %r2764, 2;
	add.u32 	%r2815, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2761, 30;
	shr.b32 	%rhs, %r2761, 2;
	add.u32 	%r2816, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2758, 30;
	shr.b32 	%rhs, %r2758, 2;
	add.u32 	%r2817, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2755, 30;
	shr.b32 	%rhs, %r2755, 2;
	add.u32 	%r2818, %lhs, %rhs;
	}
	xor.b32  	%r2819, %r214, %r690;
	add.s32 	%r2820, %r2726, %r2819;
	xor.b32  	%r2821, %r214, %r689;
	add.s32 	%r2822, %r2725, %r2821;
	xor.b32  	%r2823, %r214, %r688;
	add.s32 	%r2824, %r2724, %r2823;
	xor.b32  	%r2825, %r214, %r687;
	add.s32 	%r2826, %r2723, %r2825;
	xor.b32  	%r2827, %r2812, %r2767;
	xor.b32  	%r2828, %r2809, %r2768;
	xor.b32  	%r2829, %r2806, %r2769;
	xor.b32  	%r2830, %r2803, %r2770;
	xor.b32  	%r2831, %r2812, %r2818;
	xor.b32  	%r2832, %r2809, %r2817;
	xor.b32  	%r2833, %r2806, %r2816;
	xor.b32  	%r2834, %r2803, %r2815;
	and.b32  	%r2835, %r2834, %r2830;
	and.b32  	%r2836, %r2833, %r2829;
	and.b32  	%r2837, %r2832, %r2828;
	and.b32  	%r2838, %r2831, %r2827;
	xor.b32  	%r2839, %r2838, %r2812;
	xor.b32  	%r2840, %r2837, %r2809;
	xor.b32  	%r2841, %r2836, %r2806;
	xor.b32  	%r2842, %r2835, %r2803;
	add.s32 	%r2843, %r2826, %r2842;
	add.s32 	%r2844, %r2824, %r2841;
	add.s32 	%r2845, %r2822, %r2840;
	add.s32 	%r2846, %r2820, %r2839;
	add.s32 	%r2847, %r2814, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2847, 5;
	shr.b32 	%rhs, %r2847, 27;
	add.u32 	%r2848, %lhs, %rhs;
	}
	add.s32 	%r2849, %r2846, %r2848;
	add.s32 	%r2850, %r2811, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2850, 5;
	shr.b32 	%rhs, %r2850, 27;
	add.u32 	%r2851, %lhs, %rhs;
	}
	add.s32 	%r2852, %r2845, %r2851;
	add.s32 	%r2853, %r2808, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2853, 5;
	shr.b32 	%rhs, %r2853, 27;
	add.u32 	%r2854, %lhs, %rhs;
	}
	add.s32 	%r2855, %r2844, %r2854;
	add.s32 	%r2856, %r2805, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2856, 5;
	shr.b32 	%rhs, %r2856, 27;
	add.u32 	%r2857, %lhs, %rhs;
	}
	add.s32 	%r2858, %r2843, %r2857;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2803, 30;
	shr.b32 	%rhs, %r2803, 2;
	add.u32 	%r2859, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2806, 30;
	shr.b32 	%rhs, %r2806, 2;
	add.u32 	%r2860, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2809, 30;
	shr.b32 	%rhs, %r2809, 2;
	add.u32 	%r2861, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2812, 30;
	shr.b32 	%rhs, %r2812, 2;
	add.u32 	%r2862, %lhs, %rhs;
	}
	xor.b32  	%r2863, %r218, %r614;
	xor.b32  	%r2864, %r2863, %r687;
	xor.b32  	%r2865, %r2864, %r623;
	xor.b32  	%r2866, %r2865, %r651;
	add.s32 	%r2867, %r2770, %r2866;
	xor.b32  	%r2868, %r218, %r613;
	xor.b32  	%r2869, %r2868, %r688;
	xor.b32  	%r2870, %r2869, %r624;
	xor.b32  	%r2871, %r2870, %r652;
	add.s32 	%r2872, %r2769, %r2871;
	xor.b32  	%r2873, %r218, %r612;
	xor.b32  	%r2874, %r2873, %r689;
	xor.b32  	%r2875, %r2874, %r625;
	xor.b32  	%r2876, %r2875, %r653;
	add.s32 	%r2877, %r2768, %r2876;
	xor.b32  	%r2878, %r218, %r611;
	xor.b32  	%r2879, %r2878, %r690;
	xor.b32  	%r2880, %r2879, %r626;
	xor.b32  	%r2881, %r2880, %r654;
	add.s32 	%r2882, %r2767, %r2881;
	xor.b32  	%r2883, %r2847, %r2862;
	xor.b32  	%r2884, %r2850, %r2861;
	xor.b32  	%r2885, %r2853, %r2860;
	xor.b32  	%r2886, %r2856, %r2859;
	xor.b32  	%r2887, %r2886, %r2815;
	xor.b32  	%r2888, %r2885, %r2816;
	xor.b32  	%r2889, %r2884, %r2817;
	xor.b32  	%r2890, %r2883, %r2818;
	add.s32 	%r2891, %r2882, %r2890;
	add.s32 	%r2892, %r2877, %r2889;
	add.s32 	%r2893, %r2872, %r2888;
	add.s32 	%r2894, %r2867, %r2887;
	add.s32 	%r2895, %r2858, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2895, 5;
	shr.b32 	%rhs, %r2895, 27;
	add.u32 	%r2896, %lhs, %rhs;
	}
	add.s32 	%r2897, %r2894, %r2896;
	add.s32 	%r2898, %r2855, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2898, 5;
	shr.b32 	%rhs, %r2898, 27;
	add.u32 	%r2899, %lhs, %rhs;
	}
	add.s32 	%r2900, %r2893, %r2899;
	add.s32 	%r2901, %r2852, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2901, 5;
	shr.b32 	%rhs, %r2901, 27;
	add.u32 	%r2902, %lhs, %rhs;
	}
	add.s32 	%r2903, %r2892, %r2902;
	add.s32 	%r2904, %r2849, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2904, 5;
	shr.b32 	%rhs, %r2904, 27;
	add.u32 	%r2905, %lhs, %rhs;
	}
	add.s32 	%r2906, %r2891, %r2905;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2847, 30;
	shr.b32 	%rhs, %r2847, 2;
	add.u32 	%r2907, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2850, 30;
	shr.b32 	%rhs, %r2850, 2;
	add.u32 	%r2908, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2853, 30;
	shr.b32 	%rhs, %r2853, 2;
	add.u32 	%r2909, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2856, 30;
	shr.b32 	%rhs, %r2856, 2;
	add.u32 	%r2910, %lhs, %rhs;
	}
	xor.b32  	%r2911, %r222, %r662;
	add.s32 	%r2912, %r2818, %r2911;
	xor.b32  	%r2913, %r222, %r661;
	add.s32 	%r2914, %r2817, %r2913;
	xor.b32  	%r2915, %r222, %r660;
	add.s32 	%r2916, %r2816, %r2915;
	xor.b32  	%r2917, %r222, %r659;
	add.s32 	%r2918, %r2815, %r2917;
	xor.b32  	%r2919, %r2895, %r2910;
	xor.b32  	%r2920, %r2898, %r2909;
	xor.b32  	%r2921, %r2901, %r2908;
	xor.b32  	%r2922, %r2904, %r2907;
	xor.b32  	%r2923, %r2922, %r2862;
	xor.b32  	%r2924, %r2921, %r2861;
	xor.b32  	%r2925, %r2920, %r2860;
	xor.b32  	%r2926, %r2919, %r2859;
	add.s32 	%r2927, %r2918, %r2926;
	add.s32 	%r2928, %r2916, %r2925;
	add.s32 	%r2929, %r2914, %r2924;
	add.s32 	%r2930, %r2912, %r2923;
	add.s32 	%r2931, %r2906, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2931, 5;
	shr.b32 	%rhs, %r2931, 27;
	add.u32 	%r2932, %lhs, %rhs;
	}
	add.s32 	%r2933, %r2930, %r2932;
	add.s32 	%r2934, %r2903, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2934, 5;
	shr.b32 	%rhs, %r2934, 27;
	add.u32 	%r2935, %lhs, %rhs;
	}
	add.s32 	%r2936, %r2929, %r2935;
	add.s32 	%r2937, %r2900, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2937, 5;
	shr.b32 	%rhs, %r2937, 27;
	add.u32 	%r2938, %lhs, %rhs;
	}
	add.s32 	%r2939, %r2928, %r2938;
	add.s32 	%r2940, %r2897, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2940, 5;
	shr.b32 	%rhs, %r2940, 27;
	add.u32 	%r2941, %lhs, %rhs;
	}
	add.s32 	%r2942, %r2927, %r2941;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2895, 30;
	shr.b32 	%rhs, %r2895, 2;
	add.u32 	%r2943, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2898, 30;
	shr.b32 	%rhs, %r2898, 2;
	add.u32 	%r2944, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2901, 30;
	shr.b32 	%rhs, %r2901, 2;
	add.u32 	%r2945, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2904, 30;
	shr.b32 	%rhs, %r2904, 2;
	add.u32 	%r2946, %lhs, %rhs;
	}
	xor.b32  	%r2947, %r226, %r679;
	xor.b32  	%r2948, %r2947, %r687;
	add.s32 	%r2949, %r2859, %r2948;
	xor.b32  	%r2950, %r226, %r680;
	xor.b32  	%r2951, %r2950, %r688;
	add.s32 	%r2952, %r2860, %r2951;
	xor.b32  	%r2953, %r226, %r681;
	xor.b32  	%r2954, %r2953, %r689;
	add.s32 	%r2955, %r2861, %r2954;
	xor.b32  	%r2956, %r226, %r682;
	xor.b32  	%r2957, %r2956, %r690;
	add.s32 	%r2958, %r2862, %r2957;
	xor.b32  	%r2959, %r2931, %r2946;
	xor.b32  	%r2960, %r2934, %r2945;
	xor.b32  	%r2961, %r2937, %r2944;
	xor.b32  	%r2962, %r2940, %r2943;
	xor.b32  	%r2963, %r2962, %r2910;
	xor.b32  	%r2964, %r2961, %r2909;
	xor.b32  	%r2965, %r2960, %r2908;
	xor.b32  	%r2966, %r2959, %r2907;
	add.s32 	%r2967, %r2958, %r2966;
	add.s32 	%r2968, %r2955, %r2965;
	add.s32 	%r2969, %r2952, %r2964;
	add.s32 	%r2970, %r2949, %r2963;
	add.s32 	%r2971, %r2942, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2971, 5;
	shr.b32 	%rhs, %r2971, 27;
	add.u32 	%r2972, %lhs, %rhs;
	}
	add.s32 	%r2973, %r2970, %r2972;
	add.s32 	%r2974, %r2939, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2974, 5;
	shr.b32 	%rhs, %r2974, 27;
	add.u32 	%r2975, %lhs, %rhs;
	}
	add.s32 	%r2976, %r2969, %r2975;
	add.s32 	%r2977, %r2936, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2977, 5;
	shr.b32 	%rhs, %r2977, 27;
	add.u32 	%r2978, %lhs, %rhs;
	}
	add.s32 	%r2979, %r2968, %r2978;
	add.s32 	%r2980, %r2933, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2980, 5;
	shr.b32 	%rhs, %r2980, 27;
	add.u32 	%r2981, %lhs, %rhs;
	}
	add.s32 	%r2982, %r2967, %r2981;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2931, 30;
	shr.b32 	%rhs, %r2931, 2;
	add.u32 	%r2983, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2934, 30;
	shr.b32 	%rhs, %r2934, 2;
	add.u32 	%r2984, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2937, 30;
	shr.b32 	%rhs, %r2937, 2;
	add.u32 	%r2985, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2940, 30;
	shr.b32 	%rhs, %r2940, 2;
	add.u32 	%r2986, %lhs, %rhs;
	}
	xor.b32  	%r2987, %r230, %r627;
	add.s32 	%r2988, %r2907, %r2987;
	xor.b32  	%r2989, %r230, %r628;
	add.s32 	%r2990, %r2908, %r2989;
	xor.b32  	%r2991, %r230, %r629;
	add.s32 	%r2992, %r2909, %r2991;
	xor.b32  	%r2993, %r230, %r630;
	add.s32 	%r2994, %r2910, %r2993;
	xor.b32  	%r2995, %r2971, %r2986;
	xor.b32  	%r2996, %r2974, %r2985;
	xor.b32  	%r2997, %r2977, %r2984;
	xor.b32  	%r2998, %r2980, %r2983;
	xor.b32  	%r2999, %r2998, %r2946;
	xor.b32  	%r3000, %r2997, %r2945;
	xor.b32  	%r3001, %r2996, %r2944;
	xor.b32  	%r3002, %r2995, %r2943;
	add.s32 	%r3003, %r2994, %r3002;
	add.s32 	%r3004, %r2992, %r3001;
	add.s32 	%r3005, %r2990, %r3000;
	add.s32 	%r3006, %r2988, %r2999;
	add.s32 	%r3007, %r2982, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3007, 5;
	shr.b32 	%rhs, %r3007, 27;
	add.u32 	%r3008, %lhs, %rhs;
	}
	add.s32 	%r3009, %r3006, %r3008;
	add.s32 	%r3010, %r2979, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3010, 5;
	shr.b32 	%rhs, %r3010, 27;
	add.u32 	%r3011, %lhs, %rhs;
	}
	add.s32 	%r3012, %r3005, %r3011;
	add.s32 	%r3013, %r2976, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3013, 5;
	shr.b32 	%rhs, %r3013, 27;
	add.u32 	%r3014, %lhs, %rhs;
	}
	add.s32 	%r3015, %r3004, %r3014;
	add.s32 	%r3016, %r2973, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3016, 5;
	shr.b32 	%rhs, %r3016, 27;
	add.u32 	%r3017, %lhs, %rhs;
	}
	add.s32 	%r3018, %r3003, %r3017;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2971, 30;
	shr.b32 	%rhs, %r2971, 2;
	add.u32 	%r3019, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2974, 30;
	shr.b32 	%rhs, %r2974, 2;
	add.u32 	%r3020, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2977, 30;
	shr.b32 	%rhs, %r2977, 2;
	add.u32 	%r3021, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2980, 30;
	shr.b32 	%rhs, %r2980, 2;
	add.u32 	%r3022, %lhs, %rhs;
	}
	xor.b32  	%r3023, %r234, %r694;
	xor.b32  	%r3024, %r3023, %r687;
	xor.b32  	%r3025, %r3024, %r666;
	add.s32 	%r3026, %r2943, %r3025;
	xor.b32  	%r3027, %r234, %r693;
	xor.b32  	%r3028, %r3027, %r688;
	xor.b32  	%r3029, %r3028, %r665;
	add.s32 	%r3030, %r2944, %r3029;
	xor.b32  	%r3031, %r234, %r692;
	xor.b32  	%r3032, %r3031, %r689;
	xor.b32  	%r3033, %r3032, %r664;
	add.s32 	%r3034, %r2945, %r3033;
	xor.b32  	%r3035, %r234, %r691;
	xor.b32  	%r3036, %r3035, %r690;
	xor.b32  	%r3037, %r3036, %r663;
	add.s32 	%r3038, %r2946, %r3037;
	xor.b32  	%r3039, %r3007, %r3022;
	xor.b32  	%r3040, %r3010, %r3021;
	xor.b32  	%r3041, %r3013, %r3020;
	xor.b32  	%r3042, %r3016, %r3019;
	xor.b32  	%r3043, %r3042, %r2986;
	xor.b32  	%r3044, %r3041, %r2985;
	xor.b32  	%r3045, %r3040, %r2984;
	xor.b32  	%r3046, %r3039, %r2983;
	add.s32 	%r3047, %r3038, %r3046;
	add.s32 	%r3048, %r3034, %r3045;
	add.s32 	%r3049, %r3030, %r3044;
	add.s32 	%r3050, %r3026, %r3043;
	add.s32 	%r3051, %r3018, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3051, 5;
	shr.b32 	%rhs, %r3051, 27;
	add.u32 	%r3052, %lhs, %rhs;
	}
	add.s32 	%r3053, %r3050, %r3052;
	add.s32 	%r3054, %r3015, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3054, 5;
	shr.b32 	%rhs, %r3054, 27;
	add.u32 	%r3055, %lhs, %rhs;
	}
	add.s32 	%r3056, %r3049, %r3055;
	add.s32 	%r3057, %r3012, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3057, 5;
	shr.b32 	%rhs, %r3057, 27;
	add.u32 	%r3058, %lhs, %rhs;
	}
	add.s32 	%r3059, %r3048, %r3058;
	add.s32 	%r3060, %r3009, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3060, 5;
	shr.b32 	%rhs, %r3060, 27;
	add.u32 	%r3061, %lhs, %rhs;
	}
	add.s32 	%r3062, %r3047, %r3061;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3016, 30;
	shr.b32 	%rhs, %r3016, 2;
	add.u32 	%r3063, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3013, 30;
	shr.b32 	%rhs, %r3013, 2;
	add.u32 	%r3064, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3010, 30;
	shr.b32 	%rhs, %r3010, 2;
	add.u32 	%r3065, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3007, 30;
	shr.b32 	%rhs, %r3007, 2;
	add.u32 	%r3066, %lhs, %rhs;
	}
	xor.b32  	%r3067, %r3060, %r3066;
	xor.b32  	%r3068, %r3057, %r3065;
	xor.b32  	%r3069, %r3054, %r3064;
	xor.b32  	%r3070, %r3051, %r3063;
	xor.b32  	%r3071, %r3070, %r3019;
	xor.b32  	%r3072, %r3069, %r3020;
	xor.b32  	%r3073, %r3068, %r3021;
	xor.b32  	%r3074, %r3067, %r3022;
	add.s32 	%r3075, %r2986, %r238;
	add.s32 	%r3076, %r2985, %r238;
	add.s32 	%r3077, %r2984, %r238;
	add.s32 	%r3078, %r2983, %r238;
	add.s32 	%r3079, %r3078, %r3074;
	add.s32 	%r3080, %r3077, %r3073;
	add.s32 	%r3081, %r3076, %r3072;
	add.s32 	%r3082, %r3075, %r3071;
	add.s32 	%r3083, %r3062, -899497514;
	add.s32 	%r3084, %r3059, -899497514;
	add.s32 	%r3085, %r3056, -899497514;
	add.s32 	%r3086, %r3053, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3083, 5;
	shr.b32 	%rhs, %r3083, 27;
	add.u32 	%r3087, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3084, 5;
	shr.b32 	%rhs, %r3084, 27;
	add.u32 	%r3088, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3085, 5;
	shr.b32 	%rhs, %r3085, 27;
	add.u32 	%r3089, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3086, 5;
	shr.b32 	%rhs, %r3086, 27;
	add.u32 	%r3090, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3051, 30;
	shr.b32 	%rhs, %r3051, 2;
	add.u32 	%r3091, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3054, 30;
	shr.b32 	%rhs, %r3054, 2;
	add.u32 	%r3092, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3057, 30;
	shr.b32 	%rhs, %r3057, 2;
	add.u32 	%r3093, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3060, 30;
	shr.b32 	%rhs, %r3060, 2;
	add.u32 	%r3094, %lhs, %rhs;
	}
	xor.b32  	%r3095, %r242, %r651;
	xor.b32  	%r3096, %r3095, %r659;
	add.s32 	%r3097, %r3019, %r3096;
	xor.b32  	%r3098, %r242, %r652;
	xor.b32  	%r3099, %r3098, %r660;
	add.s32 	%r3100, %r3020, %r3099;
	xor.b32  	%r3101, %r242, %r653;
	xor.b32  	%r3102, %r3101, %r661;
	add.s32 	%r3103, %r3021, %r3102;
	xor.b32  	%r3104, %r242, %r654;
	xor.b32  	%r3105, %r3104, %r662;
	add.s32 	%r3106, %r3022, %r3105;
	xor.b32  	%r3107, %r3083, %r3094;
	xor.b32  	%r3108, %r3084, %r3093;
	xor.b32  	%r3109, %r3085, %r3092;
	xor.b32  	%r3110, %r3086, %r3091;
	xor.b32  	%r3111, %r3110, %r3063;
	xor.b32  	%r3112, %r3109, %r3064;
	xor.b32  	%r3113, %r3108, %r3065;
	xor.b32  	%r3114, %r3107, %r3066;
	add.s32 	%r3115, %r3106, %r3114;
	add.s32 	%r3116, %r3103, %r3113;
	add.s32 	%r3117, %r3100, %r3112;
	add.s32 	%r3118, %r3097, %r3111;
	add.s32 	%r3119, %r3082, %r3090;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3119, 5;
	shr.b32 	%rhs, %r3119, 27;
	add.u32 	%r3120, %lhs, %rhs;
	}
	add.s32 	%r3121, %r3118, %r3120;
	add.s32 	%r3122, %r3081, %r3089;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3122, 5;
	shr.b32 	%rhs, %r3122, 27;
	add.u32 	%r3123, %lhs, %rhs;
	}
	add.s32 	%r3124, %r3117, %r3123;
	add.s32 	%r3125, %r3080, %r3088;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3125, 5;
	shr.b32 	%rhs, %r3125, 27;
	add.u32 	%r3126, %lhs, %rhs;
	}
	add.s32 	%r3127, %r3116, %r3126;
	add.s32 	%r3128, %r3079, %r3087;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3128, 5;
	shr.b32 	%rhs, %r3128, 27;
	add.u32 	%r3129, %lhs, %rhs;
	}
	add.s32 	%r3130, %r3115, %r3129;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3083, 30;
	shr.b32 	%rhs, %r3083, 2;
	add.u32 	%r3131, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3084, 30;
	shr.b32 	%rhs, %r3084, 2;
	add.u32 	%r3132, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3085, 30;
	shr.b32 	%rhs, %r3085, 2;
	add.u32 	%r3133, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3086, 30;
	shr.b32 	%rhs, %r3086, 2;
	add.u32 	%r3134, %lhs, %rhs;
	}
	xor.b32  	%r3135, %r246, %r627;
	xor.b32  	%r3136, %r3135, %r670;
	add.s32 	%r3137, %r3066, %r3136;
	xor.b32  	%r3138, %r246, %r628;
	xor.b32  	%r3139, %r3138, %r669;
	add.s32 	%r3140, %r3065, %r3139;
	xor.b32  	%r3141, %r246, %r629;
	xor.b32  	%r3142, %r3141, %r668;
	add.s32 	%r3143, %r3064, %r3142;
	xor.b32  	%r3144, %r246, %r630;
	xor.b32  	%r3145, %r3144, %r667;
	add.s32 	%r3146, %r3063, %r3145;
	xor.b32  	%r3147, %r3119, %r3134;
	xor.b32  	%r3148, %r3122, %r3133;
	xor.b32  	%r3149, %r3125, %r3132;
	xor.b32  	%r3150, %r3128, %r3131;
	xor.b32  	%r3151, %r3150, %r3094;
	xor.b32  	%r3152, %r3149, %r3093;
	xor.b32  	%r3153, %r3148, %r3092;
	xor.b32  	%r3154, %r3147, %r3091;
	add.s32 	%r3155, %r3146, %r3154;
	add.s32 	%r3156, %r3143, %r3153;
	add.s32 	%r3157, %r3140, %r3152;
	add.s32 	%r3158, %r3137, %r3151;
	add.s32 	%r3159, %r3130, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3159, 5;
	shr.b32 	%rhs, %r3159, 27;
	add.u32 	%r3160, %lhs, %rhs;
	}
	add.s32 	%r3161, %r3158, %r3160;
	add.s32 	%r3162, %r3127, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3162, 5;
	shr.b32 	%rhs, %r3162, 27;
	add.u32 	%r3163, %lhs, %rhs;
	}
	add.s32 	%r3164, %r3157, %r3163;
	add.s32 	%r3165, %r3124, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3165, 5;
	shr.b32 	%rhs, %r3165, 27;
	add.u32 	%r3166, %lhs, %rhs;
	}
	add.s32 	%r3167, %r3156, %r3166;
	add.s32 	%r3168, %r3121, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3168, 5;
	shr.b32 	%rhs, %r3168, 27;
	add.u32 	%r3169, %lhs, %rhs;
	}
	add.s32 	%r3170, %r3155, %r3169;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3119, 30;
	shr.b32 	%rhs, %r3119, 2;
	add.u32 	%r3171, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3122, 30;
	shr.b32 	%rhs, %r3122, 2;
	add.u32 	%r3172, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3125, 30;
	shr.b32 	%rhs, %r3125, 2;
	add.u32 	%r3173, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3128, 30;
	shr.b32 	%rhs, %r3128, 2;
	add.u32 	%r3174, %lhs, %rhs;
	}
	xor.b32  	%r3175, %r250, %r642;
	xor.b32  	%r3176, %r3175, %r651;
	xor.b32  	%r3177, %r3176, %r658;
	add.s32 	%r3178, %r3091, %r3177;
	xor.b32  	%r3179, %r250, %r641;
	xor.b32  	%r3180, %r3179, %r652;
	xor.b32  	%r3181, %r3180, %r657;
	add.s32 	%r3182, %r3092, %r3181;
	xor.b32  	%r3183, %r250, %r640;
	xor.b32  	%r3184, %r3183, %r653;
	xor.b32  	%r3185, %r3184, %r656;
	add.s32 	%r3186, %r3093, %r3185;
	xor.b32  	%r3187, %r250, %r639;
	xor.b32  	%r3188, %r3187, %r654;
	xor.b32  	%r3189, %r3188, %r655;
	add.s32 	%r3190, %r3094, %r3189;
	xor.b32  	%r3191, %r3159, %r3174;
	xor.b32  	%r3192, %r3162, %r3173;
	xor.b32  	%r3193, %r3165, %r3172;
	xor.b32  	%r3194, %r3168, %r3171;
	xor.b32  	%r3195, %r3194, %r3134;
	xor.b32  	%r3196, %r3193, %r3133;
	xor.b32  	%r3197, %r3192, %r3132;
	xor.b32  	%r3198, %r3191, %r3131;
	add.s32 	%r3199, %r3190, %r3198;
	add.s32 	%r3200, %r3186, %r3197;
	add.s32 	%r3201, %r3182, %r3196;
	add.s32 	%r3202, %r3178, %r3195;
	add.s32 	%r3203, %r3170, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3203, 5;
	shr.b32 	%rhs, %r3203, 27;
	add.u32 	%r3204, %lhs, %rhs;
	}
	add.s32 	%r3205, %r3202, %r3204;
	add.s32 	%r3206, %r3167, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3206, 5;
	shr.b32 	%rhs, %r3206, 27;
	add.u32 	%r3207, %lhs, %rhs;
	}
	add.s32 	%r3208, %r3201, %r3207;
	add.s32 	%r3209, %r3164, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3209, 5;
	shr.b32 	%rhs, %r3209, 27;
	add.u32 	%r3210, %lhs, %rhs;
	}
	add.s32 	%r3211, %r3200, %r3210;
	add.s32 	%r3212, %r3161, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3212, 5;
	shr.b32 	%rhs, %r3212, 27;
	add.u32 	%r3213, %lhs, %rhs;
	}
	add.s32 	%r3214, %r3199, %r3213;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3168, 30;
	shr.b32 	%rhs, %r3168, 2;
	add.u32 	%r3215, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3165, 30;
	shr.b32 	%rhs, %r3165, 2;
	add.u32 	%r3216, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3162, 30;
	shr.b32 	%rhs, %r3162, 2;
	add.u32 	%r3217, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3159, 30;
	shr.b32 	%rhs, %r3159, 2;
	add.u32 	%r3218, %lhs, %rhs;
	}
	xor.b32  	%r3219, %r3212, %r3218;
	xor.b32  	%r3220, %r3209, %r3217;
	xor.b32  	%r3221, %r3206, %r3216;
	xor.b32  	%r3222, %r3203, %r3215;
	xor.b32  	%r3223, %r3222, %r3171;
	xor.b32  	%r3224, %r3221, %r3172;
	xor.b32  	%r3225, %r3220, %r3173;
	xor.b32  	%r3226, %r3219, %r3174;
	add.s32 	%r3227, %r3134, %r254;
	add.s32 	%r3228, %r3133, %r254;
	add.s32 	%r3229, %r3132, %r254;
	add.s32 	%r3230, %r3131, %r254;
	add.s32 	%r3231, %r3230, %r3226;
	add.s32 	%r3232, %r3229, %r3225;
	add.s32 	%r3233, %r3228, %r3224;
	add.s32 	%r3234, %r3227, %r3223;
	add.s32 	%r3235, %r3214, -899497514;
	add.s32 	%r3236, %r3211, -899497514;
	add.s32 	%r3237, %r3208, -899497514;
	add.s32 	%r3238, %r3205, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3235, 5;
	shr.b32 	%rhs, %r3235, 27;
	add.u32 	%r3239, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3236, 5;
	shr.b32 	%rhs, %r3236, 27;
	add.u32 	%r3240, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3237, 5;
	shr.b32 	%rhs, %r3237, 27;
	add.u32 	%r3241, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3238, 5;
	shr.b32 	%rhs, %r3238, 27;
	add.u32 	%r3242, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3203, 30;
	shr.b32 	%rhs, %r3203, 2;
	add.u32 	%r3243, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3206, 30;
	shr.b32 	%rhs, %r3206, 2;
	add.u32 	%r3244, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3209, 30;
	shr.b32 	%rhs, %r3209, 2;
	add.u32 	%r3245, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3212, 30;
	shr.b32 	%rhs, %r3212, 2;
	add.u32 	%r3246, %lhs, %rhs;
	}
	xor.b32  	%r3247, %r258, %r646;
	xor.b32  	%r3248, %r3247, %r674;
	add.s32 	%r3249, %r3171, %r3248;
	xor.b32  	%r3250, %r258, %r645;
	xor.b32  	%r3251, %r3250, %r673;
	add.s32 	%r3252, %r3172, %r3251;
	xor.b32  	%r3253, %r258, %r644;
	xor.b32  	%r3254, %r3253, %r672;
	add.s32 	%r3255, %r3173, %r3254;
	xor.b32  	%r3256, %r258, %r643;
	xor.b32  	%r3257, %r3256, %r671;
	add.s32 	%r3258, %r3174, %r3257;
	xor.b32  	%r3259, %r3235, %r3246;
	xor.b32  	%r3260, %r3236, %r3245;
	xor.b32  	%r3261, %r3237, %r3244;
	xor.b32  	%r3262, %r3238, %r3243;
	xor.b32  	%r3263, %r3262, %r3215;
	xor.b32  	%r3264, %r3261, %r3216;
	xor.b32  	%r3265, %r3260, %r3217;
	xor.b32  	%r3266, %r3259, %r3218;
	add.s32 	%r3267, %r3258, %r3266;
	add.s32 	%r3268, %r3255, %r3265;
	add.s32 	%r3269, %r3252, %r3264;
	add.s32 	%r3270, %r3249, %r3263;
	add.s32 	%r3271, %r3234, %r3242;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3271, 5;
	shr.b32 	%rhs, %r3271, 27;
	add.u32 	%r3272, %lhs, %rhs;
	}
	add.s32 	%r3273, %r3270, %r3272;
	add.s32 	%r3274, %r3233, %r3241;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3274, 5;
	shr.b32 	%rhs, %r3274, 27;
	add.u32 	%r3275, %lhs, %rhs;
	}
	add.s32 	%r3276, %r3269, %r3275;
	add.s32 	%r3277, %r3232, %r3240;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3277, 5;
	shr.b32 	%rhs, %r3277, 27;
	add.u32 	%r3278, %lhs, %rhs;
	}
	add.s32 	%r3279, %r3268, %r3278;
	add.s32 	%r3280, %r3231, %r3239;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3280, 5;
	shr.b32 	%rhs, %r3280, 27;
	add.u32 	%r3281, %lhs, %rhs;
	}
	add.s32 	%r3282, %r3267, %r3281;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3235, 30;
	shr.b32 	%rhs, %r3235, 2;
	add.u32 	%r3283, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3236, 30;
	shr.b32 	%rhs, %r3236, 2;
	add.u32 	%r3284, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3237, 30;
	shr.b32 	%rhs, %r3237, 2;
	add.u32 	%r3285, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3238, 30;
	shr.b32 	%rhs, %r3238, 2;
	add.u32 	%r3286, %lhs, %rhs;
	}
	xor.b32  	%r3287, %r262, %r643;
	xor.b32  	%r3288, %r3287, %r662;
	add.s32 	%r3289, %r3218, %r3288;
	xor.b32  	%r3290, %r262, %r644;
	xor.b32  	%r3291, %r3290, %r661;
	add.s32 	%r3292, %r3217, %r3291;
	xor.b32  	%r3293, %r262, %r645;
	xor.b32  	%r3294, %r3293, %r660;
	add.s32 	%r3295, %r3216, %r3294;
	xor.b32  	%r3296, %r262, %r646;
	xor.b32  	%r3297, %r3296, %r659;
	add.s32 	%r3298, %r3215, %r3297;
	xor.b32  	%r3299, %r3271, %r3286;
	xor.b32  	%r3300, %r3274, %r3285;
	xor.b32  	%r3301, %r3277, %r3284;
	xor.b32  	%r3302, %r3280, %r3283;
	xor.b32  	%r3303, %r3302, %r3246;
	xor.b32  	%r3304, %r3301, %r3245;
	xor.b32  	%r3305, %r3300, %r3244;
	xor.b32  	%r3306, %r3299, %r3243;
	add.s32 	%r3307, %r3298, %r3306;
	add.s32 	%r3308, %r3295, %r3305;
	add.s32 	%r3309, %r3292, %r3304;
	add.s32 	%r3310, %r3289, %r3303;
	add.s32 	%r3311, %r3282, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3311, 5;
	shr.b32 	%rhs, %r3311, 27;
	add.u32 	%r3312, %lhs, %rhs;
	}
	add.s32 	%r3313, %r3310, %r3312;
	add.s32 	%r3314, %r3279, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3314, 5;
	shr.b32 	%rhs, %r3314, 27;
	add.u32 	%r3315, %lhs, %rhs;
	}
	add.s32 	%r3316, %r3309, %r3315;
	add.s32 	%r3317, %r3276, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3317, 5;
	shr.b32 	%rhs, %r3317, 27;
	add.u32 	%r3318, %lhs, %rhs;
	}
	add.s32 	%r3319, %r3308, %r3318;
	add.s32 	%r3320, %r3273, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3320, 5;
	shr.b32 	%rhs, %r3320, 27;
	add.u32 	%r3321, %lhs, %rhs;
	}
	add.s32 	%r3322, %r3307, %r3321;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3271, 30;
	shr.b32 	%rhs, %r3271, 2;
	add.u32 	%r3323, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3274, 30;
	shr.b32 	%rhs, %r3274, 2;
	add.u32 	%r3324, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3277, 30;
	shr.b32 	%rhs, %r3277, 2;
	add.u32 	%r3325, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3280, 30;
	shr.b32 	%rhs, %r3280, 2;
	add.u32 	%r3326, %lhs, %rhs;
	}
	xor.b32  	%r3327, %r266, %r618;
	xor.b32  	%r3328, %r3327, %r642;
	xor.b32  	%r3329, %r3328, %r646;
	xor.b32  	%r3330, %r3329, %r650;
	xor.b32  	%r3331, %r3330, %r659;
	xor.b32  	%r3332, %r3331, %r667;
	add.s32 	%r3333, %r3243, %r3332;
	xor.b32  	%r3334, %r266, %r617;
	xor.b32  	%r3335, %r3334, %r641;
	xor.b32  	%r3336, %r3335, %r645;
	xor.b32  	%r3337, %r3336, %r649;
	xor.b32  	%r3338, %r3337, %r660;
	xor.b32  	%r3339, %r3338, %r668;
	add.s32 	%r3340, %r3244, %r3339;
	xor.b32  	%r3341, %r266, %r616;
	xor.b32  	%r3342, %r3341, %r640;
	xor.b32  	%r3343, %r3342, %r644;
	xor.b32  	%r3344, %r3343, %r648;
	xor.b32  	%r3345, %r3344, %r661;
	xor.b32  	%r3346, %r3345, %r669;
	add.s32 	%r3347, %r3245, %r3346;
	xor.b32  	%r3348, %r266, %r615;
	xor.b32  	%r3349, %r3348, %r639;
	xor.b32  	%r3350, %r3349, %r643;
	xor.b32  	%r3351, %r3350, %r647;
	xor.b32  	%r3352, %r3351, %r662;
	xor.b32  	%r3353, %r3352, %r670;
	add.s32 	%r3354, %r3246, %r3353;
	xor.b32  	%r3355, %r3311, %r3326;
	xor.b32  	%r3356, %r3314, %r3325;
	xor.b32  	%r3357, %r3317, %r3324;
	xor.b32  	%r3358, %r3320, %r3323;
	xor.b32  	%r3359, %r3358, %r3286;
	xor.b32  	%r3360, %r3357, %r3285;
	xor.b32  	%r3361, %r3356, %r3284;
	xor.b32  	%r3362, %r3355, %r3283;
	add.s32 	%r3363, %r3354, %r3362;
	add.s32 	%r3364, %r3347, %r3361;
	add.s32 	%r3365, %r3340, %r3360;
	add.s32 	%r3366, %r3333, %r3359;
	add.s32 	%r3367, %r3322, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3367, 5;
	shr.b32 	%rhs, %r3367, 27;
	add.u32 	%r3368, %lhs, %rhs;
	}
	add.s32 	%r3369, %r3366, %r3368;
	add.s32 	%r3370, %r3319, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3370, 5;
	shr.b32 	%rhs, %r3370, 27;
	add.u32 	%r3371, %lhs, %rhs;
	}
	add.s32 	%r3372, %r3365, %r3371;
	add.s32 	%r3373, %r3316, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3373, 5;
	shr.b32 	%rhs, %r3373, 27;
	add.u32 	%r3374, %lhs, %rhs;
	}
	add.s32 	%r3375, %r3364, %r3374;
	add.s32 	%r3376, %r3313, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3376, 5;
	shr.b32 	%rhs, %r3376, 27;
	add.u32 	%r3377, %lhs, %rhs;
	}
	add.s32 	%r3378, %r3363, %r3377;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3311, 30;
	shr.b32 	%rhs, %r3311, 2;
	add.u32 	%r3379, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3314, 30;
	shr.b32 	%rhs, %r3314, 2;
	add.u32 	%r3380, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3317, 30;
	shr.b32 	%rhs, %r3317, 2;
	add.u32 	%r3381, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3320, 30;
	shr.b32 	%rhs, %r3320, 2;
	add.u32 	%r3382, %lhs, %rhs;
	}
	xor.b32  	%r3383, %r270, %r678;
	add.s32 	%r3384, %r3283, %r3383;
	xor.b32  	%r3385, %r270, %r677;
	add.s32 	%r3386, %r3284, %r3385;
	xor.b32  	%r3387, %r270, %r676;
	add.s32 	%r3388, %r3285, %r3387;
	xor.b32  	%r3389, %r270, %r675;
	add.s32 	%r3390, %r3286, %r3389;
	xor.b32  	%r3391, %r3367, %r3382;
	xor.b32  	%r3392, %r3370, %r3381;
	xor.b32  	%r3393, %r3373, %r3380;
	xor.b32  	%r3394, %r3376, %r3379;
	xor.b32  	%r3395, %r3394, %r3326;
	xor.b32  	%r3396, %r3393, %r3325;
	xor.b32  	%r3397, %r3392, %r3324;
	xor.b32  	%r3398, %r3391, %r3323;
	add.s32 	%r3399, %r3390, %r3398;
	add.s32 	%r3400, %r3388, %r3397;
	add.s32 	%r3401, %r3386, %r3396;
	add.s32 	%r3402, %r3384, %r3395;
	add.s32 	%r3403, %r3378, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3403, 5;
	shr.b32 	%rhs, %r3403, 27;
	add.u32 	%r3404, %lhs, %rhs;
	}
	add.s32 	%r3405, %r3402, %r3404;
	add.s32 	%r3406, %r3375, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3406, 5;
	shr.b32 	%rhs, %r3406, 27;
	add.u32 	%r3407, %lhs, %rhs;
	}
	add.s32 	%r3408, %r3401, %r3407;
	add.s32 	%r3409, %r3372, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3409, 5;
	shr.b32 	%rhs, %r3409, 27;
	add.u32 	%r3410, %lhs, %rhs;
	}
	add.s32 	%r3411, %r3400, %r3410;
	add.s32 	%r3412, %r3369, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3412, 5;
	shr.b32 	%rhs, %r3412, 27;
	add.u32 	%r3413, %lhs, %rhs;
	}
	add.s32 	%r3414, %r3399, %r3413;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3367, 30;
	shr.b32 	%rhs, %r3367, 2;
	add.u32 	%r3415, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3370, 30;
	shr.b32 	%rhs, %r3370, 2;
	add.u32 	%r3416, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3373, 30;
	shr.b32 	%rhs, %r3373, 2;
	add.u32 	%r3417, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3376, 30;
	shr.b32 	%rhs, %r3376, 2;
	add.u32 	%r3418, %lhs, %rhs;
	}
	xor.b32  	%r3419, %r274, %r630;
	xor.b32  	%r3420, %r3419, %r659;
	add.s32 	%r3421, %r3323, %r3420;
	xor.b32  	%r3422, %r274, %r629;
	xor.b32  	%r3423, %r3422, %r660;
	add.s32 	%r3424, %r3324, %r3423;
	xor.b32  	%r3425, %r274, %r628;
	xor.b32  	%r3426, %r3425, %r661;
	add.s32 	%r3427, %r3325, %r3426;
	xor.b32  	%r3428, %r274, %r627;
	xor.b32  	%r3429, %r3428, %r662;
	add.s32 	%r3430, %r3326, %r3429;
	xor.b32  	%r3431, %r3403, %r3418;
	xor.b32  	%r3432, %r3406, %r3417;
	xor.b32  	%r3433, %r3409, %r3416;
	xor.b32  	%r3434, %r3412, %r3415;
	xor.b32  	%r3435, %r3434, %r3382;
	xor.b32  	%r3436, %r3433, %r3381;
	xor.b32  	%r3437, %r3432, %r3380;
	xor.b32  	%r3438, %r3431, %r3379;
	add.s32 	%r3439, %r3430, %r3438;
	add.s32 	%r3440, %r3427, %r3437;
	add.s32 	%r3441, %r3424, %r3436;
	add.s32 	%r3442, %r3421, %r3435;
	add.s32 	%r3443, %r3414, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3443, 5;
	shr.b32 	%rhs, %r3443, 27;
	add.u32 	%r3444, %lhs, %rhs;
	}
	add.s32 	%r3445, %r3442, %r3444;
	add.s32 	%r3446, %r3411, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3446, 5;
	shr.b32 	%rhs, %r3446, 27;
	add.u32 	%r3447, %lhs, %rhs;
	}
	add.s32 	%r3448, %r3441, %r3447;
	add.s32 	%r3449, %r3408, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3449, 5;
	shr.b32 	%rhs, %r3449, 27;
	add.u32 	%r3450, %lhs, %rhs;
	}
	add.s32 	%r3451, %r3440, %r3450;
	add.s32 	%r3452, %r3405, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3452, 5;
	shr.b32 	%rhs, %r3452, 27;
	add.u32 	%r3453, %lhs, %rhs;
	}
	add.s32 	%r3454, %r3439, %r3453;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3403, 30;
	shr.b32 	%rhs, %r3403, 2;
	add.u32 	%r3455, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3406, 30;
	shr.b32 	%rhs, %r3406, 2;
	add.u32 	%r3456, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3409, 30;
	shr.b32 	%rhs, %r3409, 2;
	add.u32 	%r3457, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3412, 30;
	shr.b32 	%rhs, %r3412, 2;
	add.u32 	%r3458, %lhs, %rhs;
	}
	xor.b32  	%r3459, %r278, %r619;
	xor.b32  	%r3460, %r3459, %r643;
	xor.b32  	%r3461, %r3460, %r654;
	add.s32 	%r3462, %r3379, %r3461;
	xor.b32  	%r3463, %r278, %r620;
	xor.b32  	%r3464, %r3463, %r644;
	xor.b32  	%r3465, %r3464, %r653;
	add.s32 	%r3466, %r3380, %r3465;
	xor.b32  	%r3467, %r278, %r621;
	xor.b32  	%r3468, %r3467, %r645;
	xor.b32  	%r3469, %r3468, %r652;
	add.s32 	%r3470, %r3381, %r3469;
	xor.b32  	%r3471, %r278, %r622;
	xor.b32  	%r3472, %r3471, %r646;
	xor.b32  	%r3473, %r3472, %r651;
	add.s32 	%r3474, %r3382, %r3473;
	xor.b32  	%r3475, %r3443, %r3458;
	xor.b32  	%r3476, %r3446, %r3457;
	xor.b32  	%r3477, %r3449, %r3456;
	xor.b32  	%r3478, %r3452, %r3455;
	xor.b32  	%r3479, %r3478, %r3418;
	xor.b32  	%r3480, %r3477, %r3417;
	xor.b32  	%r3481, %r3476, %r3416;
	xor.b32  	%r3482, %r3475, %r3415;
	add.s32 	%r3483, %r3474, %r3482;
	add.s32 	%r3484, %r3470, %r3481;
	add.s32 	%r3485, %r3466, %r3480;
	add.s32 	%r3486, %r3462, %r3479;
	add.s32 	%r3487, %r3454, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3487, 5;
	shr.b32 	%rhs, %r3487, 27;
	add.u32 	%r3488, %lhs, %rhs;
	}
	add.s32 	%r3489, %r3486, %r3488;
	add.s32 	%r3490, %r3451, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3490, 5;
	shr.b32 	%rhs, %r3490, 27;
	add.u32 	%r3491, %lhs, %rhs;
	}
	add.s32 	%r3492, %r3485, %r3491;
	add.s32 	%r3493, %r3448, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3493, 5;
	shr.b32 	%rhs, %r3493, 27;
	add.u32 	%r3494, %lhs, %rhs;
	}
	add.s32 	%r3495, %r3484, %r3494;
	add.s32 	%r3496, %r3445, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3496, 5;
	shr.b32 	%rhs, %r3496, 27;
	add.u32 	%r3497, %lhs, %rhs;
	}
	add.s32 	%r3498, %r3483, %r3497;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3443, 30;
	shr.b32 	%rhs, %r3443, 2;
	add.u32 	%r3499, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3446, 30;
	shr.b32 	%rhs, %r3446, 2;
	add.u32 	%r3500, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3449, 30;
	shr.b32 	%rhs, %r3449, 2;
	add.u32 	%r3501, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3452, 30;
	shr.b32 	%rhs, %r3452, 2;
	add.u32 	%r3502, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r595, 21;
	shr.b32 	%rhs, %r595, 11;
	add.u32 	%r3503, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r596, 21;
	shr.b32 	%rhs, %r596, 11;
	add.u32 	%r3504, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r597, 21;
	shr.b32 	%rhs, %r597, 11;
	add.u32 	%r3505, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r598, 21;
	shr.b32 	%rhs, %r598, 11;
	add.u32 	%r3506, %lhs, %rhs;
	}
	xor.b32  	%r3507, %r285, %r623;
	xor.b32  	%r3508, %r3507, %r687;
	xor.b32  	%r3509, %r3508, %r659;
	xor.b32  	%r3510, %r3509, %r3506;
	add.s32 	%r3511, %r3415, %r3510;
	xor.b32  	%r3512, %r285, %r624;
	xor.b32  	%r3513, %r3512, %r688;
	xor.b32  	%r3514, %r3513, %r660;
	xor.b32  	%r3515, %r3514, %r3505;
	add.s32 	%r3516, %r3416, %r3515;
	xor.b32  	%r3517, %r285, %r625;
	xor.b32  	%r3518, %r3517, %r689;
	xor.b32  	%r3519, %r3518, %r661;
	xor.b32  	%r3520, %r3519, %r3504;
	add.s32 	%r3521, %r3417, %r3520;
	xor.b32  	%r3522, %r285, %r626;
	xor.b32  	%r3523, %r3522, %r690;
	xor.b32  	%r3524, %r3523, %r662;
	xor.b32  	%r3525, %r3524, %r3503;
	add.s32 	%r3526, %r3418, %r3525;
	xor.b32  	%r3527, %r3487, %r3502;
	xor.b32  	%r3528, %r3490, %r3501;
	xor.b32  	%r3529, %r3493, %r3500;
	xor.b32  	%r3530, %r3496, %r3499;
	xor.b32  	%r3531, %r3530, %r3458;
	xor.b32  	%r3532, %r3529, %r3457;
	xor.b32  	%r3533, %r3528, %r3456;
	xor.b32  	%r3534, %r3527, %r3455;
	add.s32 	%r3535, %r3526, %r3534;
	add.s32 	%r3536, %r3521, %r3533;
	add.s32 	%r3537, %r3516, %r3532;
	add.s32 	%r3538, %r3511, %r3531;
	add.s32 	%r3539, %r3498, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3539, 5;
	shr.b32 	%rhs, %r3539, 27;
	add.u32 	%r3540, %lhs, %rhs;
	}
	add.s32 	%r3541, %r3538, %r3540;
	add.s32 	%r3542, %r3495, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3542, 5;
	shr.b32 	%rhs, %r3542, 27;
	add.u32 	%r3543, %lhs, %rhs;
	}
	add.s32 	%r3544, %r3537, %r3543;
	add.s32 	%r3545, %r3492, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3545, 5;
	shr.b32 	%rhs, %r3545, 27;
	add.u32 	%r3546, %lhs, %rhs;
	}
	add.s32 	%r3547, %r3536, %r3546;
	add.s32 	%r3548, %r3489, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3548, 5;
	shr.b32 	%rhs, %r3548, 27;
	add.u32 	%r3549, %lhs, %rhs;
	}
	add.s32 	%r3550, %r3535, %r3549;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3487, 30;
	shr.b32 	%rhs, %r3487, 2;
	add.u32 	%r3551, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3490, 30;
	shr.b32 	%rhs, %r3490, 2;
	add.u32 	%r3552, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3493, 30;
	shr.b32 	%rhs, %r3493, 2;
	add.u32 	%r3553, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3496, 30;
	shr.b32 	%rhs, %r3496, 2;
	add.u32 	%r3554, %lhs, %rhs;
	}
	add.s32 	%r3555, %r3455, %r289;
	add.s32 	%r3556, %r3456, %r289;
	add.s32 	%r3557, %r3457, %r289;
	add.s32 	%r3558, %r3458, %r289;
	xor.b32  	%r3559, %r3539, %r3554;
	xor.b32  	%r3560, %r3542, %r3553;
	xor.b32  	%r3561, %r3545, %r3552;
	xor.b32  	%r3562, %r3548, %r3551;
	xor.b32  	%r3563, %r3562, %r3502;
	xor.b32  	%r3564, %r3561, %r3501;
	xor.b32  	%r3565, %r3560, %r3500;
	xor.b32  	%r3566, %r3559, %r3499;
	add.s32 	%r3567, %r3558, %r3566;
	add.s32 	%r3568, %r3557, %r3565;
	add.s32 	%r3569, %r3556, %r3564;
	add.s32 	%r3570, %r3555, %r3563;
	add.s32 	%r3571, %r3550, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3571, 5;
	shr.b32 	%rhs, %r3571, 27;
	add.u32 	%r3572, %lhs, %rhs;
	}
	add.s32 	%r3573, %r3570, %r3572;
	add.s32 	%r3574, %r3547, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3574, 5;
	shr.b32 	%rhs, %r3574, 27;
	add.u32 	%r3575, %lhs, %rhs;
	}
	add.s32 	%r3576, %r3569, %r3575;
	add.s32 	%r3577, %r3544, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3577, 5;
	shr.b32 	%rhs, %r3577, 27;
	add.u32 	%r3578, %lhs, %rhs;
	}
	add.s32 	%r3579, %r3568, %r3578;
	add.s32 	%r3580, %r3541, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3580, 5;
	shr.b32 	%rhs, %r3580, 27;
	add.u32 	%r3581, %lhs, %rhs;
	}
	add.s32 	%r3582, %r3567, %r3581;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3548, 30;
	shr.b32 	%rhs, %r3548, 2;
	add.u32 	%r297, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3545, 30;
	shr.b32 	%rhs, %r3545, 2;
	add.u32 	%r298, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3542, 30;
	shr.b32 	%rhs, %r3542, 2;
	add.u32 	%r299, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3539, 30;
	shr.b32 	%rhs, %r3539, 2;
	add.u32 	%r300, %lhs, %rhs;
	}
	xor.b32  	%r3583, %r293, %r623;
	xor.b32  	%r3584, %r3583, %r630;
	xor.b32  	%r3585, %r3584, %r658;
	xor.b32  	%r3586, %r3585, %r667;
	xor.b32  	%r3587, %r3586, %r675;
	add.s32 	%r3588, %r3499, %r3587;
	xor.b32  	%r3589, %r293, %r624;
	xor.b32  	%r3590, %r3589, %r629;
	xor.b32  	%r3591, %r3590, %r657;
	xor.b32  	%r3592, %r3591, %r668;
	xor.b32  	%r3593, %r3592, %r676;
	add.s32 	%r3594, %r3500, %r3593;
	xor.b32  	%r3595, %r293, %r625;
	xor.b32  	%r3596, %r3595, %r628;
	xor.b32  	%r3597, %r3596, %r656;
	xor.b32  	%r3598, %r3597, %r669;
	xor.b32  	%r3599, %r3598, %r677;
	add.s32 	%r3600, %r3501, %r3599;
	xor.b32  	%r3601, %r293, %r626;
	xor.b32  	%r3602, %r3601, %r627;
	xor.b32  	%r3603, %r3602, %r655;
	xor.b32  	%r3604, %r3603, %r670;
	xor.b32  	%r3605, %r3604, %r678;
	add.s32 	%r3606, %r3502, %r3605;
	xor.b32  	%r3607, %r3571, %r297;
	xor.b32  	%r3608, %r3574, %r298;
	xor.b32  	%r3609, %r3577, %r299;
	xor.b32  	%r3610, %r3580, %r300;
	xor.b32  	%r3611, %r3610, %r3554;
	xor.b32  	%r3612, %r3609, %r3553;
	xor.b32  	%r3613, %r3608, %r3552;
	xor.b32  	%r3614, %r3607, %r3551;
	add.s32 	%r3615, %r3606, %r3614;
	add.s32 	%r3616, %r3600, %r3613;
	add.s32 	%r3617, %r3594, %r3612;
	add.s32 	%r3618, %r3588, %r3611;
	add.s32 	%r3619, %r3582, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3619, 5;
	shr.b32 	%rhs, %r3619, 27;
	add.u32 	%r3620, %lhs, %rhs;
	}
	add.s32 	%r3621, %r3618, %r3620;
	add.s32 	%r3622, %r3579, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3622, 5;
	shr.b32 	%rhs, %r3622, 27;
	add.u32 	%r3623, %lhs, %rhs;
	}
	add.s32 	%r3624, %r3617, %r3623;
	add.s32 	%r3625, %r3576, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3625, 5;
	shr.b32 	%rhs, %r3625, 27;
	add.u32 	%r3626, %lhs, %rhs;
	}
	add.s32 	%r3627, %r3616, %r3626;
	add.s32 	%r3628, %r3573, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3628, 5;
	shr.b32 	%rhs, %r3628, 27;
	add.u32 	%r3629, %lhs, %rhs;
	}
	add.s32 	%r3630, %r3615, %r3629;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3571, 30;
	shr.b32 	%rhs, %r3571, 2;
	add.u32 	%r301, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3574, 30;
	shr.b32 	%rhs, %r3574, 2;
	add.u32 	%r302, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3577, 30;
	shr.b32 	%rhs, %r3577, 2;
	add.u32 	%r303, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3580, 30;
	shr.b32 	%rhs, %r3580, 2;
	add.u32 	%r304, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3628, 30;
	shr.b32 	%rhs, %r3628, 2;
	add.u32 	%r305, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3625, 30;
	shr.b32 	%rhs, %r3625, 2;
	add.u32 	%r306, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3622, 30;
	shr.b32 	%rhs, %r3622, 2;
	add.u32 	%r307, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3619, 30;
	shr.b32 	%rhs, %r3619, 2;
	add.u32 	%r308, %lhs, %rhs;
	}
	add.s32 	%r309, %r3630, -899497514;
	add.s32 	%r310, %r3627, -899497514;
	add.s32 	%r311, %r3624, -899497514;
	add.s32 	%r312, %r3621, -899497514;
	shr.u32 	%r3631, %r301, %r294;
	and.b32  	%r3632, %r3631, %r393;
	mul.wide.u32 	%rd28, %r3632, 4;
	add.s64 	%rd29, %rd11, %rd28;
	and.b32  	%r3633, %r301, 31;
	mov.u32 	%r3634, 1;
	shl.b32 	%r313, %r3634, %r3633;
	ld.global.u32 	%r3635, [%rd29];
	and.b32  	%r3636, %r3635, %r313;
	setp.eq.s32	%p3, %r3636, 0;
	@%p3 bra 	BB3_30;

	mov.u32 	%r3858, 1;
	shr.u32 	%r3637, %r297, %r294;
	and.b32  	%r3638, %r3637, %r393;
	mul.wide.u32 	%rd30, %r3638, 4;
	add.s64 	%rd31, %rd12, %rd30;
	and.b32  	%r3639, %r297, 31;
	shl.b32 	%r314, %r3858, %r3639;
	ld.global.u32 	%r3641, [%rd31];
	and.b32  	%r3642, %r3641, %r314;
	setp.eq.s32	%p4, %r3642, 0;
	@%p4 bra 	BB3_30;

	mov.u32 	%r3859, 1;
	shr.u32 	%r3643, %r305, %r294;
	and.b32  	%r3644, %r3643, %r393;
	mul.wide.u32 	%rd32, %r3644, 4;
	add.s64 	%rd33, %rd13, %rd32;
	and.b32  	%r3645, %r305, 31;
	shl.b32 	%r315, %r3859, %r3645;
	ld.global.u32 	%r3647, [%rd33];
	and.b32  	%r3648, %r3647, %r315;
	setp.eq.s32	%p5, %r3648, 0;
	@%p5 bra 	BB3_30;

	mov.u32 	%r3860, 1;
	shr.u32 	%r3649, %r309, %r294;
	and.b32  	%r3650, %r3649, %r393;
	mul.wide.u32 	%rd34, %r3650, 4;
	add.s64 	%rd35, %rd14, %rd34;
	and.b32  	%r3651, %r309, 31;
	shl.b32 	%r316, %r3860, %r3651;
	ld.global.u32 	%r3653, [%rd35];
	and.b32  	%r3654, %r3653, %r316;
	setp.eq.s32	%p6, %r3654, 0;
	@%p6 bra 	BB3_30;

	and.b32  	%r3863, %r301, 31;
	mov.u32 	%r3862, 1;
	shl.b32 	%r3861, %r3862, %r3863;
	shr.u32 	%r3655, %r301, %r295;
	and.b32  	%r3656, %r3655, %r393;
	mul.wide.u32 	%rd36, %r3656, 4;
	add.s64 	%rd37, %rd15, %rd36;
	ld.global.u32 	%r3657, [%rd37];
	and.b32  	%r3658, %r3657, %r3861;
	setp.eq.s32	%p7, %r3658, 0;
	@%p7 bra 	BB3_30;

	shr.u32 	%r3659, %r297, %r295;
	and.b32  	%r3660, %r3659, %r393;
	mul.wide.u32 	%rd38, %r3660, 4;
	add.s64 	%rd39, %rd16, %rd38;
	ld.global.u32 	%r3661, [%rd39];
	and.b32  	%r3662, %r3661, %r314;
	setp.eq.s32	%p8, %r3662, 0;
	@%p8 bra 	BB3_30;

	shr.u32 	%r3663, %r305, %r295;
	and.b32  	%r3664, %r3663, %r393;
	mul.wide.u32 	%rd40, %r3664, 4;
	add.s64 	%rd41, %rd17, %rd40;
	ld.global.u32 	%r3665, [%rd41];
	and.b32  	%r3666, %r3665, %r315;
	setp.eq.s32	%p9, %r3666, 0;
	@%p9 bra 	BB3_30;

	shr.u32 	%r3667, %r309, %r295;
	and.b32  	%r3668, %r3667, %r393;
	mul.wide.u32 	%rd42, %r3668, 4;
	add.s64 	%rd43, %rd18, %rd42;
	ld.global.u32 	%r3669, [%rd43];
	and.b32  	%r3670, %r3669, %r316;
	setp.eq.s32	%p10, %r3670, 0;
	@%p10 bra 	BB3_30;

	setp.eq.s32	%p11, %r398, 0;
	mov.u32 	%r3887, 0;
	mov.u32 	%r3671, -1;
	mov.u32 	%r3886, %r398;
	@%p11 bra 	BB3_24;

BB3_12:
	mov.u32 	%r3888, 1;
	shr.u32 	%r319, %r3886, 1;
	add.s32 	%r3889, %r319, %r3887;
	cvt.u64.u32	%rd44, %r3889;
	cvt.u64.u32	%rd45, %r399;
	add.s64 	%rd46, %rd44, %rd45;
	mul.lo.s64 	%rd47, %rd46, 20;
	add.s64 	%rd48, %rd20, %rd47;
	add.s64 	%rd2, %rd48, 4;
	ld.global.u32 	%r321, [%rd48+4];
	setp.gt.u32	%p12, %r309, %r321;
	@%p12 bra 	BB3_22;

	setp.lt.u32	%p13, %r309, %r321;
	mov.u32 	%r3674, -1;
	@%p13 bra 	BB3_14;
	bra.uni 	BB3_15;

BB3_14:
	mov.u32 	%r3888, %r3674;
	bra.uni 	BB3_22;

BB3_15:
	mov.u32 	%r3888, 1;
	ld.global.u32 	%r322, [%rd2+4];
	setp.gt.u32	%p14, %r305, %r322;
	@%p14 bra 	BB3_22;

	setp.lt.u32	%p15, %r305, %r322;
	@%p15 bra 	BB3_17;
	bra.uni 	BB3_18;

BB3_17:
	mov.u32 	%r3888, %r3674;
	bra.uni 	BB3_22;

BB3_18:
	mov.u32 	%r3888, 1;
	ld.global.u32 	%r323, [%rd2+12];
	setp.gt.u32	%p16, %r297, %r323;
	@%p16 bra 	BB3_22;

	setp.lt.u32	%p17, %r297, %r323;
	mov.u32 	%r3888, %r3674;
	@%p17 bra 	BB3_22;

	mov.u32 	%r3888, 1;
	ld.global.u32 	%r324, [%rd2+8];
	setp.gt.u32	%p18, %r301, %r324;
	@%p18 bra 	BB3_22;

	setp.lt.u32	%p19, %r301, %r324;
	selp.b32	%r3888, -1, 0, %p19;

BB3_22:
	add.s32 	%r3680, %r319, 1;
	setp.gt.s32	%p20, %r3888, 0;
	selp.b32	%r3681, %r3680, 0, %p20;
	add.s32 	%r3887, %r3681, %r3887;
	selp.b32	%r3682, -1, 0, %p20;
	add.s32 	%r3683, %r3682, %r3886;
	shr.u32 	%r3886, %r3683, 1;
	setp.eq.s32	%p21, %r3888, 0;
	@%p21 bra 	BB3_25;

	setp.ne.s32	%p22, %r3886, 0;
	@%p22 bra 	BB3_12;

BB3_24:
	mov.u32 	%r3889, %r3671;

BB3_25:
	setp.eq.s32	%p23, %r3889, -1;
	@%p23 bra 	BB3_30;

	add.s32 	%r330, %r3889, %r399;
	mul.wide.u32 	%rd49, %r330, 4;
	add.s64 	%rd50, %rd21, %rd49;
	atom.global.add.u32 	%r3685, [%rd50], 1;
	setp.ne.s32	%p24, %r3685, 0;
	@%p24 bra 	BB3_30;

	atom.global.add.u32 	%r331, [%rd22], 1;
	setp.lt.u32	%p25, %r331, %r398;
	@%p25 bra 	BB3_29;
	bra.uni 	BB3_28;

BB3_29:
	mul.wide.u32 	%rd51, %r331, 24;
	add.s64 	%rd52, %rd19, %rd51;
	st.global.v2.u32 	[%rd52+16], {%r3889, %r330};
	st.global.v2.u32 	[%rd52+8], {%r3885, %r396};
	st.global.u64 	[%rd52], %rd1;
	bra.uni 	BB3_30;

BB3_28:
	atom.global.add.u32 	%r3686, [%rd22], -1;

BB3_30:
	shr.u32 	%r3687, %r302, %r294;
	and.b32  	%r3688, %r3687, %r393;
	mul.wide.u32 	%rd53, %r3688, 4;
	add.s64 	%rd54, %rd11, %rd53;
	and.b32  	%r3689, %r302, 31;
	mov.u32 	%r3690, 1;
	shl.b32 	%r332, %r3690, %r3689;
	ld.global.u32 	%r3691, [%rd54];
	and.b32  	%r3692, %r3691, %r332;
	setp.eq.s32	%p26, %r3692, 0;
	@%p26 bra 	BB3_58;

	shr.u32 	%r3693, %r298, %r294;
	and.b32  	%r3694, %r3693, %r393;
	mul.wide.u32 	%rd55, %r3694, 4;
	add.s64 	%rd56, %rd12, %rd55;
	and.b32  	%r3695, %r298, 31;
	shl.b32 	%r333, %r3690, %r3695;
	ld.global.u32 	%r3697, [%rd56];
	and.b32  	%r3698, %r3697, %r333;
	setp.eq.s32	%p27, %r3698, 0;
	@%p27 bra 	BB3_58;

	shr.u32 	%r3699, %r306, %r294;
	and.b32  	%r3700, %r3699, %r393;
	mul.wide.u32 	%rd57, %r3700, 4;
	add.s64 	%rd58, %rd13, %rd57;
	and.b32  	%r3701, %r306, 31;
	shl.b32 	%r334, %r3690, %r3701;
	ld.global.u32 	%r3703, [%rd58];
	and.b32  	%r3704, %r3703, %r334;
	setp.eq.s32	%p28, %r3704, 0;
	@%p28 bra 	BB3_58;

	shr.u32 	%r3705, %r310, %r294;
	and.b32  	%r3706, %r3705, %r393;
	mul.wide.u32 	%rd59, %r3706, 4;
	add.s64 	%rd60, %rd14, %rd59;
	and.b32  	%r3707, %r310, 31;
	shl.b32 	%r335, %r3690, %r3707;
	ld.global.u32 	%r3709, [%rd60];
	and.b32  	%r3710, %r3709, %r335;
	setp.eq.s32	%p29, %r3710, 0;
	@%p29 bra 	BB3_58;

	shr.u32 	%r3711, %r302, %r295;
	and.b32  	%r3712, %r3711, %r393;
	mul.wide.u32 	%rd61, %r3712, 4;
	add.s64 	%rd62, %rd15, %rd61;
	ld.global.u32 	%r3713, [%rd62];
	and.b32  	%r3714, %r3713, %r332;
	setp.eq.s32	%p30, %r3714, 0;
	@%p30 bra 	BB3_58;

	shr.u32 	%r3715, %r298, %r295;
	and.b32  	%r3716, %r3715, %r393;
	mul.wide.u32 	%rd63, %r3716, 4;
	add.s64 	%rd64, %rd16, %rd63;
	ld.global.u32 	%r3717, [%rd64];
	and.b32  	%r3718, %r3717, %r333;
	setp.eq.s32	%p31, %r3718, 0;
	@%p31 bra 	BB3_58;

	shr.u32 	%r3719, %r306, %r295;
	and.b32  	%r3720, %r3719, %r393;
	mul.wide.u32 	%rd65, %r3720, 4;
	add.s64 	%rd66, %rd17, %rd65;
	ld.global.u32 	%r3721, [%rd66];
	and.b32  	%r3722, %r3721, %r334;
	setp.eq.s32	%p32, %r3722, 0;
	@%p32 bra 	BB3_58;

	shr.u32 	%r3723, %r310, %r295;
	and.b32  	%r3724, %r3723, %r393;
	mul.wide.u32 	%rd67, %r3724, 4;
	add.s64 	%rd68, %rd18, %rd67;
	ld.global.u32 	%r3725, [%rd68];
	and.b32  	%r3726, %r3725, %r335;
	setp.eq.s32	%p33, %r3726, 0;
	@%p33 bra 	BB3_58;

	setp.eq.s32	%p34, %r398, 0;
	cvt.u64.u32	%rd3, %r399;
	mov.u32 	%r3891, 0;
	mov.u32 	%r3727, -1;
	mov.u32 	%r3890, %r398;
	@%p34 bra 	BB3_51;

BB3_39:
	shr.u32 	%r338, %r3890, 1;
	add.s32 	%r3893, %r338, %r3891;
	cvt.u64.u32	%rd69, %r3893;
	add.s64 	%rd70, %rd69, %rd3;
	mul.lo.s64 	%rd71, %rd70, 20;
	add.s64 	%rd72, %rd20, %rd71;
	add.s64 	%rd4, %rd72, 4;
	ld.global.u32 	%r340, [%rd72+4];
	setp.gt.u32	%p35, %r310, %r340;
	mov.u32 	%r3892, %r3690;
	@%p35 bra 	BB3_49;

	setp.lt.u32	%p36, %r310, %r340;
	mov.u32 	%r3730, -1;
	@%p36 bra 	BB3_41;
	bra.uni 	BB3_42;

BB3_41:
	mov.u32 	%r3892, %r3730;
	bra.uni 	BB3_49;

BB3_42:
	ld.global.u32 	%r341, [%rd4+4];
	setp.gt.u32	%p37, %r306, %r341;
	mov.u32 	%r3892, %r3690;
	@%p37 bra 	BB3_49;

	setp.lt.u32	%p38, %r306, %r341;
	@%p38 bra 	BB3_44;
	bra.uni 	BB3_45;

BB3_44:
	mov.u32 	%r3892, %r3730;
	bra.uni 	BB3_49;

BB3_45:
	ld.global.u32 	%r342, [%rd4+12];
	setp.gt.u32	%p39, %r298, %r342;
	mov.u32 	%r3892, %r3690;
	@%p39 bra 	BB3_49;

	setp.lt.u32	%p40, %r298, %r342;
	mov.u32 	%r3892, %r3730;
	@%p40 bra 	BB3_49;

	ld.global.u32 	%r343, [%rd4+8];
	setp.gt.u32	%p41, %r302, %r343;
	mov.u32 	%r3892, %r3690;
	@%p41 bra 	BB3_49;

	setp.lt.u32	%p42, %r302, %r343;
	selp.b32	%r3892, -1, 0, %p42;

BB3_49:
	add.s32 	%r3736, %r338, 1;
	setp.gt.s32	%p43, %r3892, 0;
	selp.b32	%r3737, %r3736, 0, %p43;
	add.s32 	%r3891, %r3737, %r3891;
	selp.b32	%r3738, -1, 0, %p43;
	add.s32 	%r3739, %r3738, %r3890;
	shr.u32 	%r3890, %r3739, 1;
	setp.eq.s32	%p44, %r3892, 0;
	@%p44 bra 	BB3_52;

	setp.ne.s32	%p45, %r3890, 0;
	@%p45 bra 	BB3_39;

BB3_51:
	mov.u32 	%r3893, %r3727;

BB3_52:
	setp.eq.s32	%p46, %r3893, -1;
	@%p46 bra 	BB3_58;

	add.s32 	%r349, %r3893, %r399;
	add.s32 	%r350, %r3885, 1;
	setp.ge.u32	%p47, %r350, %r397;
	@%p47 bra 	BB3_58;

	mul.wide.u32 	%rd73, %r349, 4;
	add.s64 	%rd74, %rd21, %rd73;
	atom.global.add.u32 	%r3741, [%rd74], 1;
	setp.ne.s32	%p48, %r3741, 0;
	@%p48 bra 	BB3_58;

	atom.global.add.u32 	%r351, [%rd22], 1;
	setp.lt.u32	%p49, %r351, %r398;
	@%p49 bra 	BB3_57;
	bra.uni 	BB3_56;

BB3_57:
	mul.wide.u32 	%rd75, %r351, 24;
	add.s64 	%rd76, %rd19, %rd75;
	st.global.v2.u32 	[%rd76+16], {%r3893, %r349};
	add.s32 	%r3855, %r3885, 1;
	st.global.v2.u32 	[%rd76+8], {%r3855, %r396};
	st.global.u64 	[%rd76], %rd1;
	bra.uni 	BB3_58;

BB3_56:
	atom.global.add.u32 	%r3742, [%rd22], -1;

BB3_58:
	shr.u32 	%r3743, %r303, %r294;
	and.b32  	%r3744, %r3743, %r393;
	mul.wide.u32 	%rd77, %r3744, 4;
	add.s64 	%rd78, %rd11, %rd77;
	and.b32  	%r3745, %r303, 31;
	mov.u32 	%r3746, 1;
	shl.b32 	%r352, %r3746, %r3745;
	ld.global.u32 	%r3747, [%rd78];
	and.b32  	%r3748, %r3747, %r352;
	setp.eq.s32	%p50, %r3748, 0;
	@%p50 bra 	BB3_86;

	shr.u32 	%r3749, %r299, %r294;
	and.b32  	%r3750, %r3749, %r393;
	mul.wide.u32 	%rd79, %r3750, 4;
	add.s64 	%rd80, %rd12, %rd79;
	and.b32  	%r3751, %r299, 31;
	shl.b32 	%r353, %r3746, %r3751;
	ld.global.u32 	%r3753, [%rd80];
	and.b32  	%r3754, %r3753, %r353;
	setp.eq.s32	%p51, %r3754, 0;
	@%p51 bra 	BB3_86;

	shr.u32 	%r3755, %r307, %r294;
	and.b32  	%r3756, %r3755, %r393;
	mul.wide.u32 	%rd81, %r3756, 4;
	add.s64 	%rd82, %rd13, %rd81;
	and.b32  	%r3757, %r307, 31;
	shl.b32 	%r354, %r3746, %r3757;
	ld.global.u32 	%r3759, [%rd82];
	and.b32  	%r3760, %r3759, %r354;
	setp.eq.s32	%p52, %r3760, 0;
	@%p52 bra 	BB3_86;

	shr.u32 	%r3761, %r311, %r294;
	and.b32  	%r3762, %r3761, %r393;
	mul.wide.u32 	%rd83, %r3762, 4;
	add.s64 	%rd84, %rd14, %rd83;
	and.b32  	%r3763, %r311, 31;
	shl.b32 	%r355, %r3746, %r3763;
	ld.global.u32 	%r3765, [%rd84];
	and.b32  	%r3766, %r3765, %r355;
	setp.eq.s32	%p53, %r3766, 0;
	@%p53 bra 	BB3_86;

	shr.u32 	%r3767, %r303, %r295;
	and.b32  	%r3768, %r3767, %r393;
	mul.wide.u32 	%rd85, %r3768, 4;
	add.s64 	%rd86, %rd15, %rd85;
	ld.global.u32 	%r3769, [%rd86];
	and.b32  	%r3770, %r3769, %r352;
	setp.eq.s32	%p54, %r3770, 0;
	@%p54 bra 	BB3_86;

	shr.u32 	%r3771, %r299, %r295;
	and.b32  	%r3772, %r3771, %r393;
	mul.wide.u32 	%rd87, %r3772, 4;
	add.s64 	%rd88, %rd16, %rd87;
	ld.global.u32 	%r3773, [%rd88];
	and.b32  	%r3774, %r3773, %r353;
	setp.eq.s32	%p55, %r3774, 0;
	@%p55 bra 	BB3_86;

	shr.u32 	%r3775, %r307, %r295;
	and.b32  	%r3776, %r3775, %r393;
	mul.wide.u32 	%rd89, %r3776, 4;
	add.s64 	%rd90, %rd17, %rd89;
	ld.global.u32 	%r3777, [%rd90];
	and.b32  	%r3778, %r3777, %r354;
	setp.eq.s32	%p56, %r3778, 0;
	@%p56 bra 	BB3_86;

	shr.u32 	%r3779, %r311, %r295;
	and.b32  	%r3780, %r3779, %r393;
	mul.wide.u32 	%rd91, %r3780, 4;
	add.s64 	%rd92, %rd18, %rd91;
	ld.global.u32 	%r3781, [%rd92];
	and.b32  	%r3782, %r3781, %r355;
	setp.eq.s32	%p57, %r3782, 0;
	@%p57 bra 	BB3_86;

	setp.eq.s32	%p58, %r398, 0;
	cvt.u64.u32	%rd5, %r399;
	mov.u32 	%r3895, 0;
	mov.u32 	%r3783, -1;
	mov.u32 	%r3894, %r398;
	@%p58 bra 	BB3_79;

BB3_67:
	shr.u32 	%r358, %r3894, 1;
	add.s32 	%r3897, %r358, %r3895;
	cvt.u64.u32	%rd93, %r3897;
	add.s64 	%rd94, %rd93, %rd5;
	mul.lo.s64 	%rd95, %rd94, 20;
	add.s64 	%rd96, %rd20, %rd95;
	add.s64 	%rd6, %rd96, 4;
	ld.global.u32 	%r360, [%rd96+4];
	setp.gt.u32	%p59, %r311, %r360;
	mov.u32 	%r3896, %r3746;
	@%p59 bra 	BB3_77;

	setp.lt.u32	%p60, %r311, %r360;
	mov.u32 	%r3786, -1;
	@%p60 bra 	BB3_69;
	bra.uni 	BB3_70;

BB3_69:
	mov.u32 	%r3896, %r3786;
	bra.uni 	BB3_77;

BB3_70:
	ld.global.u32 	%r361, [%rd6+4];
	setp.gt.u32	%p61, %r307, %r361;
	mov.u32 	%r3896, %r3746;
	@%p61 bra 	BB3_77;

	setp.lt.u32	%p62, %r307, %r361;
	@%p62 bra 	BB3_72;
	bra.uni 	BB3_73;

BB3_72:
	mov.u32 	%r3896, %r3786;
	bra.uni 	BB3_77;

BB3_73:
	ld.global.u32 	%r362, [%rd6+12];
	setp.gt.u32	%p63, %r299, %r362;
	mov.u32 	%r3896, %r3746;
	@%p63 bra 	BB3_77;

	setp.lt.u32	%p64, %r299, %r362;
	mov.u32 	%r3896, %r3786;
	@%p64 bra 	BB3_77;

	ld.global.u32 	%r363, [%rd6+8];
	setp.gt.u32	%p65, %r303, %r363;
	mov.u32 	%r3896, %r3746;
	@%p65 bra 	BB3_77;

	setp.lt.u32	%p66, %r303, %r363;
	selp.b32	%r3896, -1, 0, %p66;

BB3_77:
	add.s32 	%r3792, %r358, 1;
	setp.gt.s32	%p67, %r3896, 0;
	selp.b32	%r3793, %r3792, 0, %p67;
	add.s32 	%r3895, %r3793, %r3895;
	selp.b32	%r3794, -1, 0, %p67;
	add.s32 	%r3795, %r3794, %r3894;
	shr.u32 	%r3894, %r3795, 1;
	setp.eq.s32	%p68, %r3896, 0;
	@%p68 bra 	BB3_80;

	setp.ne.s32	%p69, %r3894, 0;
	@%p69 bra 	BB3_67;

BB3_79:
	mov.u32 	%r3897, %r3783;

BB3_80:
	setp.eq.s32	%p70, %r3897, -1;
	@%p70 bra 	BB3_86;

	add.s32 	%r369, %r3897, %r399;
	add.s32 	%r370, %r3885, 2;
	setp.ge.u32	%p71, %r370, %r397;
	@%p71 bra 	BB3_86;

	mul.wide.u32 	%rd97, %r369, 4;
	add.s64 	%rd98, %rd21, %rd97;
	atom.global.add.u32 	%r3797, [%rd98], 1;
	setp.ne.s32	%p72, %r3797, 0;
	@%p72 bra 	BB3_86;

	atom.global.add.u32 	%r371, [%rd22], 1;
	setp.lt.u32	%p73, %r371, %r398;
	@%p73 bra 	BB3_85;
	bra.uni 	BB3_84;

BB3_85:
	mul.wide.u32 	%rd99, %r371, 24;
	add.s64 	%rd100, %rd19, %rd99;
	st.global.v2.u32 	[%rd100+16], {%r3897, %r369};
	add.s32 	%r3856, %r3885, 2;
	st.global.v2.u32 	[%rd100+8], {%r3856, %r396};
	st.global.u64 	[%rd100], %rd1;
	bra.uni 	BB3_86;

BB3_84:
	atom.global.add.u32 	%r3798, [%rd22], -1;

BB3_86:
	shr.u32 	%r3799, %r304, %r294;
	and.b32  	%r3800, %r3799, %r393;
	mul.wide.u32 	%rd101, %r3800, 4;
	add.s64 	%rd102, %rd11, %rd101;
	and.b32  	%r3801, %r304, 31;
	mov.u32 	%r3802, 1;
	shl.b32 	%r372, %r3802, %r3801;
	ld.global.u32 	%r3803, [%rd102];
	and.b32  	%r3804, %r3803, %r372;
	setp.eq.s32	%p74, %r3804, 0;
	@%p74 bra 	BB3_114;

	shr.u32 	%r3805, %r300, %r294;
	and.b32  	%r3806, %r3805, %r393;
	mul.wide.u32 	%rd103, %r3806, 4;
	add.s64 	%rd104, %rd12, %rd103;
	and.b32  	%r3807, %r300, 31;
	shl.b32 	%r373, %r3802, %r3807;
	ld.global.u32 	%r3809, [%rd104];
	and.b32  	%r3810, %r3809, %r373;
	setp.eq.s32	%p75, %r3810, 0;
	@%p75 bra 	BB3_114;

	shr.u32 	%r3811, %r308, %r294;
	and.b32  	%r3812, %r3811, %r393;
	mul.wide.u32 	%rd105, %r3812, 4;
	add.s64 	%rd106, %rd13, %rd105;
	and.b32  	%r3813, %r308, 31;
	shl.b32 	%r374, %r3802, %r3813;
	ld.global.u32 	%r3815, [%rd106];
	and.b32  	%r3816, %r3815, %r374;
	setp.eq.s32	%p76, %r3816, 0;
	@%p76 bra 	BB3_114;

	shr.u32 	%r3817, %r312, %r294;
	and.b32  	%r3818, %r3817, %r393;
	mul.wide.u32 	%rd107, %r3818, 4;
	add.s64 	%rd108, %rd14, %rd107;
	and.b32  	%r3819, %r312, 31;
	shl.b32 	%r375, %r3802, %r3819;
	ld.global.u32 	%r3821, [%rd108];
	and.b32  	%r3822, %r3821, %r375;
	setp.eq.s32	%p77, %r3822, 0;
	@%p77 bra 	BB3_114;

	shr.u32 	%r3823, %r304, %r295;
	and.b32  	%r3824, %r3823, %r393;
	mul.wide.u32 	%rd109, %r3824, 4;
	add.s64 	%rd110, %rd15, %rd109;
	ld.global.u32 	%r3825, [%rd110];
	and.b32  	%r3826, %r3825, %r372;
	setp.eq.s32	%p78, %r3826, 0;
	@%p78 bra 	BB3_114;

	shr.u32 	%r3827, %r300, %r295;
	and.b32  	%r3828, %r3827, %r393;
	mul.wide.u32 	%rd111, %r3828, 4;
	add.s64 	%rd112, %rd16, %rd111;
	ld.global.u32 	%r3829, [%rd112];
	and.b32  	%r3830, %r3829, %r373;
	setp.eq.s32	%p79, %r3830, 0;
	@%p79 bra 	BB3_114;

	shr.u32 	%r3831, %r308, %r295;
	and.b32  	%r3832, %r3831, %r393;
	mul.wide.u32 	%rd113, %r3832, 4;
	add.s64 	%rd114, %rd17, %rd113;
	ld.global.u32 	%r3833, [%rd114];
	and.b32  	%r3834, %r3833, %r374;
	setp.eq.s32	%p80, %r3834, 0;
	@%p80 bra 	BB3_114;

	shr.u32 	%r3835, %r312, %r295;
	and.b32  	%r3836, %r3835, %r393;
	mul.wide.u32 	%rd115, %r3836, 4;
	add.s64 	%rd116, %rd18, %rd115;
	ld.global.u32 	%r3837, [%rd116];
	and.b32  	%r3838, %r3837, %r375;
	setp.eq.s32	%p81, %r3838, 0;
	@%p81 bra 	BB3_114;

	setp.eq.s32	%p82, %r398, 0;
	cvt.u64.u32	%rd7, %r399;
	mov.u32 	%r3899, 0;
	mov.u32 	%r3839, -1;
	mov.u32 	%r3898, %r398;
	@%p82 bra 	BB3_107;

BB3_95:
	shr.u32 	%r378, %r3898, 1;
	add.s32 	%r3901, %r378, %r3899;
	cvt.u64.u32	%rd117, %r3901;
	add.s64 	%rd118, %rd117, %rd7;
	mul.lo.s64 	%rd119, %rd118, 20;
	add.s64 	%rd120, %rd20, %rd119;
	add.s64 	%rd8, %rd120, 4;
	ld.global.u32 	%r380, [%rd120+4];
	setp.gt.u32	%p83, %r312, %r380;
	mov.u32 	%r3900, %r3802;
	@%p83 bra 	BB3_105;

	setp.lt.u32	%p84, %r312, %r380;
	mov.u32 	%r3842, -1;
	@%p84 bra 	BB3_97;
	bra.uni 	BB3_98;

BB3_97:
	mov.u32 	%r3900, %r3842;
	bra.uni 	BB3_105;

BB3_98:
	ld.global.u32 	%r381, [%rd8+4];
	setp.gt.u32	%p85, %r308, %r381;
	mov.u32 	%r3900, %r3802;
	@%p85 bra 	BB3_105;

	setp.lt.u32	%p86, %r308, %r381;
	@%p86 bra 	BB3_100;
	bra.uni 	BB3_101;

BB3_100:
	mov.u32 	%r3900, %r3842;
	bra.uni 	BB3_105;

BB3_101:
	ld.global.u32 	%r382, [%rd8+12];
	setp.gt.u32	%p87, %r300, %r382;
	mov.u32 	%r3900, %r3802;
	@%p87 bra 	BB3_105;

	setp.lt.u32	%p88, %r300, %r382;
	mov.u32 	%r3900, %r3842;
	@%p88 bra 	BB3_105;

	ld.global.u32 	%r383, [%rd8+8];
	setp.gt.u32	%p89, %r304, %r383;
	mov.u32 	%r3900, %r3802;
	@%p89 bra 	BB3_105;

	setp.lt.u32	%p90, %r304, %r383;
	selp.b32	%r3900, -1, 0, %p90;

BB3_105:
	add.s32 	%r3848, %r378, 1;
	setp.gt.s32	%p91, %r3900, 0;
	selp.b32	%r3849, %r3848, 0, %p91;
	add.s32 	%r3899, %r3849, %r3899;
	selp.b32	%r3850, -1, 0, %p91;
	add.s32 	%r3851, %r3850, %r3898;
	shr.u32 	%r3898, %r3851, 1;
	setp.eq.s32	%p92, %r3900, 0;
	@%p92 bra 	BB3_108;

	setp.ne.s32	%p93, %r3898, 0;
	@%p93 bra 	BB3_95;

BB3_107:
	mov.u32 	%r3901, %r3839;

BB3_108:
	setp.eq.s32	%p94, %r3901, -1;
	@%p94 bra 	BB3_114;

	add.s32 	%r389, %r3901, %r399;
	add.s32 	%r390, %r3885, 3;
	setp.ge.u32	%p95, %r390, %r397;
	@%p95 bra 	BB3_114;

	mul.wide.u32 	%rd121, %r389, 4;
	add.s64 	%rd122, %rd21, %rd121;
	atom.global.add.u32 	%r3853, [%rd122], 1;
	setp.ne.s32	%p96, %r3853, 0;
	@%p96 bra 	BB3_114;

	atom.global.add.u32 	%r391, [%rd22], 1;
	setp.lt.u32	%p97, %r391, %r398;
	@%p97 bra 	BB3_113;
	bra.uni 	BB3_112;

BB3_113:
	mul.wide.u32 	%rd123, %r391, 24;
	add.s64 	%rd124, %rd19, %rd123;
	st.global.v2.u32 	[%rd124+16], {%r3901, %r389};
	add.s32 	%r3857, %r3885, 3;
	st.global.v2.u32 	[%rd124+8], {%r3857, %r396};
	st.global.u64 	[%rd124], %rd1;
	bra.uni 	BB3_114;

BB3_112:
	atom.global.add.u32 	%r3854, [%rd22], -1;

BB3_114:
	add.s32 	%r3885, %r3885, 4;
	setp.lt.u32	%p98, %r3885, %r397;
	@%p98 bra 	BB3_3;

BB3_115:
	ret;
}

	// .globl	m00100_m08
.entry m00100_m08(
	.param .u64 .ptr .global .align 4 m00100_m08_param_0,
	.param .u64 .ptr .global .align 4 m00100_m08_param_1,
	.param .u64 .ptr .global .align 4 m00100_m08_param_2,
	.param .u64 .ptr .const .align 16 m00100_m08_param_3,
	.param .u64 .ptr .global .align 1 m00100_m08_param_4,
	.param .u64 .ptr .global .align 1 m00100_m08_param_5,
	.param .u64 .ptr .global .align 4 m00100_m08_param_6,
	.param .u64 .ptr .global .align 4 m00100_m08_param_7,
	.param .u64 .ptr .global .align 4 m00100_m08_param_8,
	.param .u64 .ptr .global .align 4 m00100_m08_param_9,
	.param .u64 .ptr .global .align 4 m00100_m08_param_10,
	.param .u64 .ptr .global .align 4 m00100_m08_param_11,
	.param .u64 .ptr .global .align 4 m00100_m08_param_12,
	.param .u64 .ptr .global .align 4 m00100_m08_param_13,
	.param .u64 .ptr .global .align 8 m00100_m08_param_14,
	.param .u64 .ptr .global .align 4 m00100_m08_param_15,
	.param .u64 .ptr .global .align 4 m00100_m08_param_16,
	.param .u64 .ptr .global .align 4 m00100_m08_param_17,
	.param .u64 .ptr .global .align 1 m00100_m08_param_18,
	.param .u64 .ptr .global .align 4 m00100_m08_param_19,
	.param .u64 .ptr .global .align 16 m00100_m08_param_20,
	.param .u64 .ptr .global .align 16 m00100_m08_param_21,
	.param .u64 .ptr .global .align 16 m00100_m08_param_22,
	.param .u64 .ptr .global .align 16 m00100_m08_param_23,
	.param .u32 m00100_m08_param_24,
	.param .u32 m00100_m08_param_25,
	.param .u32 m00100_m08_param_26,
	.param .u32 m00100_m08_param_27,
	.param .u32 m00100_m08_param_28,
	.param .u32 m00100_m08_param_29,
	.param .u32 m00100_m08_param_30,
	.param .u32 m00100_m08_param_31,
	.param .u32 m00100_m08_param_32,
	.param .u32 m00100_m08_param_33,
	.param .u64 m00100_m08_param_34
)
{
	.reg .pred 	%p<99>;
	.reg .b32 	%r<3939>;
	.reg .b64 	%rd<126>;


	ld.param.u64 	%rd9, [m00100_m08_param_0];
	ld.param.u64 	%rd11, [m00100_m08_param_6];
	ld.param.u64 	%rd12, [m00100_m08_param_7];
	ld.param.u64 	%rd13, [m00100_m08_param_8];
	ld.param.u64 	%rd14, [m00100_m08_param_9];
	ld.param.u64 	%rd15, [m00100_m08_param_10];
	ld.param.u64 	%rd16, [m00100_m08_param_11];
	ld.param.u64 	%rd17, [m00100_m08_param_12];
	ld.param.u64 	%rd18, [m00100_m08_param_13];
	ld.param.u64 	%rd19, [m00100_m08_param_14];
	ld.param.u64 	%rd20, [m00100_m08_param_15];
	ld.param.u64 	%rd21, [m00100_m08_param_16];
	ld.param.u64 	%rd22, [m00100_m08_param_19];
	ld.param.u32 	%r405, [m00100_m08_param_24];
	ld.param.u32 	%r406, [m00100_m08_param_25];
	ld.param.u32 	%r407, [m00100_m08_param_26];
	ld.param.u32 	%r408, [m00100_m08_param_27];
	ld.param.u32 	%r409, [m00100_m08_param_30];
	ld.param.u32 	%r410, [m00100_m08_param_31];
	ld.param.u32 	%r411, [m00100_m08_param_32];
	ld.param.u64 	%rd23, [m00100_m08_param_34];
	mov.b32	%r412, %envreg3;
	mov.u32 	%r413, %ctaid.x;
	mov.u32 	%r414, %ntid.x;
	mad.lo.s32 	%r415, %r413, %r414, %r412;
	mov.u32 	%r416, %tid.x;
	add.s32 	%r1, %r415, %r416;
	cvt.s64.s32	%rd1, %r1;
	setp.ge.u64	%p1, %rd1, %rd23;
	@%p1 bra 	BB4_115;

	setp.eq.s32	%p2, %r409, 0;
	@%p2 bra 	BB4_115;

	mul.wide.s32 	%rd24, %r1, 260;
	add.s64 	%rd25, %rd9, %rd24;
	ld.global.u32 	%r418, [%rd25+4];
	ld.global.u32 	%r419, [%rd25+12];
	xor.b32  	%r420, %r419, %r418;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r420, 1;
	shr.b32 	%rhs, %r420, 31;
	add.u32 	%r421, %lhs, %rhs;
	}
	ld.global.u32 	%r422, [%rd25+8];
	ld.global.u32 	%r423, [%rd25+16];
	xor.b32  	%r424, %r423, %r422;
	ld.global.u32 	%r53, [%rd25+60];
	xor.b32  	%r425, %r424, %r53;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r425, 1;
	shr.b32 	%rhs, %r425, 31;
	add.u32 	%r426, %lhs, %rhs;
	}
	ld.global.u32 	%r41, [%rd25+20];
	xor.b32  	%r427, %r41, %r419;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r422, 1;
	shr.b32 	%rhs, %r422, 31;
	add.u32 	%r54, %lhs, %rhs;
	}
	xor.b32  	%r428, %r427, %r54;
	ld.global.u32 	%r45, [%rd25+24];
	xor.b32  	%r429, %r45, %r423;
	xor.b32  	%r430, %r429, %r421;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r430, 1;
	shr.b32 	%rhs, %r430, 31;
	add.u32 	%r431, %lhs, %rhs;
	}
	ld.global.u32 	%r49, [%rd25+28];
	xor.b32  	%r432, %r49, %r41;
	xor.b32  	%r433, %r432, %r426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r433, 1;
	shr.b32 	%rhs, %r433, 31;
	add.u32 	%r434, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r428, 1;
	shr.b32 	%rhs, %r428, 31;
	add.u32 	%r66, %lhs, %rhs;
	}
	xor.b32  	%r435, %r66, %r45;
	xor.b32  	%r436, %r53, %r49;
	xor.b32  	%r437, %r436, %r431;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r437, 1;
	shr.b32 	%rhs, %r437, 31;
	add.u32 	%r438, %lhs, %rhs;
	}
	xor.b32  	%r439, %r434, %r54;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r435, 1;
	shr.b32 	%rhs, %r435, 31;
	add.u32 	%r78, %lhs, %rhs;
	}
	xor.b32  	%r440, %r78, %r421;
	xor.b32  	%r441, %r438, %r426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r441, 1;
	shr.b32 	%rhs, %r441, 31;
	add.u32 	%r442, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r439, 1;
	shr.b32 	%rhs, %r439, 31;
	add.u32 	%r86, %lhs, %rhs;
	}
	xor.b32  	%r443, %r86, %r66;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r443, 1;
	shr.b32 	%rhs, %r443, 31;
	add.u32 	%r444, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r440, 1;
	shr.b32 	%rhs, %r440, 31;
	add.u32 	%r90, %lhs, %rhs;
	}
	xor.b32  	%r445, %r90, %r431;
	xor.b32  	%r446, %r434, %r53;
	xor.b32  	%r447, %r446, %r442;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r447, 1;
	shr.b32 	%rhs, %r447, 31;
	add.u32 	%r448, %lhs, %rhs;
	}
	xor.b32  	%r449, %r78, %r54;
	xor.b32  	%r450, %r449, %r444;
	xor.b32  	%r451, %r421, %r53;
	xor.b32  	%r452, %r451, %r438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r445, 1;
	shr.b32 	%rhs, %r445, 31;
	add.u32 	%r102, %lhs, %rhs;
	}
	xor.b32  	%r453, %r452, %r102;
	xor.b32  	%r454, %r426, %r54;
	xor.b32  	%r455, %r454, %r86;
	xor.b32  	%r456, %r455, %r448;
	xor.b32  	%r457, %r66, %r421;
	xor.b32  	%r458, %r457, %r90;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r450, 1;
	shr.b32 	%rhs, %r450, 31;
	add.u32 	%r110, %lhs, %rhs;
	}
	xor.b32  	%r459, %r458, %r110;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r459, 1;
	shr.b32 	%rhs, %r459, 31;
	add.u32 	%r460, %lhs, %rhs;
	}
	xor.b32  	%r461, %r431, %r426;
	xor.b32  	%r462, %r461, %r442;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r453, 1;
	shr.b32 	%rhs, %r453, 31;
	add.u32 	%r114, %lhs, %rhs;
	}
	xor.b32  	%r463, %r462, %r114;
	xor.b32  	%r464, %r434, %r66;
	xor.b32  	%r465, %r464, %r444;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r456, 1;
	shr.b32 	%rhs, %r456, 31;
	add.u32 	%r118, %lhs, %rhs;
	}
	xor.b32  	%r466, %r465, %r118;
	xor.b32  	%r467, %r78, %r431;
	xor.b32  	%r468, %r467, %r102;
	xor.b32  	%r469, %r468, %r460;
	xor.b32  	%r470, %r438, %r434;
	xor.b32  	%r471, %r470, %r448;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r463, 1;
	shr.b32 	%rhs, %r463, 31;
	add.u32 	%r126, %lhs, %rhs;
	}
	xor.b32  	%r472, %r471, %r126;
	xor.b32  	%r473, %r86, %r78;
	xor.b32  	%r474, %r473, %r110;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r466, 1;
	shr.b32 	%rhs, %r466, 31;
	add.u32 	%r130, %lhs, %rhs;
	}
	xor.b32  	%r475, %r474, %r130;
	xor.b32  	%r476, %r90, %r438;
	xor.b32  	%r477, %r476, %r114;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r469, 1;
	shr.b32 	%rhs, %r469, 31;
	add.u32 	%r134, %lhs, %rhs;
	}
	xor.b32  	%r478, %r477, %r134;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r478, 1;
	shr.b32 	%rhs, %r478, 31;
	add.u32 	%r479, %lhs, %rhs;
	}
	xor.b32  	%r480, %r442, %r86;
	xor.b32  	%r481, %r480, %r118;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r472, 1;
	shr.b32 	%rhs, %r472, 31;
	add.u32 	%r138, %lhs, %rhs;
	}
	xor.b32  	%r482, %r481, %r138;
	xor.b32  	%r483, %r444, %r90;
	xor.b32  	%r484, %r483, %r460;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r475, 1;
	shr.b32 	%rhs, %r475, 31;
	add.u32 	%r142, %lhs, %rhs;
	}
	xor.b32  	%r485, %r484, %r142;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r485, 1;
	shr.b32 	%rhs, %r485, 31;
	add.u32 	%r486, %lhs, %rhs;
	}
	xor.b32  	%r487, %r102, %r442;
	xor.b32  	%r488, %r487, %r126;
	xor.b32  	%r489, %r488, %r479;
	xor.b32  	%r490, %r448, %r444;
	xor.b32  	%r491, %r490, %r130;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r482, 1;
	shr.b32 	%rhs, %r482, 31;
	add.u32 	%r150, %lhs, %rhs;
	}
	xor.b32  	%r492, %r491, %r150;
	xor.b32  	%r493, %r110, %r102;
	xor.b32  	%r494, %r493, %r134;
	xor.b32  	%r495, %r494, %r486;
	xor.b32  	%r496, %r114, %r448;
	xor.b32  	%r497, %r496, %r138;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r489, 1;
	shr.b32 	%rhs, %r489, 31;
	add.u32 	%r158, %lhs, %rhs;
	}
	xor.b32  	%r498, %r497, %r158;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r498, 1;
	shr.b32 	%rhs, %r498, 31;
	add.u32 	%r499, %lhs, %rhs;
	}
	xor.b32  	%r500, %r118, %r110;
	xor.b32  	%r501, %r500, %r142;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r492, 1;
	shr.b32 	%rhs, %r492, 31;
	add.u32 	%r162, %lhs, %rhs;
	}
	xor.b32  	%r502, %r501, %r162;
	xor.b32  	%r503, %r460, %r114;
	xor.b32  	%r504, %r503, %r479;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r495, 1;
	shr.b32 	%rhs, %r495, 31;
	add.u32 	%r166, %lhs, %rhs;
	}
	xor.b32  	%r505, %r504, %r166;
	xor.b32  	%r506, %r126, %r118;
	xor.b32  	%r507, %r506, %r150;
	xor.b32  	%r508, %r507, %r499;
	xor.b32  	%r509, %r130, %r460;
	xor.b32  	%r510, %r509, %r486;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r502, 1;
	shr.b32 	%rhs, %r502, 31;
	add.u32 	%r174, %lhs, %rhs;
	}
	xor.b32  	%r511, %r510, %r174;
	xor.b32  	%r512, %r134, %r126;
	xor.b32  	%r513, %r512, %r158;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r505, 1;
	shr.b32 	%rhs, %r505, 31;
	add.u32 	%r178, %lhs, %rhs;
	}
	xor.b32  	%r514, %r513, %r178;
	xor.b32  	%r515, %r138, %r130;
	xor.b32  	%r516, %r515, %r162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r508, 1;
	shr.b32 	%rhs, %r508, 31;
	add.u32 	%r182, %lhs, %rhs;
	}
	xor.b32  	%r517, %r516, %r182;
	xor.b32  	%r518, %r142, %r134;
	xor.b32  	%r519, %r518, %r166;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r511, 1;
	shr.b32 	%rhs, %r511, 31;
	add.u32 	%r186, %lhs, %rhs;
	}
	xor.b32  	%r520, %r519, %r186;
	xor.b32  	%r521, %r479, %r138;
	xor.b32  	%r522, %r521, %r499;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r514, 1;
	shr.b32 	%rhs, %r514, 31;
	add.u32 	%r190, %lhs, %rhs;
	}
	xor.b32  	%r523, %r522, %r190;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r523, 1;
	shr.b32 	%rhs, %r523, 31;
	add.u32 	%r524, %lhs, %rhs;
	}
	xor.b32  	%r525, %r150, %r142;
	xor.b32  	%r526, %r525, %r174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r517, 1;
	shr.b32 	%rhs, %r517, 31;
	add.u32 	%r194, %lhs, %rhs;
	}
	xor.b32  	%r527, %r526, %r194;
	xor.b32  	%r528, %r486, %r479;
	xor.b32  	%r529, %r528, %r178;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r520, 1;
	shr.b32 	%rhs, %r520, 31;
	add.u32 	%r198, %lhs, %rhs;
	}
	xor.b32  	%r530, %r529, %r198;
	xor.b32  	%r531, %r158, %r150;
	xor.b32  	%r532, %r531, %r182;
	xor.b32  	%r533, %r532, %r524;
	xor.b32  	%r534, %r162, %r486;
	xor.b32  	%r535, %r534, %r186;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r527, 1;
	shr.b32 	%rhs, %r527, 31;
	add.u32 	%r206, %lhs, %rhs;
	}
	xor.b32  	%r536, %r535, %r206;
	xor.b32  	%r537, %r166, %r158;
	xor.b32  	%r538, %r537, %r190;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r530, 1;
	shr.b32 	%rhs, %r530, 31;
	add.u32 	%r210, %lhs, %rhs;
	}
	xor.b32  	%r539, %r538, %r210;
	xor.b32  	%r540, %r499, %r162;
	xor.b32  	%r541, %r540, %r194;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r533, 1;
	shr.b32 	%rhs, %r533, 31;
	add.u32 	%r214, %lhs, %rhs;
	}
	xor.b32  	%r542, %r541, %r214;
	xor.b32  	%r543, %r174, %r166;
	xor.b32  	%r544, %r543, %r198;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r536, 1;
	shr.b32 	%rhs, %r536, 31;
	add.u32 	%r218, %lhs, %rhs;
	}
	xor.b32  	%r545, %r544, %r218;
	xor.b32  	%r546, %r178, %r499;
	xor.b32  	%r547, %r546, %r524;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r539, 1;
	shr.b32 	%rhs, %r539, 31;
	add.u32 	%r222, %lhs, %rhs;
	}
	xor.b32  	%r548, %r547, %r222;
	xor.b32  	%r549, %r182, %r174;
	xor.b32  	%r550, %r549, %r206;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r542, 1;
	shr.b32 	%rhs, %r542, 31;
	add.u32 	%r226, %lhs, %rhs;
	}
	xor.b32  	%r551, %r550, %r226;
	xor.b32  	%r552, %r186, %r178;
	xor.b32  	%r553, %r552, %r210;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r545, 1;
	shr.b32 	%rhs, %r545, 31;
	add.u32 	%r230, %lhs, %rhs;
	}
	xor.b32  	%r554, %r553, %r230;
	xor.b32  	%r555, %r190, %r182;
	xor.b32  	%r556, %r555, %r214;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r548, 1;
	shr.b32 	%rhs, %r548, 31;
	add.u32 	%r234, %lhs, %rhs;
	}
	xor.b32  	%r557, %r556, %r234;
	xor.b32  	%r558, %r194, %r186;
	xor.b32  	%r559, %r558, %r218;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r551, 1;
	shr.b32 	%rhs, %r551, 31;
	add.u32 	%r238, %lhs, %rhs;
	}
	xor.b32  	%r560, %r559, %r238;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r560, 1;
	shr.b32 	%rhs, %r560, 31;
	add.u32 	%r561, %lhs, %rhs;
	}
	xor.b32  	%r562, %r198, %r190;
	xor.b32  	%r563, %r562, %r222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r554, 1;
	shr.b32 	%rhs, %r554, 31;
	add.u32 	%r242, %lhs, %rhs;
	}
	xor.b32  	%r564, %r563, %r242;
	xor.b32  	%r565, %r524, %r194;
	xor.b32  	%r566, %r565, %r226;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r557, 1;
	shr.b32 	%rhs, %r557, 31;
	add.u32 	%r246, %lhs, %rhs;
	}
	xor.b32  	%r567, %r566, %r246;
	xor.b32  	%r568, %r206, %r198;
	xor.b32  	%r569, %r568, %r230;
	xor.b32  	%r570, %r569, %r561;
	xor.b32  	%r571, %r210, %r524;
	xor.b32  	%r572, %r571, %r234;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r564, 1;
	shr.b32 	%rhs, %r564, 31;
	add.u32 	%r254, %lhs, %rhs;
	}
	xor.b32  	%r573, %r572, %r254;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r573, 1;
	shr.b32 	%rhs, %r573, 31;
	add.u32 	%r574, %lhs, %rhs;
	}
	xor.b32  	%r575, %r214, %r206;
	xor.b32  	%r576, %r575, %r238;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r567, 1;
	shr.b32 	%rhs, %r567, 31;
	add.u32 	%r258, %lhs, %rhs;
	}
	xor.b32  	%r577, %r576, %r258;
	xor.b32  	%r578, %r218, %r210;
	xor.b32  	%r579, %r578, %r242;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r570, 1;
	shr.b32 	%rhs, %r570, 31;
	add.u32 	%r262, %lhs, %rhs;
	}
	xor.b32  	%r580, %r579, %r262;
	xor.b32  	%r581, %r222, %r214;
	xor.b32  	%r582, %r581, %r246;
	xor.b32  	%r583, %r582, %r574;
	xor.b32  	%r584, %r226, %r218;
	xor.b32  	%r585, %r584, %r561;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r577, 1;
	shr.b32 	%rhs, %r577, 31;
	add.u32 	%r270, %lhs, %rhs;
	}
	xor.b32  	%r586, %r585, %r270;
	xor.b32  	%r587, %r230, %r222;
	xor.b32  	%r588, %r587, %r254;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r580, 1;
	shr.b32 	%rhs, %r580, 31;
	add.u32 	%r274, %lhs, %rhs;
	}
	xor.b32  	%r589, %r588, %r274;
	xor.b32  	%r590, %r234, %r226;
	xor.b32  	%r591, %r590, %r258;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r583, 1;
	shr.b32 	%rhs, %r583, 31;
	add.u32 	%r278, %lhs, %rhs;
	}
	xor.b32  	%r592, %r591, %r278;
	ld.global.u32 	%r5, [%rd25];
	mov.u32 	%r593, 1732584193;
	mov.u32 	%r594, -271733879;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r594, 30;
	shr.b32 	%rhs, %r594, 2;
	add.u32 	%r13, %lhs, %rhs;
	}
	or.b32  	%r595, %r13, -1732584194;
	add.s32 	%r596, %r418, %r595;
	add.s32 	%r15, %r596, 1790234127;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r593, 30;
	shr.b32 	%rhs, %r593, 2;
	add.u32 	%r21, %lhs, %rhs;
	}
	xor.b32  	%r23, %r13, %r21;
	add.s32 	%r597, %r13, %r419;
	add.s32 	%r31, %r597, 1518500249;
	add.s32 	%r598, %r21, %r423;
	add.s32 	%r35, %r598, 1518500249;
	add.s32 	%r58, %r421, 1518500249;
	add.s32 	%r74, %r434, 1859775393;
	add.s32 	%r82, %r438, 1859775393;
	add.s32 	%r94, %r442, 1859775393;
	add.s32 	%r98, %r444, 1859775393;
	add.s32 	%r106, %r448, 1859775393;
	add.s32 	%r122, %r460, 1859775393;
	add.s32 	%r170, %r499, -1894007588;
	add.s32 	%r202, %r524, -1894007588;
	add.s32 	%r250, %r561, -899497514;
	add.s32 	%r266, %r574, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r586, 1;
	shr.b32 	%rhs, %r586, 31;
	add.u32 	%r282, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r589, 1;
	shr.b32 	%rhs, %r589, 31;
	add.u32 	%r286, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r592, 1;
	shr.b32 	%rhs, %r592, 31;
	add.u32 	%r290, %lhs, %rhs;
	}
	xor.b32  	%r599, %r238, %r230;
	xor.b32  	%r600, %r599, %r262;
	xor.b32  	%r601, %r600, %r282;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r601, 1;
	shr.b32 	%rhs, %r601, 31;
	add.u32 	%r297, %lhs, %rhs;
	}
	xor.b32  	%r602, %r242, %r234;
	xor.b32  	%r603, %r602, %r574;
	xor.b32  	%r604, %r603, %r286;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r604, 1;
	shr.b32 	%rhs, %r604, 31;
	add.u32 	%r301, %lhs, %rhs;
	}
	xor.b32  	%r605, %r246, %r238;
	xor.b32  	%r606, %r605, %r270;
	xor.b32  	%r607, %r606, %r290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r607, 1;
	shr.b32 	%rhs, %r607, 31;
	add.u32 	%r305, %lhs, %rhs;
	}
	and.b32  	%r306, %r406, 31;
	and.b32  	%r307, %r407, 31;
	mov.u32 	%r3922, 0;

BB4_3:
	mov.u32 	%r3921, 1732584193;
	xor.b32  	%r3920, %r494, %r486;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3920, 1;
	shr.b32 	%rhs, %r3920, 31;
	add.u32 	%r3919, %lhs, %rhs;
	}
	xor.b32  	%r3918, %r491, %r150;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3918, 1;
	shr.b32 	%rhs, %r3918, 31;
	add.u32 	%r3917, %lhs, %rhs;
	}
	xor.b32  	%r3916, %r488, %r479;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3916, 1;
	shr.b32 	%rhs, %r3916, 31;
	add.u32 	%r3915, %lhs, %rhs;
	}
	add.s32 	%r3914, %r486, -1894007588;
	add.s32 	%r3913, %r479, 1859775393;
	xor.b32  	%r3912, %r66, %r45;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3912, 1;
	shr.b32 	%rhs, %r3912, 31;
	add.u32 	%r3911, %lhs, %rhs;
	}
	add.s32 	%r3910, %r431, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r425, 1;
	shr.b32 	%rhs, %r425, 31;
	add.u32 	%r3909, %lhs, %rhs;
	}
	add.s32 	%r3908, %r3909, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r422, 1;
	shr.b32 	%rhs, %r422, 31;
	add.u32 	%r3907, %lhs, %rhs;
	}
	add.s32 	%r3906, %r422, -214083945;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3921, 30;
	shr.b32 	%rhs, %r3921, 2;
	add.u32 	%r3905, %lhs, %rhs;
	}
	mov.u32 	%r3904, -271733879;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3904, 30;
	shr.b32 	%rhs, %r3904, 2;
	add.u32 	%r3903, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3921, 5;
	shr.b32 	%rhs, %r3921, 27;
	add.u32 	%r3902, %lhs, %rhs;
	}
	ld.param.u64 	%rd125, [m00100_m08_param_3];
	shr.u32 	%r608, %r3922, 2;
	mul.wide.u32 	%rd26, %r608, 16;
	add.s64 	%rd27, %rd125, %rd26;
	ld.const.v4.u32 	{%r609, %r610, %r611, %r612}, [%rd27];
	or.b32  	%r617, %r5, %r609;
	or.b32  	%r618, %r5, %r610;
	or.b32  	%r619, %r5, %r611;
	or.b32  	%r620, %r5, %r612;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r617, 1;
	shr.b32 	%rhs, %r617, 31;
	add.u32 	%r621, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r618, 1;
	shr.b32 	%rhs, %r618, 31;
	add.u32 	%r622, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r619, 1;
	shr.b32 	%rhs, %r619, 31;
	add.u32 	%r623, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r620, 1;
	shr.b32 	%rhs, %r620, 31;
	add.u32 	%r624, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r617, 2;
	shr.b32 	%rhs, %r617, 30;
	add.u32 	%r625, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r618, 2;
	shr.b32 	%rhs, %r618, 30;
	add.u32 	%r626, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r619, 2;
	shr.b32 	%rhs, %r619, 30;
	add.u32 	%r627, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r620, 2;
	shr.b32 	%rhs, %r620, 30;
	add.u32 	%r628, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r617, 3;
	shr.b32 	%rhs, %r617, 29;
	add.u32 	%r629, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r618, 3;
	shr.b32 	%rhs, %r618, 29;
	add.u32 	%r630, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r619, 3;
	shr.b32 	%rhs, %r619, 29;
	add.u32 	%r631, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r620, 3;
	shr.b32 	%rhs, %r620, 29;
	add.u32 	%r632, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r617, 4;
	shr.b32 	%rhs, %r617, 28;
	add.u32 	%r633, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r618, 4;
	shr.b32 	%rhs, %r618, 28;
	add.u32 	%r634, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r619, 4;
	shr.b32 	%rhs, %r619, 28;
	add.u32 	%r635, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r620, 4;
	shr.b32 	%rhs, %r620, 28;
	add.u32 	%r636, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r617, 5;
	shr.b32 	%rhs, %r617, 27;
	add.u32 	%r637, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r618, 5;
	shr.b32 	%rhs, %r618, 27;
	add.u32 	%r638, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r619, 5;
	shr.b32 	%rhs, %r619, 27;
	add.u32 	%r639, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r620, 5;
	shr.b32 	%rhs, %r620, 27;
	add.u32 	%r640, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r617, 6;
	shr.b32 	%rhs, %r617, 26;
	add.u32 	%r641, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r618, 6;
	shr.b32 	%rhs, %r618, 26;
	add.u32 	%r642, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r619, 6;
	shr.b32 	%rhs, %r619, 26;
	add.u32 	%r643, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r620, 6;
	shr.b32 	%rhs, %r620, 26;
	add.u32 	%r644, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r620, 7;
	shr.b32 	%rhs, %r620, 25;
	add.u32 	%r645, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r619, 7;
	shr.b32 	%rhs, %r619, 25;
	add.u32 	%r646, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r618, 7;
	shr.b32 	%rhs, %r618, 25;
	add.u32 	%r647, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r617, 7;
	shr.b32 	%rhs, %r617, 25;
	add.u32 	%r648, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r617, 8;
	shr.b32 	%rhs, %r617, 24;
	add.u32 	%r649, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r618, 8;
	shr.b32 	%rhs, %r618, 24;
	add.u32 	%r650, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r619, 8;
	shr.b32 	%rhs, %r619, 24;
	add.u32 	%r651, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r620, 8;
	shr.b32 	%rhs, %r620, 24;
	add.u32 	%r652, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r617, 9;
	shr.b32 	%rhs, %r617, 23;
	add.u32 	%r653, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r618, 9;
	shr.b32 	%rhs, %r618, 23;
	add.u32 	%r654, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r619, 9;
	shr.b32 	%rhs, %r619, 23;
	add.u32 	%r655, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r620, 9;
	shr.b32 	%rhs, %r620, 23;
	add.u32 	%r656, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r620, 10;
	shr.b32 	%rhs, %r620, 22;
	add.u32 	%r657, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r619, 10;
	shr.b32 	%rhs, %r619, 22;
	add.u32 	%r658, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r618, 10;
	shr.b32 	%rhs, %r618, 22;
	add.u32 	%r659, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r617, 10;
	shr.b32 	%rhs, %r617, 22;
	add.u32 	%r660, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r617, 11;
	shr.b32 	%rhs, %r617, 21;
	add.u32 	%r661, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r618, 11;
	shr.b32 	%rhs, %r618, 21;
	add.u32 	%r662, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r619, 11;
	shr.b32 	%rhs, %r619, 21;
	add.u32 	%r663, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r620, 11;
	shr.b32 	%rhs, %r620, 21;
	add.u32 	%r664, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r617, 12;
	shr.b32 	%rhs, %r617, 20;
	add.u32 	%r665, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r618, 12;
	shr.b32 	%rhs, %r618, 20;
	add.u32 	%r666, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r619, 12;
	shr.b32 	%rhs, %r619, 20;
	add.u32 	%r667, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r620, 12;
	shr.b32 	%rhs, %r620, 20;
	add.u32 	%r668, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r617, 13;
	shr.b32 	%rhs, %r617, 19;
	add.u32 	%r669, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r618, 13;
	shr.b32 	%rhs, %r618, 19;
	add.u32 	%r670, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r619, 13;
	shr.b32 	%rhs, %r619, 19;
	add.u32 	%r671, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r620, 13;
	shr.b32 	%rhs, %r620, 19;
	add.u32 	%r672, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r620, 14;
	shr.b32 	%rhs, %r620, 18;
	add.u32 	%r673, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r619, 14;
	shr.b32 	%rhs, %r619, 18;
	add.u32 	%r674, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r618, 14;
	shr.b32 	%rhs, %r618, 18;
	add.u32 	%r675, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r617, 14;
	shr.b32 	%rhs, %r617, 18;
	add.u32 	%r676, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r617, 15;
	shr.b32 	%rhs, %r617, 17;
	add.u32 	%r677, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r618, 15;
	shr.b32 	%rhs, %r618, 17;
	add.u32 	%r678, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r619, 15;
	shr.b32 	%rhs, %r619, 17;
	add.u32 	%r679, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r620, 15;
	shr.b32 	%rhs, %r620, 17;
	add.u32 	%r680, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r620, 16;
	shr.b32 	%rhs, %r620, 16;
	add.u32 	%r681, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r619, 16;
	shr.b32 	%rhs, %r619, 16;
	add.u32 	%r682, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r618, 16;
	shr.b32 	%rhs, %r618, 16;
	add.u32 	%r683, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r617, 16;
	shr.b32 	%rhs, %r617, 16;
	add.u32 	%r684, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r617, 17;
	shr.b32 	%rhs, %r617, 15;
	add.u32 	%r685, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r618, 17;
	shr.b32 	%rhs, %r618, 15;
	add.u32 	%r686, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r619, 17;
	shr.b32 	%rhs, %r619, 15;
	add.u32 	%r687, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r620, 17;
	shr.b32 	%rhs, %r620, 15;
	add.u32 	%r688, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r620, 18;
	shr.b32 	%rhs, %r620, 14;
	add.u32 	%r689, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r619, 18;
	shr.b32 	%rhs, %r619, 14;
	add.u32 	%r690, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r618, 18;
	shr.b32 	%rhs, %r618, 14;
	add.u32 	%r691, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r617, 18;
	shr.b32 	%rhs, %r617, 14;
	add.u32 	%r692, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r617, 19;
	shr.b32 	%rhs, %r617, 13;
	add.u32 	%r693, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r618, 19;
	shr.b32 	%rhs, %r618, 13;
	add.u32 	%r694, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r619, 19;
	shr.b32 	%rhs, %r619, 13;
	add.u32 	%r695, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r620, 19;
	shr.b32 	%rhs, %r620, 13;
	add.u32 	%r696, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r620, 20;
	shr.b32 	%rhs, %r620, 12;
	add.u32 	%r697, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r619, 20;
	shr.b32 	%rhs, %r619, 12;
	add.u32 	%r698, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r618, 20;
	shr.b32 	%rhs, %r618, 12;
	add.u32 	%r699, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r617, 20;
	shr.b32 	%rhs, %r617, 12;
	add.u32 	%r700, %lhs, %rhs;
	}
	xor.b32  	%r701, %r636, %r644;
	xor.b32  	%r702, %r635, %r643;
	xor.b32  	%r703, %r634, %r642;
	xor.b32  	%r704, %r633, %r641;
	xor.b32  	%r705, %r636, %r652;
	xor.b32  	%r706, %r635, %r651;
	xor.b32  	%r707, %r634, %r650;
	xor.b32  	%r708, %r633, %r649;
	xor.b32  	%r709, %r652, %r668;
	xor.b32  	%r710, %r651, %r667;
	xor.b32  	%r711, %r650, %r666;
	xor.b32  	%r712, %r649, %r665;
	xor.b32  	%r713, %r704, %r648;
	xor.b32  	%r714, %r703, %r647;
	xor.b32  	%r715, %r702, %r646;
	xor.b32  	%r716, %r701, %r645;
	add.s32 	%r717, %r620, %r3902;
	add.s32 	%r718, %r619, %r3902;
	add.s32 	%r719, %r618, %r3902;
	add.s32 	%r720, %r617, %r3902;
	add.s32 	%r721, %r720, -1223673721;
	add.s32 	%r722, %r719, -1223673721;
	add.s32 	%r723, %r718, -1223673721;
	add.s32 	%r724, %r717, -1223673721;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r724, 5;
	shr.b32 	%rhs, %r724, 27;
	add.u32 	%r725, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r723, 5;
	shr.b32 	%rhs, %r723, 27;
	add.u32 	%r726, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r722, 5;
	shr.b32 	%rhs, %r722, 27;
	add.u32 	%r727, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r721, 5;
	shr.b32 	%rhs, %r721, 27;
	add.u32 	%r728, %lhs, %rhs;
	}
	and.b32  	%r729, %r23, %r724;
	and.b32  	%r730, %r23, %r723;
	and.b32  	%r731, %r23, %r722;
	and.b32  	%r732, %r23, %r721;
	xor.b32  	%r733, %r732, %r3903;
	xor.b32  	%r734, %r731, %r3903;
	xor.b32  	%r735, %r730, %r3903;
	xor.b32  	%r736, %r729, %r3903;
	add.s32 	%r737, %r3906, %r736;
	add.s32 	%r738, %r3906, %r735;
	add.s32 	%r739, %r3906, %r734;
	add.s32 	%r740, %r3906, %r733;
	add.s32 	%r741, %r15, %r728;
	add.s32 	%r742, %r15, %r727;
	add.s32 	%r743, %r15, %r726;
	add.s32 	%r744, %r15, %r725;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r744, 5;
	shr.b32 	%rhs, %r744, 27;
	add.u32 	%r745, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r743, 5;
	shr.b32 	%rhs, %r743, 27;
	add.u32 	%r746, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r742, 5;
	shr.b32 	%rhs, %r742, 27;
	add.u32 	%r747, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r741, 5;
	shr.b32 	%rhs, %r741, 27;
	add.u32 	%r748, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r724, 30;
	shr.b32 	%rhs, %r724, 2;
	add.u32 	%r749, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r723, 30;
	shr.b32 	%rhs, %r723, 2;
	add.u32 	%r750, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r722, 30;
	shr.b32 	%rhs, %r722, 2;
	add.u32 	%r751, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r721, 30;
	shr.b32 	%rhs, %r721, 2;
	add.u32 	%r752, %lhs, %rhs;
	}
	xor.b32  	%r753, %r3905, %r752;
	xor.b32  	%r754, %r3905, %r751;
	xor.b32  	%r755, %r3905, %r750;
	xor.b32  	%r756, %r3905, %r749;
	and.b32  	%r757, %r756, %r744;
	and.b32  	%r758, %r755, %r743;
	and.b32  	%r759, %r754, %r742;
	and.b32  	%r760, %r753, %r741;
	xor.b32  	%r761, %r760, %r3905;
	xor.b32  	%r762, %r759, %r3905;
	xor.b32  	%r763, %r758, %r3905;
	xor.b32  	%r764, %r757, %r3905;
	add.s32 	%r765, %r31, %r764;
	add.s32 	%r766, %r31, %r763;
	add.s32 	%r767, %r31, %r762;
	add.s32 	%r768, %r31, %r761;
	add.s32 	%r769, %r740, %r748;
	add.s32 	%r770, %r739, %r747;
	add.s32 	%r771, %r738, %r746;
	add.s32 	%r772, %r737, %r745;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r772, 5;
	shr.b32 	%rhs, %r772, 27;
	add.u32 	%r773, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r771, 5;
	shr.b32 	%rhs, %r771, 27;
	add.u32 	%r774, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r770, 5;
	shr.b32 	%rhs, %r770, 27;
	add.u32 	%r775, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r769, 5;
	shr.b32 	%rhs, %r769, 27;
	add.u32 	%r776, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r744, 30;
	shr.b32 	%rhs, %r744, 2;
	add.u32 	%r777, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r743, 30;
	shr.b32 	%rhs, %r743, 2;
	add.u32 	%r778, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r742, 30;
	shr.b32 	%rhs, %r742, 2;
	add.u32 	%r779, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r741, 30;
	shr.b32 	%rhs, %r741, 2;
	add.u32 	%r780, %lhs, %rhs;
	}
	xor.b32  	%r781, %r752, %r780;
	xor.b32  	%r782, %r751, %r779;
	xor.b32  	%r783, %r750, %r778;
	xor.b32  	%r784, %r749, %r777;
	and.b32  	%r785, %r784, %r772;
	and.b32  	%r786, %r783, %r771;
	and.b32  	%r787, %r782, %r770;
	and.b32  	%r788, %r781, %r769;
	xor.b32  	%r789, %r788, %r752;
	xor.b32  	%r790, %r787, %r751;
	xor.b32  	%r791, %r786, %r750;
	xor.b32  	%r792, %r785, %r749;
	add.s32 	%r793, %r35, %r792;
	add.s32 	%r794, %r35, %r791;
	add.s32 	%r795, %r35, %r790;
	add.s32 	%r796, %r35, %r789;
	add.s32 	%r797, %r768, %r776;
	add.s32 	%r798, %r767, %r775;
	add.s32 	%r799, %r766, %r774;
	add.s32 	%r800, %r765, %r773;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r800, 5;
	shr.b32 	%rhs, %r800, 27;
	add.u32 	%r801, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r799, 5;
	shr.b32 	%rhs, %r799, 27;
	add.u32 	%r802, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r798, 5;
	shr.b32 	%rhs, %r798, 27;
	add.u32 	%r803, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r797, 5;
	shr.b32 	%rhs, %r797, 27;
	add.u32 	%r804, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r772, 30;
	shr.b32 	%rhs, %r772, 2;
	add.u32 	%r805, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r771, 30;
	shr.b32 	%rhs, %r771, 2;
	add.u32 	%r806, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r770, 30;
	shr.b32 	%rhs, %r770, 2;
	add.u32 	%r807, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r769, 30;
	shr.b32 	%rhs, %r769, 2;
	add.u32 	%r808, %lhs, %rhs;
	}
	add.s32 	%r809, %r752, %r41;
	add.s32 	%r810, %r751, %r41;
	add.s32 	%r811, %r750, %r41;
	add.s32 	%r812, %r749, %r41;
	xor.b32  	%r813, %r780, %r808;
	xor.b32  	%r814, %r779, %r807;
	xor.b32  	%r815, %r778, %r806;
	xor.b32  	%r816, %r777, %r805;
	and.b32  	%r817, %r816, %r800;
	and.b32  	%r818, %r815, %r799;
	and.b32  	%r819, %r814, %r798;
	and.b32  	%r820, %r813, %r797;
	xor.b32  	%r821, %r820, %r780;
	xor.b32  	%r822, %r819, %r779;
	xor.b32  	%r823, %r818, %r778;
	xor.b32  	%r824, %r817, %r777;
	add.s32 	%r825, %r812, %r824;
	add.s32 	%r826, %r811, %r823;
	add.s32 	%r827, %r810, %r822;
	add.s32 	%r828, %r809, %r821;
	add.s32 	%r829, %r796, %r804;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r829, 5;
	shr.b32 	%rhs, %r829, 27;
	add.u32 	%r830, %lhs, %rhs;
	}
	add.s32 	%r831, %r828, %r830;
	add.s32 	%r832, %r795, %r803;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r832, 5;
	shr.b32 	%rhs, %r832, 27;
	add.u32 	%r833, %lhs, %rhs;
	}
	add.s32 	%r834, %r827, %r833;
	add.s32 	%r835, %r794, %r802;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r835, 5;
	shr.b32 	%rhs, %r835, 27;
	add.u32 	%r836, %lhs, %rhs;
	}
	add.s32 	%r837, %r826, %r836;
	add.s32 	%r838, %r793, %r801;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r838, 5;
	shr.b32 	%rhs, %r838, 27;
	add.u32 	%r839, %lhs, %rhs;
	}
	add.s32 	%r840, %r825, %r839;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r797, 30;
	shr.b32 	%rhs, %r797, 2;
	add.u32 	%r841, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r798, 30;
	shr.b32 	%rhs, %r798, 2;
	add.u32 	%r842, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r799, 30;
	shr.b32 	%rhs, %r799, 2;
	add.u32 	%r843, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r800, 30;
	shr.b32 	%rhs, %r800, 2;
	add.u32 	%r844, %lhs, %rhs;
	}
	add.s32 	%r845, %r777, %r45;
	add.s32 	%r846, %r778, %r45;
	add.s32 	%r847, %r779, %r45;
	add.s32 	%r848, %r780, %r45;
	xor.b32  	%r849, %r805, %r844;
	xor.b32  	%r850, %r806, %r843;
	xor.b32  	%r851, %r807, %r842;
	xor.b32  	%r852, %r808, %r841;
	and.b32  	%r853, %r852, %r829;
	and.b32  	%r854, %r851, %r832;
	and.b32  	%r855, %r850, %r835;
	and.b32  	%r856, %r849, %r838;
	xor.b32  	%r857, %r856, %r805;
	xor.b32  	%r858, %r855, %r806;
	xor.b32  	%r859, %r854, %r807;
	xor.b32  	%r860, %r853, %r808;
	add.s32 	%r861, %r848, %r860;
	add.s32 	%r862, %r847, %r859;
	add.s32 	%r863, %r846, %r858;
	add.s32 	%r864, %r845, %r857;
	add.s32 	%r865, %r840, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r865, 5;
	shr.b32 	%rhs, %r865, 27;
	add.u32 	%r866, %lhs, %rhs;
	}
	add.s32 	%r867, %r864, %r866;
	add.s32 	%r868, %r837, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r868, 5;
	shr.b32 	%rhs, %r868, 27;
	add.u32 	%r869, %lhs, %rhs;
	}
	add.s32 	%r870, %r863, %r869;
	add.s32 	%r871, %r834, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r871, 5;
	shr.b32 	%rhs, %r871, 27;
	add.u32 	%r872, %lhs, %rhs;
	}
	add.s32 	%r873, %r862, %r872;
	add.s32 	%r874, %r831, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r874, 5;
	shr.b32 	%rhs, %r874, 27;
	add.u32 	%r875, %lhs, %rhs;
	}
	add.s32 	%r876, %r861, %r875;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r838, 30;
	shr.b32 	%rhs, %r838, 2;
	add.u32 	%r877, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r835, 30;
	shr.b32 	%rhs, %r835, 2;
	add.u32 	%r878, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r832, 30;
	shr.b32 	%rhs, %r832, 2;
	add.u32 	%r879, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r829, 30;
	shr.b32 	%rhs, %r829, 2;
	add.u32 	%r880, %lhs, %rhs;
	}
	add.s32 	%r881, %r808, %r49;
	add.s32 	%r882, %r807, %r49;
	add.s32 	%r883, %r806, %r49;
	add.s32 	%r884, %r805, %r49;
	xor.b32  	%r885, %r841, %r880;
	xor.b32  	%r886, %r842, %r879;
	xor.b32  	%r887, %r843, %r878;
	xor.b32  	%r888, %r844, %r877;
	and.b32  	%r889, %r888, %r865;
	and.b32  	%r890, %r887, %r868;
	and.b32  	%r891, %r886, %r871;
	and.b32  	%r892, %r885, %r874;
	xor.b32  	%r893, %r892, %r841;
	xor.b32  	%r894, %r891, %r842;
	xor.b32  	%r895, %r890, %r843;
	xor.b32  	%r896, %r889, %r844;
	add.s32 	%r897, %r884, %r896;
	add.s32 	%r898, %r883, %r895;
	add.s32 	%r899, %r882, %r894;
	add.s32 	%r900, %r881, %r893;
	add.s32 	%r901, %r876, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r901, 5;
	shr.b32 	%rhs, %r901, 27;
	add.u32 	%r902, %lhs, %rhs;
	}
	add.s32 	%r903, %r900, %r902;
	add.s32 	%r904, %r873, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r904, 5;
	shr.b32 	%rhs, %r904, 27;
	add.u32 	%r905, %lhs, %rhs;
	}
	add.s32 	%r906, %r899, %r905;
	add.s32 	%r907, %r870, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r907, 5;
	shr.b32 	%rhs, %r907, 27;
	add.u32 	%r908, %lhs, %rhs;
	}
	add.s32 	%r909, %r898, %r908;
	add.s32 	%r910, %r867, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r910, 5;
	shr.b32 	%rhs, %r910, 27;
	add.u32 	%r911, %lhs, %rhs;
	}
	add.s32 	%r912, %r897, %r911;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r865, 30;
	shr.b32 	%rhs, %r865, 2;
	add.u32 	%r913, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r868, 30;
	shr.b32 	%rhs, %r868, 2;
	add.u32 	%r914, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r871, 30;
	shr.b32 	%rhs, %r871, 2;
	add.u32 	%r915, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r874, 30;
	shr.b32 	%rhs, %r874, 2;
	add.u32 	%r916, %lhs, %rhs;
	}
	xor.b32  	%r917, %r880, %r916;
	and.b32  	%r918, %r917, %r901;
	xor.b32  	%r919, %r918, %r880;
	add.s32 	%r920, %r841, %r919;
	xor.b32  	%r921, %r879, %r915;
	and.b32  	%r922, %r921, %r904;
	xor.b32  	%r923, %r922, %r879;
	add.s32 	%r924, %r842, %r923;
	xor.b32  	%r925, %r878, %r914;
	and.b32  	%r926, %r925, %r907;
	xor.b32  	%r927, %r926, %r878;
	add.s32 	%r928, %r843, %r927;
	xor.b32  	%r929, %r877, %r913;
	and.b32  	%r930, %r929, %r910;
	xor.b32  	%r931, %r930, %r877;
	add.s32 	%r932, %r844, %r931;
	add.s32 	%r933, %r912, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r933, 5;
	shr.b32 	%rhs, %r933, 27;
	add.u32 	%r934, %lhs, %rhs;
	}
	add.s32 	%r935, %r932, %r934;
	add.s32 	%r936, %r909, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r936, 5;
	shr.b32 	%rhs, %r936, 27;
	add.u32 	%r937, %lhs, %rhs;
	}
	add.s32 	%r938, %r928, %r937;
	add.s32 	%r939, %r906, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r939, 5;
	shr.b32 	%rhs, %r939, 27;
	add.u32 	%r940, %lhs, %rhs;
	}
	add.s32 	%r941, %r924, %r940;
	add.s32 	%r942, %r903, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r942, 5;
	shr.b32 	%rhs, %r942, 27;
	add.u32 	%r943, %lhs, %rhs;
	}
	add.s32 	%r944, %r920, %r943;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r901, 30;
	shr.b32 	%rhs, %r901, 2;
	add.u32 	%r945, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r904, 30;
	shr.b32 	%rhs, %r904, 2;
	add.u32 	%r946, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r907, 30;
	shr.b32 	%rhs, %r907, 2;
	add.u32 	%r947, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r910, 30;
	shr.b32 	%rhs, %r910, 2;
	add.u32 	%r948, %lhs, %rhs;
	}
	xor.b32  	%r949, %r913, %r948;
	and.b32  	%r950, %r949, %r933;
	xor.b32  	%r951, %r950, %r913;
	add.s32 	%r952, %r877, %r951;
	xor.b32  	%r953, %r914, %r947;
	and.b32  	%r954, %r953, %r936;
	xor.b32  	%r955, %r954, %r914;
	add.s32 	%r956, %r878, %r955;
	xor.b32  	%r957, %r915, %r946;
	and.b32  	%r958, %r957, %r939;
	xor.b32  	%r959, %r958, %r915;
	add.s32 	%r960, %r879, %r959;
	xor.b32  	%r961, %r916, %r945;
	and.b32  	%r962, %r961, %r942;
	xor.b32  	%r963, %r962, %r916;
	add.s32 	%r964, %r880, %r963;
	add.s32 	%r965, %r944, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r965, 5;
	shr.b32 	%rhs, %r965, 27;
	add.u32 	%r966, %lhs, %rhs;
	}
	add.s32 	%r967, %r964, %r966;
	add.s32 	%r968, %r941, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r968, 5;
	shr.b32 	%rhs, %r968, 27;
	add.u32 	%r969, %lhs, %rhs;
	}
	add.s32 	%r970, %r960, %r969;
	add.s32 	%r971, %r938, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r971, 5;
	shr.b32 	%rhs, %r971, 27;
	add.u32 	%r972, %lhs, %rhs;
	}
	add.s32 	%r973, %r956, %r972;
	add.s32 	%r974, %r935, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r974, 5;
	shr.b32 	%rhs, %r974, 27;
	add.u32 	%r975, %lhs, %rhs;
	}
	add.s32 	%r976, %r952, %r975;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r933, 30;
	shr.b32 	%rhs, %r933, 2;
	add.u32 	%r977, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r936, 30;
	shr.b32 	%rhs, %r936, 2;
	add.u32 	%r978, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r939, 30;
	shr.b32 	%rhs, %r939, 2;
	add.u32 	%r979, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r942, 30;
	shr.b32 	%rhs, %r942, 2;
	add.u32 	%r980, %lhs, %rhs;
	}
	xor.b32  	%r981, %r945, %r980;
	and.b32  	%r982, %r981, %r965;
	xor.b32  	%r983, %r982, %r945;
	add.s32 	%r984, %r916, %r983;
	xor.b32  	%r985, %r946, %r979;
	and.b32  	%r986, %r985, %r968;
	xor.b32  	%r987, %r986, %r946;
	add.s32 	%r988, %r915, %r987;
	xor.b32  	%r989, %r947, %r978;
	and.b32  	%r990, %r989, %r971;
	xor.b32  	%r991, %r990, %r947;
	add.s32 	%r992, %r914, %r991;
	xor.b32  	%r993, %r948, %r977;
	and.b32  	%r994, %r993, %r974;
	xor.b32  	%r995, %r994, %r948;
	add.s32 	%r996, %r913, %r995;
	add.s32 	%r997, %r976, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r997, 5;
	shr.b32 	%rhs, %r997, 27;
	add.u32 	%r998, %lhs, %rhs;
	}
	add.s32 	%r999, %r996, %r998;
	add.s32 	%r1000, %r973, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1000, 5;
	shr.b32 	%rhs, %r1000, 27;
	add.u32 	%r1001, %lhs, %rhs;
	}
	add.s32 	%r1002, %r992, %r1001;
	add.s32 	%r1003, %r970, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1003, 5;
	shr.b32 	%rhs, %r1003, 27;
	add.u32 	%r1004, %lhs, %rhs;
	}
	add.s32 	%r1005, %r988, %r1004;
	add.s32 	%r1006, %r967, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1006, 5;
	shr.b32 	%rhs, %r1006, 27;
	add.u32 	%r1007, %lhs, %rhs;
	}
	add.s32 	%r1008, %r984, %r1007;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r965, 30;
	shr.b32 	%rhs, %r965, 2;
	add.u32 	%r1009, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r968, 30;
	shr.b32 	%rhs, %r968, 2;
	add.u32 	%r1010, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r971, 30;
	shr.b32 	%rhs, %r971, 2;
	add.u32 	%r1011, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r974, 30;
	shr.b32 	%rhs, %r974, 2;
	add.u32 	%r1012, %lhs, %rhs;
	}
	xor.b32  	%r1013, %r977, %r1012;
	and.b32  	%r1014, %r1013, %r997;
	xor.b32  	%r1015, %r1014, %r977;
	add.s32 	%r1016, %r948, %r1015;
	xor.b32  	%r1017, %r978, %r1011;
	and.b32  	%r1018, %r1017, %r1000;
	xor.b32  	%r1019, %r1018, %r978;
	add.s32 	%r1020, %r947, %r1019;
	xor.b32  	%r1021, %r979, %r1010;
	and.b32  	%r1022, %r1021, %r1003;
	xor.b32  	%r1023, %r1022, %r979;
	add.s32 	%r1024, %r946, %r1023;
	xor.b32  	%r1025, %r980, %r1009;
	and.b32  	%r1026, %r1025, %r1006;
	xor.b32  	%r1027, %r1026, %r980;
	add.s32 	%r1028, %r945, %r1027;
	add.s32 	%r1029, %r1008, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1029, 5;
	shr.b32 	%rhs, %r1029, 27;
	add.u32 	%r1030, %lhs, %rhs;
	}
	add.s32 	%r1031, %r1028, %r1030;
	add.s32 	%r1032, %r1005, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1032, 5;
	shr.b32 	%rhs, %r1032, 27;
	add.u32 	%r1033, %lhs, %rhs;
	}
	add.s32 	%r1034, %r1024, %r1033;
	add.s32 	%r1035, %r1002, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1035, 5;
	shr.b32 	%rhs, %r1035, 27;
	add.u32 	%r1036, %lhs, %rhs;
	}
	add.s32 	%r1037, %r1020, %r1036;
	add.s32 	%r1038, %r999, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1038, 5;
	shr.b32 	%rhs, %r1038, 27;
	add.u32 	%r1039, %lhs, %rhs;
	}
	add.s32 	%r1040, %r1016, %r1039;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r997, 30;
	shr.b32 	%rhs, %r997, 2;
	add.u32 	%r1041, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1000, 30;
	shr.b32 	%rhs, %r1000, 2;
	add.u32 	%r1042, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1003, 30;
	shr.b32 	%rhs, %r1003, 2;
	add.u32 	%r1043, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1006, 30;
	shr.b32 	%rhs, %r1006, 2;
	add.u32 	%r1044, %lhs, %rhs;
	}
	xor.b32  	%r1045, %r1009, %r1044;
	and.b32  	%r1046, %r1045, %r1029;
	xor.b32  	%r1047, %r1046, %r1009;
	add.s32 	%r1048, %r980, %r1047;
	xor.b32  	%r1049, %r1010, %r1043;
	and.b32  	%r1050, %r1049, %r1032;
	xor.b32  	%r1051, %r1050, %r1010;
	add.s32 	%r1052, %r979, %r1051;
	xor.b32  	%r1053, %r1011, %r1042;
	and.b32  	%r1054, %r1053, %r1035;
	xor.b32  	%r1055, %r1054, %r1011;
	add.s32 	%r1056, %r978, %r1055;
	xor.b32  	%r1057, %r1012, %r1041;
	and.b32  	%r1058, %r1057, %r1038;
	xor.b32  	%r1059, %r1058, %r1012;
	add.s32 	%r1060, %r977, %r1059;
	add.s32 	%r1061, %r1040, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1061, 5;
	shr.b32 	%rhs, %r1061, 27;
	add.u32 	%r1062, %lhs, %rhs;
	}
	add.s32 	%r1063, %r1060, %r1062;
	add.s32 	%r1064, %r1037, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1064, 5;
	shr.b32 	%rhs, %r1064, 27;
	add.u32 	%r1065, %lhs, %rhs;
	}
	add.s32 	%r1066, %r1056, %r1065;
	add.s32 	%r1067, %r1034, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1067, 5;
	shr.b32 	%rhs, %r1067, 27;
	add.u32 	%r1068, %lhs, %rhs;
	}
	add.s32 	%r1069, %r1052, %r1068;
	add.s32 	%r1070, %r1031, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1070, 5;
	shr.b32 	%rhs, %r1070, 27;
	add.u32 	%r1071, %lhs, %rhs;
	}
	add.s32 	%r1072, %r1048, %r1071;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1029, 30;
	shr.b32 	%rhs, %r1029, 2;
	add.u32 	%r1073, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1032, 30;
	shr.b32 	%rhs, %r1032, 2;
	add.u32 	%r1074, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1035, 30;
	shr.b32 	%rhs, %r1035, 2;
	add.u32 	%r1075, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1038, 30;
	shr.b32 	%rhs, %r1038, 2;
	add.u32 	%r1076, %lhs, %rhs;
	}
	xor.b32  	%r1077, %r1041, %r1076;
	and.b32  	%r1078, %r1077, %r1061;
	xor.b32  	%r1079, %r1078, %r1041;
	add.s32 	%r1080, %r1012, %r1079;
	xor.b32  	%r1081, %r1042, %r1075;
	and.b32  	%r1082, %r1081, %r1064;
	xor.b32  	%r1083, %r1082, %r1042;
	add.s32 	%r1084, %r1011, %r1083;
	xor.b32  	%r1085, %r1043, %r1074;
	and.b32  	%r1086, %r1085, %r1067;
	xor.b32  	%r1087, %r1086, %r1043;
	add.s32 	%r1088, %r1010, %r1087;
	xor.b32  	%r1089, %r1044, %r1073;
	and.b32  	%r1090, %r1089, %r1070;
	xor.b32  	%r1091, %r1090, %r1044;
	add.s32 	%r1092, %r1009, %r1091;
	add.s32 	%r1093, %r1072, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1093, 5;
	shr.b32 	%rhs, %r1093, 27;
	add.u32 	%r1094, %lhs, %rhs;
	}
	add.s32 	%r1095, %r1092, %r1094;
	add.s32 	%r1096, %r1069, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1096, 5;
	shr.b32 	%rhs, %r1096, 27;
	add.u32 	%r1097, %lhs, %rhs;
	}
	add.s32 	%r1098, %r1088, %r1097;
	add.s32 	%r1099, %r1066, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1099, 5;
	shr.b32 	%rhs, %r1099, 27;
	add.u32 	%r1100, %lhs, %rhs;
	}
	add.s32 	%r1101, %r1084, %r1100;
	add.s32 	%r1102, %r1063, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1102, 5;
	shr.b32 	%rhs, %r1102, 27;
	add.u32 	%r1103, %lhs, %rhs;
	}
	add.s32 	%r1104, %r1080, %r1103;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1061, 30;
	shr.b32 	%rhs, %r1061, 2;
	add.u32 	%r1105, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1064, 30;
	shr.b32 	%rhs, %r1064, 2;
	add.u32 	%r1106, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1067, 30;
	shr.b32 	%rhs, %r1067, 2;
	add.u32 	%r1107, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1070, 30;
	shr.b32 	%rhs, %r1070, 2;
	add.u32 	%r1108, %lhs, %rhs;
	}
	xor.b32  	%r1109, %r1073, %r1108;
	and.b32  	%r1110, %r1109, %r1093;
	xor.b32  	%r1111, %r1110, %r1073;
	add.s32 	%r1112, %r1044, %r1111;
	xor.b32  	%r1113, %r1074, %r1107;
	and.b32  	%r1114, %r1113, %r1096;
	xor.b32  	%r1115, %r1114, %r1074;
	add.s32 	%r1116, %r1043, %r1115;
	xor.b32  	%r1117, %r1075, %r1106;
	and.b32  	%r1118, %r1117, %r1099;
	xor.b32  	%r1119, %r1118, %r1075;
	add.s32 	%r1120, %r1042, %r1119;
	xor.b32  	%r1121, %r1076, %r1105;
	and.b32  	%r1122, %r1121, %r1102;
	xor.b32  	%r1123, %r1122, %r1076;
	add.s32 	%r1124, %r1041, %r1123;
	add.s32 	%r1125, %r1104, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1125, 5;
	shr.b32 	%rhs, %r1125, 27;
	add.u32 	%r1126, %lhs, %rhs;
	}
	add.s32 	%r1127, %r1124, %r1126;
	add.s32 	%r1128, %r1101, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1128, 5;
	shr.b32 	%rhs, %r1128, 27;
	add.u32 	%r1129, %lhs, %rhs;
	}
	add.s32 	%r1130, %r1120, %r1129;
	add.s32 	%r1131, %r1098, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1131, 5;
	shr.b32 	%rhs, %r1131, 27;
	add.u32 	%r1132, %lhs, %rhs;
	}
	add.s32 	%r1133, %r1116, %r1132;
	add.s32 	%r1134, %r1095, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1134, 5;
	shr.b32 	%rhs, %r1134, 27;
	add.u32 	%r1135, %lhs, %rhs;
	}
	add.s32 	%r1136, %r1112, %r1135;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1102, 30;
	shr.b32 	%rhs, %r1102, 2;
	add.u32 	%r1137, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1099, 30;
	shr.b32 	%rhs, %r1099, 2;
	add.u32 	%r1138, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1096, 30;
	shr.b32 	%rhs, %r1096, 2;
	add.u32 	%r1139, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1093, 30;
	shr.b32 	%rhs, %r1093, 2;
	add.u32 	%r1140, %lhs, %rhs;
	}
	add.s32 	%r1141, %r1073, %r53;
	add.s32 	%r1142, %r1074, %r53;
	add.s32 	%r1143, %r1075, %r53;
	add.s32 	%r1144, %r1076, %r53;
	xor.b32  	%r1145, %r1108, %r1140;
	xor.b32  	%r1146, %r1107, %r1139;
	xor.b32  	%r1147, %r1106, %r1138;
	xor.b32  	%r1148, %r1105, %r1137;
	and.b32  	%r1149, %r1148, %r1125;
	and.b32  	%r1150, %r1147, %r1128;
	and.b32  	%r1151, %r1146, %r1131;
	and.b32  	%r1152, %r1145, %r1134;
	xor.b32  	%r1153, %r1152, %r1108;
	xor.b32  	%r1154, %r1151, %r1107;
	xor.b32  	%r1155, %r1150, %r1106;
	xor.b32  	%r1156, %r1149, %r1105;
	add.s32 	%r1157, %r1144, %r1156;
	add.s32 	%r1158, %r1143, %r1155;
	add.s32 	%r1159, %r1142, %r1154;
	add.s32 	%r1160, %r1141, %r1153;
	add.s32 	%r1161, %r1136, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1161, 5;
	shr.b32 	%rhs, %r1161, 27;
	add.u32 	%r1162, %lhs, %rhs;
	}
	add.s32 	%r1163, %r1160, %r1162;
	add.s32 	%r1164, %r1133, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1164, 5;
	shr.b32 	%rhs, %r1164, 27;
	add.u32 	%r1165, %lhs, %rhs;
	}
	add.s32 	%r1166, %r1159, %r1165;
	add.s32 	%r1167, %r1130, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1167, 5;
	shr.b32 	%rhs, %r1167, 27;
	add.u32 	%r1168, %lhs, %rhs;
	}
	add.s32 	%r1169, %r1158, %r1168;
	add.s32 	%r1170, %r1127, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1170, 5;
	shr.b32 	%rhs, %r1170, 27;
	add.u32 	%r1171, %lhs, %rhs;
	}
	add.s32 	%r1172, %r1157, %r1171;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1134, 30;
	shr.b32 	%rhs, %r1134, 2;
	add.u32 	%r1173, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1131, 30;
	shr.b32 	%rhs, %r1131, 2;
	add.u32 	%r1174, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1128, 30;
	shr.b32 	%rhs, %r1128, 2;
	add.u32 	%r1175, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1125, 30;
	shr.b32 	%rhs, %r1125, 2;
	add.u32 	%r1176, %lhs, %rhs;
	}
	xor.b32  	%r1177, %r3907, %r624;
	add.s32 	%r1178, %r1105, %r1177;
	xor.b32  	%r1179, %r3907, %r623;
	add.s32 	%r1180, %r1106, %r1179;
	xor.b32  	%r1181, %r3907, %r622;
	add.s32 	%r1182, %r1107, %r1181;
	xor.b32  	%r1183, %r3907, %r621;
	add.s32 	%r1184, %r1108, %r1183;
	xor.b32  	%r1185, %r1137, %r1176;
	xor.b32  	%r1186, %r1138, %r1175;
	xor.b32  	%r1187, %r1139, %r1174;
	xor.b32  	%r1188, %r1140, %r1173;
	and.b32  	%r1189, %r1188, %r1161;
	and.b32  	%r1190, %r1187, %r1164;
	and.b32  	%r1191, %r1186, %r1167;
	and.b32  	%r1192, %r1185, %r1170;
	xor.b32  	%r1193, %r1192, %r1137;
	xor.b32  	%r1194, %r1191, %r1138;
	xor.b32  	%r1195, %r1190, %r1139;
	xor.b32  	%r1196, %r1189, %r1140;
	add.s32 	%r1197, %r1184, %r1196;
	add.s32 	%r1198, %r1182, %r1195;
	add.s32 	%r1199, %r1180, %r1194;
	add.s32 	%r1200, %r1178, %r1193;
	add.s32 	%r1201, %r1172, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1201, 5;
	shr.b32 	%rhs, %r1201, 27;
	add.u32 	%r1202, %lhs, %rhs;
	}
	add.s32 	%r1203, %r1200, %r1202;
	add.s32 	%r1204, %r1169, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1204, 5;
	shr.b32 	%rhs, %r1204, 27;
	add.u32 	%r1205, %lhs, %rhs;
	}
	add.s32 	%r1206, %r1199, %r1205;
	add.s32 	%r1207, %r1166, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1207, 5;
	shr.b32 	%rhs, %r1207, 27;
	add.u32 	%r1208, %lhs, %rhs;
	}
	add.s32 	%r1209, %r1198, %r1208;
	add.s32 	%r1210, %r1163, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1210, 5;
	shr.b32 	%rhs, %r1210, 27;
	add.u32 	%r1211, %lhs, %rhs;
	}
	add.s32 	%r1212, %r1197, %r1211;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1170, 30;
	shr.b32 	%rhs, %r1170, 2;
	add.u32 	%r1213, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1167, 30;
	shr.b32 	%rhs, %r1167, 2;
	add.u32 	%r1214, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1164, 30;
	shr.b32 	%rhs, %r1164, 2;
	add.u32 	%r1215, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1161, 30;
	shr.b32 	%rhs, %r1161, 2;
	add.u32 	%r1216, %lhs, %rhs;
	}
	xor.b32  	%r1217, %r1173, %r1216;
	xor.b32  	%r1218, %r1174, %r1215;
	xor.b32  	%r1219, %r1175, %r1214;
	xor.b32  	%r1220, %r1176, %r1213;
	and.b32  	%r1221, %r1220, %r1201;
	and.b32  	%r1222, %r1219, %r1204;
	and.b32  	%r1223, %r1218, %r1207;
	and.b32  	%r1224, %r1217, %r1210;
	xor.b32  	%r1225, %r1224, %r1173;
	xor.b32  	%r1226, %r1223, %r1174;
	xor.b32  	%r1227, %r1222, %r1175;
	xor.b32  	%r1228, %r1221, %r1176;
	add.s32 	%r1229, %r1140, %r58;
	add.s32 	%r1230, %r1139, %r58;
	add.s32 	%r1231, %r1138, %r58;
	add.s32 	%r1232, %r1137, %r58;
	add.s32 	%r1233, %r1232, %r1228;
	add.s32 	%r1234, %r1231, %r1227;
	add.s32 	%r1235, %r1230, %r1226;
	add.s32 	%r1236, %r1229, %r1225;
	add.s32 	%r1237, %r1212, 1518500249;
	add.s32 	%r1238, %r1209, 1518500249;
	add.s32 	%r1239, %r1206, 1518500249;
	add.s32 	%r1240, %r1203, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1240, 5;
	shr.b32 	%rhs, %r1240, 27;
	add.u32 	%r1241, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1239, 5;
	shr.b32 	%rhs, %r1239, 27;
	add.u32 	%r1242, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1238, 5;
	shr.b32 	%rhs, %r1238, 27;
	add.u32 	%r1243, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1237, 5;
	shr.b32 	%rhs, %r1237, 27;
	add.u32 	%r1244, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1210, 30;
	shr.b32 	%rhs, %r1210, 2;
	add.u32 	%r1245, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1207, 30;
	shr.b32 	%rhs, %r1207, 2;
	add.u32 	%r1246, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1204, 30;
	shr.b32 	%rhs, %r1204, 2;
	add.u32 	%r1247, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1201, 30;
	shr.b32 	%rhs, %r1201, 2;
	add.u32 	%r1248, %lhs, %rhs;
	}
	xor.b32  	%r1249, %r1213, %r1248;
	xor.b32  	%r1250, %r1214, %r1247;
	xor.b32  	%r1251, %r1215, %r1246;
	xor.b32  	%r1252, %r1216, %r1245;
	and.b32  	%r1253, %r1252, %r1237;
	and.b32  	%r1254, %r1251, %r1238;
	and.b32  	%r1255, %r1250, %r1239;
	and.b32  	%r1256, %r1249, %r1240;
	xor.b32  	%r1257, %r1256, %r1213;
	xor.b32  	%r1258, %r1255, %r1214;
	xor.b32  	%r1259, %r1254, %r1215;
	xor.b32  	%r1260, %r1253, %r1216;
	add.s32 	%r1261, %r1176, %r3908;
	add.s32 	%r1262, %r1175, %r3908;
	add.s32 	%r1263, %r1174, %r3908;
	add.s32 	%r1264, %r1173, %r3908;
	add.s32 	%r1265, %r1264, %r1260;
	add.s32 	%r1266, %r1263, %r1259;
	add.s32 	%r1267, %r1262, %r1258;
	add.s32 	%r1268, %r1261, %r1257;
	add.s32 	%r1269, %r1236, %r1244;
	add.s32 	%r1270, %r1235, %r1243;
	add.s32 	%r1271, %r1234, %r1242;
	add.s32 	%r1272, %r1233, %r1241;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1269, 5;
	shr.b32 	%rhs, %r1269, 27;
	add.u32 	%r1273, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1270, 5;
	shr.b32 	%rhs, %r1270, 27;
	add.u32 	%r1274, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1271, 5;
	shr.b32 	%rhs, %r1271, 27;
	add.u32 	%r1275, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1272, 5;
	shr.b32 	%rhs, %r1272, 27;
	add.u32 	%r1276, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1237, 30;
	shr.b32 	%rhs, %r1237, 2;
	add.u32 	%r1277, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1238, 30;
	shr.b32 	%rhs, %r1238, 2;
	add.u32 	%r1278, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1239, 30;
	shr.b32 	%rhs, %r1239, 2;
	add.u32 	%r1279, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1240, 30;
	shr.b32 	%rhs, %r1240, 2;
	add.u32 	%r1280, %lhs, %rhs;
	}
	xor.b32  	%r1281, %r66, %r628;
	add.s32 	%r1282, %r1213, %r1281;
	xor.b32  	%r1283, %r66, %r627;
	add.s32 	%r1284, %r1214, %r1283;
	xor.b32  	%r1285, %r66, %r626;
	add.s32 	%r1286, %r1215, %r1285;
	xor.b32  	%r1287, %r66, %r625;
	add.s32 	%r1288, %r1216, %r1287;
	xor.b32  	%r1289, %r1248, %r1280;
	xor.b32  	%r1290, %r1247, %r1279;
	xor.b32  	%r1291, %r1246, %r1278;
	xor.b32  	%r1292, %r1245, %r1277;
	and.b32  	%r1293, %r1292, %r1269;
	and.b32  	%r1294, %r1291, %r1270;
	and.b32  	%r1295, %r1290, %r1271;
	and.b32  	%r1296, %r1289, %r1272;
	xor.b32  	%r1297, %r1296, %r1248;
	xor.b32  	%r1298, %r1295, %r1247;
	xor.b32  	%r1299, %r1294, %r1246;
	xor.b32  	%r1300, %r1293, %r1245;
	add.s32 	%r1301, %r1288, %r1300;
	add.s32 	%r1302, %r1286, %r1299;
	add.s32 	%r1303, %r1284, %r1298;
	add.s32 	%r1304, %r1282, %r1297;
	add.s32 	%r1305, %r1268, %r1276;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1305, 5;
	shr.b32 	%rhs, %r1305, 27;
	add.u32 	%r1306, %lhs, %rhs;
	}
	add.s32 	%r1307, %r1304, %r1306;
	add.s32 	%r1308, %r1267, %r1275;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1308, 5;
	shr.b32 	%rhs, %r1308, 27;
	add.u32 	%r1309, %lhs, %rhs;
	}
	add.s32 	%r1310, %r1303, %r1309;
	add.s32 	%r1311, %r1266, %r1274;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1311, 5;
	shr.b32 	%rhs, %r1311, 27;
	add.u32 	%r1312, %lhs, %rhs;
	}
	add.s32 	%r1313, %r1302, %r1312;
	add.s32 	%r1314, %r1265, %r1273;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1314, 5;
	shr.b32 	%rhs, %r1314, 27;
	add.u32 	%r1315, %lhs, %rhs;
	}
	add.s32 	%r1316, %r1301, %r1315;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1269, 30;
	shr.b32 	%rhs, %r1269, 2;
	add.u32 	%r1317, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1270, 30;
	shr.b32 	%rhs, %r1270, 2;
	add.u32 	%r1318, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1271, 30;
	shr.b32 	%rhs, %r1271, 2;
	add.u32 	%r1319, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1272, 30;
	shr.b32 	%rhs, %r1272, 2;
	add.u32 	%r1320, %lhs, %rhs;
	}
	xor.b32  	%r1321, %r1305, %r1320;
	xor.b32  	%r1322, %r1308, %r1319;
	xor.b32  	%r1323, %r1311, %r1318;
	xor.b32  	%r1324, %r1314, %r1317;
	xor.b32  	%r1325, %r1324, %r1277;
	xor.b32  	%r1326, %r1323, %r1278;
	xor.b32  	%r1327, %r1322, %r1279;
	xor.b32  	%r1328, %r1321, %r1280;
	add.s32 	%r1329, %r1245, %r3910;
	add.s32 	%r1330, %r1246, %r3910;
	add.s32 	%r1331, %r1247, %r3910;
	add.s32 	%r1332, %r1248, %r3910;
	add.s32 	%r1333, %r1332, %r1328;
	add.s32 	%r1334, %r1331, %r1327;
	add.s32 	%r1335, %r1330, %r1326;
	add.s32 	%r1336, %r1329, %r1325;
	add.s32 	%r1337, %r1316, 1518500249;
	add.s32 	%r1338, %r1313, 1518500249;
	add.s32 	%r1339, %r1310, 1518500249;
	add.s32 	%r1340, %r1307, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1340, 5;
	shr.b32 	%rhs, %r1340, 27;
	add.u32 	%r1341, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1339, 5;
	shr.b32 	%rhs, %r1339, 27;
	add.u32 	%r1342, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1338, 5;
	shr.b32 	%rhs, %r1338, 27;
	add.u32 	%r1343, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1337, 5;
	shr.b32 	%rhs, %r1337, 27;
	add.u32 	%r1344, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1305, 30;
	shr.b32 	%rhs, %r1305, 2;
	add.u32 	%r1345, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1308, 30;
	shr.b32 	%rhs, %r1308, 2;
	add.u32 	%r1346, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1311, 30;
	shr.b32 	%rhs, %r1311, 2;
	add.u32 	%r1347, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1314, 30;
	shr.b32 	%rhs, %r1314, 2;
	add.u32 	%r1348, %lhs, %rhs;
	}
	xor.b32  	%r1349, %r1337, %r1348;
	xor.b32  	%r1350, %r1338, %r1347;
	xor.b32  	%r1351, %r1339, %r1346;
	xor.b32  	%r1352, %r1340, %r1345;
	xor.b32  	%r1353, %r1352, %r1320;
	xor.b32  	%r1354, %r1351, %r1319;
	xor.b32  	%r1355, %r1350, %r1318;
	xor.b32  	%r1356, %r1349, %r1317;
	add.s32 	%r1357, %r1280, %r74;
	add.s32 	%r1358, %r1279, %r74;
	add.s32 	%r1359, %r1278, %r74;
	add.s32 	%r1360, %r1277, %r74;
	add.s32 	%r1361, %r1360, %r1356;
	add.s32 	%r1362, %r1359, %r1355;
	add.s32 	%r1363, %r1358, %r1354;
	add.s32 	%r1364, %r1357, %r1353;
	add.s32 	%r1365, %r1336, %r1344;
	add.s32 	%r1366, %r1335, %r1343;
	add.s32 	%r1367, %r1334, %r1342;
	add.s32 	%r1368, %r1333, %r1341;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1365, 5;
	shr.b32 	%rhs, %r1365, 27;
	add.u32 	%r1369, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1366, 5;
	shr.b32 	%rhs, %r1366, 27;
	add.u32 	%r1370, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1367, 5;
	shr.b32 	%rhs, %r1367, 27;
	add.u32 	%r1371, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1368, 5;
	shr.b32 	%rhs, %r1368, 27;
	add.u32 	%r1372, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1340, 30;
	shr.b32 	%rhs, %r1340, 2;
	add.u32 	%r1373, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1339, 30;
	shr.b32 	%rhs, %r1339, 2;
	add.u32 	%r1374, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1338, 30;
	shr.b32 	%rhs, %r1338, 2;
	add.u32 	%r1375, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1337, 30;
	shr.b32 	%rhs, %r1337, 2;
	add.u32 	%r1376, %lhs, %rhs;
	}
	xor.b32  	%r1377, %r3911, %r632;
	add.s32 	%r1378, %r1320, %r1377;
	xor.b32  	%r1379, %r3911, %r631;
	add.s32 	%r1380, %r1319, %r1379;
	xor.b32  	%r1381, %r3911, %r630;
	add.s32 	%r1382, %r1318, %r1381;
	xor.b32  	%r1383, %r3911, %r629;
	add.s32 	%r1384, %r1317, %r1383;
	xor.b32  	%r1385, %r1365, %r1376;
	xor.b32  	%r1386, %r1366, %r1375;
	xor.b32  	%r1387, %r1367, %r1374;
	xor.b32  	%r1388, %r1368, %r1373;
	xor.b32  	%r1389, %r1388, %r1345;
	xor.b32  	%r1390, %r1387, %r1346;
	xor.b32  	%r1391, %r1386, %r1347;
	xor.b32  	%r1392, %r1385, %r1348;
	add.s32 	%r1393, %r1384, %r1392;
	add.s32 	%r1394, %r1382, %r1391;
	add.s32 	%r1395, %r1380, %r1390;
	add.s32 	%r1396, %r1378, %r1389;
	add.s32 	%r1397, %r1364, %r1372;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1397, 5;
	shr.b32 	%rhs, %r1397, 27;
	add.u32 	%r1398, %lhs, %rhs;
	}
	add.s32 	%r1399, %r1396, %r1398;
	add.s32 	%r1400, %r1363, %r1371;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1400, 5;
	shr.b32 	%rhs, %r1400, 27;
	add.u32 	%r1401, %lhs, %rhs;
	}
	add.s32 	%r1402, %r1395, %r1401;
	add.s32 	%r1403, %r1362, %r1370;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1403, 5;
	shr.b32 	%rhs, %r1403, 27;
	add.u32 	%r1404, %lhs, %rhs;
	}
	add.s32 	%r1405, %r1394, %r1404;
	add.s32 	%r1406, %r1361, %r1369;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1406, 5;
	shr.b32 	%rhs, %r1406, 27;
	add.u32 	%r1407, %lhs, %rhs;
	}
	add.s32 	%r1408, %r1393, %r1407;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1365, 30;
	shr.b32 	%rhs, %r1365, 2;
	add.u32 	%r1409, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1366, 30;
	shr.b32 	%rhs, %r1366, 2;
	add.u32 	%r1410, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1367, 30;
	shr.b32 	%rhs, %r1367, 2;
	add.u32 	%r1411, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1368, 30;
	shr.b32 	%rhs, %r1368, 2;
	add.u32 	%r1412, %lhs, %rhs;
	}
	xor.b32  	%r1413, %r1397, %r1412;
	xor.b32  	%r1414, %r1400, %r1411;
	xor.b32  	%r1415, %r1403, %r1410;
	xor.b32  	%r1416, %r1406, %r1409;
	xor.b32  	%r1417, %r1416, %r1376;
	xor.b32  	%r1418, %r1415, %r1375;
	xor.b32  	%r1419, %r1414, %r1374;
	xor.b32  	%r1420, %r1413, %r1373;
	add.s32 	%r1421, %r1348, %r82;
	add.s32 	%r1422, %r1347, %r82;
	add.s32 	%r1423, %r1346, %r82;
	add.s32 	%r1424, %r1345, %r82;
	add.s32 	%r1425, %r1424, %r1420;
	add.s32 	%r1426, %r1423, %r1419;
	add.s32 	%r1427, %r1422, %r1418;
	add.s32 	%r1428, %r1421, %r1417;
	add.s32 	%r1429, %r1408, 1859775393;
	add.s32 	%r1430, %r1405, 1859775393;
	add.s32 	%r1431, %r1402, 1859775393;
	add.s32 	%r1432, %r1399, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1432, 5;
	shr.b32 	%rhs, %r1432, 27;
	add.u32 	%r1433, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1431, 5;
	shr.b32 	%rhs, %r1431, 27;
	add.u32 	%r1434, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1430, 5;
	shr.b32 	%rhs, %r1430, 27;
	add.u32 	%r1435, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1429, 5;
	shr.b32 	%rhs, %r1429, 27;
	add.u32 	%r1436, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1406, 30;
	shr.b32 	%rhs, %r1406, 2;
	add.u32 	%r1437, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1403, 30;
	shr.b32 	%rhs, %r1403, 2;
	add.u32 	%r1438, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1400, 30;
	shr.b32 	%rhs, %r1400, 2;
	add.u32 	%r1439, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1397, 30;
	shr.b32 	%rhs, %r1397, 2;
	add.u32 	%r1440, %lhs, %rhs;
	}
	xor.b32  	%r1441, %r86, %r625;
	add.s32 	%r1442, %r1376, %r1441;
	xor.b32  	%r1443, %r86, %r626;
	add.s32 	%r1444, %r1375, %r1443;
	xor.b32  	%r1445, %r86, %r627;
	add.s32 	%r1446, %r1374, %r1445;
	xor.b32  	%r1447, %r86, %r628;
	add.s32 	%r1448, %r1373, %r1447;
	xor.b32  	%r1449, %r1432, %r1440;
	xor.b32  	%r1450, %r1431, %r1439;
	xor.b32  	%r1451, %r1430, %r1438;
	xor.b32  	%r1452, %r1429, %r1437;
	xor.b32  	%r1453, %r1452, %r1409;
	xor.b32  	%r1454, %r1451, %r1410;
	xor.b32  	%r1455, %r1450, %r1411;
	xor.b32  	%r1456, %r1449, %r1412;
	add.s32 	%r1457, %r1448, %r1456;
	add.s32 	%r1458, %r1446, %r1455;
	add.s32 	%r1459, %r1444, %r1454;
	add.s32 	%r1460, %r1442, %r1453;
	add.s32 	%r1461, %r1428, %r1436;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1461, 5;
	shr.b32 	%rhs, %r1461, 27;
	add.u32 	%r1462, %lhs, %rhs;
	}
	add.s32 	%r1463, %r1460, %r1462;
	add.s32 	%r1464, %r1427, %r1435;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1464, 5;
	shr.b32 	%rhs, %r1464, 27;
	add.u32 	%r1465, %lhs, %rhs;
	}
	add.s32 	%r1466, %r1459, %r1465;
	add.s32 	%r1467, %r1426, %r1434;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1467, 5;
	shr.b32 	%rhs, %r1467, 27;
	add.u32 	%r1468, %lhs, %rhs;
	}
	add.s32 	%r1469, %r1458, %r1468;
	add.s32 	%r1470, %r1425, %r1433;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1470, 5;
	shr.b32 	%rhs, %r1470, 27;
	add.u32 	%r1471, %lhs, %rhs;
	}
	add.s32 	%r1472, %r1457, %r1471;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1432, 30;
	shr.b32 	%rhs, %r1432, 2;
	add.u32 	%r1473, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1431, 30;
	shr.b32 	%rhs, %r1431, 2;
	add.u32 	%r1474, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1430, 30;
	shr.b32 	%rhs, %r1430, 2;
	add.u32 	%r1475, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1429, 30;
	shr.b32 	%rhs, %r1429, 2;
	add.u32 	%r1476, %lhs, %rhs;
	}
	xor.b32  	%r1477, %r90, %r636;
	add.s32 	%r1478, %r1412, %r1477;
	xor.b32  	%r1479, %r90, %r635;
	add.s32 	%r1480, %r1411, %r1479;
	xor.b32  	%r1481, %r90, %r634;
	add.s32 	%r1482, %r1410, %r1481;
	xor.b32  	%r1483, %r90, %r633;
	add.s32 	%r1484, %r1409, %r1483;
	xor.b32  	%r1485, %r1461, %r1476;
	xor.b32  	%r1486, %r1464, %r1475;
	xor.b32  	%r1487, %r1467, %r1474;
	xor.b32  	%r1488, %r1470, %r1473;
	xor.b32  	%r1489, %r1488, %r1440;
	xor.b32  	%r1490, %r1487, %r1439;
	xor.b32  	%r1491, %r1486, %r1438;
	xor.b32  	%r1492, %r1485, %r1437;
	add.s32 	%r1493, %r1484, %r1492;
	add.s32 	%r1494, %r1482, %r1491;
	add.s32 	%r1495, %r1480, %r1490;
	add.s32 	%r1496, %r1478, %r1489;
	add.s32 	%r1497, %r1472, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1497, 5;
	shr.b32 	%rhs, %r1497, 27;
	add.u32 	%r1498, %lhs, %rhs;
	}
	add.s32 	%r1499, %r1496, %r1498;
	add.s32 	%r1500, %r1469, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1500, 5;
	shr.b32 	%rhs, %r1500, 27;
	add.u32 	%r1501, %lhs, %rhs;
	}
	add.s32 	%r1502, %r1495, %r1501;
	add.s32 	%r1503, %r1466, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1503, 5;
	shr.b32 	%rhs, %r1503, 27;
	add.u32 	%r1504, %lhs, %rhs;
	}
	add.s32 	%r1505, %r1494, %r1504;
	add.s32 	%r1506, %r1463, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1506, 5;
	shr.b32 	%rhs, %r1506, 27;
	add.u32 	%r1507, %lhs, %rhs;
	}
	add.s32 	%r1508, %r1493, %r1507;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1461, 30;
	shr.b32 	%rhs, %r1461, 2;
	add.u32 	%r1509, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1464, 30;
	shr.b32 	%rhs, %r1464, 2;
	add.u32 	%r1510, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1467, 30;
	shr.b32 	%rhs, %r1467, 2;
	add.u32 	%r1511, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1470, 30;
	shr.b32 	%rhs, %r1470, 2;
	add.u32 	%r1512, %lhs, %rhs;
	}
	xor.b32  	%r1513, %r1497, %r1512;
	xor.b32  	%r1514, %r1500, %r1511;
	xor.b32  	%r1515, %r1503, %r1510;
	xor.b32  	%r1516, %r1506, %r1509;
	xor.b32  	%r1517, %r1516, %r1476;
	xor.b32  	%r1518, %r1515, %r1475;
	xor.b32  	%r1519, %r1514, %r1474;
	xor.b32  	%r1520, %r1513, %r1473;
	add.s32 	%r1521, %r1437, %r94;
	add.s32 	%r1522, %r1438, %r94;
	add.s32 	%r1523, %r1439, %r94;
	add.s32 	%r1524, %r1440, %r94;
	add.s32 	%r1525, %r1524, %r1520;
	add.s32 	%r1526, %r1523, %r1519;
	add.s32 	%r1527, %r1522, %r1518;
	add.s32 	%r1528, %r1521, %r1517;
	add.s32 	%r1529, %r1508, 1859775393;
	add.s32 	%r1530, %r1505, 1859775393;
	add.s32 	%r1531, %r1502, 1859775393;
	add.s32 	%r1532, %r1499, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1532, 5;
	shr.b32 	%rhs, %r1532, 27;
	add.u32 	%r1533, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1531, 5;
	shr.b32 	%rhs, %r1531, 27;
	add.u32 	%r1534, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1530, 5;
	shr.b32 	%rhs, %r1530, 27;
	add.u32 	%r1535, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1529, 5;
	shr.b32 	%rhs, %r1529, 27;
	add.u32 	%r1536, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1497, 30;
	shr.b32 	%rhs, %r1497, 2;
	add.u32 	%r1537, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1500, 30;
	shr.b32 	%rhs, %r1500, 2;
	add.u32 	%r1538, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1503, 30;
	shr.b32 	%rhs, %r1503, 2;
	add.u32 	%r1539, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1506, 30;
	shr.b32 	%rhs, %r1506, 2;
	add.u32 	%r1540, %lhs, %rhs;
	}
	xor.b32  	%r1541, %r1529, %r1540;
	xor.b32  	%r1542, %r1530, %r1539;
	xor.b32  	%r1543, %r1531, %r1538;
	xor.b32  	%r1544, %r1532, %r1537;
	xor.b32  	%r1545, %r1544, %r1512;
	xor.b32  	%r1546, %r1543, %r1511;
	xor.b32  	%r1547, %r1542, %r1510;
	xor.b32  	%r1548, %r1541, %r1509;
	add.s32 	%r1549, %r1473, %r98;
	add.s32 	%r1550, %r1474, %r98;
	add.s32 	%r1551, %r1475, %r98;
	add.s32 	%r1552, %r1476, %r98;
	add.s32 	%r1553, %r1552, %r1548;
	add.s32 	%r1554, %r1551, %r1547;
	add.s32 	%r1555, %r1550, %r1546;
	add.s32 	%r1556, %r1549, %r1545;
	add.s32 	%r1557, %r1528, %r1536;
	add.s32 	%r1558, %r1527, %r1535;
	add.s32 	%r1559, %r1526, %r1534;
	add.s32 	%r1560, %r1525, %r1533;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1557, 5;
	shr.b32 	%rhs, %r1557, 27;
	add.u32 	%r1561, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1558, 5;
	shr.b32 	%rhs, %r1558, 27;
	add.u32 	%r1562, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1559, 5;
	shr.b32 	%rhs, %r1559, 27;
	add.u32 	%r1563, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1560, 5;
	shr.b32 	%rhs, %r1560, 27;
	add.u32 	%r1564, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1532, 30;
	shr.b32 	%rhs, %r1532, 2;
	add.u32 	%r1565, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1531, 30;
	shr.b32 	%rhs, %r1531, 2;
	add.u32 	%r1566, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1530, 30;
	shr.b32 	%rhs, %r1530, 2;
	add.u32 	%r1567, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1529, 30;
	shr.b32 	%rhs, %r1529, 2;
	add.u32 	%r1568, %lhs, %rhs;
	}
	xor.b32  	%r1569, %r102, %r640;
	add.s32 	%r1570, %r1512, %r1569;
	xor.b32  	%r1571, %r102, %r639;
	add.s32 	%r1572, %r1511, %r1571;
	xor.b32  	%r1573, %r102, %r638;
	add.s32 	%r1574, %r1510, %r1573;
	xor.b32  	%r1575, %r102, %r637;
	add.s32 	%r1576, %r1509, %r1575;
	xor.b32  	%r1577, %r1557, %r1568;
	xor.b32  	%r1578, %r1558, %r1567;
	xor.b32  	%r1579, %r1559, %r1566;
	xor.b32  	%r1580, %r1560, %r1565;
	xor.b32  	%r1581, %r1580, %r1537;
	xor.b32  	%r1582, %r1579, %r1538;
	xor.b32  	%r1583, %r1578, %r1539;
	xor.b32  	%r1584, %r1577, %r1540;
	add.s32 	%r1585, %r1576, %r1584;
	add.s32 	%r1586, %r1574, %r1583;
	add.s32 	%r1587, %r1572, %r1582;
	add.s32 	%r1588, %r1570, %r1581;
	add.s32 	%r1589, %r1556, %r1564;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1589, 5;
	shr.b32 	%rhs, %r1589, 27;
	add.u32 	%r1590, %lhs, %rhs;
	}
	add.s32 	%r1591, %r1588, %r1590;
	add.s32 	%r1592, %r1555, %r1563;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1592, 5;
	shr.b32 	%rhs, %r1592, 27;
	add.u32 	%r1593, %lhs, %rhs;
	}
	add.s32 	%r1594, %r1587, %r1593;
	add.s32 	%r1595, %r1554, %r1562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1595, 5;
	shr.b32 	%rhs, %r1595, 27;
	add.u32 	%r1596, %lhs, %rhs;
	}
	add.s32 	%r1597, %r1586, %r1596;
	add.s32 	%r1598, %r1553, %r1561;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1598, 5;
	shr.b32 	%rhs, %r1598, 27;
	add.u32 	%r1599, %lhs, %rhs;
	}
	add.s32 	%r1600, %r1585, %r1599;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1560, 30;
	shr.b32 	%rhs, %r1560, 2;
	add.u32 	%r1601, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1559, 30;
	shr.b32 	%rhs, %r1559, 2;
	add.u32 	%r1602, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1558, 30;
	shr.b32 	%rhs, %r1558, 2;
	add.u32 	%r1603, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1557, 30;
	shr.b32 	%rhs, %r1557, 2;
	add.u32 	%r1604, %lhs, %rhs;
	}
	xor.b32  	%r1605, %r1598, %r1604;
	xor.b32  	%r1606, %r1595, %r1603;
	xor.b32  	%r1607, %r1592, %r1602;
	xor.b32  	%r1608, %r1589, %r1601;
	xor.b32  	%r1609, %r1608, %r1565;
	xor.b32  	%r1610, %r1607, %r1566;
	xor.b32  	%r1611, %r1606, %r1567;
	xor.b32  	%r1612, %r1605, %r1568;
	add.s32 	%r1613, %r1537, %r106;
	add.s32 	%r1614, %r1538, %r106;
	add.s32 	%r1615, %r1539, %r106;
	add.s32 	%r1616, %r1540, %r106;
	add.s32 	%r1617, %r1616, %r1612;
	add.s32 	%r1618, %r1615, %r1611;
	add.s32 	%r1619, %r1614, %r1610;
	add.s32 	%r1620, %r1613, %r1609;
	add.s32 	%r1621, %r1600, 1859775393;
	add.s32 	%r1622, %r1597, 1859775393;
	add.s32 	%r1623, %r1594, 1859775393;
	add.s32 	%r1624, %r1591, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1621, 5;
	shr.b32 	%rhs, %r1621, 27;
	add.u32 	%r1625, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1622, 5;
	shr.b32 	%rhs, %r1622, 27;
	add.u32 	%r1626, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1623, 5;
	shr.b32 	%rhs, %r1623, 27;
	add.u32 	%r1627, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1624, 5;
	shr.b32 	%rhs, %r1624, 27;
	add.u32 	%r1628, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1589, 30;
	shr.b32 	%rhs, %r1589, 2;
	add.u32 	%r1629, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1592, 30;
	shr.b32 	%rhs, %r1592, 2;
	add.u32 	%r1630, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1595, 30;
	shr.b32 	%rhs, %r1595, 2;
	add.u32 	%r1631, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1598, 30;
	shr.b32 	%rhs, %r1598, 2;
	add.u32 	%r1632, %lhs, %rhs;
	}
	xor.b32  	%r1633, %r110, %r628;
	xor.b32  	%r1634, %r1633, %r636;
	add.s32 	%r1635, %r1565, %r1634;
	xor.b32  	%r1636, %r110, %r627;
	xor.b32  	%r1637, %r1636, %r635;
	add.s32 	%r1638, %r1566, %r1637;
	xor.b32  	%r1639, %r110, %r626;
	xor.b32  	%r1640, %r1639, %r634;
	add.s32 	%r1641, %r1567, %r1640;
	xor.b32  	%r1642, %r110, %r625;
	xor.b32  	%r1643, %r1642, %r633;
	add.s32 	%r1644, %r1568, %r1643;
	xor.b32  	%r1645, %r1621, %r1632;
	xor.b32  	%r1646, %r1622, %r1631;
	xor.b32  	%r1647, %r1623, %r1630;
	xor.b32  	%r1648, %r1624, %r1629;
	xor.b32  	%r1649, %r1648, %r1601;
	xor.b32  	%r1650, %r1647, %r1602;
	xor.b32  	%r1651, %r1646, %r1603;
	xor.b32  	%r1652, %r1645, %r1604;
	add.s32 	%r1653, %r1644, %r1652;
	add.s32 	%r1654, %r1641, %r1651;
	add.s32 	%r1655, %r1638, %r1650;
	add.s32 	%r1656, %r1635, %r1649;
	add.s32 	%r1657, %r1620, %r1628;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1657, 5;
	shr.b32 	%rhs, %r1657, 27;
	add.u32 	%r1658, %lhs, %rhs;
	}
	add.s32 	%r1659, %r1656, %r1658;
	add.s32 	%r1660, %r1619, %r1627;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1660, 5;
	shr.b32 	%rhs, %r1660, 27;
	add.u32 	%r1661, %lhs, %rhs;
	}
	add.s32 	%r1662, %r1655, %r1661;
	add.s32 	%r1663, %r1618, %r1626;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1663, 5;
	shr.b32 	%rhs, %r1663, 27;
	add.u32 	%r1664, %lhs, %rhs;
	}
	add.s32 	%r1665, %r1654, %r1664;
	add.s32 	%r1666, %r1617, %r1625;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1666, 5;
	shr.b32 	%rhs, %r1666, 27;
	add.u32 	%r1667, %lhs, %rhs;
	}
	add.s32 	%r1668, %r1653, %r1667;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1621, 30;
	shr.b32 	%rhs, %r1621, 2;
	add.u32 	%r1669, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1622, 30;
	shr.b32 	%rhs, %r1622, 2;
	add.u32 	%r1670, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1623, 30;
	shr.b32 	%rhs, %r1623, 2;
	add.u32 	%r1671, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1624, 30;
	shr.b32 	%rhs, %r1624, 2;
	add.u32 	%r1672, %lhs, %rhs;
	}
	xor.b32  	%r1673, %r114, %r641;
	add.s32 	%r1674, %r1604, %r1673;
	xor.b32  	%r1675, %r114, %r642;
	add.s32 	%r1676, %r1603, %r1675;
	xor.b32  	%r1677, %r114, %r643;
	add.s32 	%r1678, %r1602, %r1677;
	xor.b32  	%r1679, %r114, %r644;
	add.s32 	%r1680, %r1601, %r1679;
	xor.b32  	%r1681, %r1657, %r1672;
	xor.b32  	%r1682, %r1660, %r1671;
	xor.b32  	%r1683, %r1663, %r1670;
	xor.b32  	%r1684, %r1666, %r1669;
	xor.b32  	%r1685, %r1684, %r1632;
	xor.b32  	%r1686, %r1683, %r1631;
	xor.b32  	%r1687, %r1682, %r1630;
	xor.b32  	%r1688, %r1681, %r1629;
	add.s32 	%r1689, %r1680, %r1688;
	add.s32 	%r1690, %r1678, %r1687;
	add.s32 	%r1691, %r1676, %r1686;
	add.s32 	%r1692, %r1674, %r1685;
	add.s32 	%r1693, %r1668, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1693, 5;
	shr.b32 	%rhs, %r1693, 27;
	add.u32 	%r1694, %lhs, %rhs;
	}
	add.s32 	%r1695, %r1692, %r1694;
	add.s32 	%r1696, %r1665, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1696, 5;
	shr.b32 	%rhs, %r1696, 27;
	add.u32 	%r1697, %lhs, %rhs;
	}
	add.s32 	%r1698, %r1691, %r1697;
	add.s32 	%r1699, %r1662, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1699, 5;
	shr.b32 	%rhs, %r1699, 27;
	add.u32 	%r1700, %lhs, %rhs;
	}
	add.s32 	%r1701, %r1690, %r1700;
	add.s32 	%r1702, %r1659, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1702, 5;
	shr.b32 	%rhs, %r1702, 27;
	add.u32 	%r1703, %lhs, %rhs;
	}
	add.s32 	%r1704, %r1689, %r1703;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1657, 30;
	shr.b32 	%rhs, %r1657, 2;
	add.u32 	%r1705, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1660, 30;
	shr.b32 	%rhs, %r1660, 2;
	add.u32 	%r1706, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1663, 30;
	shr.b32 	%rhs, %r1663, 2;
	add.u32 	%r1707, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1666, 30;
	shr.b32 	%rhs, %r1666, 2;
	add.u32 	%r1708, %lhs, %rhs;
	}
	xor.b32  	%r1709, %r118, %r628;
	xor.b32  	%r1710, %r1709, %r632;
	add.s32 	%r1711, %r1629, %r1710;
	xor.b32  	%r1712, %r118, %r627;
	xor.b32  	%r1713, %r1712, %r631;
	add.s32 	%r1714, %r1630, %r1713;
	xor.b32  	%r1715, %r118, %r626;
	xor.b32  	%r1716, %r1715, %r630;
	add.s32 	%r1717, %r1631, %r1716;
	xor.b32  	%r1718, %r118, %r625;
	xor.b32  	%r1719, %r1718, %r629;
	add.s32 	%r1720, %r1632, %r1719;
	xor.b32  	%r1721, %r1693, %r1708;
	xor.b32  	%r1722, %r1696, %r1707;
	xor.b32  	%r1723, %r1699, %r1706;
	xor.b32  	%r1724, %r1702, %r1705;
	xor.b32  	%r1725, %r1724, %r1672;
	xor.b32  	%r1726, %r1723, %r1671;
	xor.b32  	%r1727, %r1722, %r1670;
	xor.b32  	%r1728, %r1721, %r1669;
	add.s32 	%r1729, %r1720, %r1728;
	add.s32 	%r1730, %r1717, %r1727;
	add.s32 	%r1731, %r1714, %r1726;
	add.s32 	%r1732, %r1711, %r1725;
	add.s32 	%r1733, %r1704, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1733, 5;
	shr.b32 	%rhs, %r1733, 27;
	add.u32 	%r1734, %lhs, %rhs;
	}
	add.s32 	%r1735, %r1732, %r1734;
	add.s32 	%r1736, %r1701, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1736, 5;
	shr.b32 	%rhs, %r1736, 27;
	add.u32 	%r1737, %lhs, %rhs;
	}
	add.s32 	%r1738, %r1731, %r1737;
	add.s32 	%r1739, %r1698, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1739, 5;
	shr.b32 	%rhs, %r1739, 27;
	add.u32 	%r1740, %lhs, %rhs;
	}
	add.s32 	%r1741, %r1730, %r1740;
	add.s32 	%r1742, %r1695, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1742, 5;
	shr.b32 	%rhs, %r1742, 27;
	add.u32 	%r1743, %lhs, %rhs;
	}
	add.s32 	%r1744, %r1729, %r1743;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1702, 30;
	shr.b32 	%rhs, %r1702, 2;
	add.u32 	%r1745, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1699, 30;
	shr.b32 	%rhs, %r1699, 2;
	add.u32 	%r1746, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1696, 30;
	shr.b32 	%rhs, %r1696, 2;
	add.u32 	%r1747, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1693, 30;
	shr.b32 	%rhs, %r1693, 2;
	add.u32 	%r1748, %lhs, %rhs;
	}
	xor.b32  	%r1749, %r1742, %r1748;
	xor.b32  	%r1750, %r1739, %r1747;
	xor.b32  	%r1751, %r1736, %r1746;
	xor.b32  	%r1752, %r1733, %r1745;
	xor.b32  	%r1753, %r1752, %r1705;
	xor.b32  	%r1754, %r1751, %r1706;
	xor.b32  	%r1755, %r1750, %r1707;
	xor.b32  	%r1756, %r1749, %r1708;
	add.s32 	%r1757, %r1672, %r122;
	add.s32 	%r1758, %r1671, %r122;
	add.s32 	%r1759, %r1670, %r122;
	add.s32 	%r1760, %r1669, %r122;
	add.s32 	%r1761, %r1760, %r1756;
	add.s32 	%r1762, %r1759, %r1755;
	add.s32 	%r1763, %r1758, %r1754;
	add.s32 	%r1764, %r1757, %r1753;
	add.s32 	%r1765, %r1744, 1859775393;
	add.s32 	%r1766, %r1741, 1859775393;
	add.s32 	%r1767, %r1738, 1859775393;
	add.s32 	%r1768, %r1735, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1765, 5;
	shr.b32 	%rhs, %r1765, 27;
	add.u32 	%r1769, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1766, 5;
	shr.b32 	%rhs, %r1766, 27;
	add.u32 	%r1770, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1767, 5;
	shr.b32 	%rhs, %r1767, 27;
	add.u32 	%r1771, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1768, 5;
	shr.b32 	%rhs, %r1768, 27;
	add.u32 	%r1772, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1733, 30;
	shr.b32 	%rhs, %r1733, 2;
	add.u32 	%r1773, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1736, 30;
	shr.b32 	%rhs, %r1736, 2;
	add.u32 	%r1774, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1739, 30;
	shr.b32 	%rhs, %r1739, 2;
	add.u32 	%r1775, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1742, 30;
	shr.b32 	%rhs, %r1742, 2;
	add.u32 	%r1776, %lhs, %rhs;
	}
	xor.b32  	%r1777, %r126, %r645;
	add.s32 	%r1778, %r1705, %r1777;
	xor.b32  	%r1779, %r126, %r646;
	add.s32 	%r1780, %r1706, %r1779;
	xor.b32  	%r1781, %r126, %r647;
	add.s32 	%r1782, %r1707, %r1781;
	xor.b32  	%r1783, %r126, %r648;
	add.s32 	%r1784, %r1708, %r1783;
	xor.b32  	%r1785, %r1765, %r1776;
	xor.b32  	%r1786, %r1766, %r1775;
	xor.b32  	%r1787, %r1767, %r1774;
	xor.b32  	%r1788, %r1768, %r1773;
	xor.b32  	%r1789, %r1788, %r1745;
	xor.b32  	%r1790, %r1787, %r1746;
	xor.b32  	%r1791, %r1786, %r1747;
	xor.b32  	%r1792, %r1785, %r1748;
	add.s32 	%r1793, %r1784, %r1792;
	add.s32 	%r1794, %r1782, %r1791;
	add.s32 	%r1795, %r1780, %r1790;
	add.s32 	%r1796, %r1778, %r1789;
	add.s32 	%r1797, %r1764, %r1772;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1797, 5;
	shr.b32 	%rhs, %r1797, 27;
	add.u32 	%r1798, %lhs, %rhs;
	}
	add.s32 	%r1799, %r1796, %r1798;
	add.s32 	%r1800, %r1763, %r1771;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1800, 5;
	shr.b32 	%rhs, %r1800, 27;
	add.u32 	%r1801, %lhs, %rhs;
	}
	add.s32 	%r1802, %r1795, %r1801;
	add.s32 	%r1803, %r1762, %r1770;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1803, 5;
	shr.b32 	%rhs, %r1803, 27;
	add.u32 	%r1804, %lhs, %rhs;
	}
	add.s32 	%r1805, %r1794, %r1804;
	add.s32 	%r1806, %r1761, %r1769;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1806, 5;
	shr.b32 	%rhs, %r1806, 27;
	add.u32 	%r1807, %lhs, %rhs;
	}
	add.s32 	%r1808, %r1793, %r1807;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1765, 30;
	shr.b32 	%rhs, %r1765, 2;
	add.u32 	%r1809, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1766, 30;
	shr.b32 	%rhs, %r1766, 2;
	add.u32 	%r1810, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1767, 30;
	shr.b32 	%rhs, %r1767, 2;
	add.u32 	%r1811, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1768, 30;
	shr.b32 	%rhs, %r1768, 2;
	add.u32 	%r1812, %lhs, %rhs;
	}
	xor.b32  	%r1813, %r130, %r633;
	add.s32 	%r1814, %r1748, %r1813;
	xor.b32  	%r1815, %r130, %r634;
	add.s32 	%r1816, %r1747, %r1815;
	xor.b32  	%r1817, %r130, %r635;
	add.s32 	%r1818, %r1746, %r1817;
	xor.b32  	%r1819, %r130, %r636;
	add.s32 	%r1820, %r1745, %r1819;
	xor.b32  	%r1821, %r1797, %r1812;
	xor.b32  	%r1822, %r1800, %r1811;
	xor.b32  	%r1823, %r1803, %r1810;
	xor.b32  	%r1824, %r1806, %r1809;
	xor.b32  	%r1825, %r1824, %r1776;
	xor.b32  	%r1826, %r1823, %r1775;
	xor.b32  	%r1827, %r1822, %r1774;
	xor.b32  	%r1828, %r1821, %r1773;
	add.s32 	%r1829, %r1820, %r1828;
	add.s32 	%r1830, %r1818, %r1827;
	add.s32 	%r1831, %r1816, %r1826;
	add.s32 	%r1832, %r1814, %r1825;
	add.s32 	%r1833, %r1808, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1833, 5;
	shr.b32 	%rhs, %r1833, 27;
	add.u32 	%r1834, %lhs, %rhs;
	}
	add.s32 	%r1835, %r1832, %r1834;
	add.s32 	%r1836, %r1805, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1836, 5;
	shr.b32 	%rhs, %r1836, 27;
	add.u32 	%r1837, %lhs, %rhs;
	}
	add.s32 	%r1838, %r1831, %r1837;
	add.s32 	%r1839, %r1802, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1839, 5;
	shr.b32 	%rhs, %r1839, 27;
	add.u32 	%r1840, %lhs, %rhs;
	}
	add.s32 	%r1841, %r1830, %r1840;
	add.s32 	%r1842, %r1799, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1842, 5;
	shr.b32 	%rhs, %r1842, 27;
	add.u32 	%r1843, %lhs, %rhs;
	}
	add.s32 	%r1844, %r1829, %r1843;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1797, 30;
	shr.b32 	%rhs, %r1797, 2;
	add.u32 	%r1845, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1800, 30;
	shr.b32 	%rhs, %r1800, 2;
	add.u32 	%r1846, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1803, 30;
	shr.b32 	%rhs, %r1803, 2;
	add.u32 	%r1847, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1806, 30;
	shr.b32 	%rhs, %r1806, 2;
	add.u32 	%r1848, %lhs, %rhs;
	}
	xor.b32  	%r1849, %r134, %r701;
	add.s32 	%r1850, %r1773, %r1849;
	xor.b32  	%r1851, %r134, %r702;
	add.s32 	%r1852, %r1774, %r1851;
	xor.b32  	%r1853, %r134, %r703;
	add.s32 	%r1854, %r1775, %r1853;
	xor.b32  	%r1855, %r134, %r704;
	add.s32 	%r1856, %r1776, %r1855;
	xor.b32  	%r1857, %r1833, %r1848;
	xor.b32  	%r1858, %r1836, %r1847;
	xor.b32  	%r1859, %r1839, %r1846;
	xor.b32  	%r1860, %r1842, %r1845;
	xor.b32  	%r1861, %r1860, %r1812;
	xor.b32  	%r1862, %r1859, %r1811;
	xor.b32  	%r1863, %r1858, %r1810;
	xor.b32  	%r1864, %r1857, %r1809;
	add.s32 	%r1865, %r1856, %r1864;
	add.s32 	%r1866, %r1854, %r1863;
	add.s32 	%r1867, %r1852, %r1862;
	add.s32 	%r1868, %r1850, %r1861;
	add.s32 	%r1869, %r1844, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1869, 5;
	shr.b32 	%rhs, %r1869, 27;
	add.u32 	%r1870, %lhs, %rhs;
	}
	add.s32 	%r1871, %r1868, %r1870;
	add.s32 	%r1872, %r1841, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1872, 5;
	shr.b32 	%rhs, %r1872, 27;
	add.u32 	%r1873, %lhs, %rhs;
	}
	add.s32 	%r1874, %r1867, %r1873;
	add.s32 	%r1875, %r1838, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1875, 5;
	shr.b32 	%rhs, %r1875, 27;
	add.u32 	%r1876, %lhs, %rhs;
	}
	add.s32 	%r1877, %r1866, %r1876;
	add.s32 	%r1878, %r1835, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1878, 5;
	shr.b32 	%rhs, %r1878, 27;
	add.u32 	%r1879, %lhs, %rhs;
	}
	add.s32 	%r1880, %r1865, %r1879;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1833, 30;
	shr.b32 	%rhs, %r1833, 2;
	add.u32 	%r1881, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1836, 30;
	shr.b32 	%rhs, %r1836, 2;
	add.u32 	%r1882, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1839, 30;
	shr.b32 	%rhs, %r1839, 2;
	add.u32 	%r1883, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1842, 30;
	shr.b32 	%rhs, %r1842, 2;
	add.u32 	%r1884, %lhs, %rhs;
	}
	xor.b32  	%r1885, %r138, %r649;
	add.s32 	%r1886, %r1809, %r1885;
	xor.b32  	%r1887, %r138, %r650;
	add.s32 	%r1888, %r1810, %r1887;
	xor.b32  	%r1889, %r138, %r651;
	add.s32 	%r1890, %r1811, %r1889;
	xor.b32  	%r1891, %r138, %r652;
	add.s32 	%r1892, %r1812, %r1891;
	xor.b32  	%r1893, %r1869, %r1884;
	xor.b32  	%r1894, %r1872, %r1883;
	xor.b32  	%r1895, %r1875, %r1882;
	xor.b32  	%r1896, %r1878, %r1881;
	xor.b32  	%r1897, %r1896, %r1848;
	xor.b32  	%r1898, %r1895, %r1847;
	xor.b32  	%r1899, %r1894, %r1846;
	xor.b32  	%r1900, %r1893, %r1845;
	add.s32 	%r1901, %r1892, %r1900;
	add.s32 	%r1902, %r1890, %r1899;
	add.s32 	%r1903, %r1888, %r1898;
	add.s32 	%r1904, %r1886, %r1897;
	add.s32 	%r1905, %r1880, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1905, 5;
	shr.b32 	%rhs, %r1905, 27;
	add.u32 	%r1906, %lhs, %rhs;
	}
	add.s32 	%r1907, %r1904, %r1906;
	add.s32 	%r1908, %r1877, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1908, 5;
	shr.b32 	%rhs, %r1908, 27;
	add.u32 	%r1909, %lhs, %rhs;
	}
	add.s32 	%r1910, %r1903, %r1909;
	add.s32 	%r1911, %r1874, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1911, 5;
	shr.b32 	%rhs, %r1911, 27;
	add.u32 	%r1912, %lhs, %rhs;
	}
	add.s32 	%r1913, %r1902, %r1912;
	add.s32 	%r1914, %r1871, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1914, 5;
	shr.b32 	%rhs, %r1914, 27;
	add.u32 	%r1915, %lhs, %rhs;
	}
	add.s32 	%r1916, %r1901, %r1915;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1869, 30;
	shr.b32 	%rhs, %r1869, 2;
	add.u32 	%r1917, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1872, 30;
	shr.b32 	%rhs, %r1872, 2;
	add.u32 	%r1918, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1875, 30;
	shr.b32 	%rhs, %r1875, 2;
	add.u32 	%r1919, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1878, 30;
	shr.b32 	%rhs, %r1878, 2;
	add.u32 	%r1920, %lhs, %rhs;
	}
	xor.b32  	%r1921, %r142, %r636;
	add.s32 	%r1922, %r1845, %r1921;
	xor.b32  	%r1923, %r142, %r635;
	add.s32 	%r1924, %r1846, %r1923;
	xor.b32  	%r1925, %r142, %r634;
	add.s32 	%r1926, %r1847, %r1925;
	xor.b32  	%r1927, %r142, %r633;
	add.s32 	%r1928, %r1848, %r1927;
	xor.b32  	%r1929, %r1905, %r1920;
	xor.b32  	%r1930, %r1908, %r1919;
	xor.b32  	%r1931, %r1911, %r1918;
	xor.b32  	%r1932, %r1914, %r1917;
	xor.b32  	%r1933, %r1932, %r1884;
	xor.b32  	%r1934, %r1931, %r1883;
	xor.b32  	%r1935, %r1930, %r1882;
	xor.b32  	%r1936, %r1929, %r1881;
	add.s32 	%r1937, %r1928, %r1936;
	add.s32 	%r1938, %r1926, %r1935;
	add.s32 	%r1939, %r1924, %r1934;
	add.s32 	%r1940, %r1922, %r1933;
	add.s32 	%r1941, %r1916, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1941, 5;
	shr.b32 	%rhs, %r1941, 27;
	add.u32 	%r1942, %lhs, %rhs;
	}
	add.s32 	%r1943, %r1940, %r1942;
	add.s32 	%r1944, %r1913, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1944, 5;
	shr.b32 	%rhs, %r1944, 27;
	add.u32 	%r1945, %lhs, %rhs;
	}
	add.s32 	%r1946, %r1939, %r1945;
	add.s32 	%r1947, %r1910, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1947, 5;
	shr.b32 	%rhs, %r1947, 27;
	add.u32 	%r1948, %lhs, %rhs;
	}
	add.s32 	%r1949, %r1938, %r1948;
	add.s32 	%r1950, %r1907, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1950, 5;
	shr.b32 	%rhs, %r1950, 27;
	add.u32 	%r1951, %lhs, %rhs;
	}
	add.s32 	%r1952, %r1937, %r1951;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1914, 30;
	shr.b32 	%rhs, %r1914, 2;
	add.u32 	%r1953, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1911, 30;
	shr.b32 	%rhs, %r1911, 2;
	add.u32 	%r1954, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1908, 30;
	shr.b32 	%rhs, %r1908, 2;
	add.u32 	%r1955, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1905, 30;
	shr.b32 	%rhs, %r1905, 2;
	add.u32 	%r1956, %lhs, %rhs;
	}
	xor.b32  	%r1957, %r1950, %r1956;
	xor.b32  	%r1958, %r1947, %r1955;
	xor.b32  	%r1959, %r1944, %r1954;
	xor.b32  	%r1960, %r1941, %r1953;
	xor.b32  	%r1961, %r1960, %r1917;
	xor.b32  	%r1962, %r1959, %r1918;
	xor.b32  	%r1963, %r1958, %r1919;
	xor.b32  	%r1964, %r1957, %r1920;
	add.s32 	%r1965, %r1884, %r3913;
	add.s32 	%r1966, %r1883, %r3913;
	add.s32 	%r1967, %r1882, %r3913;
	add.s32 	%r1968, %r1881, %r3913;
	add.s32 	%r1969, %r1968, %r1964;
	add.s32 	%r1970, %r1967, %r1963;
	add.s32 	%r1971, %r1966, %r1962;
	add.s32 	%r1972, %r1965, %r1961;
	add.s32 	%r1973, %r1952, 1859775393;
	add.s32 	%r1974, %r1949, 1859775393;
	add.s32 	%r1975, %r1946, 1859775393;
	add.s32 	%r1976, %r1943, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1973, 5;
	shr.b32 	%rhs, %r1973, 27;
	add.u32 	%r1977, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1974, 5;
	shr.b32 	%rhs, %r1974, 27;
	add.u32 	%r1978, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1975, 5;
	shr.b32 	%rhs, %r1975, 27;
	add.u32 	%r1979, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1976, 5;
	shr.b32 	%rhs, %r1976, 27;
	add.u32 	%r1980, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1950, 30;
	shr.b32 	%rhs, %r1950, 2;
	add.u32 	%r1981, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1947, 30;
	shr.b32 	%rhs, %r1947, 2;
	add.u32 	%r1982, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1944, 30;
	shr.b32 	%rhs, %r1944, 2;
	add.u32 	%r1983, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1941, 30;
	shr.b32 	%rhs, %r1941, 2;
	add.u32 	%r1984, %lhs, %rhs;
	}
	xor.b32  	%r1985, %r150, %r636;
	xor.b32  	%r1986, %r1985, %r656;
	add.s32 	%r1987, %r1917, %r1986;
	xor.b32  	%r1988, %r150, %r635;
	xor.b32  	%r1989, %r1988, %r655;
	add.s32 	%r1990, %r1918, %r1989;
	xor.b32  	%r1991, %r150, %r634;
	xor.b32  	%r1992, %r1991, %r654;
	add.s32 	%r1993, %r1919, %r1992;
	xor.b32  	%r1994, %r150, %r633;
	xor.b32  	%r1995, %r1994, %r653;
	add.s32 	%r1996, %r1920, %r1995;
	xor.b32  	%r1997, %r1976, %r1953;
	xor.b32  	%r1998, %r1975, %r1954;
	xor.b32  	%r1999, %r1974, %r1955;
	xor.b32  	%r2000, %r1973, %r1956;
	xor.b32  	%r2001, %r1976, %r1984;
	xor.b32  	%r2002, %r1975, %r1983;
	xor.b32  	%r2003, %r1974, %r1982;
	xor.b32  	%r2004, %r1973, %r1981;
	and.b32  	%r2005, %r2004, %r2000;
	and.b32  	%r2006, %r2003, %r1999;
	and.b32  	%r2007, %r2002, %r1998;
	and.b32  	%r2008, %r2001, %r1997;
	xor.b32  	%r2009, %r2008, %r1976;
	xor.b32  	%r2010, %r2007, %r1975;
	xor.b32  	%r2011, %r2006, %r1974;
	xor.b32  	%r2012, %r2005, %r1973;
	add.s32 	%r2013, %r1996, %r2012;
	add.s32 	%r2014, %r1993, %r2011;
	add.s32 	%r2015, %r1990, %r2010;
	add.s32 	%r2016, %r1987, %r2009;
	add.s32 	%r2017, %r1972, %r1980;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2017, 5;
	shr.b32 	%rhs, %r2017, 27;
	add.u32 	%r2018, %lhs, %rhs;
	}
	add.s32 	%r2019, %r2016, %r2018;
	add.s32 	%r2020, %r1971, %r1979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2020, 5;
	shr.b32 	%rhs, %r2020, 27;
	add.u32 	%r2021, %lhs, %rhs;
	}
	add.s32 	%r2022, %r2015, %r2021;
	add.s32 	%r2023, %r1970, %r1978;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2023, 5;
	shr.b32 	%rhs, %r2023, 27;
	add.u32 	%r2024, %lhs, %rhs;
	}
	add.s32 	%r2025, %r2014, %r2024;
	add.s32 	%r2026, %r1969, %r1977;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2026, 5;
	shr.b32 	%rhs, %r2026, 27;
	add.u32 	%r2027, %lhs, %rhs;
	}
	add.s32 	%r2028, %r2013, %r2027;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1973, 30;
	shr.b32 	%rhs, %r1973, 2;
	add.u32 	%r2029, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1974, 30;
	shr.b32 	%rhs, %r1974, 2;
	add.u32 	%r2030, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1975, 30;
	shr.b32 	%rhs, %r1975, 2;
	add.u32 	%r2031, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1976, 30;
	shr.b32 	%rhs, %r1976, 2;
	add.u32 	%r2032, %lhs, %rhs;
	}
	xor.b32  	%r2033, %r2017, %r1984;
	xor.b32  	%r2034, %r2020, %r1983;
	xor.b32  	%r2035, %r2023, %r1982;
	xor.b32  	%r2036, %r2026, %r1981;
	xor.b32  	%r2037, %r2017, %r2032;
	xor.b32  	%r2038, %r2020, %r2031;
	xor.b32  	%r2039, %r2023, %r2030;
	xor.b32  	%r2040, %r2026, %r2029;
	and.b32  	%r2041, %r2040, %r2036;
	and.b32  	%r2042, %r2039, %r2035;
	and.b32  	%r2043, %r2038, %r2034;
	and.b32  	%r2044, %r2037, %r2033;
	xor.b32  	%r2045, %r2044, %r2017;
	xor.b32  	%r2046, %r2043, %r2020;
	xor.b32  	%r2047, %r2042, %r2023;
	xor.b32  	%r2048, %r2041, %r2026;
	add.s32 	%r2049, %r1953, %r3914;
	add.s32 	%r2050, %r1954, %r3914;
	add.s32 	%r2051, %r1955, %r3914;
	add.s32 	%r2052, %r1956, %r3914;
	add.s32 	%r2053, %r2052, %r2048;
	add.s32 	%r2054, %r2051, %r2047;
	add.s32 	%r2055, %r2050, %r2046;
	add.s32 	%r2056, %r2049, %r2045;
	add.s32 	%r2057, %r2028, -1894007588;
	add.s32 	%r2058, %r2025, -1894007588;
	add.s32 	%r2059, %r2022, -1894007588;
	add.s32 	%r2060, %r2019, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2057, 5;
	shr.b32 	%rhs, %r2057, 27;
	add.u32 	%r2061, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2058, 5;
	shr.b32 	%rhs, %r2058, 27;
	add.u32 	%r2062, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2059, 5;
	shr.b32 	%rhs, %r2059, 27;
	add.u32 	%r2063, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2060, 5;
	shr.b32 	%rhs, %r2060, 27;
	add.u32 	%r2064, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2026, 30;
	shr.b32 	%rhs, %r2026, 2;
	add.u32 	%r2065, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2023, 30;
	shr.b32 	%rhs, %r2023, 2;
	add.u32 	%r2066, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2020, 30;
	shr.b32 	%rhs, %r2020, 2;
	add.u32 	%r2067, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2017, 30;
	shr.b32 	%rhs, %r2017, 2;
	add.u32 	%r2068, %lhs, %rhs;
	}
	xor.b32  	%r2069, %r3915, %r644;
	xor.b32  	%r2070, %r2069, %r652;
	add.s32 	%r2071, %r1984, %r2070;
	xor.b32  	%r2072, %r3915, %r643;
	xor.b32  	%r2073, %r2072, %r651;
	add.s32 	%r2074, %r1983, %r2073;
	xor.b32  	%r2075, %r3915, %r642;
	xor.b32  	%r2076, %r2075, %r650;
	add.s32 	%r2077, %r1982, %r2076;
	xor.b32  	%r2078, %r3915, %r641;
	xor.b32  	%r2079, %r2078, %r649;
	add.s32 	%r2080, %r1981, %r2079;
	xor.b32  	%r2081, %r2060, %r2032;
	xor.b32  	%r2082, %r2059, %r2031;
	xor.b32  	%r2083, %r2058, %r2030;
	xor.b32  	%r2084, %r2057, %r2029;
	xor.b32  	%r2085, %r2060, %r2068;
	xor.b32  	%r2086, %r2059, %r2067;
	xor.b32  	%r2087, %r2058, %r2066;
	xor.b32  	%r2088, %r2057, %r2065;
	and.b32  	%r2089, %r2088, %r2084;
	and.b32  	%r2090, %r2087, %r2083;
	and.b32  	%r2091, %r2086, %r2082;
	and.b32  	%r2092, %r2085, %r2081;
	xor.b32  	%r2093, %r2092, %r2060;
	xor.b32  	%r2094, %r2091, %r2059;
	xor.b32  	%r2095, %r2090, %r2058;
	xor.b32  	%r2096, %r2089, %r2057;
	add.s32 	%r2097, %r2080, %r2096;
	add.s32 	%r2098, %r2077, %r2095;
	add.s32 	%r2099, %r2074, %r2094;
	add.s32 	%r2100, %r2071, %r2093;
	add.s32 	%r2101, %r2056, %r2064;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2101, 5;
	shr.b32 	%rhs, %r2101, 27;
	add.u32 	%r2102, %lhs, %rhs;
	}
	add.s32 	%r2103, %r2100, %r2102;
	add.s32 	%r2104, %r2055, %r2063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2104, 5;
	shr.b32 	%rhs, %r2104, 27;
	add.u32 	%r2105, %lhs, %rhs;
	}
	add.s32 	%r2106, %r2099, %r2105;
	add.s32 	%r2107, %r2054, %r2062;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2107, 5;
	shr.b32 	%rhs, %r2107, 27;
	add.u32 	%r2108, %lhs, %rhs;
	}
	add.s32 	%r2109, %r2098, %r2108;
	add.s32 	%r2110, %r2053, %r2061;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2110, 5;
	shr.b32 	%rhs, %r2110, 27;
	add.u32 	%r2111, %lhs, %rhs;
	}
	add.s32 	%r2112, %r2097, %r2111;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2060, 30;
	shr.b32 	%rhs, %r2060, 2;
	add.u32 	%r2113, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2059, 30;
	shr.b32 	%rhs, %r2059, 2;
	add.u32 	%r2114, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2058, 30;
	shr.b32 	%rhs, %r2058, 2;
	add.u32 	%r2115, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2057, 30;
	shr.b32 	%rhs, %r2057, 2;
	add.u32 	%r2116, %lhs, %rhs;
	}
	xor.b32  	%r2117, %r3917, %r660;
	add.s32 	%r2118, %r2029, %r2117;
	xor.b32  	%r2119, %r3917, %r659;
	add.s32 	%r2120, %r2030, %r2119;
	xor.b32  	%r2121, %r3917, %r658;
	add.s32 	%r2122, %r2031, %r2121;
	xor.b32  	%r2123, %r3917, %r657;
	add.s32 	%r2124, %r2032, %r2123;
	xor.b32  	%r2125, %r2110, %r2065;
	xor.b32  	%r2126, %r2107, %r2066;
	xor.b32  	%r2127, %r2104, %r2067;
	xor.b32  	%r2128, %r2101, %r2068;
	xor.b32  	%r2129, %r2110, %r2116;
	xor.b32  	%r2130, %r2107, %r2115;
	xor.b32  	%r2131, %r2104, %r2114;
	xor.b32  	%r2132, %r2101, %r2113;
	and.b32  	%r2133, %r2132, %r2128;
	and.b32  	%r2134, %r2131, %r2127;
	and.b32  	%r2135, %r2130, %r2126;
	and.b32  	%r2136, %r2129, %r2125;
	xor.b32  	%r2137, %r2136, %r2110;
	xor.b32  	%r2138, %r2135, %r2107;
	xor.b32  	%r2139, %r2134, %r2104;
	xor.b32  	%r2140, %r2133, %r2101;
	add.s32 	%r2141, %r2124, %r2140;
	add.s32 	%r2142, %r2122, %r2139;
	add.s32 	%r2143, %r2120, %r2138;
	add.s32 	%r2144, %r2118, %r2137;
	add.s32 	%r2145, %r2112, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2145, 5;
	shr.b32 	%rhs, %r2145, 27;
	add.u32 	%r2146, %lhs, %rhs;
	}
	add.s32 	%r2147, %r2144, %r2146;
	add.s32 	%r2148, %r2109, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2148, 5;
	shr.b32 	%rhs, %r2148, 27;
	add.u32 	%r2149, %lhs, %rhs;
	}
	add.s32 	%r2150, %r2143, %r2149;
	add.s32 	%r2151, %r2106, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2151, 5;
	shr.b32 	%rhs, %r2151, 27;
	add.u32 	%r2152, %lhs, %rhs;
	}
	add.s32 	%r2153, %r2142, %r2152;
	add.s32 	%r2154, %r2103, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2154, 5;
	shr.b32 	%rhs, %r2154, 27;
	add.u32 	%r2155, %lhs, %rhs;
	}
	add.s32 	%r2156, %r2141, %r2155;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2110, 30;
	shr.b32 	%rhs, %r2110, 2;
	add.u32 	%r2157, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2107, 30;
	shr.b32 	%rhs, %r2107, 2;
	add.u32 	%r2158, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2104, 30;
	shr.b32 	%rhs, %r2104, 2;
	add.u32 	%r2159, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2101, 30;
	shr.b32 	%rhs, %r2101, 2;
	add.u32 	%r2160, %lhs, %rhs;
	}
	xor.b32  	%r2161, %r3919, %r632;
	xor.b32  	%r2162, %r2161, %r644;
	xor.b32  	%r2163, %r2162, %r645;
	add.s32 	%r2164, %r2068, %r2163;
	xor.b32  	%r2165, %r3919, %r631;
	xor.b32  	%r2166, %r2165, %r643;
	xor.b32  	%r2167, %r2166, %r646;
	add.s32 	%r2168, %r2067, %r2167;
	xor.b32  	%r2169, %r3919, %r630;
	xor.b32  	%r2170, %r2169, %r642;
	xor.b32  	%r2171, %r2170, %r647;
	add.s32 	%r2172, %r2066, %r2171;
	xor.b32  	%r2173, %r3919, %r629;
	xor.b32  	%r2174, %r2173, %r641;
	xor.b32  	%r2175, %r2174, %r648;
	add.s32 	%r2176, %r2065, %r2175;
	xor.b32  	%r2177, %r2154, %r2113;
	xor.b32  	%r2178, %r2151, %r2114;
	xor.b32  	%r2179, %r2148, %r2115;
	xor.b32  	%r2180, %r2145, %r2116;
	xor.b32  	%r2181, %r2154, %r2160;
	xor.b32  	%r2182, %r2151, %r2159;
	xor.b32  	%r2183, %r2148, %r2158;
	xor.b32  	%r2184, %r2145, %r2157;
	and.b32  	%r2185, %r2184, %r2180;
	and.b32  	%r2186, %r2183, %r2179;
	and.b32  	%r2187, %r2182, %r2178;
	and.b32  	%r2188, %r2181, %r2177;
	xor.b32  	%r2189, %r2188, %r2154;
	xor.b32  	%r2190, %r2187, %r2151;
	xor.b32  	%r2191, %r2186, %r2148;
	xor.b32  	%r2192, %r2185, %r2145;
	add.s32 	%r2193, %r2176, %r2192;
	add.s32 	%r2194, %r2172, %r2191;
	add.s32 	%r2195, %r2168, %r2190;
	add.s32 	%r2196, %r2164, %r2189;
	add.s32 	%r2197, %r2156, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2197, 5;
	shr.b32 	%rhs, %r2197, 27;
	add.u32 	%r2198, %lhs, %rhs;
	}
	add.s32 	%r2199, %r2196, %r2198;
	add.s32 	%r2200, %r2153, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2200, 5;
	shr.b32 	%rhs, %r2200, 27;
	add.u32 	%r2201, %lhs, %rhs;
	}
	add.s32 	%r2202, %r2195, %r2201;
	add.s32 	%r2203, %r2150, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2203, 5;
	shr.b32 	%rhs, %r2203, 27;
	add.u32 	%r2204, %lhs, %rhs;
	}
	add.s32 	%r2205, %r2194, %r2204;
	add.s32 	%r2206, %r2147, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2206, 5;
	shr.b32 	%rhs, %r2206, 27;
	add.u32 	%r2207, %lhs, %rhs;
	}
	add.s32 	%r2208, %r2193, %r2207;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2145, 30;
	shr.b32 	%rhs, %r2145, 2;
	add.u32 	%r2209, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2148, 30;
	shr.b32 	%rhs, %r2148, 2;
	add.u32 	%r2210, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2151, 30;
	shr.b32 	%rhs, %r2151, 2;
	add.u32 	%r2211, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2154, 30;
	shr.b32 	%rhs, %r2154, 2;
	add.u32 	%r2212, %lhs, %rhs;
	}
	xor.b32  	%r2213, %r2197, %r2160;
	xor.b32  	%r2214, %r2200, %r2159;
	xor.b32  	%r2215, %r2203, %r2158;
	xor.b32  	%r2216, %r2206, %r2157;
	xor.b32  	%r2217, %r2197, %r2212;
	xor.b32  	%r2218, %r2200, %r2211;
	xor.b32  	%r2219, %r2203, %r2210;
	xor.b32  	%r2220, %r2206, %r2209;
	and.b32  	%r2221, %r2220, %r2216;
	and.b32  	%r2222, %r2219, %r2215;
	and.b32  	%r2223, %r2218, %r2214;
	and.b32  	%r2224, %r2217, %r2213;
	xor.b32  	%r2225, %r2224, %r2197;
	xor.b32  	%r2226, %r2223, %r2200;
	xor.b32  	%r2227, %r2222, %r2203;
	xor.b32  	%r2228, %r2221, %r2206;
	add.s32 	%r2229, %r2113, %r170;
	add.s32 	%r2230, %r2114, %r170;
	add.s32 	%r2231, %r2115, %r170;
	add.s32 	%r2232, %r2116, %r170;
	add.s32 	%r2233, %r2232, %r2228;
	add.s32 	%r2234, %r2231, %r2227;
	add.s32 	%r2235, %r2230, %r2226;
	add.s32 	%r2236, %r2229, %r2225;
	add.s32 	%r2237, %r2208, -1894007588;
	add.s32 	%r2238, %r2205, -1894007588;
	add.s32 	%r2239, %r2202, -1894007588;
	add.s32 	%r2240, %r2199, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2237, 5;
	shr.b32 	%rhs, %r2237, 27;
	add.u32 	%r2241, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2238, 5;
	shr.b32 	%rhs, %r2238, 27;
	add.u32 	%r2242, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2239, 5;
	shr.b32 	%rhs, %r2239, 27;
	add.u32 	%r2243, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2240, 5;
	shr.b32 	%rhs, %r2240, 27;
	add.u32 	%r2244, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2206, 30;
	shr.b32 	%rhs, %r2206, 2;
	add.u32 	%r2245, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2203, 30;
	shr.b32 	%rhs, %r2203, 2;
	add.u32 	%r2246, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2200, 30;
	shr.b32 	%rhs, %r2200, 2;
	add.u32 	%r2247, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2197, 30;
	shr.b32 	%rhs, %r2197, 2;
	add.u32 	%r2248, %lhs, %rhs;
	}
	xor.b32  	%r2249, %r174, %r636;
	xor.b32  	%r2250, %r2249, %r664;
	add.s32 	%r2251, %r2160, %r2250;
	xor.b32  	%r2252, %r174, %r635;
	xor.b32  	%r2253, %r2252, %r663;
	add.s32 	%r2254, %r2159, %r2253;
	xor.b32  	%r2255, %r174, %r634;
	xor.b32  	%r2256, %r2255, %r662;
	add.s32 	%r2257, %r2158, %r2256;
	xor.b32  	%r2258, %r174, %r633;
	xor.b32  	%r2259, %r2258, %r661;
	add.s32 	%r2260, %r2157, %r2259;
	xor.b32  	%r2261, %r2240, %r2212;
	xor.b32  	%r2262, %r2239, %r2211;
	xor.b32  	%r2263, %r2238, %r2210;
	xor.b32  	%r2264, %r2237, %r2209;
	xor.b32  	%r2265, %r2240, %r2248;
	xor.b32  	%r2266, %r2239, %r2247;
	xor.b32  	%r2267, %r2238, %r2246;
	xor.b32  	%r2268, %r2237, %r2245;
	and.b32  	%r2269, %r2268, %r2264;
	and.b32  	%r2270, %r2267, %r2263;
	and.b32  	%r2271, %r2266, %r2262;
	and.b32  	%r2272, %r2265, %r2261;
	xor.b32  	%r2273, %r2272, %r2240;
	xor.b32  	%r2274, %r2271, %r2239;
	xor.b32  	%r2275, %r2270, %r2238;
	xor.b32  	%r2276, %r2269, %r2237;
	add.s32 	%r2277, %r2260, %r2276;
	add.s32 	%r2278, %r2257, %r2275;
	add.s32 	%r2279, %r2254, %r2274;
	add.s32 	%r2280, %r2251, %r2273;
	add.s32 	%r2281, %r2236, %r2244;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2281, 5;
	shr.b32 	%rhs, %r2281, 27;
	add.u32 	%r2282, %lhs, %rhs;
	}
	add.s32 	%r2283, %r2280, %r2282;
	add.s32 	%r2284, %r2235, %r2243;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2284, 5;
	shr.b32 	%rhs, %r2284, 27;
	add.u32 	%r2285, %lhs, %rhs;
	}
	add.s32 	%r2286, %r2279, %r2285;
	add.s32 	%r2287, %r2234, %r2242;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2287, 5;
	shr.b32 	%rhs, %r2287, 27;
	add.u32 	%r2288, %lhs, %rhs;
	}
	add.s32 	%r2289, %r2278, %r2288;
	add.s32 	%r2290, %r2233, %r2241;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2290, 5;
	shr.b32 	%rhs, %r2290, 27;
	add.u32 	%r2291, %lhs, %rhs;
	}
	add.s32 	%r2292, %r2277, %r2291;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2240, 30;
	shr.b32 	%rhs, %r2240, 2;
	add.u32 	%r2293, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2239, 30;
	shr.b32 	%rhs, %r2239, 2;
	add.u32 	%r2294, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2238, 30;
	shr.b32 	%rhs, %r2238, 2;
	add.u32 	%r2295, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2237, 30;
	shr.b32 	%rhs, %r2237, 2;
	add.u32 	%r2296, %lhs, %rhs;
	}
	xor.b32  	%r2297, %r178, %r708;
	add.s32 	%r2298, %r2209, %r2297;
	xor.b32  	%r2299, %r178, %r707;
	add.s32 	%r2300, %r2210, %r2299;
	xor.b32  	%r2301, %r178, %r706;
	add.s32 	%r2302, %r2211, %r2301;
	xor.b32  	%r2303, %r178, %r705;
	add.s32 	%r2304, %r2212, %r2303;
	xor.b32  	%r2305, %r2290, %r2245;
	xor.b32  	%r2306, %r2287, %r2246;
	xor.b32  	%r2307, %r2284, %r2247;
	xor.b32  	%r2308, %r2281, %r2248;
	xor.b32  	%r2309, %r2290, %r2296;
	xor.b32  	%r2310, %r2287, %r2295;
	xor.b32  	%r2311, %r2284, %r2294;
	xor.b32  	%r2312, %r2281, %r2293;
	and.b32  	%r2313, %r2312, %r2308;
	and.b32  	%r2314, %r2311, %r2307;
	and.b32  	%r2315, %r2310, %r2306;
	and.b32  	%r2316, %r2309, %r2305;
	xor.b32  	%r2317, %r2316, %r2290;
	xor.b32  	%r2318, %r2315, %r2287;
	xor.b32  	%r2319, %r2314, %r2284;
	xor.b32  	%r2320, %r2313, %r2281;
	add.s32 	%r2321, %r2304, %r2320;
	add.s32 	%r2322, %r2302, %r2319;
	add.s32 	%r2323, %r2300, %r2318;
	add.s32 	%r2324, %r2298, %r2317;
	add.s32 	%r2325, %r2292, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2325, 5;
	shr.b32 	%rhs, %r2325, 27;
	add.u32 	%r2326, %lhs, %rhs;
	}
	add.s32 	%r2327, %r2324, %r2326;
	add.s32 	%r2328, %r2289, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2328, 5;
	shr.b32 	%rhs, %r2328, 27;
	add.u32 	%r2329, %lhs, %rhs;
	}
	add.s32 	%r2330, %r2323, %r2329;
	add.s32 	%r2331, %r2286, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2331, 5;
	shr.b32 	%rhs, %r2331, 27;
	add.u32 	%r2332, %lhs, %rhs;
	}
	add.s32 	%r2333, %r2322, %r2332;
	add.s32 	%r2334, %r2283, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2334, 5;
	shr.b32 	%rhs, %r2334, 27;
	add.u32 	%r2335, %lhs, %rhs;
	}
	add.s32 	%r2336, %r2321, %r2335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2290, 30;
	shr.b32 	%rhs, %r2290, 2;
	add.u32 	%r2337, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2287, 30;
	shr.b32 	%rhs, %r2287, 2;
	add.u32 	%r2338, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2284, 30;
	shr.b32 	%rhs, %r2284, 2;
	add.u32 	%r2339, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2281, 30;
	shr.b32 	%rhs, %r2281, 2;
	add.u32 	%r2340, %lhs, %rhs;
	}
	xor.b32  	%r2341, %r182, %r632;
	xor.b32  	%r2342, %r2341, %r705;
	xor.b32  	%r2343, %r2342, %r640;
	xor.b32  	%r2344, %r2343, %r657;
	add.s32 	%r2345, %r2248, %r2344;
	xor.b32  	%r2346, %r182, %r631;
	xor.b32  	%r2347, %r2346, %r706;
	xor.b32  	%r2348, %r2347, %r639;
	xor.b32  	%r2349, %r2348, %r658;
	add.s32 	%r2350, %r2247, %r2349;
	xor.b32  	%r2351, %r182, %r630;
	xor.b32  	%r2352, %r2351, %r707;
	xor.b32  	%r2353, %r2352, %r638;
	xor.b32  	%r2354, %r2353, %r659;
	add.s32 	%r2355, %r2246, %r2354;
	xor.b32  	%r2356, %r182, %r629;
	xor.b32  	%r2357, %r2356, %r708;
	xor.b32  	%r2358, %r2357, %r637;
	xor.b32  	%r2359, %r2358, %r660;
	add.s32 	%r2360, %r2245, %r2359;
	xor.b32  	%r2361, %r2334, %r2293;
	xor.b32  	%r2362, %r2331, %r2294;
	xor.b32  	%r2363, %r2328, %r2295;
	xor.b32  	%r2364, %r2325, %r2296;
	xor.b32  	%r2365, %r2334, %r2340;
	xor.b32  	%r2366, %r2331, %r2339;
	xor.b32  	%r2367, %r2328, %r2338;
	xor.b32  	%r2368, %r2325, %r2337;
	and.b32  	%r2369, %r2368, %r2364;
	and.b32  	%r2370, %r2367, %r2363;
	and.b32  	%r2371, %r2366, %r2362;
	and.b32  	%r2372, %r2365, %r2361;
	xor.b32  	%r2373, %r2372, %r2334;
	xor.b32  	%r2374, %r2371, %r2331;
	xor.b32  	%r2375, %r2370, %r2328;
	xor.b32  	%r2376, %r2369, %r2325;
	add.s32 	%r2377, %r2360, %r2376;
	add.s32 	%r2378, %r2355, %r2375;
	add.s32 	%r2379, %r2350, %r2374;
	add.s32 	%r2380, %r2345, %r2373;
	add.s32 	%r2381, %r2336, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2381, 5;
	shr.b32 	%rhs, %r2381, 27;
	add.u32 	%r2382, %lhs, %rhs;
	}
	add.s32 	%r2383, %r2380, %r2382;
	add.s32 	%r2384, %r2333, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2384, 5;
	shr.b32 	%rhs, %r2384, 27;
	add.u32 	%r2385, %lhs, %rhs;
	}
	add.s32 	%r2386, %r2379, %r2385;
	add.s32 	%r2387, %r2330, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2387, 5;
	shr.b32 	%rhs, %r2387, 27;
	add.u32 	%r2388, %lhs, %rhs;
	}
	add.s32 	%r2389, %r2378, %r2388;
	add.s32 	%r2390, %r2327, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2390, 5;
	shr.b32 	%rhs, %r2390, 27;
	add.u32 	%r2391, %lhs, %rhs;
	}
	add.s32 	%r2392, %r2377, %r2391;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2334, 30;
	shr.b32 	%rhs, %r2334, 2;
	add.u32 	%r2393, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2331, 30;
	shr.b32 	%rhs, %r2331, 2;
	add.u32 	%r2394, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2328, 30;
	shr.b32 	%rhs, %r2328, 2;
	add.u32 	%r2395, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2325, 30;
	shr.b32 	%rhs, %r2325, 2;
	add.u32 	%r2396, %lhs, %rhs;
	}
	xor.b32  	%r2397, %r186, %r665;
	add.s32 	%r2398, %r2296, %r2397;
	xor.b32  	%r2399, %r186, %r666;
	add.s32 	%r2400, %r2295, %r2399;
	xor.b32  	%r2401, %r186, %r667;
	add.s32 	%r2402, %r2294, %r2401;
	xor.b32  	%r2403, %r186, %r668;
	add.s32 	%r2404, %r2293, %r2403;
	xor.b32  	%r2405, %r2390, %r2337;
	xor.b32  	%r2406, %r2387, %r2338;
	xor.b32  	%r2407, %r2384, %r2339;
	xor.b32  	%r2408, %r2381, %r2340;
	xor.b32  	%r2409, %r2390, %r2396;
	xor.b32  	%r2410, %r2387, %r2395;
	xor.b32  	%r2411, %r2384, %r2394;
	xor.b32  	%r2412, %r2381, %r2393;
	and.b32  	%r2413, %r2412, %r2408;
	and.b32  	%r2414, %r2411, %r2407;
	and.b32  	%r2415, %r2410, %r2406;
	and.b32  	%r2416, %r2409, %r2405;
	xor.b32  	%r2417, %r2416, %r2390;
	xor.b32  	%r2418, %r2415, %r2387;
	xor.b32  	%r2419, %r2414, %r2384;
	xor.b32  	%r2420, %r2413, %r2381;
	add.s32 	%r2421, %r2404, %r2420;
	add.s32 	%r2422, %r2402, %r2419;
	add.s32 	%r2423, %r2400, %r2418;
	add.s32 	%r2424, %r2398, %r2417;
	add.s32 	%r2425, %r2392, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2425, 5;
	shr.b32 	%rhs, %r2425, 27;
	add.u32 	%r2426, %lhs, %rhs;
	}
	add.s32 	%r2427, %r2424, %r2426;
	add.s32 	%r2428, %r2389, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2428, 5;
	shr.b32 	%rhs, %r2428, 27;
	add.u32 	%r2429, %lhs, %rhs;
	}
	add.s32 	%r2430, %r2423, %r2429;
	add.s32 	%r2431, %r2386, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2431, 5;
	shr.b32 	%rhs, %r2431, 27;
	add.u32 	%r2432, %lhs, %rhs;
	}
	add.s32 	%r2433, %r2422, %r2432;
	add.s32 	%r2434, %r2383, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2434, 5;
	shr.b32 	%rhs, %r2434, 27;
	add.u32 	%r2435, %lhs, %rhs;
	}
	add.s32 	%r2436, %r2421, %r2435;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2390, 30;
	shr.b32 	%rhs, %r2390, 2;
	add.u32 	%r2437, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2387, 30;
	shr.b32 	%rhs, %r2387, 2;
	add.u32 	%r2438, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2384, 30;
	shr.b32 	%rhs, %r2384, 2;
	add.u32 	%r2439, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2381, 30;
	shr.b32 	%rhs, %r2381, 2;
	add.u32 	%r2440, %lhs, %rhs;
	}
	xor.b32  	%r2441, %r190, %r652;
	add.s32 	%r2442, %r2340, %r2441;
	xor.b32  	%r2443, %r190, %r651;
	add.s32 	%r2444, %r2339, %r2443;
	xor.b32  	%r2445, %r190, %r650;
	add.s32 	%r2446, %r2338, %r2445;
	xor.b32  	%r2447, %r190, %r649;
	add.s32 	%r2448, %r2337, %r2447;
	xor.b32  	%r2449, %r2434, %r2393;
	xor.b32  	%r2450, %r2431, %r2394;
	xor.b32  	%r2451, %r2428, %r2395;
	xor.b32  	%r2452, %r2425, %r2396;
	xor.b32  	%r2453, %r2434, %r2440;
	xor.b32  	%r2454, %r2431, %r2439;
	xor.b32  	%r2455, %r2428, %r2438;
	xor.b32  	%r2456, %r2425, %r2437;
	and.b32  	%r2457, %r2456, %r2452;
	and.b32  	%r2458, %r2455, %r2451;
	and.b32  	%r2459, %r2454, %r2450;
	and.b32  	%r2460, %r2453, %r2449;
	xor.b32  	%r2461, %r2460, %r2434;
	xor.b32  	%r2462, %r2459, %r2431;
	xor.b32  	%r2463, %r2458, %r2428;
	xor.b32  	%r2464, %r2457, %r2425;
	add.s32 	%r2465, %r2448, %r2464;
	add.s32 	%r2466, %r2446, %r2463;
	add.s32 	%r2467, %r2444, %r2462;
	add.s32 	%r2468, %r2442, %r2461;
	add.s32 	%r2469, %r2436, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2469, 5;
	shr.b32 	%rhs, %r2469, 27;
	add.u32 	%r2470, %lhs, %rhs;
	}
	add.s32 	%r2471, %r2468, %r2470;
	add.s32 	%r2472, %r2433, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2472, 5;
	shr.b32 	%rhs, %r2472, 27;
	add.u32 	%r2473, %lhs, %rhs;
	}
	add.s32 	%r2474, %r2467, %r2473;
	add.s32 	%r2475, %r2430, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2475, 5;
	shr.b32 	%rhs, %r2475, 27;
	add.u32 	%r2476, %lhs, %rhs;
	}
	add.s32 	%r2477, %r2466, %r2476;
	add.s32 	%r2478, %r2427, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2478, 5;
	shr.b32 	%rhs, %r2478, 27;
	add.u32 	%r2479, %lhs, %rhs;
	}
	add.s32 	%r2480, %r2465, %r2479;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2434, 30;
	shr.b32 	%rhs, %r2434, 2;
	add.u32 	%r2481, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2431, 30;
	shr.b32 	%rhs, %r2431, 2;
	add.u32 	%r2482, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2428, 30;
	shr.b32 	%rhs, %r2428, 2;
	add.u32 	%r2483, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2425, 30;
	shr.b32 	%rhs, %r2425, 2;
	add.u32 	%r2484, %lhs, %rhs;
	}
	xor.b32  	%r2485, %r194, %r704;
	add.s32 	%r2486, %r2396, %r2485;
	xor.b32  	%r2487, %r194, %r703;
	add.s32 	%r2488, %r2395, %r2487;
	xor.b32  	%r2489, %r194, %r702;
	add.s32 	%r2490, %r2394, %r2489;
	xor.b32  	%r2491, %r194, %r701;
	add.s32 	%r2492, %r2393, %r2491;
	xor.b32  	%r2493, %r2478, %r2437;
	xor.b32  	%r2494, %r2475, %r2438;
	xor.b32  	%r2495, %r2472, %r2439;
	xor.b32  	%r2496, %r2469, %r2440;
	xor.b32  	%r2497, %r2478, %r2484;
	xor.b32  	%r2498, %r2475, %r2483;
	xor.b32  	%r2499, %r2472, %r2482;
	xor.b32  	%r2500, %r2469, %r2481;
	and.b32  	%r2501, %r2500, %r2496;
	and.b32  	%r2502, %r2499, %r2495;
	and.b32  	%r2503, %r2498, %r2494;
	and.b32  	%r2504, %r2497, %r2493;
	xor.b32  	%r2505, %r2504, %r2478;
	xor.b32  	%r2506, %r2503, %r2475;
	xor.b32  	%r2507, %r2502, %r2472;
	xor.b32  	%r2508, %r2501, %r2469;
	add.s32 	%r2509, %r2492, %r2508;
	add.s32 	%r2510, %r2490, %r2507;
	add.s32 	%r2511, %r2488, %r2506;
	add.s32 	%r2512, %r2486, %r2505;
	add.s32 	%r2513, %r2480, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2513, 5;
	shr.b32 	%rhs, %r2513, 27;
	add.u32 	%r2514, %lhs, %rhs;
	}
	add.s32 	%r2515, %r2512, %r2514;
	add.s32 	%r2516, %r2477, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2516, 5;
	shr.b32 	%rhs, %r2516, 27;
	add.u32 	%r2517, %lhs, %rhs;
	}
	add.s32 	%r2518, %r2511, %r2517;
	add.s32 	%r2519, %r2474, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2519, 5;
	shr.b32 	%rhs, %r2519, 27;
	add.u32 	%r2520, %lhs, %rhs;
	}
	add.s32 	%r2521, %r2510, %r2520;
	add.s32 	%r2522, %r2471, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2522, 5;
	shr.b32 	%rhs, %r2522, 27;
	add.u32 	%r2523, %lhs, %rhs;
	}
	add.s32 	%r2524, %r2509, %r2523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2478, 30;
	shr.b32 	%rhs, %r2478, 2;
	add.u32 	%r2525, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2475, 30;
	shr.b32 	%rhs, %r2475, 2;
	add.u32 	%r2526, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2472, 30;
	shr.b32 	%rhs, %r2472, 2;
	add.u32 	%r2527, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2469, 30;
	shr.b32 	%rhs, %r2469, 2;
	add.u32 	%r2528, %lhs, %rhs;
	}
	xor.b32  	%r2529, %r198, %r705;
	xor.b32  	%r2530, %r2529, %r672;
	add.s32 	%r2531, %r2440, %r2530;
	xor.b32  	%r2532, %r198, %r706;
	xor.b32  	%r2533, %r2532, %r671;
	add.s32 	%r2534, %r2439, %r2533;
	xor.b32  	%r2535, %r198, %r707;
	xor.b32  	%r2536, %r2535, %r670;
	add.s32 	%r2537, %r2438, %r2536;
	xor.b32  	%r2538, %r198, %r708;
	xor.b32  	%r2539, %r2538, %r669;
	add.s32 	%r2540, %r2437, %r2539;
	xor.b32  	%r2541, %r2522, %r2481;
	xor.b32  	%r2542, %r2519, %r2482;
	xor.b32  	%r2543, %r2516, %r2483;
	xor.b32  	%r2544, %r2513, %r2484;
	xor.b32  	%r2545, %r2522, %r2528;
	xor.b32  	%r2546, %r2519, %r2527;
	xor.b32  	%r2547, %r2516, %r2526;
	xor.b32  	%r2548, %r2513, %r2525;
	and.b32  	%r2549, %r2548, %r2544;
	and.b32  	%r2550, %r2547, %r2543;
	and.b32  	%r2551, %r2546, %r2542;
	and.b32  	%r2552, %r2545, %r2541;
	xor.b32  	%r2553, %r2552, %r2522;
	xor.b32  	%r2554, %r2551, %r2519;
	xor.b32  	%r2555, %r2550, %r2516;
	xor.b32  	%r2556, %r2549, %r2513;
	add.s32 	%r2557, %r2540, %r2556;
	add.s32 	%r2558, %r2537, %r2555;
	add.s32 	%r2559, %r2534, %r2554;
	add.s32 	%r2560, %r2531, %r2553;
	add.s32 	%r2561, %r2524, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2561, 5;
	shr.b32 	%rhs, %r2561, 27;
	add.u32 	%r2562, %lhs, %rhs;
	}
	add.s32 	%r2563, %r2560, %r2562;
	add.s32 	%r2564, %r2521, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2564, 5;
	shr.b32 	%rhs, %r2564, 27;
	add.u32 	%r2565, %lhs, %rhs;
	}
	add.s32 	%r2566, %r2559, %r2565;
	add.s32 	%r2567, %r2518, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2567, 5;
	shr.b32 	%rhs, %r2567, 27;
	add.u32 	%r2568, %lhs, %rhs;
	}
	add.s32 	%r2569, %r2558, %r2568;
	add.s32 	%r2570, %r2515, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2570, 5;
	shr.b32 	%rhs, %r2570, 27;
	add.u32 	%r2571, %lhs, %rhs;
	}
	add.s32 	%r2572, %r2557, %r2571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2513, 30;
	shr.b32 	%rhs, %r2513, 2;
	add.u32 	%r2573, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2516, 30;
	shr.b32 	%rhs, %r2516, 2;
	add.u32 	%r2574, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2519, 30;
	shr.b32 	%rhs, %r2519, 2;
	add.u32 	%r2575, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2522, 30;
	shr.b32 	%rhs, %r2522, 2;
	add.u32 	%r2576, %lhs, %rhs;
	}
	xor.b32  	%r2577, %r2561, %r2528;
	xor.b32  	%r2578, %r2564, %r2527;
	xor.b32  	%r2579, %r2567, %r2526;
	xor.b32  	%r2580, %r2570, %r2525;
	xor.b32  	%r2581, %r2561, %r2576;
	xor.b32  	%r2582, %r2564, %r2575;
	xor.b32  	%r2583, %r2567, %r2574;
	xor.b32  	%r2584, %r2570, %r2573;
	and.b32  	%r2585, %r2584, %r2580;
	and.b32  	%r2586, %r2583, %r2579;
	and.b32  	%r2587, %r2582, %r2578;
	and.b32  	%r2588, %r2581, %r2577;
	xor.b32  	%r2589, %r2588, %r2561;
	xor.b32  	%r2590, %r2587, %r2564;
	xor.b32  	%r2591, %r2586, %r2567;
	xor.b32  	%r2592, %r2585, %r2570;
	add.s32 	%r2593, %r2481, %r202;
	add.s32 	%r2594, %r2482, %r202;
	add.s32 	%r2595, %r2483, %r202;
	add.s32 	%r2596, %r2484, %r202;
	add.s32 	%r2597, %r2596, %r2592;
	add.s32 	%r2598, %r2595, %r2591;
	add.s32 	%r2599, %r2594, %r2590;
	add.s32 	%r2600, %r2593, %r2589;
	add.s32 	%r2601, %r2572, -1894007588;
	add.s32 	%r2602, %r2569, -1894007588;
	add.s32 	%r2603, %r2566, -1894007588;
	add.s32 	%r2604, %r2563, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2601, 5;
	shr.b32 	%rhs, %r2601, 27;
	add.u32 	%r2605, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2602, 5;
	shr.b32 	%rhs, %r2602, 27;
	add.u32 	%r2606, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2603, 5;
	shr.b32 	%rhs, %r2603, 27;
	add.u32 	%r2607, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2604, 5;
	shr.b32 	%rhs, %r2604, 27;
	add.u32 	%r2608, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2570, 30;
	shr.b32 	%rhs, %r2570, 2;
	add.u32 	%r2609, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2567, 30;
	shr.b32 	%rhs, %r2567, 2;
	add.u32 	%r2610, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2564, 30;
	shr.b32 	%rhs, %r2564, 2;
	add.u32 	%r2611, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2561, 30;
	shr.b32 	%rhs, %r2561, 2;
	add.u32 	%r2612, %lhs, %rhs;
	}
	xor.b32  	%r2613, %r206, %r645;
	xor.b32  	%r2614, %r2613, %r657;
	xor.b32  	%r2615, %r2614, %r668;
	add.s32 	%r2616, %r2528, %r2615;
	xor.b32  	%r2617, %r206, %r646;
	xor.b32  	%r2618, %r2617, %r658;
	xor.b32  	%r2619, %r2618, %r667;
	add.s32 	%r2620, %r2527, %r2619;
	xor.b32  	%r2621, %r206, %r647;
	xor.b32  	%r2622, %r2621, %r659;
	xor.b32  	%r2623, %r2622, %r666;
	add.s32 	%r2624, %r2526, %r2623;
	xor.b32  	%r2625, %r206, %r648;
	xor.b32  	%r2626, %r2625, %r660;
	xor.b32  	%r2627, %r2626, %r665;
	add.s32 	%r2628, %r2525, %r2627;
	xor.b32  	%r2629, %r2604, %r2576;
	xor.b32  	%r2630, %r2603, %r2575;
	xor.b32  	%r2631, %r2602, %r2574;
	xor.b32  	%r2632, %r2601, %r2573;
	xor.b32  	%r2633, %r2604, %r2612;
	xor.b32  	%r2634, %r2603, %r2611;
	xor.b32  	%r2635, %r2602, %r2610;
	xor.b32  	%r2636, %r2601, %r2609;
	and.b32  	%r2637, %r2636, %r2632;
	and.b32  	%r2638, %r2635, %r2631;
	and.b32  	%r2639, %r2634, %r2630;
	and.b32  	%r2640, %r2633, %r2629;
	xor.b32  	%r2641, %r2640, %r2604;
	xor.b32  	%r2642, %r2639, %r2603;
	xor.b32  	%r2643, %r2638, %r2602;
	xor.b32  	%r2644, %r2637, %r2601;
	add.s32 	%r2645, %r2628, %r2644;
	add.s32 	%r2646, %r2624, %r2643;
	add.s32 	%r2647, %r2620, %r2642;
	add.s32 	%r2648, %r2616, %r2641;
	add.s32 	%r2649, %r2600, %r2608;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2649, 5;
	shr.b32 	%rhs, %r2649, 27;
	add.u32 	%r2650, %lhs, %rhs;
	}
	add.s32 	%r2651, %r2648, %r2650;
	add.s32 	%r2652, %r2599, %r2607;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2652, 5;
	shr.b32 	%rhs, %r2652, 27;
	add.u32 	%r2653, %lhs, %rhs;
	}
	add.s32 	%r2654, %r2647, %r2653;
	add.s32 	%r2655, %r2598, %r2606;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2655, 5;
	shr.b32 	%rhs, %r2655, 27;
	add.u32 	%r2656, %lhs, %rhs;
	}
	add.s32 	%r2657, %r2646, %r2656;
	add.s32 	%r2658, %r2597, %r2605;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2658, 5;
	shr.b32 	%rhs, %r2658, 27;
	add.u32 	%r2659, %lhs, %rhs;
	}
	add.s32 	%r2660, %r2645, %r2659;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2604, 30;
	shr.b32 	%rhs, %r2604, 2;
	add.u32 	%r2661, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2603, 30;
	shr.b32 	%rhs, %r2603, 2;
	add.u32 	%r2662, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2602, 30;
	shr.b32 	%rhs, %r2602, 2;
	add.u32 	%r2663, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2601, 30;
	shr.b32 	%rhs, %r2601, 2;
	add.u32 	%r2664, %lhs, %rhs;
	}
	xor.b32  	%r2665, %r210, %r676;
	add.s32 	%r2666, %r2573, %r2665;
	xor.b32  	%r2667, %r210, %r675;
	add.s32 	%r2668, %r2574, %r2667;
	xor.b32  	%r2669, %r210, %r674;
	add.s32 	%r2670, %r2575, %r2669;
	xor.b32  	%r2671, %r210, %r673;
	add.s32 	%r2672, %r2576, %r2671;
	xor.b32  	%r2673, %r2658, %r2609;
	xor.b32  	%r2674, %r2655, %r2610;
	xor.b32  	%r2675, %r2652, %r2611;
	xor.b32  	%r2676, %r2649, %r2612;
	xor.b32  	%r2677, %r2658, %r2664;
	xor.b32  	%r2678, %r2655, %r2663;
	xor.b32  	%r2679, %r2652, %r2662;
	xor.b32  	%r2680, %r2649, %r2661;
	and.b32  	%r2681, %r2680, %r2676;
	and.b32  	%r2682, %r2679, %r2675;
	and.b32  	%r2683, %r2678, %r2674;
	and.b32  	%r2684, %r2677, %r2673;
	xor.b32  	%r2685, %r2684, %r2658;
	xor.b32  	%r2686, %r2683, %r2655;
	xor.b32  	%r2687, %r2682, %r2652;
	xor.b32  	%r2688, %r2681, %r2649;
	add.s32 	%r2689, %r2672, %r2688;
	add.s32 	%r2690, %r2670, %r2687;
	add.s32 	%r2691, %r2668, %r2686;
	add.s32 	%r2692, %r2666, %r2685;
	add.s32 	%r2693, %r2660, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2693, 5;
	shr.b32 	%rhs, %r2693, 27;
	add.u32 	%r2694, %lhs, %rhs;
	}
	add.s32 	%r2695, %r2692, %r2694;
	add.s32 	%r2696, %r2657, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2696, 5;
	shr.b32 	%rhs, %r2696, 27;
	add.u32 	%r2697, %lhs, %rhs;
	}
	add.s32 	%r2698, %r2691, %r2697;
	add.s32 	%r2699, %r2654, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2699, 5;
	shr.b32 	%rhs, %r2699, 27;
	add.u32 	%r2700, %lhs, %rhs;
	}
	add.s32 	%r2701, %r2690, %r2700;
	add.s32 	%r2702, %r2651, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2702, 5;
	shr.b32 	%rhs, %r2702, 27;
	add.u32 	%r2703, %lhs, %rhs;
	}
	add.s32 	%r2704, %r2689, %r2703;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2658, 30;
	shr.b32 	%rhs, %r2658, 2;
	add.u32 	%r2705, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2655, 30;
	shr.b32 	%rhs, %r2655, 2;
	add.u32 	%r2706, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2652, 30;
	shr.b32 	%rhs, %r2652, 2;
	add.u32 	%r2707, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2649, 30;
	shr.b32 	%rhs, %r2649, 2;
	add.u32 	%r2708, %lhs, %rhs;
	}
	xor.b32  	%r2709, %r214, %r716;
	xor.b32  	%r2710, %r2709, %r657;
	xor.b32  	%r2711, %r2710, %r664;
	add.s32 	%r2712, %r2612, %r2711;
	xor.b32  	%r2713, %r214, %r715;
	xor.b32  	%r2714, %r2713, %r658;
	xor.b32  	%r2715, %r2714, %r663;
	add.s32 	%r2716, %r2611, %r2715;
	xor.b32  	%r2717, %r214, %r714;
	xor.b32  	%r2718, %r2717, %r659;
	xor.b32  	%r2719, %r2718, %r662;
	add.s32 	%r2720, %r2610, %r2719;
	xor.b32  	%r2721, %r214, %r713;
	xor.b32  	%r2722, %r2721, %r660;
	xor.b32  	%r2723, %r2722, %r661;
	add.s32 	%r2724, %r2609, %r2723;
	xor.b32  	%r2725, %r2702, %r2661;
	xor.b32  	%r2726, %r2699, %r2662;
	xor.b32  	%r2727, %r2696, %r2663;
	xor.b32  	%r2728, %r2693, %r2664;
	xor.b32  	%r2729, %r2702, %r2708;
	xor.b32  	%r2730, %r2699, %r2707;
	xor.b32  	%r2731, %r2696, %r2706;
	xor.b32  	%r2732, %r2693, %r2705;
	and.b32  	%r2733, %r2732, %r2728;
	and.b32  	%r2734, %r2731, %r2727;
	and.b32  	%r2735, %r2730, %r2726;
	and.b32  	%r2736, %r2729, %r2725;
	xor.b32  	%r2737, %r2736, %r2702;
	xor.b32  	%r2738, %r2735, %r2699;
	xor.b32  	%r2739, %r2734, %r2696;
	xor.b32  	%r2740, %r2733, %r2693;
	add.s32 	%r2741, %r2724, %r2740;
	add.s32 	%r2742, %r2720, %r2739;
	add.s32 	%r2743, %r2716, %r2738;
	add.s32 	%r2744, %r2712, %r2737;
	add.s32 	%r2745, %r2704, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2745, 5;
	shr.b32 	%rhs, %r2745, 27;
	add.u32 	%r2746, %lhs, %rhs;
	}
	add.s32 	%r2747, %r2744, %r2746;
	add.s32 	%r2748, %r2701, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2748, 5;
	shr.b32 	%rhs, %r2748, 27;
	add.u32 	%r2749, %lhs, %rhs;
	}
	add.s32 	%r2750, %r2743, %r2749;
	add.s32 	%r2751, %r2698, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2751, 5;
	shr.b32 	%rhs, %r2751, 27;
	add.u32 	%r2752, %lhs, %rhs;
	}
	add.s32 	%r2753, %r2742, %r2752;
	add.s32 	%r2754, %r2695, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2754, 5;
	shr.b32 	%rhs, %r2754, 27;
	add.u32 	%r2755, %lhs, %rhs;
	}
	add.s32 	%r2756, %r2741, %r2755;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2702, 30;
	shr.b32 	%rhs, %r2702, 2;
	add.u32 	%r2757, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2699, 30;
	shr.b32 	%rhs, %r2699, 2;
	add.u32 	%r2758, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2696, 30;
	shr.b32 	%rhs, %r2696, 2;
	add.u32 	%r2759, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2693, 30;
	shr.b32 	%rhs, %r2693, 2;
	add.u32 	%r2760, %lhs, %rhs;
	}
	xor.b32  	%r2761, %r218, %r649;
	add.s32 	%r2762, %r2664, %r2761;
	xor.b32  	%r2763, %r218, %r650;
	add.s32 	%r2764, %r2663, %r2763;
	xor.b32  	%r2765, %r218, %r651;
	add.s32 	%r2766, %r2662, %r2765;
	xor.b32  	%r2767, %r218, %r652;
	add.s32 	%r2768, %r2661, %r2767;
	xor.b32  	%r2769, %r2754, %r2705;
	xor.b32  	%r2770, %r2751, %r2706;
	xor.b32  	%r2771, %r2748, %r2707;
	xor.b32  	%r2772, %r2745, %r2708;
	xor.b32  	%r2773, %r2754, %r2760;
	xor.b32  	%r2774, %r2751, %r2759;
	xor.b32  	%r2775, %r2748, %r2758;
	xor.b32  	%r2776, %r2745, %r2757;
	and.b32  	%r2777, %r2776, %r2772;
	and.b32  	%r2778, %r2775, %r2771;
	and.b32  	%r2779, %r2774, %r2770;
	and.b32  	%r2780, %r2773, %r2769;
	xor.b32  	%r2781, %r2780, %r2754;
	xor.b32  	%r2782, %r2779, %r2751;
	xor.b32  	%r2783, %r2778, %r2748;
	xor.b32  	%r2784, %r2777, %r2745;
	add.s32 	%r2785, %r2768, %r2784;
	add.s32 	%r2786, %r2766, %r2783;
	add.s32 	%r2787, %r2764, %r2782;
	add.s32 	%r2788, %r2762, %r2781;
	add.s32 	%r2789, %r2756, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2789, 5;
	shr.b32 	%rhs, %r2789, 27;
	add.u32 	%r2790, %lhs, %rhs;
	}
	add.s32 	%r2791, %r2788, %r2790;
	add.s32 	%r2792, %r2753, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2792, 5;
	shr.b32 	%rhs, %r2792, 27;
	add.u32 	%r2793, %lhs, %rhs;
	}
	add.s32 	%r2794, %r2787, %r2793;
	add.s32 	%r2795, %r2750, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2795, 5;
	shr.b32 	%rhs, %r2795, 27;
	add.u32 	%r2796, %lhs, %rhs;
	}
	add.s32 	%r2797, %r2786, %r2796;
	add.s32 	%r2798, %r2747, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2798, 5;
	shr.b32 	%rhs, %r2798, 27;
	add.u32 	%r2799, %lhs, %rhs;
	}
	add.s32 	%r2800, %r2785, %r2799;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2754, 30;
	shr.b32 	%rhs, %r2754, 2;
	add.u32 	%r2801, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2751, 30;
	shr.b32 	%rhs, %r2751, 2;
	add.u32 	%r2802, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2748, 30;
	shr.b32 	%rhs, %r2748, 2;
	add.u32 	%r2803, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2745, 30;
	shr.b32 	%rhs, %r2745, 2;
	add.u32 	%r2804, %lhs, %rhs;
	}
	xor.b32  	%r2805, %r222, %r705;
	xor.b32  	%r2806, %r2805, %r680;
	add.s32 	%r2807, %r2708, %r2806;
	xor.b32  	%r2808, %r222, %r706;
	xor.b32  	%r2809, %r2808, %r679;
	add.s32 	%r2810, %r2707, %r2809;
	xor.b32  	%r2811, %r222, %r707;
	xor.b32  	%r2812, %r2811, %r678;
	add.s32 	%r2813, %r2706, %r2812;
	xor.b32  	%r2814, %r222, %r708;
	xor.b32  	%r2815, %r2814, %r677;
	add.s32 	%r2816, %r2705, %r2815;
	xor.b32  	%r2817, %r2798, %r2757;
	xor.b32  	%r2818, %r2795, %r2758;
	xor.b32  	%r2819, %r2792, %r2759;
	xor.b32  	%r2820, %r2789, %r2760;
	xor.b32  	%r2821, %r2798, %r2804;
	xor.b32  	%r2822, %r2795, %r2803;
	xor.b32  	%r2823, %r2792, %r2802;
	xor.b32  	%r2824, %r2789, %r2801;
	and.b32  	%r2825, %r2824, %r2820;
	and.b32  	%r2826, %r2823, %r2819;
	and.b32  	%r2827, %r2822, %r2818;
	and.b32  	%r2828, %r2821, %r2817;
	xor.b32  	%r2829, %r2828, %r2798;
	xor.b32  	%r2830, %r2827, %r2795;
	xor.b32  	%r2831, %r2826, %r2792;
	xor.b32  	%r2832, %r2825, %r2789;
	add.s32 	%r2833, %r2816, %r2832;
	add.s32 	%r2834, %r2813, %r2831;
	add.s32 	%r2835, %r2810, %r2830;
	add.s32 	%r2836, %r2807, %r2829;
	add.s32 	%r2837, %r2800, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2837, 5;
	shr.b32 	%rhs, %r2837, 27;
	add.u32 	%r2838, %lhs, %rhs;
	}
	add.s32 	%r2839, %r2836, %r2838;
	add.s32 	%r2840, %r2797, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2840, 5;
	shr.b32 	%rhs, %r2840, 27;
	add.u32 	%r2841, %lhs, %rhs;
	}
	add.s32 	%r2842, %r2835, %r2841;
	add.s32 	%r2843, %r2794, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2843, 5;
	shr.b32 	%rhs, %r2843, 27;
	add.u32 	%r2844, %lhs, %rhs;
	}
	add.s32 	%r2845, %r2834, %r2844;
	add.s32 	%r2846, %r2791, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2846, 5;
	shr.b32 	%rhs, %r2846, 27;
	add.u32 	%r2847, %lhs, %rhs;
	}
	add.s32 	%r2848, %r2833, %r2847;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2798, 30;
	shr.b32 	%rhs, %r2798, 2;
	add.u32 	%r2849, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2795, 30;
	shr.b32 	%rhs, %r2795, 2;
	add.u32 	%r2850, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2792, 30;
	shr.b32 	%rhs, %r2792, 2;
	add.u32 	%r2851, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2789, 30;
	shr.b32 	%rhs, %r2789, 2;
	add.u32 	%r2852, %lhs, %rhs;
	}
	xor.b32  	%r2853, %r226, %r712;
	add.s32 	%r2854, %r2760, %r2853;
	xor.b32  	%r2855, %r226, %r711;
	add.s32 	%r2856, %r2759, %r2855;
	xor.b32  	%r2857, %r226, %r710;
	add.s32 	%r2858, %r2758, %r2857;
	xor.b32  	%r2859, %r226, %r709;
	add.s32 	%r2860, %r2757, %r2859;
	xor.b32  	%r2861, %r2846, %r2801;
	xor.b32  	%r2862, %r2843, %r2802;
	xor.b32  	%r2863, %r2840, %r2803;
	xor.b32  	%r2864, %r2837, %r2804;
	xor.b32  	%r2865, %r2846, %r2852;
	xor.b32  	%r2866, %r2843, %r2851;
	xor.b32  	%r2867, %r2840, %r2850;
	xor.b32  	%r2868, %r2837, %r2849;
	and.b32  	%r2869, %r2868, %r2864;
	and.b32  	%r2870, %r2867, %r2863;
	and.b32  	%r2871, %r2866, %r2862;
	and.b32  	%r2872, %r2865, %r2861;
	xor.b32  	%r2873, %r2872, %r2846;
	xor.b32  	%r2874, %r2871, %r2843;
	xor.b32  	%r2875, %r2870, %r2840;
	xor.b32  	%r2876, %r2869, %r2837;
	add.s32 	%r2877, %r2860, %r2876;
	add.s32 	%r2878, %r2858, %r2875;
	add.s32 	%r2879, %r2856, %r2874;
	add.s32 	%r2880, %r2854, %r2873;
	add.s32 	%r2881, %r2848, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2881, 5;
	shr.b32 	%rhs, %r2881, 27;
	add.u32 	%r2882, %lhs, %rhs;
	}
	add.s32 	%r2883, %r2880, %r2882;
	add.s32 	%r2884, %r2845, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2884, 5;
	shr.b32 	%rhs, %r2884, 27;
	add.u32 	%r2885, %lhs, %rhs;
	}
	add.s32 	%r2886, %r2879, %r2885;
	add.s32 	%r2887, %r2842, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2887, 5;
	shr.b32 	%rhs, %r2887, 27;
	add.u32 	%r2888, %lhs, %rhs;
	}
	add.s32 	%r2889, %r2878, %r2888;
	add.s32 	%r2890, %r2839, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2890, 5;
	shr.b32 	%rhs, %r2890, 27;
	add.u32 	%r2891, %lhs, %rhs;
	}
	add.s32 	%r2892, %r2877, %r2891;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2837, 30;
	shr.b32 	%rhs, %r2837, 2;
	add.u32 	%r2893, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2840, 30;
	shr.b32 	%rhs, %r2840, 2;
	add.u32 	%r2894, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2843, 30;
	shr.b32 	%rhs, %r2843, 2;
	add.u32 	%r2895, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2846, 30;
	shr.b32 	%rhs, %r2846, 2;
	add.u32 	%r2896, %lhs, %rhs;
	}
	xor.b32  	%r2897, %r230, %r636;
	xor.b32  	%r2898, %r2897, %r709;
	xor.b32  	%r2899, %r2898, %r645;
	xor.b32  	%r2900, %r2899, %r673;
	add.s32 	%r2901, %r2804, %r2900;
	xor.b32  	%r2902, %r230, %r635;
	xor.b32  	%r2903, %r2902, %r710;
	xor.b32  	%r2904, %r2903, %r646;
	xor.b32  	%r2905, %r2904, %r674;
	add.s32 	%r2906, %r2803, %r2905;
	xor.b32  	%r2907, %r230, %r634;
	xor.b32  	%r2908, %r2907, %r711;
	xor.b32  	%r2909, %r2908, %r647;
	xor.b32  	%r2910, %r2909, %r675;
	add.s32 	%r2911, %r2802, %r2910;
	xor.b32  	%r2912, %r230, %r633;
	xor.b32  	%r2913, %r2912, %r712;
	xor.b32  	%r2914, %r2913, %r648;
	xor.b32  	%r2915, %r2914, %r676;
	add.s32 	%r2916, %r2801, %r2915;
	xor.b32  	%r2917, %r2881, %r2896;
	xor.b32  	%r2918, %r2884, %r2895;
	xor.b32  	%r2919, %r2887, %r2894;
	xor.b32  	%r2920, %r2890, %r2893;
	xor.b32  	%r2921, %r2920, %r2849;
	xor.b32  	%r2922, %r2919, %r2850;
	xor.b32  	%r2923, %r2918, %r2851;
	xor.b32  	%r2924, %r2917, %r2852;
	add.s32 	%r2925, %r2916, %r2924;
	add.s32 	%r2926, %r2911, %r2923;
	add.s32 	%r2927, %r2906, %r2922;
	add.s32 	%r2928, %r2901, %r2921;
	add.s32 	%r2929, %r2892, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2929, 5;
	shr.b32 	%rhs, %r2929, 27;
	add.u32 	%r2930, %lhs, %rhs;
	}
	add.s32 	%r2931, %r2928, %r2930;
	add.s32 	%r2932, %r2889, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2932, 5;
	shr.b32 	%rhs, %r2932, 27;
	add.u32 	%r2933, %lhs, %rhs;
	}
	add.s32 	%r2934, %r2927, %r2933;
	add.s32 	%r2935, %r2886, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2935, 5;
	shr.b32 	%rhs, %r2935, 27;
	add.u32 	%r2936, %lhs, %rhs;
	}
	add.s32 	%r2937, %r2926, %r2936;
	add.s32 	%r2938, %r2883, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2938, 5;
	shr.b32 	%rhs, %r2938, 27;
	add.u32 	%r2939, %lhs, %rhs;
	}
	add.s32 	%r2940, %r2925, %r2939;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2881, 30;
	shr.b32 	%rhs, %r2881, 2;
	add.u32 	%r2941, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2884, 30;
	shr.b32 	%rhs, %r2884, 2;
	add.u32 	%r2942, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2887, 30;
	shr.b32 	%rhs, %r2887, 2;
	add.u32 	%r2943, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2890, 30;
	shr.b32 	%rhs, %r2890, 2;
	add.u32 	%r2944, %lhs, %rhs;
	}
	xor.b32  	%r2945, %r234, %r684;
	add.s32 	%r2946, %r2852, %r2945;
	xor.b32  	%r2947, %r234, %r683;
	add.s32 	%r2948, %r2851, %r2947;
	xor.b32  	%r2949, %r234, %r682;
	add.s32 	%r2950, %r2850, %r2949;
	xor.b32  	%r2951, %r234, %r681;
	add.s32 	%r2952, %r2849, %r2951;
	xor.b32  	%r2953, %r2929, %r2944;
	xor.b32  	%r2954, %r2932, %r2943;
	xor.b32  	%r2955, %r2935, %r2942;
	xor.b32  	%r2956, %r2938, %r2941;
	xor.b32  	%r2957, %r2956, %r2896;
	xor.b32  	%r2958, %r2955, %r2895;
	xor.b32  	%r2959, %r2954, %r2894;
	xor.b32  	%r2960, %r2953, %r2893;
	add.s32 	%r2961, %r2952, %r2960;
	add.s32 	%r2962, %r2950, %r2959;
	add.s32 	%r2963, %r2948, %r2958;
	add.s32 	%r2964, %r2946, %r2957;
	add.s32 	%r2965, %r2940, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2965, 5;
	shr.b32 	%rhs, %r2965, 27;
	add.u32 	%r2966, %lhs, %rhs;
	}
	add.s32 	%r2967, %r2964, %r2966;
	add.s32 	%r2968, %r2937, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2968, 5;
	shr.b32 	%rhs, %r2968, 27;
	add.u32 	%r2969, %lhs, %rhs;
	}
	add.s32 	%r2970, %r2963, %r2969;
	add.s32 	%r2971, %r2934, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2971, 5;
	shr.b32 	%rhs, %r2971, 27;
	add.u32 	%r2972, %lhs, %rhs;
	}
	add.s32 	%r2973, %r2962, %r2972;
	add.s32 	%r2974, %r2931, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2974, 5;
	shr.b32 	%rhs, %r2974, 27;
	add.u32 	%r2975, %lhs, %rhs;
	}
	add.s32 	%r2976, %r2961, %r2975;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2929, 30;
	shr.b32 	%rhs, %r2929, 2;
	add.u32 	%r2977, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2932, 30;
	shr.b32 	%rhs, %r2932, 2;
	add.u32 	%r2978, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2935, 30;
	shr.b32 	%rhs, %r2935, 2;
	add.u32 	%r2979, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2938, 30;
	shr.b32 	%rhs, %r2938, 2;
	add.u32 	%r2980, %lhs, %rhs;
	}
	xor.b32  	%r2981, %r238, %r701;
	xor.b32  	%r2982, %r2981, %r709;
	add.s32 	%r2983, %r2893, %r2982;
	xor.b32  	%r2984, %r238, %r702;
	xor.b32  	%r2985, %r2984, %r710;
	add.s32 	%r2986, %r2894, %r2985;
	xor.b32  	%r2987, %r238, %r703;
	xor.b32  	%r2988, %r2987, %r711;
	add.s32 	%r2989, %r2895, %r2988;
	xor.b32  	%r2990, %r238, %r704;
	xor.b32  	%r2991, %r2990, %r712;
	add.s32 	%r2992, %r2896, %r2991;
	xor.b32  	%r2993, %r2965, %r2980;
	xor.b32  	%r2994, %r2968, %r2979;
	xor.b32  	%r2995, %r2971, %r2978;
	xor.b32  	%r2996, %r2974, %r2977;
	xor.b32  	%r2997, %r2996, %r2944;
	xor.b32  	%r2998, %r2995, %r2943;
	xor.b32  	%r2999, %r2994, %r2942;
	xor.b32  	%r3000, %r2993, %r2941;
	add.s32 	%r3001, %r2992, %r3000;
	add.s32 	%r3002, %r2989, %r2999;
	add.s32 	%r3003, %r2986, %r2998;
	add.s32 	%r3004, %r2983, %r2997;
	add.s32 	%r3005, %r2976, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3005, 5;
	shr.b32 	%rhs, %r3005, 27;
	add.u32 	%r3006, %lhs, %rhs;
	}
	add.s32 	%r3007, %r3004, %r3006;
	add.s32 	%r3008, %r2973, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3008, 5;
	shr.b32 	%rhs, %r3008, 27;
	add.u32 	%r3009, %lhs, %rhs;
	}
	add.s32 	%r3010, %r3003, %r3009;
	add.s32 	%r3011, %r2970, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3011, 5;
	shr.b32 	%rhs, %r3011, 27;
	add.u32 	%r3012, %lhs, %rhs;
	}
	add.s32 	%r3013, %r3002, %r3012;
	add.s32 	%r3014, %r2967, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3014, 5;
	shr.b32 	%rhs, %r3014, 27;
	add.u32 	%r3015, %lhs, %rhs;
	}
	add.s32 	%r3016, %r3001, %r3015;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2965, 30;
	shr.b32 	%rhs, %r2965, 2;
	add.u32 	%r3017, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2968, 30;
	shr.b32 	%rhs, %r2968, 2;
	add.u32 	%r3018, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2971, 30;
	shr.b32 	%rhs, %r2971, 2;
	add.u32 	%r3019, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2974, 30;
	shr.b32 	%rhs, %r2974, 2;
	add.u32 	%r3020, %lhs, %rhs;
	}
	xor.b32  	%r3021, %r242, %r649;
	add.s32 	%r3022, %r2941, %r3021;
	xor.b32  	%r3023, %r242, %r650;
	add.s32 	%r3024, %r2942, %r3023;
	xor.b32  	%r3025, %r242, %r651;
	add.s32 	%r3026, %r2943, %r3025;
	xor.b32  	%r3027, %r242, %r652;
	add.s32 	%r3028, %r2944, %r3027;
	xor.b32  	%r3029, %r3005, %r3020;
	xor.b32  	%r3030, %r3008, %r3019;
	xor.b32  	%r3031, %r3011, %r3018;
	xor.b32  	%r3032, %r3014, %r3017;
	xor.b32  	%r3033, %r3032, %r2980;
	xor.b32  	%r3034, %r3031, %r2979;
	xor.b32  	%r3035, %r3030, %r2978;
	xor.b32  	%r3036, %r3029, %r2977;
	add.s32 	%r3037, %r3028, %r3036;
	add.s32 	%r3038, %r3026, %r3035;
	add.s32 	%r3039, %r3024, %r3034;
	add.s32 	%r3040, %r3022, %r3033;
	add.s32 	%r3041, %r3016, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3041, 5;
	shr.b32 	%rhs, %r3041, 27;
	add.u32 	%r3042, %lhs, %rhs;
	}
	add.s32 	%r3043, %r3040, %r3042;
	add.s32 	%r3044, %r3013, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3044, 5;
	shr.b32 	%rhs, %r3044, 27;
	add.u32 	%r3045, %lhs, %rhs;
	}
	add.s32 	%r3046, %r3039, %r3045;
	add.s32 	%r3047, %r3010, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3047, 5;
	shr.b32 	%rhs, %r3047, 27;
	add.u32 	%r3048, %lhs, %rhs;
	}
	add.s32 	%r3049, %r3038, %r3048;
	add.s32 	%r3050, %r3007, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3050, 5;
	shr.b32 	%rhs, %r3050, 27;
	add.u32 	%r3051, %lhs, %rhs;
	}
	add.s32 	%r3052, %r3037, %r3051;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3005, 30;
	shr.b32 	%rhs, %r3005, 2;
	add.u32 	%r3053, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3008, 30;
	shr.b32 	%rhs, %r3008, 2;
	add.u32 	%r3054, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3011, 30;
	shr.b32 	%rhs, %r3011, 2;
	add.u32 	%r3055, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3014, 30;
	shr.b32 	%rhs, %r3014, 2;
	add.u32 	%r3056, %lhs, %rhs;
	}
	xor.b32  	%r3057, %r246, %r716;
	xor.b32  	%r3058, %r3057, %r709;
	xor.b32  	%r3059, %r3058, %r688;
	add.s32 	%r3060, %r2977, %r3059;
	xor.b32  	%r3061, %r246, %r715;
	xor.b32  	%r3062, %r3061, %r710;
	xor.b32  	%r3063, %r3062, %r687;
	add.s32 	%r3064, %r2978, %r3063;
	xor.b32  	%r3065, %r246, %r714;
	xor.b32  	%r3066, %r3065, %r711;
	xor.b32  	%r3067, %r3066, %r686;
	add.s32 	%r3068, %r2979, %r3067;
	xor.b32  	%r3069, %r246, %r713;
	xor.b32  	%r3070, %r3069, %r712;
	xor.b32  	%r3071, %r3070, %r685;
	add.s32 	%r3072, %r2980, %r3071;
	xor.b32  	%r3073, %r3041, %r3056;
	xor.b32  	%r3074, %r3044, %r3055;
	xor.b32  	%r3075, %r3047, %r3054;
	xor.b32  	%r3076, %r3050, %r3053;
	xor.b32  	%r3077, %r3076, %r3020;
	xor.b32  	%r3078, %r3075, %r3019;
	xor.b32  	%r3079, %r3074, %r3018;
	xor.b32  	%r3080, %r3073, %r3017;
	add.s32 	%r3081, %r3072, %r3080;
	add.s32 	%r3082, %r3068, %r3079;
	add.s32 	%r3083, %r3064, %r3078;
	add.s32 	%r3084, %r3060, %r3077;
	add.s32 	%r3085, %r3052, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3085, 5;
	shr.b32 	%rhs, %r3085, 27;
	add.u32 	%r3086, %lhs, %rhs;
	}
	add.s32 	%r3087, %r3084, %r3086;
	add.s32 	%r3088, %r3049, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3088, 5;
	shr.b32 	%rhs, %r3088, 27;
	add.u32 	%r3089, %lhs, %rhs;
	}
	add.s32 	%r3090, %r3083, %r3089;
	add.s32 	%r3091, %r3046, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3091, 5;
	shr.b32 	%rhs, %r3091, 27;
	add.u32 	%r3092, %lhs, %rhs;
	}
	add.s32 	%r3093, %r3082, %r3092;
	add.s32 	%r3094, %r3043, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3094, 5;
	shr.b32 	%rhs, %r3094, 27;
	add.u32 	%r3095, %lhs, %rhs;
	}
	add.s32 	%r3096, %r3081, %r3095;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3050, 30;
	shr.b32 	%rhs, %r3050, 2;
	add.u32 	%r3097, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3047, 30;
	shr.b32 	%rhs, %r3047, 2;
	add.u32 	%r3098, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3044, 30;
	shr.b32 	%rhs, %r3044, 2;
	add.u32 	%r3099, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3041, 30;
	shr.b32 	%rhs, %r3041, 2;
	add.u32 	%r3100, %lhs, %rhs;
	}
	xor.b32  	%r3101, %r3094, %r3100;
	xor.b32  	%r3102, %r3091, %r3099;
	xor.b32  	%r3103, %r3088, %r3098;
	xor.b32  	%r3104, %r3085, %r3097;
	xor.b32  	%r3105, %r3104, %r3053;
	xor.b32  	%r3106, %r3103, %r3054;
	xor.b32  	%r3107, %r3102, %r3055;
	xor.b32  	%r3108, %r3101, %r3056;
	add.s32 	%r3109, %r3020, %r250;
	add.s32 	%r3110, %r3019, %r250;
	add.s32 	%r3111, %r3018, %r250;
	add.s32 	%r3112, %r3017, %r250;
	add.s32 	%r3113, %r3112, %r3108;
	add.s32 	%r3114, %r3111, %r3107;
	add.s32 	%r3115, %r3110, %r3106;
	add.s32 	%r3116, %r3109, %r3105;
	add.s32 	%r3117, %r3096, -899497514;
	add.s32 	%r3118, %r3093, -899497514;
	add.s32 	%r3119, %r3090, -899497514;
	add.s32 	%r3120, %r3087, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3117, 5;
	shr.b32 	%rhs, %r3117, 27;
	add.u32 	%r3121, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3118, 5;
	shr.b32 	%rhs, %r3118, 27;
	add.u32 	%r3122, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3119, 5;
	shr.b32 	%rhs, %r3119, 27;
	add.u32 	%r3123, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3120, 5;
	shr.b32 	%rhs, %r3120, 27;
	add.u32 	%r3124, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3085, 30;
	shr.b32 	%rhs, %r3085, 2;
	add.u32 	%r3125, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3088, 30;
	shr.b32 	%rhs, %r3088, 2;
	add.u32 	%r3126, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3091, 30;
	shr.b32 	%rhs, %r3091, 2;
	add.u32 	%r3127, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3094, 30;
	shr.b32 	%rhs, %r3094, 2;
	add.u32 	%r3128, %lhs, %rhs;
	}
	xor.b32  	%r3129, %r254, %r673;
	xor.b32  	%r3130, %r3129, %r681;
	add.s32 	%r3131, %r3053, %r3130;
	xor.b32  	%r3132, %r254, %r674;
	xor.b32  	%r3133, %r3132, %r682;
	add.s32 	%r3134, %r3054, %r3133;
	xor.b32  	%r3135, %r254, %r675;
	xor.b32  	%r3136, %r3135, %r683;
	add.s32 	%r3137, %r3055, %r3136;
	xor.b32  	%r3138, %r254, %r676;
	xor.b32  	%r3139, %r3138, %r684;
	add.s32 	%r3140, %r3056, %r3139;
	xor.b32  	%r3141, %r3117, %r3128;
	xor.b32  	%r3142, %r3118, %r3127;
	xor.b32  	%r3143, %r3119, %r3126;
	xor.b32  	%r3144, %r3120, %r3125;
	xor.b32  	%r3145, %r3144, %r3097;
	xor.b32  	%r3146, %r3143, %r3098;
	xor.b32  	%r3147, %r3142, %r3099;
	xor.b32  	%r3148, %r3141, %r3100;
	add.s32 	%r3149, %r3140, %r3148;
	add.s32 	%r3150, %r3137, %r3147;
	add.s32 	%r3151, %r3134, %r3146;
	add.s32 	%r3152, %r3131, %r3145;
	add.s32 	%r3153, %r3116, %r3124;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3153, 5;
	shr.b32 	%rhs, %r3153, 27;
	add.u32 	%r3154, %lhs, %rhs;
	}
	add.s32 	%r3155, %r3152, %r3154;
	add.s32 	%r3156, %r3115, %r3123;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3156, 5;
	shr.b32 	%rhs, %r3156, 27;
	add.u32 	%r3157, %lhs, %rhs;
	}
	add.s32 	%r3158, %r3151, %r3157;
	add.s32 	%r3159, %r3114, %r3122;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3159, 5;
	shr.b32 	%rhs, %r3159, 27;
	add.u32 	%r3160, %lhs, %rhs;
	}
	add.s32 	%r3161, %r3150, %r3160;
	add.s32 	%r3162, %r3113, %r3121;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3162, 5;
	shr.b32 	%rhs, %r3162, 27;
	add.u32 	%r3163, %lhs, %rhs;
	}
	add.s32 	%r3164, %r3149, %r3163;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3117, 30;
	shr.b32 	%rhs, %r3117, 2;
	add.u32 	%r3165, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3118, 30;
	shr.b32 	%rhs, %r3118, 2;
	add.u32 	%r3166, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3119, 30;
	shr.b32 	%rhs, %r3119, 2;
	add.u32 	%r3167, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3120, 30;
	shr.b32 	%rhs, %r3120, 2;
	add.u32 	%r3168, %lhs, %rhs;
	}
	xor.b32  	%r3169, %r258, %r649;
	xor.b32  	%r3170, %r3169, %r692;
	add.s32 	%r3171, %r3100, %r3170;
	xor.b32  	%r3172, %r258, %r650;
	xor.b32  	%r3173, %r3172, %r691;
	add.s32 	%r3174, %r3099, %r3173;
	xor.b32  	%r3175, %r258, %r651;
	xor.b32  	%r3176, %r3175, %r690;
	add.s32 	%r3177, %r3098, %r3176;
	xor.b32  	%r3178, %r258, %r652;
	xor.b32  	%r3179, %r3178, %r689;
	add.s32 	%r3180, %r3097, %r3179;
	xor.b32  	%r3181, %r3153, %r3168;
	xor.b32  	%r3182, %r3156, %r3167;
	xor.b32  	%r3183, %r3159, %r3166;
	xor.b32  	%r3184, %r3162, %r3165;
	xor.b32  	%r3185, %r3184, %r3128;
	xor.b32  	%r3186, %r3183, %r3127;
	xor.b32  	%r3187, %r3182, %r3126;
	xor.b32  	%r3188, %r3181, %r3125;
	add.s32 	%r3189, %r3180, %r3188;
	add.s32 	%r3190, %r3177, %r3187;
	add.s32 	%r3191, %r3174, %r3186;
	add.s32 	%r3192, %r3171, %r3185;
	add.s32 	%r3193, %r3164, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3193, 5;
	shr.b32 	%rhs, %r3193, 27;
	add.u32 	%r3194, %lhs, %rhs;
	}
	add.s32 	%r3195, %r3192, %r3194;
	add.s32 	%r3196, %r3161, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3196, 5;
	shr.b32 	%rhs, %r3196, 27;
	add.u32 	%r3197, %lhs, %rhs;
	}
	add.s32 	%r3198, %r3191, %r3197;
	add.s32 	%r3199, %r3158, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3199, 5;
	shr.b32 	%rhs, %r3199, 27;
	add.u32 	%r3200, %lhs, %rhs;
	}
	add.s32 	%r3201, %r3190, %r3200;
	add.s32 	%r3202, %r3155, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3202, 5;
	shr.b32 	%rhs, %r3202, 27;
	add.u32 	%r3203, %lhs, %rhs;
	}
	add.s32 	%r3204, %r3189, %r3203;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3153, 30;
	shr.b32 	%rhs, %r3153, 2;
	add.u32 	%r3205, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3156, 30;
	shr.b32 	%rhs, %r3156, 2;
	add.u32 	%r3206, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3159, 30;
	shr.b32 	%rhs, %r3159, 2;
	add.u32 	%r3207, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3162, 30;
	shr.b32 	%rhs, %r3162, 2;
	add.u32 	%r3208, %lhs, %rhs;
	}
	xor.b32  	%r3209, %r262, %r664;
	xor.b32  	%r3210, %r3209, %r673;
	xor.b32  	%r3211, %r3210, %r680;
	add.s32 	%r3212, %r3125, %r3211;
	xor.b32  	%r3213, %r262, %r663;
	xor.b32  	%r3214, %r3213, %r674;
	xor.b32  	%r3215, %r3214, %r679;
	add.s32 	%r3216, %r3126, %r3215;
	xor.b32  	%r3217, %r262, %r662;
	xor.b32  	%r3218, %r3217, %r675;
	xor.b32  	%r3219, %r3218, %r678;
	add.s32 	%r3220, %r3127, %r3219;
	xor.b32  	%r3221, %r262, %r661;
	xor.b32  	%r3222, %r3221, %r676;
	xor.b32  	%r3223, %r3222, %r677;
	add.s32 	%r3224, %r3128, %r3223;
	xor.b32  	%r3225, %r3193, %r3208;
	xor.b32  	%r3226, %r3196, %r3207;
	xor.b32  	%r3227, %r3199, %r3206;
	xor.b32  	%r3228, %r3202, %r3205;
	xor.b32  	%r3229, %r3228, %r3168;
	xor.b32  	%r3230, %r3227, %r3167;
	xor.b32  	%r3231, %r3226, %r3166;
	xor.b32  	%r3232, %r3225, %r3165;
	add.s32 	%r3233, %r3224, %r3232;
	add.s32 	%r3234, %r3220, %r3231;
	add.s32 	%r3235, %r3216, %r3230;
	add.s32 	%r3236, %r3212, %r3229;
	add.s32 	%r3237, %r3204, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3237, 5;
	shr.b32 	%rhs, %r3237, 27;
	add.u32 	%r3238, %lhs, %rhs;
	}
	add.s32 	%r3239, %r3236, %r3238;
	add.s32 	%r3240, %r3201, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3240, 5;
	shr.b32 	%rhs, %r3240, 27;
	add.u32 	%r3241, %lhs, %rhs;
	}
	add.s32 	%r3242, %r3235, %r3241;
	add.s32 	%r3243, %r3198, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3243, 5;
	shr.b32 	%rhs, %r3243, 27;
	add.u32 	%r3244, %lhs, %rhs;
	}
	add.s32 	%r3245, %r3234, %r3244;
	add.s32 	%r3246, %r3195, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3246, 5;
	shr.b32 	%rhs, %r3246, 27;
	add.u32 	%r3247, %lhs, %rhs;
	}
	add.s32 	%r3248, %r3233, %r3247;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3202, 30;
	shr.b32 	%rhs, %r3202, 2;
	add.u32 	%r3249, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3199, 30;
	shr.b32 	%rhs, %r3199, 2;
	add.u32 	%r3250, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3196, 30;
	shr.b32 	%rhs, %r3196, 2;
	add.u32 	%r3251, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3193, 30;
	shr.b32 	%rhs, %r3193, 2;
	add.u32 	%r3252, %lhs, %rhs;
	}
	xor.b32  	%r3253, %r3246, %r3252;
	xor.b32  	%r3254, %r3243, %r3251;
	xor.b32  	%r3255, %r3240, %r3250;
	xor.b32  	%r3256, %r3237, %r3249;
	xor.b32  	%r3257, %r3256, %r3205;
	xor.b32  	%r3258, %r3255, %r3206;
	xor.b32  	%r3259, %r3254, %r3207;
	xor.b32  	%r3260, %r3253, %r3208;
	add.s32 	%r3261, %r3168, %r266;
	add.s32 	%r3262, %r3167, %r266;
	add.s32 	%r3263, %r3166, %r266;
	add.s32 	%r3264, %r3165, %r266;
	add.s32 	%r3265, %r3264, %r3260;
	add.s32 	%r3266, %r3263, %r3259;
	add.s32 	%r3267, %r3262, %r3258;
	add.s32 	%r3268, %r3261, %r3257;
	add.s32 	%r3269, %r3248, -899497514;
	add.s32 	%r3270, %r3245, -899497514;
	add.s32 	%r3271, %r3242, -899497514;
	add.s32 	%r3272, %r3239, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3269, 5;
	shr.b32 	%rhs, %r3269, 27;
	add.u32 	%r3273, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3270, 5;
	shr.b32 	%rhs, %r3270, 27;
	add.u32 	%r3274, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3271, 5;
	shr.b32 	%rhs, %r3271, 27;
	add.u32 	%r3275, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3272, 5;
	shr.b32 	%rhs, %r3272, 27;
	add.u32 	%r3276, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3237, 30;
	shr.b32 	%rhs, %r3237, 2;
	add.u32 	%r3277, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3240, 30;
	shr.b32 	%rhs, %r3240, 2;
	add.u32 	%r3278, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3243, 30;
	shr.b32 	%rhs, %r3243, 2;
	add.u32 	%r3279, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3246, 30;
	shr.b32 	%rhs, %r3246, 2;
	add.u32 	%r3280, %lhs, %rhs;
	}
	xor.b32  	%r3281, %r270, %r668;
	xor.b32  	%r3282, %r3281, %r696;
	add.s32 	%r3283, %r3205, %r3282;
	xor.b32  	%r3284, %r270, %r667;
	xor.b32  	%r3285, %r3284, %r695;
	add.s32 	%r3286, %r3206, %r3285;
	xor.b32  	%r3287, %r270, %r666;
	xor.b32  	%r3288, %r3287, %r694;
	add.s32 	%r3289, %r3207, %r3288;
	xor.b32  	%r3290, %r270, %r665;
	xor.b32  	%r3291, %r3290, %r693;
	add.s32 	%r3292, %r3208, %r3291;
	xor.b32  	%r3293, %r3269, %r3280;
	xor.b32  	%r3294, %r3270, %r3279;
	xor.b32  	%r3295, %r3271, %r3278;
	xor.b32  	%r3296, %r3272, %r3277;
	xor.b32  	%r3297, %r3296, %r3249;
	xor.b32  	%r3298, %r3295, %r3250;
	xor.b32  	%r3299, %r3294, %r3251;
	xor.b32  	%r3300, %r3293, %r3252;
	add.s32 	%r3301, %r3292, %r3300;
	add.s32 	%r3302, %r3289, %r3299;
	add.s32 	%r3303, %r3286, %r3298;
	add.s32 	%r3304, %r3283, %r3297;
	add.s32 	%r3305, %r3268, %r3276;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3305, 5;
	shr.b32 	%rhs, %r3305, 27;
	add.u32 	%r3306, %lhs, %rhs;
	}
	add.s32 	%r3307, %r3304, %r3306;
	add.s32 	%r3308, %r3267, %r3275;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3308, 5;
	shr.b32 	%rhs, %r3308, 27;
	add.u32 	%r3309, %lhs, %rhs;
	}
	add.s32 	%r3310, %r3303, %r3309;
	add.s32 	%r3311, %r3266, %r3274;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3311, 5;
	shr.b32 	%rhs, %r3311, 27;
	add.u32 	%r3312, %lhs, %rhs;
	}
	add.s32 	%r3313, %r3302, %r3312;
	add.s32 	%r3314, %r3265, %r3273;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3314, 5;
	shr.b32 	%rhs, %r3314, 27;
	add.u32 	%r3315, %lhs, %rhs;
	}
	add.s32 	%r3316, %r3301, %r3315;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3269, 30;
	shr.b32 	%rhs, %r3269, 2;
	add.u32 	%r3317, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3270, 30;
	shr.b32 	%rhs, %r3270, 2;
	add.u32 	%r3318, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3271, 30;
	shr.b32 	%rhs, %r3271, 2;
	add.u32 	%r3319, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3272, 30;
	shr.b32 	%rhs, %r3272, 2;
	add.u32 	%r3320, %lhs, %rhs;
	}
	xor.b32  	%r3321, %r274, %r665;
	xor.b32  	%r3322, %r3321, %r684;
	add.s32 	%r3323, %r3252, %r3322;
	xor.b32  	%r3324, %r274, %r666;
	xor.b32  	%r3325, %r3324, %r683;
	add.s32 	%r3326, %r3251, %r3325;
	xor.b32  	%r3327, %r274, %r667;
	xor.b32  	%r3328, %r3327, %r682;
	add.s32 	%r3329, %r3250, %r3328;
	xor.b32  	%r3330, %r274, %r668;
	xor.b32  	%r3331, %r3330, %r681;
	add.s32 	%r3332, %r3249, %r3331;
	xor.b32  	%r3333, %r3305, %r3320;
	xor.b32  	%r3334, %r3308, %r3319;
	xor.b32  	%r3335, %r3311, %r3318;
	xor.b32  	%r3336, %r3314, %r3317;
	xor.b32  	%r3337, %r3336, %r3280;
	xor.b32  	%r3338, %r3335, %r3279;
	xor.b32  	%r3339, %r3334, %r3278;
	xor.b32  	%r3340, %r3333, %r3277;
	add.s32 	%r3341, %r3332, %r3340;
	add.s32 	%r3342, %r3329, %r3339;
	add.s32 	%r3343, %r3326, %r3338;
	add.s32 	%r3344, %r3323, %r3337;
	add.s32 	%r3345, %r3316, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3345, 5;
	shr.b32 	%rhs, %r3345, 27;
	add.u32 	%r3346, %lhs, %rhs;
	}
	add.s32 	%r3347, %r3344, %r3346;
	add.s32 	%r3348, %r3313, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3348, 5;
	shr.b32 	%rhs, %r3348, 27;
	add.u32 	%r3349, %lhs, %rhs;
	}
	add.s32 	%r3350, %r3343, %r3349;
	add.s32 	%r3351, %r3310, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3351, 5;
	shr.b32 	%rhs, %r3351, 27;
	add.u32 	%r3352, %lhs, %rhs;
	}
	add.s32 	%r3353, %r3342, %r3352;
	add.s32 	%r3354, %r3307, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3354, 5;
	shr.b32 	%rhs, %r3354, 27;
	add.u32 	%r3355, %lhs, %rhs;
	}
	add.s32 	%r3356, %r3341, %r3355;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3305, 30;
	shr.b32 	%rhs, %r3305, 2;
	add.u32 	%r3357, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3308, 30;
	shr.b32 	%rhs, %r3308, 2;
	add.u32 	%r3358, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3311, 30;
	shr.b32 	%rhs, %r3311, 2;
	add.u32 	%r3359, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3314, 30;
	shr.b32 	%rhs, %r3314, 2;
	add.u32 	%r3360, %lhs, %rhs;
	}
	xor.b32  	%r3361, %r278, %r640;
	xor.b32  	%r3362, %r3361, %r664;
	xor.b32  	%r3363, %r3362, %r668;
	xor.b32  	%r3364, %r3363, %r672;
	xor.b32  	%r3365, %r3364, %r681;
	xor.b32  	%r3366, %r3365, %r689;
	add.s32 	%r3367, %r3277, %r3366;
	xor.b32  	%r3368, %r278, %r639;
	xor.b32  	%r3369, %r3368, %r663;
	xor.b32  	%r3370, %r3369, %r667;
	xor.b32  	%r3371, %r3370, %r671;
	xor.b32  	%r3372, %r3371, %r682;
	xor.b32  	%r3373, %r3372, %r690;
	add.s32 	%r3374, %r3278, %r3373;
	xor.b32  	%r3375, %r278, %r638;
	xor.b32  	%r3376, %r3375, %r662;
	xor.b32  	%r3377, %r3376, %r666;
	xor.b32  	%r3378, %r3377, %r670;
	xor.b32  	%r3379, %r3378, %r683;
	xor.b32  	%r3380, %r3379, %r691;
	add.s32 	%r3381, %r3279, %r3380;
	xor.b32  	%r3382, %r278, %r637;
	xor.b32  	%r3383, %r3382, %r661;
	xor.b32  	%r3384, %r3383, %r665;
	xor.b32  	%r3385, %r3384, %r669;
	xor.b32  	%r3386, %r3385, %r684;
	xor.b32  	%r3387, %r3386, %r692;
	add.s32 	%r3388, %r3280, %r3387;
	xor.b32  	%r3389, %r3345, %r3360;
	xor.b32  	%r3390, %r3348, %r3359;
	xor.b32  	%r3391, %r3351, %r3358;
	xor.b32  	%r3392, %r3354, %r3357;
	xor.b32  	%r3393, %r3392, %r3320;
	xor.b32  	%r3394, %r3391, %r3319;
	xor.b32  	%r3395, %r3390, %r3318;
	xor.b32  	%r3396, %r3389, %r3317;
	add.s32 	%r3397, %r3388, %r3396;
	add.s32 	%r3398, %r3381, %r3395;
	add.s32 	%r3399, %r3374, %r3394;
	add.s32 	%r3400, %r3367, %r3393;
	add.s32 	%r3401, %r3356, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3401, 5;
	shr.b32 	%rhs, %r3401, 27;
	add.u32 	%r3402, %lhs, %rhs;
	}
	add.s32 	%r3403, %r3400, %r3402;
	add.s32 	%r3404, %r3353, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3404, 5;
	shr.b32 	%rhs, %r3404, 27;
	add.u32 	%r3405, %lhs, %rhs;
	}
	add.s32 	%r3406, %r3399, %r3405;
	add.s32 	%r3407, %r3350, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3407, 5;
	shr.b32 	%rhs, %r3407, 27;
	add.u32 	%r3408, %lhs, %rhs;
	}
	add.s32 	%r3409, %r3398, %r3408;
	add.s32 	%r3410, %r3347, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3410, 5;
	shr.b32 	%rhs, %r3410, 27;
	add.u32 	%r3411, %lhs, %rhs;
	}
	add.s32 	%r3412, %r3397, %r3411;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3345, 30;
	shr.b32 	%rhs, %r3345, 2;
	add.u32 	%r3413, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3348, 30;
	shr.b32 	%rhs, %r3348, 2;
	add.u32 	%r3414, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3351, 30;
	shr.b32 	%rhs, %r3351, 2;
	add.u32 	%r3415, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3354, 30;
	shr.b32 	%rhs, %r3354, 2;
	add.u32 	%r3416, %lhs, %rhs;
	}
	xor.b32  	%r3417, %r282, %r700;
	add.s32 	%r3418, %r3317, %r3417;
	xor.b32  	%r3419, %r282, %r699;
	add.s32 	%r3420, %r3318, %r3419;
	xor.b32  	%r3421, %r282, %r698;
	add.s32 	%r3422, %r3319, %r3421;
	xor.b32  	%r3423, %r282, %r697;
	add.s32 	%r3424, %r3320, %r3423;
	xor.b32  	%r3425, %r3401, %r3416;
	xor.b32  	%r3426, %r3404, %r3415;
	xor.b32  	%r3427, %r3407, %r3414;
	xor.b32  	%r3428, %r3410, %r3413;
	xor.b32  	%r3429, %r3428, %r3360;
	xor.b32  	%r3430, %r3427, %r3359;
	xor.b32  	%r3431, %r3426, %r3358;
	xor.b32  	%r3432, %r3425, %r3357;
	add.s32 	%r3433, %r3424, %r3432;
	add.s32 	%r3434, %r3422, %r3431;
	add.s32 	%r3435, %r3420, %r3430;
	add.s32 	%r3436, %r3418, %r3429;
	add.s32 	%r3437, %r3412, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3437, 5;
	shr.b32 	%rhs, %r3437, 27;
	add.u32 	%r3438, %lhs, %rhs;
	}
	add.s32 	%r3439, %r3436, %r3438;
	add.s32 	%r3440, %r3409, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3440, 5;
	shr.b32 	%rhs, %r3440, 27;
	add.u32 	%r3441, %lhs, %rhs;
	}
	add.s32 	%r3442, %r3435, %r3441;
	add.s32 	%r3443, %r3406, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3443, 5;
	shr.b32 	%rhs, %r3443, 27;
	add.u32 	%r3444, %lhs, %rhs;
	}
	add.s32 	%r3445, %r3434, %r3444;
	add.s32 	%r3446, %r3403, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3446, 5;
	shr.b32 	%rhs, %r3446, 27;
	add.u32 	%r3447, %lhs, %rhs;
	}
	add.s32 	%r3448, %r3433, %r3447;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3401, 30;
	shr.b32 	%rhs, %r3401, 2;
	add.u32 	%r3449, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3404, 30;
	shr.b32 	%rhs, %r3404, 2;
	add.u32 	%r3450, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3407, 30;
	shr.b32 	%rhs, %r3407, 2;
	add.u32 	%r3451, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3410, 30;
	shr.b32 	%rhs, %r3410, 2;
	add.u32 	%r3452, %lhs, %rhs;
	}
	xor.b32  	%r3453, %r286, %r652;
	xor.b32  	%r3454, %r3453, %r681;
	add.s32 	%r3455, %r3357, %r3454;
	xor.b32  	%r3456, %r286, %r651;
	xor.b32  	%r3457, %r3456, %r682;
	add.s32 	%r3458, %r3358, %r3457;
	xor.b32  	%r3459, %r286, %r650;
	xor.b32  	%r3460, %r3459, %r683;
	add.s32 	%r3461, %r3359, %r3460;
	xor.b32  	%r3462, %r286, %r649;
	xor.b32  	%r3463, %r3462, %r684;
	add.s32 	%r3464, %r3360, %r3463;
	xor.b32  	%r3465, %r3437, %r3452;
	xor.b32  	%r3466, %r3440, %r3451;
	xor.b32  	%r3467, %r3443, %r3450;
	xor.b32  	%r3468, %r3446, %r3449;
	xor.b32  	%r3469, %r3468, %r3416;
	xor.b32  	%r3470, %r3467, %r3415;
	xor.b32  	%r3471, %r3466, %r3414;
	xor.b32  	%r3472, %r3465, %r3413;
	add.s32 	%r3473, %r3464, %r3472;
	add.s32 	%r3474, %r3461, %r3471;
	add.s32 	%r3475, %r3458, %r3470;
	add.s32 	%r3476, %r3455, %r3469;
	add.s32 	%r3477, %r3448, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3477, 5;
	shr.b32 	%rhs, %r3477, 27;
	add.u32 	%r3478, %lhs, %rhs;
	}
	add.s32 	%r3479, %r3476, %r3478;
	add.s32 	%r3480, %r3445, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3480, 5;
	shr.b32 	%rhs, %r3480, 27;
	add.u32 	%r3481, %lhs, %rhs;
	}
	add.s32 	%r3482, %r3475, %r3481;
	add.s32 	%r3483, %r3442, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3483, 5;
	shr.b32 	%rhs, %r3483, 27;
	add.u32 	%r3484, %lhs, %rhs;
	}
	add.s32 	%r3485, %r3474, %r3484;
	add.s32 	%r3486, %r3439, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3486, 5;
	shr.b32 	%rhs, %r3486, 27;
	add.u32 	%r3487, %lhs, %rhs;
	}
	add.s32 	%r3488, %r3473, %r3487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3437, 30;
	shr.b32 	%rhs, %r3437, 2;
	add.u32 	%r3489, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3440, 30;
	shr.b32 	%rhs, %r3440, 2;
	add.u32 	%r3490, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3443, 30;
	shr.b32 	%rhs, %r3443, 2;
	add.u32 	%r3491, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3446, 30;
	shr.b32 	%rhs, %r3446, 2;
	add.u32 	%r3492, %lhs, %rhs;
	}
	xor.b32  	%r3493, %r290, %r641;
	xor.b32  	%r3494, %r3493, %r665;
	xor.b32  	%r3495, %r3494, %r676;
	add.s32 	%r3496, %r3413, %r3495;
	xor.b32  	%r3497, %r290, %r642;
	xor.b32  	%r3498, %r3497, %r666;
	xor.b32  	%r3499, %r3498, %r675;
	add.s32 	%r3500, %r3414, %r3499;
	xor.b32  	%r3501, %r290, %r643;
	xor.b32  	%r3502, %r3501, %r667;
	xor.b32  	%r3503, %r3502, %r674;
	add.s32 	%r3504, %r3415, %r3503;
	xor.b32  	%r3505, %r290, %r644;
	xor.b32  	%r3506, %r3505, %r668;
	xor.b32  	%r3507, %r3506, %r673;
	add.s32 	%r3508, %r3416, %r3507;
	xor.b32  	%r3509, %r3477, %r3492;
	xor.b32  	%r3510, %r3480, %r3491;
	xor.b32  	%r3511, %r3483, %r3490;
	xor.b32  	%r3512, %r3486, %r3489;
	xor.b32  	%r3513, %r3512, %r3452;
	xor.b32  	%r3514, %r3511, %r3451;
	xor.b32  	%r3515, %r3510, %r3450;
	xor.b32  	%r3516, %r3509, %r3449;
	add.s32 	%r3517, %r3508, %r3516;
	add.s32 	%r3518, %r3504, %r3515;
	add.s32 	%r3519, %r3500, %r3514;
	add.s32 	%r3520, %r3496, %r3513;
	add.s32 	%r3521, %r3488, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3521, 5;
	shr.b32 	%rhs, %r3521, 27;
	add.u32 	%r3522, %lhs, %rhs;
	}
	add.s32 	%r3523, %r3520, %r3522;
	add.s32 	%r3524, %r3485, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3524, 5;
	shr.b32 	%rhs, %r3524, 27;
	add.u32 	%r3525, %lhs, %rhs;
	}
	add.s32 	%r3526, %r3519, %r3525;
	add.s32 	%r3527, %r3482, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3527, 5;
	shr.b32 	%rhs, %r3527, 27;
	add.u32 	%r3528, %lhs, %rhs;
	}
	add.s32 	%r3529, %r3518, %r3528;
	add.s32 	%r3530, %r3479, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3530, 5;
	shr.b32 	%rhs, %r3530, 27;
	add.u32 	%r3531, %lhs, %rhs;
	}
	add.s32 	%r3532, %r3517, %r3531;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3477, 30;
	shr.b32 	%rhs, %r3477, 2;
	add.u32 	%r3533, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3480, 30;
	shr.b32 	%rhs, %r3480, 2;
	add.u32 	%r3534, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3483, 30;
	shr.b32 	%rhs, %r3483, 2;
	add.u32 	%r3535, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3486, 30;
	shr.b32 	%rhs, %r3486, 2;
	add.u32 	%r3536, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r617, 21;
	shr.b32 	%rhs, %r617, 11;
	add.u32 	%r3537, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r618, 21;
	shr.b32 	%rhs, %r618, 11;
	add.u32 	%r3538, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r619, 21;
	shr.b32 	%rhs, %r619, 11;
	add.u32 	%r3539, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r620, 21;
	shr.b32 	%rhs, %r620, 11;
	add.u32 	%r3540, %lhs, %rhs;
	}
	xor.b32  	%r3541, %r297, %r645;
	xor.b32  	%r3542, %r3541, %r709;
	xor.b32  	%r3543, %r3542, %r681;
	xor.b32  	%r3544, %r3543, %r3540;
	add.s32 	%r3545, %r3449, %r3544;
	xor.b32  	%r3546, %r297, %r646;
	xor.b32  	%r3547, %r3546, %r710;
	xor.b32  	%r3548, %r3547, %r682;
	xor.b32  	%r3549, %r3548, %r3539;
	add.s32 	%r3550, %r3450, %r3549;
	xor.b32  	%r3551, %r297, %r647;
	xor.b32  	%r3552, %r3551, %r711;
	xor.b32  	%r3553, %r3552, %r683;
	xor.b32  	%r3554, %r3553, %r3538;
	add.s32 	%r3555, %r3451, %r3554;
	xor.b32  	%r3556, %r297, %r648;
	xor.b32  	%r3557, %r3556, %r712;
	xor.b32  	%r3558, %r3557, %r684;
	xor.b32  	%r3559, %r3558, %r3537;
	add.s32 	%r3560, %r3452, %r3559;
	xor.b32  	%r3561, %r3521, %r3536;
	xor.b32  	%r3562, %r3524, %r3535;
	xor.b32  	%r3563, %r3527, %r3534;
	xor.b32  	%r3564, %r3530, %r3533;
	xor.b32  	%r3565, %r3564, %r3492;
	xor.b32  	%r3566, %r3563, %r3491;
	xor.b32  	%r3567, %r3562, %r3490;
	xor.b32  	%r3568, %r3561, %r3489;
	add.s32 	%r3569, %r3560, %r3568;
	add.s32 	%r3570, %r3555, %r3567;
	add.s32 	%r3571, %r3550, %r3566;
	add.s32 	%r3572, %r3545, %r3565;
	add.s32 	%r3573, %r3532, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3573, 5;
	shr.b32 	%rhs, %r3573, 27;
	add.u32 	%r3574, %lhs, %rhs;
	}
	add.s32 	%r3575, %r3572, %r3574;
	add.s32 	%r3576, %r3529, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3576, 5;
	shr.b32 	%rhs, %r3576, 27;
	add.u32 	%r3577, %lhs, %rhs;
	}
	add.s32 	%r3578, %r3571, %r3577;
	add.s32 	%r3579, %r3526, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3579, 5;
	shr.b32 	%rhs, %r3579, 27;
	add.u32 	%r3580, %lhs, %rhs;
	}
	add.s32 	%r3581, %r3570, %r3580;
	add.s32 	%r3582, %r3523, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3582, 5;
	shr.b32 	%rhs, %r3582, 27;
	add.u32 	%r3583, %lhs, %rhs;
	}
	add.s32 	%r3584, %r3569, %r3583;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3521, 30;
	shr.b32 	%rhs, %r3521, 2;
	add.u32 	%r3585, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3524, 30;
	shr.b32 	%rhs, %r3524, 2;
	add.u32 	%r3586, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3527, 30;
	shr.b32 	%rhs, %r3527, 2;
	add.u32 	%r3587, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3530, 30;
	shr.b32 	%rhs, %r3530, 2;
	add.u32 	%r3588, %lhs, %rhs;
	}
	add.s32 	%r3589, %r3489, %r301;
	add.s32 	%r3590, %r3490, %r301;
	add.s32 	%r3591, %r3491, %r301;
	add.s32 	%r3592, %r3492, %r301;
	xor.b32  	%r3593, %r3573, %r3588;
	xor.b32  	%r3594, %r3576, %r3587;
	xor.b32  	%r3595, %r3579, %r3586;
	xor.b32  	%r3596, %r3582, %r3585;
	xor.b32  	%r3597, %r3596, %r3536;
	xor.b32  	%r3598, %r3595, %r3535;
	xor.b32  	%r3599, %r3594, %r3534;
	xor.b32  	%r3600, %r3593, %r3533;
	add.s32 	%r3601, %r3592, %r3600;
	add.s32 	%r3602, %r3591, %r3599;
	add.s32 	%r3603, %r3590, %r3598;
	add.s32 	%r3604, %r3589, %r3597;
	add.s32 	%r3605, %r3584, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3605, 5;
	shr.b32 	%rhs, %r3605, 27;
	add.u32 	%r3606, %lhs, %rhs;
	}
	add.s32 	%r3607, %r3604, %r3606;
	add.s32 	%r3608, %r3581, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3608, 5;
	shr.b32 	%rhs, %r3608, 27;
	add.u32 	%r3609, %lhs, %rhs;
	}
	add.s32 	%r3610, %r3603, %r3609;
	add.s32 	%r3611, %r3578, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3611, 5;
	shr.b32 	%rhs, %r3611, 27;
	add.u32 	%r3612, %lhs, %rhs;
	}
	add.s32 	%r3613, %r3602, %r3612;
	add.s32 	%r3614, %r3575, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3614, 5;
	shr.b32 	%rhs, %r3614, 27;
	add.u32 	%r3615, %lhs, %rhs;
	}
	add.s32 	%r3616, %r3601, %r3615;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3582, 30;
	shr.b32 	%rhs, %r3582, 2;
	add.u32 	%r309, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3579, 30;
	shr.b32 	%rhs, %r3579, 2;
	add.u32 	%r310, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3576, 30;
	shr.b32 	%rhs, %r3576, 2;
	add.u32 	%r311, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3573, 30;
	shr.b32 	%rhs, %r3573, 2;
	add.u32 	%r312, %lhs, %rhs;
	}
	xor.b32  	%r3617, %r305, %r645;
	xor.b32  	%r3618, %r3617, %r652;
	xor.b32  	%r3619, %r3618, %r680;
	xor.b32  	%r3620, %r3619, %r689;
	xor.b32  	%r3621, %r3620, %r697;
	add.s32 	%r3622, %r3533, %r3621;
	xor.b32  	%r3623, %r305, %r646;
	xor.b32  	%r3624, %r3623, %r651;
	xor.b32  	%r3625, %r3624, %r679;
	xor.b32  	%r3626, %r3625, %r690;
	xor.b32  	%r3627, %r3626, %r698;
	add.s32 	%r3628, %r3534, %r3627;
	xor.b32  	%r3629, %r305, %r647;
	xor.b32  	%r3630, %r3629, %r650;
	xor.b32  	%r3631, %r3630, %r678;
	xor.b32  	%r3632, %r3631, %r691;
	xor.b32  	%r3633, %r3632, %r699;
	add.s32 	%r3634, %r3535, %r3633;
	xor.b32  	%r3635, %r305, %r648;
	xor.b32  	%r3636, %r3635, %r649;
	xor.b32  	%r3637, %r3636, %r677;
	xor.b32  	%r3638, %r3637, %r692;
	xor.b32  	%r3639, %r3638, %r700;
	add.s32 	%r3640, %r3536, %r3639;
	xor.b32  	%r3641, %r3605, %r309;
	xor.b32  	%r3642, %r3608, %r310;
	xor.b32  	%r3643, %r3611, %r311;
	xor.b32  	%r3644, %r3614, %r312;
	xor.b32  	%r3645, %r3644, %r3588;
	xor.b32  	%r3646, %r3643, %r3587;
	xor.b32  	%r3647, %r3642, %r3586;
	xor.b32  	%r3648, %r3641, %r3585;
	add.s32 	%r3649, %r3640, %r3648;
	add.s32 	%r3650, %r3634, %r3647;
	add.s32 	%r3651, %r3628, %r3646;
	add.s32 	%r3652, %r3622, %r3645;
	add.s32 	%r3653, %r3616, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3653, 5;
	shr.b32 	%rhs, %r3653, 27;
	add.u32 	%r3654, %lhs, %rhs;
	}
	add.s32 	%r3655, %r3652, %r3654;
	add.s32 	%r3656, %r3613, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3656, 5;
	shr.b32 	%rhs, %r3656, 27;
	add.u32 	%r3657, %lhs, %rhs;
	}
	add.s32 	%r3658, %r3651, %r3657;
	add.s32 	%r3659, %r3610, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3659, 5;
	shr.b32 	%rhs, %r3659, 27;
	add.u32 	%r3660, %lhs, %rhs;
	}
	add.s32 	%r3661, %r3650, %r3660;
	add.s32 	%r3662, %r3607, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3662, 5;
	shr.b32 	%rhs, %r3662, 27;
	add.u32 	%r3663, %lhs, %rhs;
	}
	add.s32 	%r3664, %r3649, %r3663;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3605, 30;
	shr.b32 	%rhs, %r3605, 2;
	add.u32 	%r313, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3608, 30;
	shr.b32 	%rhs, %r3608, 2;
	add.u32 	%r314, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3611, 30;
	shr.b32 	%rhs, %r3611, 2;
	add.u32 	%r315, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3614, 30;
	shr.b32 	%rhs, %r3614, 2;
	add.u32 	%r316, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3662, 30;
	shr.b32 	%rhs, %r3662, 2;
	add.u32 	%r317, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3659, 30;
	shr.b32 	%rhs, %r3659, 2;
	add.u32 	%r318, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3656, 30;
	shr.b32 	%rhs, %r3656, 2;
	add.u32 	%r319, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3653, 30;
	shr.b32 	%rhs, %r3653, 2;
	add.u32 	%r320, %lhs, %rhs;
	}
	add.s32 	%r321, %r3664, -899497514;
	add.s32 	%r322, %r3661, -899497514;
	add.s32 	%r323, %r3658, -899497514;
	add.s32 	%r324, %r3655, -899497514;
	shr.u32 	%r3665, %r313, %r306;
	and.b32  	%r3666, %r3665, %r405;
	mul.wide.u32 	%rd28, %r3666, 4;
	add.s64 	%rd29, %rd11, %rd28;
	and.b32  	%r3667, %r313, 31;
	mov.u32 	%r3668, 1;
	shl.b32 	%r325, %r3668, %r3667;
	ld.global.u32 	%r3669, [%rd29];
	and.b32  	%r3670, %r3669, %r325;
	setp.eq.s32	%p3, %r3670, 0;
	@%p3 bra 	BB4_30;

	mov.u32 	%r3892, 1;
	shr.u32 	%r3671, %r309, %r306;
	and.b32  	%r3672, %r3671, %r405;
	mul.wide.u32 	%rd30, %r3672, 4;
	add.s64 	%rd31, %rd12, %rd30;
	and.b32  	%r3673, %r309, 31;
	shl.b32 	%r326, %r3892, %r3673;
	ld.global.u32 	%r3675, [%rd31];
	and.b32  	%r3676, %r3675, %r326;
	setp.eq.s32	%p4, %r3676, 0;
	@%p4 bra 	BB4_30;

	mov.u32 	%r3893, 1;
	shr.u32 	%r3677, %r317, %r306;
	and.b32  	%r3678, %r3677, %r405;
	mul.wide.u32 	%rd32, %r3678, 4;
	add.s64 	%rd33, %rd13, %rd32;
	and.b32  	%r3679, %r317, 31;
	shl.b32 	%r327, %r3893, %r3679;
	ld.global.u32 	%r3681, [%rd33];
	and.b32  	%r3682, %r3681, %r327;
	setp.eq.s32	%p5, %r3682, 0;
	@%p5 bra 	BB4_30;

	mov.u32 	%r3894, 1;
	shr.u32 	%r3683, %r321, %r306;
	and.b32  	%r3684, %r3683, %r405;
	mul.wide.u32 	%rd34, %r3684, 4;
	add.s64 	%rd35, %rd14, %rd34;
	and.b32  	%r3685, %r321, 31;
	shl.b32 	%r328, %r3894, %r3685;
	ld.global.u32 	%r3687, [%rd35];
	and.b32  	%r3688, %r3687, %r328;
	setp.eq.s32	%p6, %r3688, 0;
	@%p6 bra 	BB4_30;

	and.b32  	%r3897, %r313, 31;
	mov.u32 	%r3896, 1;
	shl.b32 	%r3895, %r3896, %r3897;
	shr.u32 	%r3689, %r313, %r307;
	and.b32  	%r3690, %r3689, %r405;
	mul.wide.u32 	%rd36, %r3690, 4;
	add.s64 	%rd37, %rd15, %rd36;
	ld.global.u32 	%r3691, [%rd37];
	and.b32  	%r3692, %r3691, %r3895;
	setp.eq.s32	%p7, %r3692, 0;
	@%p7 bra 	BB4_30;

	shr.u32 	%r3693, %r309, %r307;
	and.b32  	%r3694, %r3693, %r405;
	mul.wide.u32 	%rd38, %r3694, 4;
	add.s64 	%rd39, %rd16, %rd38;
	ld.global.u32 	%r3695, [%rd39];
	and.b32  	%r3696, %r3695, %r326;
	setp.eq.s32	%p8, %r3696, 0;
	@%p8 bra 	BB4_30;

	shr.u32 	%r3697, %r317, %r307;
	and.b32  	%r3698, %r3697, %r405;
	mul.wide.u32 	%rd40, %r3698, 4;
	add.s64 	%rd41, %rd17, %rd40;
	ld.global.u32 	%r3699, [%rd41];
	and.b32  	%r3700, %r3699, %r327;
	setp.eq.s32	%p9, %r3700, 0;
	@%p9 bra 	BB4_30;

	shr.u32 	%r3701, %r321, %r307;
	and.b32  	%r3702, %r3701, %r405;
	mul.wide.u32 	%rd42, %r3702, 4;
	add.s64 	%rd43, %rd18, %rd42;
	ld.global.u32 	%r3703, [%rd43];
	and.b32  	%r3704, %r3703, %r328;
	setp.eq.s32	%p10, %r3704, 0;
	@%p10 bra 	BB4_30;

	setp.eq.s32	%p11, %r410, 0;
	mov.u32 	%r3924, 0;
	mov.u32 	%r3705, -1;
	mov.u32 	%r3923, %r410;
	@%p11 bra 	BB4_24;

BB4_12:
	mov.u32 	%r3925, 1;
	shr.u32 	%r331, %r3923, 1;
	add.s32 	%r3926, %r331, %r3924;
	cvt.u64.u32	%rd44, %r3926;
	cvt.u64.u32	%rd45, %r411;
	add.s64 	%rd46, %rd44, %rd45;
	mul.lo.s64 	%rd47, %rd46, 20;
	add.s64 	%rd48, %rd20, %rd47;
	add.s64 	%rd2, %rd48, 4;
	ld.global.u32 	%r333, [%rd48+4];
	setp.gt.u32	%p12, %r321, %r333;
	@%p12 bra 	BB4_22;

	setp.lt.u32	%p13, %r321, %r333;
	mov.u32 	%r3708, -1;
	@%p13 bra 	BB4_14;
	bra.uni 	BB4_15;

BB4_14:
	mov.u32 	%r3925, %r3708;
	bra.uni 	BB4_22;

BB4_15:
	mov.u32 	%r3925, 1;
	ld.global.u32 	%r334, [%rd2+4];
	setp.gt.u32	%p14, %r317, %r334;
	@%p14 bra 	BB4_22;

	setp.lt.u32	%p15, %r317, %r334;
	@%p15 bra 	BB4_17;
	bra.uni 	BB4_18;

BB4_17:
	mov.u32 	%r3925, %r3708;
	bra.uni 	BB4_22;

BB4_18:
	mov.u32 	%r3925, 1;
	ld.global.u32 	%r335, [%rd2+12];
	setp.gt.u32	%p16, %r309, %r335;
	@%p16 bra 	BB4_22;

	setp.lt.u32	%p17, %r309, %r335;
	mov.u32 	%r3925, %r3708;
	@%p17 bra 	BB4_22;

	mov.u32 	%r3925, 1;
	ld.global.u32 	%r336, [%rd2+8];
	setp.gt.u32	%p18, %r313, %r336;
	@%p18 bra 	BB4_22;

	setp.lt.u32	%p19, %r313, %r336;
	selp.b32	%r3925, -1, 0, %p19;

BB4_22:
	add.s32 	%r3714, %r331, 1;
	setp.gt.s32	%p20, %r3925, 0;
	selp.b32	%r3715, %r3714, 0, %p20;
	add.s32 	%r3924, %r3715, %r3924;
	selp.b32	%r3716, -1, 0, %p20;
	add.s32 	%r3717, %r3716, %r3923;
	shr.u32 	%r3923, %r3717, 1;
	setp.eq.s32	%p21, %r3925, 0;
	@%p21 bra 	BB4_25;

	setp.ne.s32	%p22, %r3923, 0;
	@%p22 bra 	BB4_12;

BB4_24:
	mov.u32 	%r3926, %r3705;

BB4_25:
	setp.eq.s32	%p23, %r3926, -1;
	@%p23 bra 	BB4_30;

	add.s32 	%r342, %r3926, %r411;
	mul.wide.u32 	%rd49, %r342, 4;
	add.s64 	%rd50, %rd21, %rd49;
	atom.global.add.u32 	%r3719, [%rd50], 1;
	setp.ne.s32	%p24, %r3719, 0;
	@%p24 bra 	BB4_30;

	atom.global.add.u32 	%r343, [%rd22], 1;
	setp.lt.u32	%p25, %r343, %r410;
	@%p25 bra 	BB4_29;
	bra.uni 	BB4_28;

BB4_29:
	mul.wide.u32 	%rd51, %r343, 24;
	add.s64 	%rd52, %rd19, %rd51;
	st.global.v2.u32 	[%rd52+16], {%r3926, %r342};
	st.global.v2.u32 	[%rd52+8], {%r3922, %r408};
	st.global.u64 	[%rd52], %rd1;
	bra.uni 	BB4_30;

BB4_28:
	atom.global.add.u32 	%r3720, [%rd22], -1;

BB4_30:
	shr.u32 	%r3721, %r314, %r306;
	and.b32  	%r3722, %r3721, %r405;
	mul.wide.u32 	%rd53, %r3722, 4;
	add.s64 	%rd54, %rd11, %rd53;
	and.b32  	%r3723, %r314, 31;
	mov.u32 	%r3724, 1;
	shl.b32 	%r344, %r3724, %r3723;
	ld.global.u32 	%r3725, [%rd54];
	and.b32  	%r3726, %r3725, %r344;
	setp.eq.s32	%p26, %r3726, 0;
	@%p26 bra 	BB4_58;

	shr.u32 	%r3727, %r310, %r306;
	and.b32  	%r3728, %r3727, %r405;
	mul.wide.u32 	%rd55, %r3728, 4;
	add.s64 	%rd56, %rd12, %rd55;
	and.b32  	%r3729, %r310, 31;
	shl.b32 	%r345, %r3724, %r3729;
	ld.global.u32 	%r3731, [%rd56];
	and.b32  	%r3732, %r3731, %r345;
	setp.eq.s32	%p27, %r3732, 0;
	@%p27 bra 	BB4_58;

	shr.u32 	%r3733, %r318, %r306;
	and.b32  	%r3734, %r3733, %r405;
	mul.wide.u32 	%rd57, %r3734, 4;
	add.s64 	%rd58, %rd13, %rd57;
	and.b32  	%r3735, %r318, 31;
	shl.b32 	%r346, %r3724, %r3735;
	ld.global.u32 	%r3737, [%rd58];
	and.b32  	%r3738, %r3737, %r346;
	setp.eq.s32	%p28, %r3738, 0;
	@%p28 bra 	BB4_58;

	shr.u32 	%r3739, %r322, %r306;
	and.b32  	%r3740, %r3739, %r405;
	mul.wide.u32 	%rd59, %r3740, 4;
	add.s64 	%rd60, %rd14, %rd59;
	and.b32  	%r3741, %r322, 31;
	shl.b32 	%r347, %r3724, %r3741;
	ld.global.u32 	%r3743, [%rd60];
	and.b32  	%r3744, %r3743, %r347;
	setp.eq.s32	%p29, %r3744, 0;
	@%p29 bra 	BB4_58;

	shr.u32 	%r3745, %r314, %r307;
	and.b32  	%r3746, %r3745, %r405;
	mul.wide.u32 	%rd61, %r3746, 4;
	add.s64 	%rd62, %rd15, %rd61;
	ld.global.u32 	%r3747, [%rd62];
	and.b32  	%r3748, %r3747, %r344;
	setp.eq.s32	%p30, %r3748, 0;
	@%p30 bra 	BB4_58;

	shr.u32 	%r3749, %r310, %r307;
	and.b32  	%r3750, %r3749, %r405;
	mul.wide.u32 	%rd63, %r3750, 4;
	add.s64 	%rd64, %rd16, %rd63;
	ld.global.u32 	%r3751, [%rd64];
	and.b32  	%r3752, %r3751, %r345;
	setp.eq.s32	%p31, %r3752, 0;
	@%p31 bra 	BB4_58;

	shr.u32 	%r3753, %r318, %r307;
	and.b32  	%r3754, %r3753, %r405;
	mul.wide.u32 	%rd65, %r3754, 4;
	add.s64 	%rd66, %rd17, %rd65;
	ld.global.u32 	%r3755, [%rd66];
	and.b32  	%r3756, %r3755, %r346;
	setp.eq.s32	%p32, %r3756, 0;
	@%p32 bra 	BB4_58;

	shr.u32 	%r3757, %r322, %r307;
	and.b32  	%r3758, %r3757, %r405;
	mul.wide.u32 	%rd67, %r3758, 4;
	add.s64 	%rd68, %rd18, %rd67;
	ld.global.u32 	%r3759, [%rd68];
	and.b32  	%r3760, %r3759, %r347;
	setp.eq.s32	%p33, %r3760, 0;
	@%p33 bra 	BB4_58;

	setp.eq.s32	%p34, %r410, 0;
	cvt.u64.u32	%rd3, %r411;
	mov.u32 	%r3928, 0;
	mov.u32 	%r3761, -1;
	mov.u32 	%r3927, %r410;
	@%p34 bra 	BB4_51;

BB4_39:
	shr.u32 	%r350, %r3927, 1;
	add.s32 	%r3930, %r350, %r3928;
	cvt.u64.u32	%rd69, %r3930;
	add.s64 	%rd70, %rd69, %rd3;
	mul.lo.s64 	%rd71, %rd70, 20;
	add.s64 	%rd72, %rd20, %rd71;
	add.s64 	%rd4, %rd72, 4;
	ld.global.u32 	%r352, [%rd72+4];
	setp.gt.u32	%p35, %r322, %r352;
	mov.u32 	%r3929, %r3724;
	@%p35 bra 	BB4_49;

	setp.lt.u32	%p36, %r322, %r352;
	mov.u32 	%r3764, -1;
	@%p36 bra 	BB4_41;
	bra.uni 	BB4_42;

BB4_41:
	mov.u32 	%r3929, %r3764;
	bra.uni 	BB4_49;

BB4_42:
	ld.global.u32 	%r353, [%rd4+4];
	setp.gt.u32	%p37, %r318, %r353;
	mov.u32 	%r3929, %r3724;
	@%p37 bra 	BB4_49;

	setp.lt.u32	%p38, %r318, %r353;
	@%p38 bra 	BB4_44;
	bra.uni 	BB4_45;

BB4_44:
	mov.u32 	%r3929, %r3764;
	bra.uni 	BB4_49;

BB4_45:
	ld.global.u32 	%r354, [%rd4+12];
	setp.gt.u32	%p39, %r310, %r354;
	mov.u32 	%r3929, %r3724;
	@%p39 bra 	BB4_49;

	setp.lt.u32	%p40, %r310, %r354;
	mov.u32 	%r3929, %r3764;
	@%p40 bra 	BB4_49;

	ld.global.u32 	%r355, [%rd4+8];
	setp.gt.u32	%p41, %r314, %r355;
	mov.u32 	%r3929, %r3724;
	@%p41 bra 	BB4_49;

	setp.lt.u32	%p42, %r314, %r355;
	selp.b32	%r3929, -1, 0, %p42;

BB4_49:
	add.s32 	%r3770, %r350, 1;
	setp.gt.s32	%p43, %r3929, 0;
	selp.b32	%r3771, %r3770, 0, %p43;
	add.s32 	%r3928, %r3771, %r3928;
	selp.b32	%r3772, -1, 0, %p43;
	add.s32 	%r3773, %r3772, %r3927;
	shr.u32 	%r3927, %r3773, 1;
	setp.eq.s32	%p44, %r3929, 0;
	@%p44 bra 	BB4_52;

	setp.ne.s32	%p45, %r3927, 0;
	@%p45 bra 	BB4_39;

BB4_51:
	mov.u32 	%r3930, %r3761;

BB4_52:
	setp.eq.s32	%p46, %r3930, -1;
	@%p46 bra 	BB4_58;

	add.s32 	%r361, %r3930, %r411;
	add.s32 	%r362, %r3922, 1;
	setp.ge.u32	%p47, %r362, %r409;
	@%p47 bra 	BB4_58;

	mul.wide.u32 	%rd73, %r361, 4;
	add.s64 	%rd74, %rd21, %rd73;
	atom.global.add.u32 	%r3775, [%rd74], 1;
	setp.ne.s32	%p48, %r3775, 0;
	@%p48 bra 	BB4_58;

	atom.global.add.u32 	%r363, [%rd22], 1;
	setp.lt.u32	%p49, %r363, %r410;
	@%p49 bra 	BB4_57;
	bra.uni 	BB4_56;

BB4_57:
	mul.wide.u32 	%rd75, %r363, 24;
	add.s64 	%rd76, %rd19, %rd75;
	st.global.v2.u32 	[%rd76+16], {%r3930, %r361};
	add.s32 	%r3889, %r3922, 1;
	st.global.v2.u32 	[%rd76+8], {%r3889, %r408};
	st.global.u64 	[%rd76], %rd1;
	bra.uni 	BB4_58;

BB4_56:
	atom.global.add.u32 	%r3776, [%rd22], -1;

BB4_58:
	shr.u32 	%r3777, %r315, %r306;
	and.b32  	%r3778, %r3777, %r405;
	mul.wide.u32 	%rd77, %r3778, 4;
	add.s64 	%rd78, %rd11, %rd77;
	and.b32  	%r3779, %r315, 31;
	mov.u32 	%r3780, 1;
	shl.b32 	%r364, %r3780, %r3779;
	ld.global.u32 	%r3781, [%rd78];
	and.b32  	%r3782, %r3781, %r364;
	setp.eq.s32	%p50, %r3782, 0;
	@%p50 bra 	BB4_86;

	shr.u32 	%r3783, %r311, %r306;
	and.b32  	%r3784, %r3783, %r405;
	mul.wide.u32 	%rd79, %r3784, 4;
	add.s64 	%rd80, %rd12, %rd79;
	and.b32  	%r3785, %r311, 31;
	shl.b32 	%r365, %r3780, %r3785;
	ld.global.u32 	%r3787, [%rd80];
	and.b32  	%r3788, %r3787, %r365;
	setp.eq.s32	%p51, %r3788, 0;
	@%p51 bra 	BB4_86;

	shr.u32 	%r3789, %r319, %r306;
	and.b32  	%r3790, %r3789, %r405;
	mul.wide.u32 	%rd81, %r3790, 4;
	add.s64 	%rd82, %rd13, %rd81;
	and.b32  	%r3791, %r319, 31;
	shl.b32 	%r366, %r3780, %r3791;
	ld.global.u32 	%r3793, [%rd82];
	and.b32  	%r3794, %r3793, %r366;
	setp.eq.s32	%p52, %r3794, 0;
	@%p52 bra 	BB4_86;

	shr.u32 	%r3795, %r323, %r306;
	and.b32  	%r3796, %r3795, %r405;
	mul.wide.u32 	%rd83, %r3796, 4;
	add.s64 	%rd84, %rd14, %rd83;
	and.b32  	%r3797, %r323, 31;
	shl.b32 	%r367, %r3780, %r3797;
	ld.global.u32 	%r3799, [%rd84];
	and.b32  	%r3800, %r3799, %r367;
	setp.eq.s32	%p53, %r3800, 0;
	@%p53 bra 	BB4_86;

	shr.u32 	%r3801, %r315, %r307;
	and.b32  	%r3802, %r3801, %r405;
	mul.wide.u32 	%rd85, %r3802, 4;
	add.s64 	%rd86, %rd15, %rd85;
	ld.global.u32 	%r3803, [%rd86];
	and.b32  	%r3804, %r3803, %r364;
	setp.eq.s32	%p54, %r3804, 0;
	@%p54 bra 	BB4_86;

	shr.u32 	%r3805, %r311, %r307;
	and.b32  	%r3806, %r3805, %r405;
	mul.wide.u32 	%rd87, %r3806, 4;
	add.s64 	%rd88, %rd16, %rd87;
	ld.global.u32 	%r3807, [%rd88];
	and.b32  	%r3808, %r3807, %r365;
	setp.eq.s32	%p55, %r3808, 0;
	@%p55 bra 	BB4_86;

	shr.u32 	%r3809, %r319, %r307;
	and.b32  	%r3810, %r3809, %r405;
	mul.wide.u32 	%rd89, %r3810, 4;
	add.s64 	%rd90, %rd17, %rd89;
	ld.global.u32 	%r3811, [%rd90];
	and.b32  	%r3812, %r3811, %r366;
	setp.eq.s32	%p56, %r3812, 0;
	@%p56 bra 	BB4_86;

	shr.u32 	%r3813, %r323, %r307;
	and.b32  	%r3814, %r3813, %r405;
	mul.wide.u32 	%rd91, %r3814, 4;
	add.s64 	%rd92, %rd18, %rd91;
	ld.global.u32 	%r3815, [%rd92];
	and.b32  	%r3816, %r3815, %r367;
	setp.eq.s32	%p57, %r3816, 0;
	@%p57 bra 	BB4_86;

	setp.eq.s32	%p58, %r410, 0;
	cvt.u64.u32	%rd5, %r411;
	mov.u32 	%r3932, 0;
	mov.u32 	%r3817, -1;
	mov.u32 	%r3931, %r410;
	@%p58 bra 	BB4_79;

BB4_67:
	shr.u32 	%r370, %r3931, 1;
	add.s32 	%r3934, %r370, %r3932;
	cvt.u64.u32	%rd93, %r3934;
	add.s64 	%rd94, %rd93, %rd5;
	mul.lo.s64 	%rd95, %rd94, 20;
	add.s64 	%rd96, %rd20, %rd95;
	add.s64 	%rd6, %rd96, 4;
	ld.global.u32 	%r372, [%rd96+4];
	setp.gt.u32	%p59, %r323, %r372;
	mov.u32 	%r3933, %r3780;
	@%p59 bra 	BB4_77;

	setp.lt.u32	%p60, %r323, %r372;
	mov.u32 	%r3820, -1;
	@%p60 bra 	BB4_69;
	bra.uni 	BB4_70;

BB4_69:
	mov.u32 	%r3933, %r3820;
	bra.uni 	BB4_77;

BB4_70:
	ld.global.u32 	%r373, [%rd6+4];
	setp.gt.u32	%p61, %r319, %r373;
	mov.u32 	%r3933, %r3780;
	@%p61 bra 	BB4_77;

	setp.lt.u32	%p62, %r319, %r373;
	@%p62 bra 	BB4_72;
	bra.uni 	BB4_73;

BB4_72:
	mov.u32 	%r3933, %r3820;
	bra.uni 	BB4_77;

BB4_73:
	ld.global.u32 	%r374, [%rd6+12];
	setp.gt.u32	%p63, %r311, %r374;
	mov.u32 	%r3933, %r3780;
	@%p63 bra 	BB4_77;

	setp.lt.u32	%p64, %r311, %r374;
	mov.u32 	%r3933, %r3820;
	@%p64 bra 	BB4_77;

	ld.global.u32 	%r375, [%rd6+8];
	setp.gt.u32	%p65, %r315, %r375;
	mov.u32 	%r3933, %r3780;
	@%p65 bra 	BB4_77;

	setp.lt.u32	%p66, %r315, %r375;
	selp.b32	%r3933, -1, 0, %p66;

BB4_77:
	add.s32 	%r3826, %r370, 1;
	setp.gt.s32	%p67, %r3933, 0;
	selp.b32	%r3827, %r3826, 0, %p67;
	add.s32 	%r3932, %r3827, %r3932;
	selp.b32	%r3828, -1, 0, %p67;
	add.s32 	%r3829, %r3828, %r3931;
	shr.u32 	%r3931, %r3829, 1;
	setp.eq.s32	%p68, %r3933, 0;
	@%p68 bra 	BB4_80;

	setp.ne.s32	%p69, %r3931, 0;
	@%p69 bra 	BB4_67;

BB4_79:
	mov.u32 	%r3934, %r3817;

BB4_80:
	setp.eq.s32	%p70, %r3934, -1;
	@%p70 bra 	BB4_86;

	add.s32 	%r381, %r3934, %r411;
	add.s32 	%r382, %r3922, 2;
	setp.ge.u32	%p71, %r382, %r409;
	@%p71 bra 	BB4_86;

	mul.wide.u32 	%rd97, %r381, 4;
	add.s64 	%rd98, %rd21, %rd97;
	atom.global.add.u32 	%r3831, [%rd98], 1;
	setp.ne.s32	%p72, %r3831, 0;
	@%p72 bra 	BB4_86;

	atom.global.add.u32 	%r383, [%rd22], 1;
	setp.lt.u32	%p73, %r383, %r410;
	@%p73 bra 	BB4_85;
	bra.uni 	BB4_84;

BB4_85:
	mul.wide.u32 	%rd99, %r383, 24;
	add.s64 	%rd100, %rd19, %rd99;
	st.global.v2.u32 	[%rd100+16], {%r3934, %r381};
	add.s32 	%r3890, %r3922, 2;
	st.global.v2.u32 	[%rd100+8], {%r3890, %r408};
	st.global.u64 	[%rd100], %rd1;
	bra.uni 	BB4_86;

BB4_84:
	atom.global.add.u32 	%r3832, [%rd22], -1;

BB4_86:
	shr.u32 	%r3833, %r316, %r306;
	and.b32  	%r3834, %r3833, %r405;
	mul.wide.u32 	%rd101, %r3834, 4;
	add.s64 	%rd102, %rd11, %rd101;
	and.b32  	%r3835, %r316, 31;
	mov.u32 	%r3836, 1;
	shl.b32 	%r384, %r3836, %r3835;
	ld.global.u32 	%r3837, [%rd102];
	and.b32  	%r3838, %r3837, %r384;
	setp.eq.s32	%p74, %r3838, 0;
	@%p74 bra 	BB4_114;

	shr.u32 	%r3839, %r312, %r306;
	and.b32  	%r3840, %r3839, %r405;
	mul.wide.u32 	%rd103, %r3840, 4;
	add.s64 	%rd104, %rd12, %rd103;
	and.b32  	%r3841, %r312, 31;
	shl.b32 	%r385, %r3836, %r3841;
	ld.global.u32 	%r3843, [%rd104];
	and.b32  	%r3844, %r3843, %r385;
	setp.eq.s32	%p75, %r3844, 0;
	@%p75 bra 	BB4_114;

	shr.u32 	%r3845, %r320, %r306;
	and.b32  	%r3846, %r3845, %r405;
	mul.wide.u32 	%rd105, %r3846, 4;
	add.s64 	%rd106, %rd13, %rd105;
	and.b32  	%r3847, %r320, 31;
	shl.b32 	%r386, %r3836, %r3847;
	ld.global.u32 	%r3849, [%rd106];
	and.b32  	%r3850, %r3849, %r386;
	setp.eq.s32	%p76, %r3850, 0;
	@%p76 bra 	BB4_114;

	shr.u32 	%r3851, %r324, %r306;
	and.b32  	%r3852, %r3851, %r405;
	mul.wide.u32 	%rd107, %r3852, 4;
	add.s64 	%rd108, %rd14, %rd107;
	and.b32  	%r3853, %r324, 31;
	shl.b32 	%r387, %r3836, %r3853;
	ld.global.u32 	%r3855, [%rd108];
	and.b32  	%r3856, %r3855, %r387;
	setp.eq.s32	%p77, %r3856, 0;
	@%p77 bra 	BB4_114;

	shr.u32 	%r3857, %r316, %r307;
	and.b32  	%r3858, %r3857, %r405;
	mul.wide.u32 	%rd109, %r3858, 4;
	add.s64 	%rd110, %rd15, %rd109;
	ld.global.u32 	%r3859, [%rd110];
	and.b32  	%r3860, %r3859, %r384;
	setp.eq.s32	%p78, %r3860, 0;
	@%p78 bra 	BB4_114;

	shr.u32 	%r3861, %r312, %r307;
	and.b32  	%r3862, %r3861, %r405;
	mul.wide.u32 	%rd111, %r3862, 4;
	add.s64 	%rd112, %rd16, %rd111;
	ld.global.u32 	%r3863, [%rd112];
	and.b32  	%r3864, %r3863, %r385;
	setp.eq.s32	%p79, %r3864, 0;
	@%p79 bra 	BB4_114;

	shr.u32 	%r3865, %r320, %r307;
	and.b32  	%r3866, %r3865, %r405;
	mul.wide.u32 	%rd113, %r3866, 4;
	add.s64 	%rd114, %rd17, %rd113;
	ld.global.u32 	%r3867, [%rd114];
	and.b32  	%r3868, %r3867, %r386;
	setp.eq.s32	%p80, %r3868, 0;
	@%p80 bra 	BB4_114;

	shr.u32 	%r3869, %r324, %r307;
	and.b32  	%r3870, %r3869, %r405;
	mul.wide.u32 	%rd115, %r3870, 4;
	add.s64 	%rd116, %rd18, %rd115;
	ld.global.u32 	%r3871, [%rd116];
	and.b32  	%r3872, %r3871, %r387;
	setp.eq.s32	%p81, %r3872, 0;
	@%p81 bra 	BB4_114;

	setp.eq.s32	%p82, %r410, 0;
	cvt.u64.u32	%rd7, %r411;
	mov.u32 	%r3936, 0;
	mov.u32 	%r3873, -1;
	mov.u32 	%r3935, %r410;
	@%p82 bra 	BB4_107;

BB4_95:
	shr.u32 	%r390, %r3935, 1;
	add.s32 	%r3938, %r390, %r3936;
	cvt.u64.u32	%rd117, %r3938;
	add.s64 	%rd118, %rd117, %rd7;
	mul.lo.s64 	%rd119, %rd118, 20;
	add.s64 	%rd120, %rd20, %rd119;
	add.s64 	%rd8, %rd120, 4;
	ld.global.u32 	%r392, [%rd120+4];
	setp.gt.u32	%p83, %r324, %r392;
	mov.u32 	%r3937, %r3836;
	@%p83 bra 	BB4_105;

	setp.lt.u32	%p84, %r324, %r392;
	mov.u32 	%r3876, -1;
	@%p84 bra 	BB4_97;
	bra.uni 	BB4_98;

BB4_97:
	mov.u32 	%r3937, %r3876;
	bra.uni 	BB4_105;

BB4_98:
	ld.global.u32 	%r393, [%rd8+4];
	setp.gt.u32	%p85, %r320, %r393;
	mov.u32 	%r3937, %r3836;
	@%p85 bra 	BB4_105;

	setp.lt.u32	%p86, %r320, %r393;
	@%p86 bra 	BB4_100;
	bra.uni 	BB4_101;

BB4_100:
	mov.u32 	%r3937, %r3876;
	bra.uni 	BB4_105;

BB4_101:
	ld.global.u32 	%r394, [%rd8+12];
	setp.gt.u32	%p87, %r312, %r394;
	mov.u32 	%r3937, %r3836;
	@%p87 bra 	BB4_105;

	setp.lt.u32	%p88, %r312, %r394;
	mov.u32 	%r3937, %r3876;
	@%p88 bra 	BB4_105;

	ld.global.u32 	%r395, [%rd8+8];
	setp.gt.u32	%p89, %r316, %r395;
	mov.u32 	%r3937, %r3836;
	@%p89 bra 	BB4_105;

	setp.lt.u32	%p90, %r316, %r395;
	selp.b32	%r3937, -1, 0, %p90;

BB4_105:
	add.s32 	%r3882, %r390, 1;
	setp.gt.s32	%p91, %r3937, 0;
	selp.b32	%r3883, %r3882, 0, %p91;
	add.s32 	%r3936, %r3883, %r3936;
	selp.b32	%r3884, -1, 0, %p91;
	add.s32 	%r3885, %r3884, %r3935;
	shr.u32 	%r3935, %r3885, 1;
	setp.eq.s32	%p92, %r3937, 0;
	@%p92 bra 	BB4_108;

	setp.ne.s32	%p93, %r3935, 0;
	@%p93 bra 	BB4_95;

BB4_107:
	mov.u32 	%r3938, %r3873;

BB4_108:
	setp.eq.s32	%p94, %r3938, -1;
	@%p94 bra 	BB4_114;

	add.s32 	%r401, %r3938, %r411;
	add.s32 	%r402, %r3922, 3;
	setp.ge.u32	%p95, %r402, %r409;
	@%p95 bra 	BB4_114;

	mul.wide.u32 	%rd121, %r401, 4;
	add.s64 	%rd122, %rd21, %rd121;
	atom.global.add.u32 	%r3887, [%rd122], 1;
	setp.ne.s32	%p96, %r3887, 0;
	@%p96 bra 	BB4_114;

	atom.global.add.u32 	%r403, [%rd22], 1;
	setp.lt.u32	%p97, %r403, %r410;
	@%p97 bra 	BB4_113;
	bra.uni 	BB4_112;

BB4_113:
	mul.wide.u32 	%rd123, %r403, 24;
	add.s64 	%rd124, %rd19, %rd123;
	st.global.v2.u32 	[%rd124+16], {%r3938, %r401};
	add.s32 	%r3891, %r3922, 3;
	st.global.v2.u32 	[%rd124+8], {%r3891, %r408};
	st.global.u64 	[%rd124], %rd1;
	bra.uni 	BB4_114;

BB4_112:
	atom.global.add.u32 	%r3888, [%rd22], -1;

BB4_114:
	add.s32 	%r3922, %r3922, 4;
	setp.lt.u32	%p98, %r3922, %r409;
	@%p98 bra 	BB4_3;

BB4_115:
	ret;
}

	// .globl	m00100_m16
.entry m00100_m16(
	.param .u64 .ptr .global .align 4 m00100_m16_param_0,
	.param .u64 .ptr .global .align 4 m00100_m16_param_1,
	.param .u64 .ptr .global .align 4 m00100_m16_param_2,
	.param .u64 .ptr .const .align 16 m00100_m16_param_3,
	.param .u64 .ptr .global .align 1 m00100_m16_param_4,
	.param .u64 .ptr .global .align 1 m00100_m16_param_5,
	.param .u64 .ptr .global .align 4 m00100_m16_param_6,
	.param .u64 .ptr .global .align 4 m00100_m16_param_7,
	.param .u64 .ptr .global .align 4 m00100_m16_param_8,
	.param .u64 .ptr .global .align 4 m00100_m16_param_9,
	.param .u64 .ptr .global .align 4 m00100_m16_param_10,
	.param .u64 .ptr .global .align 4 m00100_m16_param_11,
	.param .u64 .ptr .global .align 4 m00100_m16_param_12,
	.param .u64 .ptr .global .align 4 m00100_m16_param_13,
	.param .u64 .ptr .global .align 8 m00100_m16_param_14,
	.param .u64 .ptr .global .align 4 m00100_m16_param_15,
	.param .u64 .ptr .global .align 4 m00100_m16_param_16,
	.param .u64 .ptr .global .align 4 m00100_m16_param_17,
	.param .u64 .ptr .global .align 1 m00100_m16_param_18,
	.param .u64 .ptr .global .align 4 m00100_m16_param_19,
	.param .u64 .ptr .global .align 16 m00100_m16_param_20,
	.param .u64 .ptr .global .align 16 m00100_m16_param_21,
	.param .u64 .ptr .global .align 16 m00100_m16_param_22,
	.param .u64 .ptr .global .align 16 m00100_m16_param_23,
	.param .u32 m00100_m16_param_24,
	.param .u32 m00100_m16_param_25,
	.param .u32 m00100_m16_param_26,
	.param .u32 m00100_m16_param_27,
	.param .u32 m00100_m16_param_28,
	.param .u32 m00100_m16_param_29,
	.param .u32 m00100_m16_param_30,
	.param .u32 m00100_m16_param_31,
	.param .u32 m00100_m16_param_32,
	.param .u32 m00100_m16_param_33,
	.param .u64 m00100_m16_param_34
)
{
	.reg .pred 	%p<99>;
	.reg .b32 	%r<4013>;
	.reg .b64 	%rd<126>;


	ld.param.u64 	%rd9, [m00100_m16_param_0];
	ld.param.u64 	%rd11, [m00100_m16_param_6];
	ld.param.u64 	%rd12, [m00100_m16_param_7];
	ld.param.u64 	%rd13, [m00100_m16_param_8];
	ld.param.u64 	%rd14, [m00100_m16_param_9];
	ld.param.u64 	%rd15, [m00100_m16_param_10];
	ld.param.u64 	%rd16, [m00100_m16_param_11];
	ld.param.u64 	%rd17, [m00100_m16_param_12];
	ld.param.u64 	%rd18, [m00100_m16_param_13];
	ld.param.u64 	%rd19, [m00100_m16_param_14];
	ld.param.u64 	%rd20, [m00100_m16_param_15];
	ld.param.u64 	%rd21, [m00100_m16_param_16];
	ld.param.u64 	%rd22, [m00100_m16_param_19];
	ld.param.u32 	%r433, [m00100_m16_param_24];
	ld.param.u32 	%r434, [m00100_m16_param_25];
	ld.param.u32 	%r435, [m00100_m16_param_26];
	ld.param.u32 	%r436, [m00100_m16_param_27];
	ld.param.u32 	%r437, [m00100_m16_param_30];
	ld.param.u32 	%r438, [m00100_m16_param_31];
	ld.param.u32 	%r439, [m00100_m16_param_32];
	ld.param.u64 	%rd23, [m00100_m16_param_34];
	mov.b32	%r440, %envreg3;
	mov.u32 	%r441, %ctaid.x;
	mov.u32 	%r442, %ntid.x;
	mad.lo.s32 	%r443, %r441, %r442, %r440;
	mov.u32 	%r444, %tid.x;
	add.s32 	%r1, %r443, %r444;
	cvt.s64.s32	%rd1, %r1;
	setp.ge.u64	%p1, %rd1, %rd23;
	@%p1 bra 	BB5_115;

	setp.eq.s32	%p2, %r437, 0;
	@%p2 bra 	BB5_115;

	mul.wide.s32 	%rd24, %r1, 260;
	add.s64 	%rd25, %rd9, %rd24;
	ld.global.u32 	%r446, [%rd25+8];
	ld.global.u32 	%r53, [%rd25+32];
	xor.b32  	%r447, %r53, %r446;
	ld.global.u32 	%r73, [%rd25+52];
	xor.b32  	%r448, %r447, %r73;
	ld.global.u32 	%r449, [%rd25+4];
	ld.global.u32 	%r450, [%rd25+12];
	xor.b32  	%r451, %r450, %r449;
	ld.global.u32 	%r57, [%rd25+36];
	xor.b32  	%r452, %r451, %r57;
	ld.global.u32 	%r77, [%rd25+56];
	xor.b32  	%r453, %r452, %r77;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r453, 1;
	shr.b32 	%rhs, %r453, 31;
	add.u32 	%r454, %lhs, %rhs;
	}
	ld.global.u32 	%r455, [%rd25+16];
	xor.b32  	%r456, %r455, %r446;
	ld.global.u32 	%r61, [%rd25+40];
	xor.b32  	%r457, %r456, %r61;
	ld.global.u32 	%r81, [%rd25+60];
	xor.b32  	%r458, %r457, %r81;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r458, 1;
	shr.b32 	%rhs, %r458, 31;
	add.u32 	%r459, %lhs, %rhs;
	}
	ld.global.u32 	%r41, [%rd25+20];
	xor.b32  	%r460, %r41, %r450;
	ld.global.u32 	%r65, [%rd25+44];
	xor.b32  	%r461, %r460, %r65;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r448, 1;
	shr.b32 	%rhs, %r448, 31;
	add.u32 	%r82, %lhs, %rhs;
	}
	xor.b32  	%r462, %r461, %r82;
	ld.global.u32 	%r45, [%rd25+24];
	xor.b32  	%r463, %r45, %r455;
	ld.global.u32 	%r69, [%rd25+48];
	xor.b32  	%r464, %r463, %r69;
	xor.b32  	%r465, %r464, %r454;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r465, 1;
	shr.b32 	%rhs, %r465, 31;
	add.u32 	%r466, %lhs, %rhs;
	}
	ld.global.u32 	%r49, [%rd25+28];
	xor.b32  	%r467, %r49, %r41;
	xor.b32  	%r468, %r467, %r73;
	xor.b32  	%r469, %r468, %r459;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r469, 1;
	shr.b32 	%rhs, %r469, 31;
	add.u32 	%r470, %lhs, %rhs;
	}
	xor.b32  	%r471, %r53, %r45;
	xor.b32  	%r472, %r471, %r77;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r462, 1;
	shr.b32 	%rhs, %r462, 31;
	add.u32 	%r94, %lhs, %rhs;
	}
	xor.b32  	%r473, %r472, %r94;
	xor.b32  	%r474, %r57, %r49;
	xor.b32  	%r475, %r474, %r81;
	xor.b32  	%r476, %r475, %r466;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r476, 1;
	shr.b32 	%rhs, %r476, 31;
	add.u32 	%r477, %lhs, %rhs;
	}
	xor.b32  	%r478, %r61, %r53;
	xor.b32  	%r479, %r478, %r82;
	xor.b32  	%r480, %r479, %r470;
	xor.b32  	%r481, %r65, %r57;
	xor.b32  	%r482, %r481, %r454;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r473, 1;
	shr.b32 	%rhs, %r473, 31;
	add.u32 	%r106, %lhs, %rhs;
	}
	xor.b32  	%r483, %r482, %r106;
	xor.b32  	%r484, %r69, %r61;
	xor.b32  	%r485, %r484, %r459;
	xor.b32  	%r486, %r485, %r477;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r486, 1;
	shr.b32 	%rhs, %r486, 31;
	add.u32 	%r487, %lhs, %rhs;
	}
	xor.b32  	%r488, %r73, %r65;
	xor.b32  	%r489, %r488, %r94;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r480, 1;
	shr.b32 	%rhs, %r480, 31;
	add.u32 	%r114, %lhs, %rhs;
	}
	xor.b32  	%r490, %r489, %r114;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r490, 1;
	shr.b32 	%rhs, %r490, 31;
	add.u32 	%r491, %lhs, %rhs;
	}
	xor.b32  	%r492, %r77, %r69;
	xor.b32  	%r493, %r492, %r466;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r483, 1;
	shr.b32 	%rhs, %r483, 31;
	add.u32 	%r118, %lhs, %rhs;
	}
	xor.b32  	%r494, %r493, %r118;
	xor.b32  	%r495, %r81, %r73;
	xor.b32  	%r496, %r495, %r470;
	xor.b32  	%r497, %r496, %r487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r497, 1;
	shr.b32 	%rhs, %r497, 31;
	add.u32 	%r498, %lhs, %rhs;
	}
	xor.b32  	%r499, %r82, %r77;
	xor.b32  	%r500, %r499, %r106;
	xor.b32  	%r501, %r500, %r491;
	xor.b32  	%r502, %r454, %r81;
	xor.b32  	%r503, %r502, %r477;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r494, 1;
	shr.b32 	%rhs, %r494, 31;
	add.u32 	%r130, %lhs, %rhs;
	}
	xor.b32  	%r504, %r503, %r130;
	xor.b32  	%r505, %r459, %r82;
	xor.b32  	%r506, %r505, %r114;
	xor.b32  	%r507, %r506, %r498;
	xor.b32  	%r508, %r94, %r454;
	xor.b32  	%r509, %r508, %r118;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r501, 1;
	shr.b32 	%rhs, %r501, 31;
	add.u32 	%r138, %lhs, %rhs;
	}
	xor.b32  	%r510, %r509, %r138;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r510, 1;
	shr.b32 	%rhs, %r510, 31;
	add.u32 	%r511, %lhs, %rhs;
	}
	xor.b32  	%r512, %r466, %r459;
	xor.b32  	%r513, %r512, %r487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r504, 1;
	shr.b32 	%rhs, %r504, 31;
	add.u32 	%r142, %lhs, %rhs;
	}
	xor.b32  	%r514, %r513, %r142;
	xor.b32  	%r515, %r470, %r94;
	xor.b32  	%r516, %r515, %r491;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r507, 1;
	shr.b32 	%rhs, %r507, 31;
	add.u32 	%r146, %lhs, %rhs;
	}
	xor.b32  	%r517, %r516, %r146;
	xor.b32  	%r518, %r106, %r466;
	xor.b32  	%r519, %r518, %r130;
	xor.b32  	%r520, %r519, %r511;
	xor.b32  	%r521, %r477, %r470;
	xor.b32  	%r522, %r521, %r498;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r514, 1;
	shr.b32 	%rhs, %r514, 31;
	add.u32 	%r154, %lhs, %rhs;
	}
	xor.b32  	%r523, %r522, %r154;
	xor.b32  	%r524, %r114, %r106;
	xor.b32  	%r525, %r524, %r138;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r517, 1;
	shr.b32 	%rhs, %r517, 31;
	add.u32 	%r158, %lhs, %rhs;
	}
	xor.b32  	%r526, %r525, %r158;
	xor.b32  	%r527, %r118, %r477;
	xor.b32  	%r528, %r527, %r142;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r520, 1;
	shr.b32 	%rhs, %r520, 31;
	add.u32 	%r162, %lhs, %rhs;
	}
	xor.b32  	%r529, %r528, %r162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r529, 1;
	shr.b32 	%rhs, %r529, 31;
	add.u32 	%r530, %lhs, %rhs;
	}
	xor.b32  	%r531, %r487, %r114;
	xor.b32  	%r532, %r531, %r146;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r523, 1;
	shr.b32 	%rhs, %r523, 31;
	add.u32 	%r166, %lhs, %rhs;
	}
	xor.b32  	%r533, %r532, %r166;
	xor.b32  	%r534, %r491, %r118;
	xor.b32  	%r535, %r534, %r511;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r526, 1;
	shr.b32 	%rhs, %r526, 31;
	add.u32 	%r170, %lhs, %rhs;
	}
	xor.b32  	%r536, %r535, %r170;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r536, 1;
	shr.b32 	%rhs, %r536, 31;
	add.u32 	%r537, %lhs, %rhs;
	}
	xor.b32  	%r538, %r130, %r487;
	xor.b32  	%r539, %r538, %r154;
	xor.b32  	%r540, %r539, %r530;
	xor.b32  	%r541, %r498, %r491;
	xor.b32  	%r542, %r541, %r158;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r533, 1;
	shr.b32 	%rhs, %r533, 31;
	add.u32 	%r178, %lhs, %rhs;
	}
	xor.b32  	%r543, %r542, %r178;
	xor.b32  	%r544, %r138, %r130;
	xor.b32  	%r545, %r544, %r162;
	xor.b32  	%r546, %r545, %r537;
	xor.b32  	%r547, %r142, %r498;
	xor.b32  	%r548, %r547, %r166;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r540, 1;
	shr.b32 	%rhs, %r540, 31;
	add.u32 	%r186, %lhs, %rhs;
	}
	xor.b32  	%r549, %r548, %r186;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r549, 1;
	shr.b32 	%rhs, %r549, 31;
	add.u32 	%r550, %lhs, %rhs;
	}
	xor.b32  	%r551, %r146, %r138;
	xor.b32  	%r552, %r551, %r170;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r543, 1;
	shr.b32 	%rhs, %r543, 31;
	add.u32 	%r190, %lhs, %rhs;
	}
	xor.b32  	%r553, %r552, %r190;
	xor.b32  	%r554, %r511, %r142;
	xor.b32  	%r555, %r554, %r530;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r546, 1;
	shr.b32 	%rhs, %r546, 31;
	add.u32 	%r194, %lhs, %rhs;
	}
	xor.b32  	%r556, %r555, %r194;
	xor.b32  	%r557, %r154, %r146;
	xor.b32  	%r558, %r557, %r178;
	xor.b32  	%r559, %r558, %r550;
	xor.b32  	%r560, %r158, %r511;
	xor.b32  	%r561, %r560, %r537;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r553, 1;
	shr.b32 	%rhs, %r553, 31;
	add.u32 	%r202, %lhs, %rhs;
	}
	xor.b32  	%r562, %r561, %r202;
	xor.b32  	%r563, %r162, %r154;
	xor.b32  	%r564, %r563, %r186;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r556, 1;
	shr.b32 	%rhs, %r556, 31;
	add.u32 	%r206, %lhs, %rhs;
	}
	xor.b32  	%r565, %r564, %r206;
	xor.b32  	%r566, %r166, %r158;
	xor.b32  	%r567, %r566, %r190;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r559, 1;
	shr.b32 	%rhs, %r559, 31;
	add.u32 	%r210, %lhs, %rhs;
	}
	xor.b32  	%r568, %r567, %r210;
	xor.b32  	%r569, %r170, %r162;
	xor.b32  	%r570, %r569, %r194;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r562, 1;
	shr.b32 	%rhs, %r562, 31;
	add.u32 	%r214, %lhs, %rhs;
	}
	xor.b32  	%r571, %r570, %r214;
	xor.b32  	%r572, %r530, %r166;
	xor.b32  	%r573, %r572, %r550;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r565, 1;
	shr.b32 	%rhs, %r565, 31;
	add.u32 	%r218, %lhs, %rhs;
	}
	xor.b32  	%r574, %r573, %r218;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r574, 1;
	shr.b32 	%rhs, %r574, 31;
	add.u32 	%r575, %lhs, %rhs;
	}
	xor.b32  	%r576, %r178, %r170;
	xor.b32  	%r577, %r576, %r202;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r568, 1;
	shr.b32 	%rhs, %r568, 31;
	add.u32 	%r222, %lhs, %rhs;
	}
	xor.b32  	%r578, %r577, %r222;
	xor.b32  	%r579, %r537, %r530;
	xor.b32  	%r580, %r579, %r206;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r571, 1;
	shr.b32 	%rhs, %r571, 31;
	add.u32 	%r226, %lhs, %rhs;
	}
	xor.b32  	%r581, %r580, %r226;
	xor.b32  	%r582, %r186, %r178;
	xor.b32  	%r583, %r582, %r210;
	xor.b32  	%r584, %r583, %r575;
	xor.b32  	%r585, %r190, %r537;
	xor.b32  	%r586, %r585, %r214;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r578, 1;
	shr.b32 	%rhs, %r578, 31;
	add.u32 	%r234, %lhs, %rhs;
	}
	xor.b32  	%r587, %r586, %r234;
	xor.b32  	%r588, %r194, %r186;
	xor.b32  	%r589, %r588, %r218;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r581, 1;
	shr.b32 	%rhs, %r581, 31;
	add.u32 	%r238, %lhs, %rhs;
	}
	xor.b32  	%r590, %r589, %r238;
	xor.b32  	%r591, %r550, %r190;
	xor.b32  	%r592, %r591, %r222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r584, 1;
	shr.b32 	%rhs, %r584, 31;
	add.u32 	%r242, %lhs, %rhs;
	}
	xor.b32  	%r593, %r592, %r242;
	xor.b32  	%r594, %r202, %r194;
	xor.b32  	%r595, %r594, %r226;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r587, 1;
	shr.b32 	%rhs, %r587, 31;
	add.u32 	%r246, %lhs, %rhs;
	}
	xor.b32  	%r596, %r595, %r246;
	xor.b32  	%r597, %r206, %r550;
	xor.b32  	%r598, %r597, %r575;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r590, 1;
	shr.b32 	%rhs, %r590, 31;
	add.u32 	%r250, %lhs, %rhs;
	}
	xor.b32  	%r599, %r598, %r250;
	xor.b32  	%r600, %r210, %r202;
	xor.b32  	%r601, %r600, %r234;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r593, 1;
	shr.b32 	%rhs, %r593, 31;
	add.u32 	%r254, %lhs, %rhs;
	}
	xor.b32  	%r602, %r601, %r254;
	xor.b32  	%r603, %r214, %r206;
	xor.b32  	%r604, %r603, %r238;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r596, 1;
	shr.b32 	%rhs, %r596, 31;
	add.u32 	%r258, %lhs, %rhs;
	}
	xor.b32  	%r605, %r604, %r258;
	xor.b32  	%r606, %r218, %r210;
	xor.b32  	%r607, %r606, %r242;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r599, 1;
	shr.b32 	%rhs, %r599, 31;
	add.u32 	%r262, %lhs, %rhs;
	}
	xor.b32  	%r608, %r607, %r262;
	xor.b32  	%r609, %r222, %r214;
	xor.b32  	%r610, %r609, %r246;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r602, 1;
	shr.b32 	%rhs, %r602, 31;
	add.u32 	%r266, %lhs, %rhs;
	}
	xor.b32  	%r611, %r610, %r266;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r611, 1;
	shr.b32 	%rhs, %r611, 31;
	add.u32 	%r612, %lhs, %rhs;
	}
	xor.b32  	%r613, %r226, %r218;
	xor.b32  	%r614, %r613, %r250;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r605, 1;
	shr.b32 	%rhs, %r605, 31;
	add.u32 	%r270, %lhs, %rhs;
	}
	xor.b32  	%r615, %r614, %r270;
	xor.b32  	%r616, %r575, %r222;
	xor.b32  	%r617, %r616, %r254;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r608, 1;
	shr.b32 	%rhs, %r608, 31;
	add.u32 	%r274, %lhs, %rhs;
	}
	xor.b32  	%r618, %r617, %r274;
	xor.b32  	%r619, %r234, %r226;
	xor.b32  	%r620, %r619, %r258;
	xor.b32  	%r621, %r620, %r612;
	xor.b32  	%r622, %r238, %r575;
	xor.b32  	%r623, %r622, %r262;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r615, 1;
	shr.b32 	%rhs, %r615, 31;
	add.u32 	%r282, %lhs, %rhs;
	}
	xor.b32  	%r624, %r623, %r282;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r624, 1;
	shr.b32 	%rhs, %r624, 31;
	add.u32 	%r625, %lhs, %rhs;
	}
	xor.b32  	%r626, %r242, %r234;
	xor.b32  	%r627, %r626, %r266;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r618, 1;
	shr.b32 	%rhs, %r618, 31;
	add.u32 	%r286, %lhs, %rhs;
	}
	xor.b32  	%r628, %r627, %r286;
	xor.b32  	%r629, %r246, %r238;
	xor.b32  	%r630, %r629, %r270;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r621, 1;
	shr.b32 	%rhs, %r621, 31;
	add.u32 	%r290, %lhs, %rhs;
	}
	xor.b32  	%r631, %r630, %r290;
	xor.b32  	%r632, %r250, %r242;
	xor.b32  	%r633, %r632, %r274;
	xor.b32  	%r634, %r633, %r625;
	xor.b32  	%r635, %r254, %r246;
	xor.b32  	%r636, %r635, %r612;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r628, 1;
	shr.b32 	%rhs, %r628, 31;
	add.u32 	%r298, %lhs, %rhs;
	}
	xor.b32  	%r637, %r636, %r298;
	xor.b32  	%r638, %r258, %r250;
	xor.b32  	%r639, %r638, %r282;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r631, 1;
	shr.b32 	%rhs, %r631, 31;
	add.u32 	%r302, %lhs, %rhs;
	}
	xor.b32  	%r640, %r639, %r302;
	xor.b32  	%r641, %r262, %r254;
	xor.b32  	%r642, %r641, %r286;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r634, 1;
	shr.b32 	%rhs, %r634, 31;
	add.u32 	%r306, %lhs, %rhs;
	}
	xor.b32  	%r643, %r642, %r306;
	ld.global.u32 	%r5, [%rd25];
	mov.u32 	%r644, 1732584193;
	mov.u32 	%r645, -271733879;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r645, 30;
	shr.b32 	%rhs, %r645, 2;
	add.u32 	%r13, %lhs, %rhs;
	}
	or.b32  	%r646, %r13, -1732584194;
	add.s32 	%r647, %r449, %r646;
	add.s32 	%r15, %r647, 1790234127;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r644, 30;
	shr.b32 	%rhs, %r644, 2;
	add.u32 	%r21, %lhs, %rhs;
	}
	xor.b32  	%r23, %r13, %r21;
	add.s32 	%r648, %r13, %r450;
	add.s32 	%r31, %r648, 1518500249;
	add.s32 	%r649, %r21, %r455;
	add.s32 	%r35, %r649, 1518500249;
	add.s32 	%r86, %r454, 1518500249;
	add.s32 	%r90, %r459, 1518500249;
	add.s32 	%r102, %r470, 1859775393;
	add.s32 	%r110, %r477, 1859775393;
	add.s32 	%r122, %r487, 1859775393;
	add.s32 	%r126, %r491, 1859775393;
	add.s32 	%r134, %r498, 1859775393;
	add.s32 	%r150, %r511, 1859775393;
	add.s32 	%r198, %r550, -1894007588;
	add.s32 	%r230, %r575, -1894007588;
	add.s32 	%r278, %r612, -899497514;
	add.s32 	%r294, %r625, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r637, 1;
	shr.b32 	%rhs, %r637, 31;
	add.u32 	%r310, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r640, 1;
	shr.b32 	%rhs, %r640, 31;
	add.u32 	%r314, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r643, 1;
	shr.b32 	%rhs, %r643, 31;
	add.u32 	%r318, %lhs, %rhs;
	}
	xor.b32  	%r650, %r266, %r258;
	xor.b32  	%r651, %r650, %r290;
	xor.b32  	%r652, %r651, %r310;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r652, 1;
	shr.b32 	%rhs, %r652, 31;
	add.u32 	%r325, %lhs, %rhs;
	}
	xor.b32  	%r653, %r270, %r262;
	xor.b32  	%r654, %r653, %r625;
	xor.b32  	%r655, %r654, %r314;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r655, 1;
	shr.b32 	%rhs, %r655, 31;
	add.u32 	%r329, %lhs, %rhs;
	}
	xor.b32  	%r656, %r274, %r266;
	xor.b32  	%r657, %r656, %r298;
	xor.b32  	%r658, %r657, %r318;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r658, 1;
	shr.b32 	%rhs, %r658, 31;
	add.u32 	%r333, %lhs, %rhs;
	}
	and.b32  	%r334, %r434, 31;
	and.b32  	%r335, %r435, 31;
	mov.u32 	%r3996, 0;

BB5_3:
	mov.u32 	%r3995, 1732584193;
	xor.b32  	%r3994, %r545, %r537;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3994, 1;
	shr.b32 	%rhs, %r3994, 31;
	add.u32 	%r3993, %lhs, %rhs;
	}
	xor.b32  	%r3992, %r542, %r178;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3992, 1;
	shr.b32 	%rhs, %r3992, 31;
	add.u32 	%r3991, %lhs, %rhs;
	}
	xor.b32  	%r3990, %r539, %r530;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3990, 1;
	shr.b32 	%rhs, %r3990, 31;
	add.u32 	%r3989, %lhs, %rhs;
	}
	add.s32 	%r3988, %r537, -1894007588;
	add.s32 	%r3987, %r530, 1859775393;
	add.s32 	%r3986, %r466, 1859775393;
	add.s32 	%r3985, %r446, -214083945;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3995, 30;
	shr.b32 	%rhs, %r3995, 2;
	add.u32 	%r3984, %lhs, %rhs;
	}
	mov.u32 	%r3983, -271733879;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3983, 30;
	shr.b32 	%rhs, %r3983, 2;
	add.u32 	%r3982, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3995, 5;
	shr.b32 	%rhs, %r3995, 27;
	add.u32 	%r3981, %lhs, %rhs;
	}
	ld.param.u64 	%rd125, [m00100_m16_param_3];
	shr.u32 	%r659, %r3996, 2;
	mul.wide.u32 	%rd26, %r659, 16;
	add.s64 	%rd27, %rd125, %rd26;
	ld.const.v4.u32 	{%r660, %r661, %r662, %r663}, [%rd27];
	or.b32  	%r668, %r5, %r660;
	or.b32  	%r669, %r5, %r661;
	or.b32  	%r670, %r5, %r662;
	or.b32  	%r671, %r5, %r663;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r668, 1;
	shr.b32 	%rhs, %r668, 31;
	add.u32 	%r672, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r669, 1;
	shr.b32 	%rhs, %r669, 31;
	add.u32 	%r673, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r670, 1;
	shr.b32 	%rhs, %r670, 31;
	add.u32 	%r674, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r671, 1;
	shr.b32 	%rhs, %r671, 31;
	add.u32 	%r675, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r668, 2;
	shr.b32 	%rhs, %r668, 30;
	add.u32 	%r676, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r669, 2;
	shr.b32 	%rhs, %r669, 30;
	add.u32 	%r677, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r670, 2;
	shr.b32 	%rhs, %r670, 30;
	add.u32 	%r678, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r671, 2;
	shr.b32 	%rhs, %r671, 30;
	add.u32 	%r679, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r668, 3;
	shr.b32 	%rhs, %r668, 29;
	add.u32 	%r680, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r669, 3;
	shr.b32 	%rhs, %r669, 29;
	add.u32 	%r681, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r670, 3;
	shr.b32 	%rhs, %r670, 29;
	add.u32 	%r682, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r671, 3;
	shr.b32 	%rhs, %r671, 29;
	add.u32 	%r683, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r668, 4;
	shr.b32 	%rhs, %r668, 28;
	add.u32 	%r684, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r669, 4;
	shr.b32 	%rhs, %r669, 28;
	add.u32 	%r685, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r670, 4;
	shr.b32 	%rhs, %r670, 28;
	add.u32 	%r686, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r671, 4;
	shr.b32 	%rhs, %r671, 28;
	add.u32 	%r687, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r668, 5;
	shr.b32 	%rhs, %r668, 27;
	add.u32 	%r688, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r669, 5;
	shr.b32 	%rhs, %r669, 27;
	add.u32 	%r689, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r670, 5;
	shr.b32 	%rhs, %r670, 27;
	add.u32 	%r690, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r671, 5;
	shr.b32 	%rhs, %r671, 27;
	add.u32 	%r691, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r668, 6;
	shr.b32 	%rhs, %r668, 26;
	add.u32 	%r692, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r669, 6;
	shr.b32 	%rhs, %r669, 26;
	add.u32 	%r693, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r670, 6;
	shr.b32 	%rhs, %r670, 26;
	add.u32 	%r694, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r671, 6;
	shr.b32 	%rhs, %r671, 26;
	add.u32 	%r695, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r671, 7;
	shr.b32 	%rhs, %r671, 25;
	add.u32 	%r696, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r670, 7;
	shr.b32 	%rhs, %r670, 25;
	add.u32 	%r697, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r669, 7;
	shr.b32 	%rhs, %r669, 25;
	add.u32 	%r698, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r668, 7;
	shr.b32 	%rhs, %r668, 25;
	add.u32 	%r699, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r668, 8;
	shr.b32 	%rhs, %r668, 24;
	add.u32 	%r700, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r669, 8;
	shr.b32 	%rhs, %r669, 24;
	add.u32 	%r701, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r670, 8;
	shr.b32 	%rhs, %r670, 24;
	add.u32 	%r702, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r671, 8;
	shr.b32 	%rhs, %r671, 24;
	add.u32 	%r703, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r668, 9;
	shr.b32 	%rhs, %r668, 23;
	add.u32 	%r704, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r669, 9;
	shr.b32 	%rhs, %r669, 23;
	add.u32 	%r705, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r670, 9;
	shr.b32 	%rhs, %r670, 23;
	add.u32 	%r706, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r671, 9;
	shr.b32 	%rhs, %r671, 23;
	add.u32 	%r707, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r671, 10;
	shr.b32 	%rhs, %r671, 22;
	add.u32 	%r708, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r670, 10;
	shr.b32 	%rhs, %r670, 22;
	add.u32 	%r709, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r669, 10;
	shr.b32 	%rhs, %r669, 22;
	add.u32 	%r710, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r668, 10;
	shr.b32 	%rhs, %r668, 22;
	add.u32 	%r711, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r668, 11;
	shr.b32 	%rhs, %r668, 21;
	add.u32 	%r712, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r669, 11;
	shr.b32 	%rhs, %r669, 21;
	add.u32 	%r713, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r670, 11;
	shr.b32 	%rhs, %r670, 21;
	add.u32 	%r714, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r671, 11;
	shr.b32 	%rhs, %r671, 21;
	add.u32 	%r715, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r668, 12;
	shr.b32 	%rhs, %r668, 20;
	add.u32 	%r716, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r669, 12;
	shr.b32 	%rhs, %r669, 20;
	add.u32 	%r717, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r670, 12;
	shr.b32 	%rhs, %r670, 20;
	add.u32 	%r718, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r671, 12;
	shr.b32 	%rhs, %r671, 20;
	add.u32 	%r719, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r668, 13;
	shr.b32 	%rhs, %r668, 19;
	add.u32 	%r720, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r669, 13;
	shr.b32 	%rhs, %r669, 19;
	add.u32 	%r721, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r670, 13;
	shr.b32 	%rhs, %r670, 19;
	add.u32 	%r722, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r671, 13;
	shr.b32 	%rhs, %r671, 19;
	add.u32 	%r723, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r671, 14;
	shr.b32 	%rhs, %r671, 18;
	add.u32 	%r724, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r670, 14;
	shr.b32 	%rhs, %r670, 18;
	add.u32 	%r725, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r669, 14;
	shr.b32 	%rhs, %r669, 18;
	add.u32 	%r726, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r668, 14;
	shr.b32 	%rhs, %r668, 18;
	add.u32 	%r727, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r668, 15;
	shr.b32 	%rhs, %r668, 17;
	add.u32 	%r728, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r669, 15;
	shr.b32 	%rhs, %r669, 17;
	add.u32 	%r729, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r670, 15;
	shr.b32 	%rhs, %r670, 17;
	add.u32 	%r730, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r671, 15;
	shr.b32 	%rhs, %r671, 17;
	add.u32 	%r731, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r671, 16;
	shr.b32 	%rhs, %r671, 16;
	add.u32 	%r732, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r670, 16;
	shr.b32 	%rhs, %r670, 16;
	add.u32 	%r733, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r669, 16;
	shr.b32 	%rhs, %r669, 16;
	add.u32 	%r734, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r668, 16;
	shr.b32 	%rhs, %r668, 16;
	add.u32 	%r735, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r668, 17;
	shr.b32 	%rhs, %r668, 15;
	add.u32 	%r736, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r669, 17;
	shr.b32 	%rhs, %r669, 15;
	add.u32 	%r737, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r670, 17;
	shr.b32 	%rhs, %r670, 15;
	add.u32 	%r738, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r671, 17;
	shr.b32 	%rhs, %r671, 15;
	add.u32 	%r739, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r671, 18;
	shr.b32 	%rhs, %r671, 14;
	add.u32 	%r740, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r670, 18;
	shr.b32 	%rhs, %r670, 14;
	add.u32 	%r741, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r669, 18;
	shr.b32 	%rhs, %r669, 14;
	add.u32 	%r742, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r668, 18;
	shr.b32 	%rhs, %r668, 14;
	add.u32 	%r743, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r668, 19;
	shr.b32 	%rhs, %r668, 13;
	add.u32 	%r744, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r669, 19;
	shr.b32 	%rhs, %r669, 13;
	add.u32 	%r745, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r670, 19;
	shr.b32 	%rhs, %r670, 13;
	add.u32 	%r746, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r671, 19;
	shr.b32 	%rhs, %r671, 13;
	add.u32 	%r747, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r671, 20;
	shr.b32 	%rhs, %r671, 12;
	add.u32 	%r748, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r670, 20;
	shr.b32 	%rhs, %r670, 12;
	add.u32 	%r749, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r669, 20;
	shr.b32 	%rhs, %r669, 12;
	add.u32 	%r750, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r668, 20;
	shr.b32 	%rhs, %r668, 12;
	add.u32 	%r751, %lhs, %rhs;
	}
	xor.b32  	%r752, %r687, %r695;
	xor.b32  	%r753, %r686, %r694;
	xor.b32  	%r754, %r685, %r693;
	xor.b32  	%r755, %r684, %r692;
	xor.b32  	%r756, %r687, %r703;
	xor.b32  	%r757, %r686, %r702;
	xor.b32  	%r758, %r685, %r701;
	xor.b32  	%r759, %r684, %r700;
	xor.b32  	%r760, %r703, %r719;
	xor.b32  	%r761, %r702, %r718;
	xor.b32  	%r762, %r701, %r717;
	xor.b32  	%r763, %r700, %r716;
	xor.b32  	%r764, %r755, %r699;
	xor.b32  	%r765, %r754, %r698;
	xor.b32  	%r766, %r753, %r697;
	xor.b32  	%r767, %r752, %r696;
	add.s32 	%r768, %r671, %r3981;
	add.s32 	%r769, %r670, %r3981;
	add.s32 	%r770, %r669, %r3981;
	add.s32 	%r771, %r668, %r3981;
	add.s32 	%r772, %r771, -1223673721;
	add.s32 	%r773, %r770, -1223673721;
	add.s32 	%r774, %r769, -1223673721;
	add.s32 	%r775, %r768, -1223673721;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r775, 5;
	shr.b32 	%rhs, %r775, 27;
	add.u32 	%r776, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r774, 5;
	shr.b32 	%rhs, %r774, 27;
	add.u32 	%r777, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r773, 5;
	shr.b32 	%rhs, %r773, 27;
	add.u32 	%r778, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r772, 5;
	shr.b32 	%rhs, %r772, 27;
	add.u32 	%r779, %lhs, %rhs;
	}
	and.b32  	%r780, %r23, %r775;
	and.b32  	%r781, %r23, %r774;
	and.b32  	%r782, %r23, %r773;
	and.b32  	%r783, %r23, %r772;
	xor.b32  	%r784, %r783, %r3982;
	xor.b32  	%r785, %r782, %r3982;
	xor.b32  	%r786, %r781, %r3982;
	xor.b32  	%r787, %r780, %r3982;
	add.s32 	%r788, %r3985, %r787;
	add.s32 	%r789, %r3985, %r786;
	add.s32 	%r790, %r3985, %r785;
	add.s32 	%r791, %r3985, %r784;
	add.s32 	%r792, %r15, %r779;
	add.s32 	%r793, %r15, %r778;
	add.s32 	%r794, %r15, %r777;
	add.s32 	%r795, %r15, %r776;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r795, 5;
	shr.b32 	%rhs, %r795, 27;
	add.u32 	%r796, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r794, 5;
	shr.b32 	%rhs, %r794, 27;
	add.u32 	%r797, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r793, 5;
	shr.b32 	%rhs, %r793, 27;
	add.u32 	%r798, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r792, 5;
	shr.b32 	%rhs, %r792, 27;
	add.u32 	%r799, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r775, 30;
	shr.b32 	%rhs, %r775, 2;
	add.u32 	%r800, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r774, 30;
	shr.b32 	%rhs, %r774, 2;
	add.u32 	%r801, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r773, 30;
	shr.b32 	%rhs, %r773, 2;
	add.u32 	%r802, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r772, 30;
	shr.b32 	%rhs, %r772, 2;
	add.u32 	%r803, %lhs, %rhs;
	}
	xor.b32  	%r804, %r3984, %r803;
	xor.b32  	%r805, %r3984, %r802;
	xor.b32  	%r806, %r3984, %r801;
	xor.b32  	%r807, %r3984, %r800;
	and.b32  	%r808, %r807, %r795;
	and.b32  	%r809, %r806, %r794;
	and.b32  	%r810, %r805, %r793;
	and.b32  	%r811, %r804, %r792;
	xor.b32  	%r812, %r811, %r3984;
	xor.b32  	%r813, %r810, %r3984;
	xor.b32  	%r814, %r809, %r3984;
	xor.b32  	%r815, %r808, %r3984;
	add.s32 	%r816, %r31, %r815;
	add.s32 	%r817, %r31, %r814;
	add.s32 	%r818, %r31, %r813;
	add.s32 	%r819, %r31, %r812;
	add.s32 	%r820, %r791, %r799;
	add.s32 	%r821, %r790, %r798;
	add.s32 	%r822, %r789, %r797;
	add.s32 	%r823, %r788, %r796;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r823, 5;
	shr.b32 	%rhs, %r823, 27;
	add.u32 	%r824, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r822, 5;
	shr.b32 	%rhs, %r822, 27;
	add.u32 	%r825, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r821, 5;
	shr.b32 	%rhs, %r821, 27;
	add.u32 	%r826, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r820, 5;
	shr.b32 	%rhs, %r820, 27;
	add.u32 	%r827, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r795, 30;
	shr.b32 	%rhs, %r795, 2;
	add.u32 	%r828, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r794, 30;
	shr.b32 	%rhs, %r794, 2;
	add.u32 	%r829, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r793, 30;
	shr.b32 	%rhs, %r793, 2;
	add.u32 	%r830, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r792, 30;
	shr.b32 	%rhs, %r792, 2;
	add.u32 	%r831, %lhs, %rhs;
	}
	xor.b32  	%r832, %r803, %r831;
	xor.b32  	%r833, %r802, %r830;
	xor.b32  	%r834, %r801, %r829;
	xor.b32  	%r835, %r800, %r828;
	and.b32  	%r836, %r835, %r823;
	and.b32  	%r837, %r834, %r822;
	and.b32  	%r838, %r833, %r821;
	and.b32  	%r839, %r832, %r820;
	xor.b32  	%r840, %r839, %r803;
	xor.b32  	%r841, %r838, %r802;
	xor.b32  	%r842, %r837, %r801;
	xor.b32  	%r843, %r836, %r800;
	add.s32 	%r844, %r35, %r843;
	add.s32 	%r845, %r35, %r842;
	add.s32 	%r846, %r35, %r841;
	add.s32 	%r847, %r35, %r840;
	add.s32 	%r848, %r819, %r827;
	add.s32 	%r849, %r818, %r826;
	add.s32 	%r850, %r817, %r825;
	add.s32 	%r851, %r816, %r824;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r851, 5;
	shr.b32 	%rhs, %r851, 27;
	add.u32 	%r852, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r850, 5;
	shr.b32 	%rhs, %r850, 27;
	add.u32 	%r853, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r849, 5;
	shr.b32 	%rhs, %r849, 27;
	add.u32 	%r854, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r848, 5;
	shr.b32 	%rhs, %r848, 27;
	add.u32 	%r855, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r823, 30;
	shr.b32 	%rhs, %r823, 2;
	add.u32 	%r856, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r822, 30;
	shr.b32 	%rhs, %r822, 2;
	add.u32 	%r857, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r821, 30;
	shr.b32 	%rhs, %r821, 2;
	add.u32 	%r858, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r820, 30;
	shr.b32 	%rhs, %r820, 2;
	add.u32 	%r859, %lhs, %rhs;
	}
	add.s32 	%r860, %r803, %r41;
	add.s32 	%r861, %r802, %r41;
	add.s32 	%r862, %r801, %r41;
	add.s32 	%r863, %r800, %r41;
	xor.b32  	%r864, %r831, %r859;
	xor.b32  	%r865, %r830, %r858;
	xor.b32  	%r866, %r829, %r857;
	xor.b32  	%r867, %r828, %r856;
	and.b32  	%r868, %r867, %r851;
	and.b32  	%r869, %r866, %r850;
	and.b32  	%r870, %r865, %r849;
	and.b32  	%r871, %r864, %r848;
	xor.b32  	%r872, %r871, %r831;
	xor.b32  	%r873, %r870, %r830;
	xor.b32  	%r874, %r869, %r829;
	xor.b32  	%r875, %r868, %r828;
	add.s32 	%r876, %r863, %r875;
	add.s32 	%r877, %r862, %r874;
	add.s32 	%r878, %r861, %r873;
	add.s32 	%r879, %r860, %r872;
	add.s32 	%r880, %r847, %r855;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r880, 5;
	shr.b32 	%rhs, %r880, 27;
	add.u32 	%r881, %lhs, %rhs;
	}
	add.s32 	%r882, %r879, %r881;
	add.s32 	%r883, %r846, %r854;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r883, 5;
	shr.b32 	%rhs, %r883, 27;
	add.u32 	%r884, %lhs, %rhs;
	}
	add.s32 	%r885, %r878, %r884;
	add.s32 	%r886, %r845, %r853;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r886, 5;
	shr.b32 	%rhs, %r886, 27;
	add.u32 	%r887, %lhs, %rhs;
	}
	add.s32 	%r888, %r877, %r887;
	add.s32 	%r889, %r844, %r852;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r889, 5;
	shr.b32 	%rhs, %r889, 27;
	add.u32 	%r890, %lhs, %rhs;
	}
	add.s32 	%r891, %r876, %r890;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r848, 30;
	shr.b32 	%rhs, %r848, 2;
	add.u32 	%r892, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r849, 30;
	shr.b32 	%rhs, %r849, 2;
	add.u32 	%r893, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r850, 30;
	shr.b32 	%rhs, %r850, 2;
	add.u32 	%r894, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r851, 30;
	shr.b32 	%rhs, %r851, 2;
	add.u32 	%r895, %lhs, %rhs;
	}
	add.s32 	%r896, %r828, %r45;
	add.s32 	%r897, %r829, %r45;
	add.s32 	%r898, %r830, %r45;
	add.s32 	%r899, %r831, %r45;
	xor.b32  	%r900, %r856, %r895;
	xor.b32  	%r901, %r857, %r894;
	xor.b32  	%r902, %r858, %r893;
	xor.b32  	%r903, %r859, %r892;
	and.b32  	%r904, %r903, %r880;
	and.b32  	%r905, %r902, %r883;
	and.b32  	%r906, %r901, %r886;
	and.b32  	%r907, %r900, %r889;
	xor.b32  	%r908, %r907, %r856;
	xor.b32  	%r909, %r906, %r857;
	xor.b32  	%r910, %r905, %r858;
	xor.b32  	%r911, %r904, %r859;
	add.s32 	%r912, %r899, %r911;
	add.s32 	%r913, %r898, %r910;
	add.s32 	%r914, %r897, %r909;
	add.s32 	%r915, %r896, %r908;
	add.s32 	%r916, %r891, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r916, 5;
	shr.b32 	%rhs, %r916, 27;
	add.u32 	%r917, %lhs, %rhs;
	}
	add.s32 	%r918, %r915, %r917;
	add.s32 	%r919, %r888, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r919, 5;
	shr.b32 	%rhs, %r919, 27;
	add.u32 	%r920, %lhs, %rhs;
	}
	add.s32 	%r921, %r914, %r920;
	add.s32 	%r922, %r885, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r922, 5;
	shr.b32 	%rhs, %r922, 27;
	add.u32 	%r923, %lhs, %rhs;
	}
	add.s32 	%r924, %r913, %r923;
	add.s32 	%r925, %r882, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r925, 5;
	shr.b32 	%rhs, %r925, 27;
	add.u32 	%r926, %lhs, %rhs;
	}
	add.s32 	%r927, %r912, %r926;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r889, 30;
	shr.b32 	%rhs, %r889, 2;
	add.u32 	%r928, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r886, 30;
	shr.b32 	%rhs, %r886, 2;
	add.u32 	%r929, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r883, 30;
	shr.b32 	%rhs, %r883, 2;
	add.u32 	%r930, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r880, 30;
	shr.b32 	%rhs, %r880, 2;
	add.u32 	%r931, %lhs, %rhs;
	}
	add.s32 	%r932, %r859, %r49;
	add.s32 	%r933, %r858, %r49;
	add.s32 	%r934, %r857, %r49;
	add.s32 	%r935, %r856, %r49;
	xor.b32  	%r936, %r892, %r931;
	xor.b32  	%r937, %r893, %r930;
	xor.b32  	%r938, %r894, %r929;
	xor.b32  	%r939, %r895, %r928;
	and.b32  	%r940, %r939, %r916;
	and.b32  	%r941, %r938, %r919;
	and.b32  	%r942, %r937, %r922;
	and.b32  	%r943, %r936, %r925;
	xor.b32  	%r944, %r943, %r892;
	xor.b32  	%r945, %r942, %r893;
	xor.b32  	%r946, %r941, %r894;
	xor.b32  	%r947, %r940, %r895;
	add.s32 	%r948, %r935, %r947;
	add.s32 	%r949, %r934, %r946;
	add.s32 	%r950, %r933, %r945;
	add.s32 	%r951, %r932, %r944;
	add.s32 	%r952, %r927, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r952, 5;
	shr.b32 	%rhs, %r952, 27;
	add.u32 	%r953, %lhs, %rhs;
	}
	add.s32 	%r954, %r951, %r953;
	add.s32 	%r955, %r924, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r955, 5;
	shr.b32 	%rhs, %r955, 27;
	add.u32 	%r956, %lhs, %rhs;
	}
	add.s32 	%r957, %r950, %r956;
	add.s32 	%r958, %r921, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r958, 5;
	shr.b32 	%rhs, %r958, 27;
	add.u32 	%r959, %lhs, %rhs;
	}
	add.s32 	%r960, %r949, %r959;
	add.s32 	%r961, %r918, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r961, 5;
	shr.b32 	%rhs, %r961, 27;
	add.u32 	%r962, %lhs, %rhs;
	}
	add.s32 	%r963, %r948, %r962;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r925, 30;
	shr.b32 	%rhs, %r925, 2;
	add.u32 	%r964, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r922, 30;
	shr.b32 	%rhs, %r922, 2;
	add.u32 	%r965, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r919, 30;
	shr.b32 	%rhs, %r919, 2;
	add.u32 	%r966, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r916, 30;
	shr.b32 	%rhs, %r916, 2;
	add.u32 	%r967, %lhs, %rhs;
	}
	add.s32 	%r968, %r895, %r53;
	add.s32 	%r969, %r894, %r53;
	add.s32 	%r970, %r893, %r53;
	add.s32 	%r971, %r892, %r53;
	xor.b32  	%r972, %r928, %r967;
	xor.b32  	%r973, %r929, %r966;
	xor.b32  	%r974, %r930, %r965;
	xor.b32  	%r975, %r931, %r964;
	and.b32  	%r976, %r975, %r952;
	and.b32  	%r977, %r974, %r955;
	and.b32  	%r978, %r973, %r958;
	and.b32  	%r979, %r972, %r961;
	xor.b32  	%r980, %r979, %r928;
	xor.b32  	%r981, %r978, %r929;
	xor.b32  	%r982, %r977, %r930;
	xor.b32  	%r983, %r976, %r931;
	add.s32 	%r984, %r971, %r983;
	add.s32 	%r985, %r970, %r982;
	add.s32 	%r986, %r969, %r981;
	add.s32 	%r987, %r968, %r980;
	add.s32 	%r988, %r963, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r988, 5;
	shr.b32 	%rhs, %r988, 27;
	add.u32 	%r989, %lhs, %rhs;
	}
	add.s32 	%r990, %r987, %r989;
	add.s32 	%r991, %r960, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r991, 5;
	shr.b32 	%rhs, %r991, 27;
	add.u32 	%r992, %lhs, %rhs;
	}
	add.s32 	%r993, %r986, %r992;
	add.s32 	%r994, %r957, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r994, 5;
	shr.b32 	%rhs, %r994, 27;
	add.u32 	%r995, %lhs, %rhs;
	}
	add.s32 	%r996, %r985, %r995;
	add.s32 	%r997, %r954, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r997, 5;
	shr.b32 	%rhs, %r997, 27;
	add.u32 	%r998, %lhs, %rhs;
	}
	add.s32 	%r999, %r984, %r998;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r961, 30;
	shr.b32 	%rhs, %r961, 2;
	add.u32 	%r1000, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r958, 30;
	shr.b32 	%rhs, %r958, 2;
	add.u32 	%r1001, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r955, 30;
	shr.b32 	%rhs, %r955, 2;
	add.u32 	%r1002, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r952, 30;
	shr.b32 	%rhs, %r952, 2;
	add.u32 	%r1003, %lhs, %rhs;
	}
	add.s32 	%r1004, %r931, %r57;
	add.s32 	%r1005, %r930, %r57;
	add.s32 	%r1006, %r929, %r57;
	add.s32 	%r1007, %r928, %r57;
	xor.b32  	%r1008, %r964, %r1003;
	xor.b32  	%r1009, %r965, %r1002;
	xor.b32  	%r1010, %r966, %r1001;
	xor.b32  	%r1011, %r967, %r1000;
	and.b32  	%r1012, %r1011, %r988;
	and.b32  	%r1013, %r1010, %r991;
	and.b32  	%r1014, %r1009, %r994;
	and.b32  	%r1015, %r1008, %r997;
	xor.b32  	%r1016, %r1015, %r964;
	xor.b32  	%r1017, %r1014, %r965;
	xor.b32  	%r1018, %r1013, %r966;
	xor.b32  	%r1019, %r1012, %r967;
	add.s32 	%r1020, %r1007, %r1019;
	add.s32 	%r1021, %r1006, %r1018;
	add.s32 	%r1022, %r1005, %r1017;
	add.s32 	%r1023, %r1004, %r1016;
	add.s32 	%r1024, %r999, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1024, 5;
	shr.b32 	%rhs, %r1024, 27;
	add.u32 	%r1025, %lhs, %rhs;
	}
	add.s32 	%r1026, %r1023, %r1025;
	add.s32 	%r1027, %r996, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1027, 5;
	shr.b32 	%rhs, %r1027, 27;
	add.u32 	%r1028, %lhs, %rhs;
	}
	add.s32 	%r1029, %r1022, %r1028;
	add.s32 	%r1030, %r993, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1030, 5;
	shr.b32 	%rhs, %r1030, 27;
	add.u32 	%r1031, %lhs, %rhs;
	}
	add.s32 	%r1032, %r1021, %r1031;
	add.s32 	%r1033, %r990, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1033, 5;
	shr.b32 	%rhs, %r1033, 27;
	add.u32 	%r1034, %lhs, %rhs;
	}
	add.s32 	%r1035, %r1020, %r1034;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r997, 30;
	shr.b32 	%rhs, %r997, 2;
	add.u32 	%r1036, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r994, 30;
	shr.b32 	%rhs, %r994, 2;
	add.u32 	%r1037, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r991, 30;
	shr.b32 	%rhs, %r991, 2;
	add.u32 	%r1038, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r988, 30;
	shr.b32 	%rhs, %r988, 2;
	add.u32 	%r1039, %lhs, %rhs;
	}
	add.s32 	%r1040, %r967, %r61;
	add.s32 	%r1041, %r966, %r61;
	add.s32 	%r1042, %r965, %r61;
	add.s32 	%r1043, %r964, %r61;
	xor.b32  	%r1044, %r1000, %r1039;
	xor.b32  	%r1045, %r1001, %r1038;
	xor.b32  	%r1046, %r1002, %r1037;
	xor.b32  	%r1047, %r1003, %r1036;
	and.b32  	%r1048, %r1047, %r1024;
	and.b32  	%r1049, %r1046, %r1027;
	and.b32  	%r1050, %r1045, %r1030;
	and.b32  	%r1051, %r1044, %r1033;
	xor.b32  	%r1052, %r1051, %r1000;
	xor.b32  	%r1053, %r1050, %r1001;
	xor.b32  	%r1054, %r1049, %r1002;
	xor.b32  	%r1055, %r1048, %r1003;
	add.s32 	%r1056, %r1043, %r1055;
	add.s32 	%r1057, %r1042, %r1054;
	add.s32 	%r1058, %r1041, %r1053;
	add.s32 	%r1059, %r1040, %r1052;
	add.s32 	%r1060, %r1035, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1060, 5;
	shr.b32 	%rhs, %r1060, 27;
	add.u32 	%r1061, %lhs, %rhs;
	}
	add.s32 	%r1062, %r1059, %r1061;
	add.s32 	%r1063, %r1032, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1063, 5;
	shr.b32 	%rhs, %r1063, 27;
	add.u32 	%r1064, %lhs, %rhs;
	}
	add.s32 	%r1065, %r1058, %r1064;
	add.s32 	%r1066, %r1029, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1066, 5;
	shr.b32 	%rhs, %r1066, 27;
	add.u32 	%r1067, %lhs, %rhs;
	}
	add.s32 	%r1068, %r1057, %r1067;
	add.s32 	%r1069, %r1026, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1069, 5;
	shr.b32 	%rhs, %r1069, 27;
	add.u32 	%r1070, %lhs, %rhs;
	}
	add.s32 	%r1071, %r1056, %r1070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1033, 30;
	shr.b32 	%rhs, %r1033, 2;
	add.u32 	%r1072, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1030, 30;
	shr.b32 	%rhs, %r1030, 2;
	add.u32 	%r1073, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1027, 30;
	shr.b32 	%rhs, %r1027, 2;
	add.u32 	%r1074, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1024, 30;
	shr.b32 	%rhs, %r1024, 2;
	add.u32 	%r1075, %lhs, %rhs;
	}
	add.s32 	%r1076, %r1003, %r65;
	add.s32 	%r1077, %r1002, %r65;
	add.s32 	%r1078, %r1001, %r65;
	add.s32 	%r1079, %r1000, %r65;
	xor.b32  	%r1080, %r1036, %r1075;
	xor.b32  	%r1081, %r1037, %r1074;
	xor.b32  	%r1082, %r1038, %r1073;
	xor.b32  	%r1083, %r1039, %r1072;
	and.b32  	%r1084, %r1083, %r1060;
	and.b32  	%r1085, %r1082, %r1063;
	and.b32  	%r1086, %r1081, %r1066;
	and.b32  	%r1087, %r1080, %r1069;
	xor.b32  	%r1088, %r1087, %r1036;
	xor.b32  	%r1089, %r1086, %r1037;
	xor.b32  	%r1090, %r1085, %r1038;
	xor.b32  	%r1091, %r1084, %r1039;
	add.s32 	%r1092, %r1079, %r1091;
	add.s32 	%r1093, %r1078, %r1090;
	add.s32 	%r1094, %r1077, %r1089;
	add.s32 	%r1095, %r1076, %r1088;
	add.s32 	%r1096, %r1071, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1096, 5;
	shr.b32 	%rhs, %r1096, 27;
	add.u32 	%r1097, %lhs, %rhs;
	}
	add.s32 	%r1098, %r1095, %r1097;
	add.s32 	%r1099, %r1068, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1099, 5;
	shr.b32 	%rhs, %r1099, 27;
	add.u32 	%r1100, %lhs, %rhs;
	}
	add.s32 	%r1101, %r1094, %r1100;
	add.s32 	%r1102, %r1065, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1102, 5;
	shr.b32 	%rhs, %r1102, 27;
	add.u32 	%r1103, %lhs, %rhs;
	}
	add.s32 	%r1104, %r1093, %r1103;
	add.s32 	%r1105, %r1062, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1105, 5;
	shr.b32 	%rhs, %r1105, 27;
	add.u32 	%r1106, %lhs, %rhs;
	}
	add.s32 	%r1107, %r1092, %r1106;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1069, 30;
	shr.b32 	%rhs, %r1069, 2;
	add.u32 	%r1108, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1066, 30;
	shr.b32 	%rhs, %r1066, 2;
	add.u32 	%r1109, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1063, 30;
	shr.b32 	%rhs, %r1063, 2;
	add.u32 	%r1110, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1060, 30;
	shr.b32 	%rhs, %r1060, 2;
	add.u32 	%r1111, %lhs, %rhs;
	}
	add.s32 	%r1112, %r1039, %r69;
	add.s32 	%r1113, %r1038, %r69;
	add.s32 	%r1114, %r1037, %r69;
	add.s32 	%r1115, %r1036, %r69;
	xor.b32  	%r1116, %r1072, %r1111;
	xor.b32  	%r1117, %r1073, %r1110;
	xor.b32  	%r1118, %r1074, %r1109;
	xor.b32  	%r1119, %r1075, %r1108;
	and.b32  	%r1120, %r1119, %r1096;
	and.b32  	%r1121, %r1118, %r1099;
	and.b32  	%r1122, %r1117, %r1102;
	and.b32  	%r1123, %r1116, %r1105;
	xor.b32  	%r1124, %r1123, %r1072;
	xor.b32  	%r1125, %r1122, %r1073;
	xor.b32  	%r1126, %r1121, %r1074;
	xor.b32  	%r1127, %r1120, %r1075;
	add.s32 	%r1128, %r1115, %r1127;
	add.s32 	%r1129, %r1114, %r1126;
	add.s32 	%r1130, %r1113, %r1125;
	add.s32 	%r1131, %r1112, %r1124;
	add.s32 	%r1132, %r1107, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1132, 5;
	shr.b32 	%rhs, %r1132, 27;
	add.u32 	%r1133, %lhs, %rhs;
	}
	add.s32 	%r1134, %r1131, %r1133;
	add.s32 	%r1135, %r1104, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1135, 5;
	shr.b32 	%rhs, %r1135, 27;
	add.u32 	%r1136, %lhs, %rhs;
	}
	add.s32 	%r1137, %r1130, %r1136;
	add.s32 	%r1138, %r1101, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1138, 5;
	shr.b32 	%rhs, %r1138, 27;
	add.u32 	%r1139, %lhs, %rhs;
	}
	add.s32 	%r1140, %r1129, %r1139;
	add.s32 	%r1141, %r1098, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1141, 5;
	shr.b32 	%rhs, %r1141, 27;
	add.u32 	%r1142, %lhs, %rhs;
	}
	add.s32 	%r1143, %r1128, %r1142;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1105, 30;
	shr.b32 	%rhs, %r1105, 2;
	add.u32 	%r1144, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1102, 30;
	shr.b32 	%rhs, %r1102, 2;
	add.u32 	%r1145, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1099, 30;
	shr.b32 	%rhs, %r1099, 2;
	add.u32 	%r1146, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1096, 30;
	shr.b32 	%rhs, %r1096, 2;
	add.u32 	%r1147, %lhs, %rhs;
	}
	add.s32 	%r1148, %r1075, %r73;
	add.s32 	%r1149, %r1074, %r73;
	add.s32 	%r1150, %r1073, %r73;
	add.s32 	%r1151, %r1072, %r73;
	xor.b32  	%r1152, %r1108, %r1147;
	xor.b32  	%r1153, %r1109, %r1146;
	xor.b32  	%r1154, %r1110, %r1145;
	xor.b32  	%r1155, %r1111, %r1144;
	and.b32  	%r1156, %r1155, %r1132;
	and.b32  	%r1157, %r1154, %r1135;
	and.b32  	%r1158, %r1153, %r1138;
	and.b32  	%r1159, %r1152, %r1141;
	xor.b32  	%r1160, %r1159, %r1108;
	xor.b32  	%r1161, %r1158, %r1109;
	xor.b32  	%r1162, %r1157, %r1110;
	xor.b32  	%r1163, %r1156, %r1111;
	add.s32 	%r1164, %r1151, %r1163;
	add.s32 	%r1165, %r1150, %r1162;
	add.s32 	%r1166, %r1149, %r1161;
	add.s32 	%r1167, %r1148, %r1160;
	add.s32 	%r1168, %r1143, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1168, 5;
	shr.b32 	%rhs, %r1168, 27;
	add.u32 	%r1169, %lhs, %rhs;
	}
	add.s32 	%r1170, %r1167, %r1169;
	add.s32 	%r1171, %r1140, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1171, 5;
	shr.b32 	%rhs, %r1171, 27;
	add.u32 	%r1172, %lhs, %rhs;
	}
	add.s32 	%r1173, %r1166, %r1172;
	add.s32 	%r1174, %r1137, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1174, 5;
	shr.b32 	%rhs, %r1174, 27;
	add.u32 	%r1175, %lhs, %rhs;
	}
	add.s32 	%r1176, %r1165, %r1175;
	add.s32 	%r1177, %r1134, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1177, 5;
	shr.b32 	%rhs, %r1177, 27;
	add.u32 	%r1178, %lhs, %rhs;
	}
	add.s32 	%r1179, %r1164, %r1178;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1141, 30;
	shr.b32 	%rhs, %r1141, 2;
	add.u32 	%r1180, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1138, 30;
	shr.b32 	%rhs, %r1138, 2;
	add.u32 	%r1181, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1135, 30;
	shr.b32 	%rhs, %r1135, 2;
	add.u32 	%r1182, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1132, 30;
	shr.b32 	%rhs, %r1132, 2;
	add.u32 	%r1183, %lhs, %rhs;
	}
	add.s32 	%r1184, %r1111, %r77;
	add.s32 	%r1185, %r1110, %r77;
	add.s32 	%r1186, %r1109, %r77;
	add.s32 	%r1187, %r1108, %r77;
	xor.b32  	%r1188, %r1144, %r1183;
	xor.b32  	%r1189, %r1145, %r1182;
	xor.b32  	%r1190, %r1146, %r1181;
	xor.b32  	%r1191, %r1147, %r1180;
	and.b32  	%r1192, %r1191, %r1168;
	and.b32  	%r1193, %r1190, %r1171;
	and.b32  	%r1194, %r1189, %r1174;
	and.b32  	%r1195, %r1188, %r1177;
	xor.b32  	%r1196, %r1195, %r1144;
	xor.b32  	%r1197, %r1194, %r1145;
	xor.b32  	%r1198, %r1193, %r1146;
	xor.b32  	%r1199, %r1192, %r1147;
	add.s32 	%r1200, %r1187, %r1199;
	add.s32 	%r1201, %r1186, %r1198;
	add.s32 	%r1202, %r1185, %r1197;
	add.s32 	%r1203, %r1184, %r1196;
	add.s32 	%r1204, %r1179, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1204, 5;
	shr.b32 	%rhs, %r1204, 27;
	add.u32 	%r1205, %lhs, %rhs;
	}
	add.s32 	%r1206, %r1203, %r1205;
	add.s32 	%r1207, %r1176, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1207, 5;
	shr.b32 	%rhs, %r1207, 27;
	add.u32 	%r1208, %lhs, %rhs;
	}
	add.s32 	%r1209, %r1202, %r1208;
	add.s32 	%r1210, %r1173, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1210, 5;
	shr.b32 	%rhs, %r1210, 27;
	add.u32 	%r1211, %lhs, %rhs;
	}
	add.s32 	%r1212, %r1201, %r1211;
	add.s32 	%r1213, %r1170, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1213, 5;
	shr.b32 	%rhs, %r1213, 27;
	add.u32 	%r1214, %lhs, %rhs;
	}
	add.s32 	%r1215, %r1200, %r1214;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1177, 30;
	shr.b32 	%rhs, %r1177, 2;
	add.u32 	%r1216, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1174, 30;
	shr.b32 	%rhs, %r1174, 2;
	add.u32 	%r1217, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1171, 30;
	shr.b32 	%rhs, %r1171, 2;
	add.u32 	%r1218, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1168, 30;
	shr.b32 	%rhs, %r1168, 2;
	add.u32 	%r1219, %lhs, %rhs;
	}
	add.s32 	%r1220, %r1147, %r81;
	add.s32 	%r1221, %r1146, %r81;
	add.s32 	%r1222, %r1145, %r81;
	add.s32 	%r1223, %r1144, %r81;
	xor.b32  	%r1224, %r1180, %r1219;
	xor.b32  	%r1225, %r1181, %r1218;
	xor.b32  	%r1226, %r1182, %r1217;
	xor.b32  	%r1227, %r1183, %r1216;
	and.b32  	%r1228, %r1227, %r1204;
	and.b32  	%r1229, %r1226, %r1207;
	and.b32  	%r1230, %r1225, %r1210;
	and.b32  	%r1231, %r1224, %r1213;
	xor.b32  	%r1232, %r1231, %r1180;
	xor.b32  	%r1233, %r1230, %r1181;
	xor.b32  	%r1234, %r1229, %r1182;
	xor.b32  	%r1235, %r1228, %r1183;
	add.s32 	%r1236, %r1223, %r1235;
	add.s32 	%r1237, %r1222, %r1234;
	add.s32 	%r1238, %r1221, %r1233;
	add.s32 	%r1239, %r1220, %r1232;
	add.s32 	%r1240, %r1215, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1240, 5;
	shr.b32 	%rhs, %r1240, 27;
	add.u32 	%r1241, %lhs, %rhs;
	}
	add.s32 	%r1242, %r1239, %r1241;
	add.s32 	%r1243, %r1212, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1243, 5;
	shr.b32 	%rhs, %r1243, 27;
	add.u32 	%r1244, %lhs, %rhs;
	}
	add.s32 	%r1245, %r1238, %r1244;
	add.s32 	%r1246, %r1209, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1246, 5;
	shr.b32 	%rhs, %r1246, 27;
	add.u32 	%r1247, %lhs, %rhs;
	}
	add.s32 	%r1248, %r1237, %r1247;
	add.s32 	%r1249, %r1206, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1249, 5;
	shr.b32 	%rhs, %r1249, 27;
	add.u32 	%r1250, %lhs, %rhs;
	}
	add.s32 	%r1251, %r1236, %r1250;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1213, 30;
	shr.b32 	%rhs, %r1213, 2;
	add.u32 	%r1252, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1210, 30;
	shr.b32 	%rhs, %r1210, 2;
	add.u32 	%r1253, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1207, 30;
	shr.b32 	%rhs, %r1207, 2;
	add.u32 	%r1254, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1204, 30;
	shr.b32 	%rhs, %r1204, 2;
	add.u32 	%r1255, %lhs, %rhs;
	}
	xor.b32  	%r1256, %r82, %r675;
	add.s32 	%r1257, %r1183, %r1256;
	xor.b32  	%r1258, %r82, %r674;
	add.s32 	%r1259, %r1182, %r1258;
	xor.b32  	%r1260, %r82, %r673;
	add.s32 	%r1261, %r1181, %r1260;
	xor.b32  	%r1262, %r82, %r672;
	add.s32 	%r1263, %r1180, %r1262;
	xor.b32  	%r1264, %r1216, %r1255;
	xor.b32  	%r1265, %r1217, %r1254;
	xor.b32  	%r1266, %r1218, %r1253;
	xor.b32  	%r1267, %r1219, %r1252;
	and.b32  	%r1268, %r1267, %r1240;
	and.b32  	%r1269, %r1266, %r1243;
	and.b32  	%r1270, %r1265, %r1246;
	and.b32  	%r1271, %r1264, %r1249;
	xor.b32  	%r1272, %r1271, %r1216;
	xor.b32  	%r1273, %r1270, %r1217;
	xor.b32  	%r1274, %r1269, %r1218;
	xor.b32  	%r1275, %r1268, %r1219;
	add.s32 	%r1276, %r1263, %r1275;
	add.s32 	%r1277, %r1261, %r1274;
	add.s32 	%r1278, %r1259, %r1273;
	add.s32 	%r1279, %r1257, %r1272;
	add.s32 	%r1280, %r1251, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1280, 5;
	shr.b32 	%rhs, %r1280, 27;
	add.u32 	%r1281, %lhs, %rhs;
	}
	add.s32 	%r1282, %r1279, %r1281;
	add.s32 	%r1283, %r1248, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1283, 5;
	shr.b32 	%rhs, %r1283, 27;
	add.u32 	%r1284, %lhs, %rhs;
	}
	add.s32 	%r1285, %r1278, %r1284;
	add.s32 	%r1286, %r1245, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1286, 5;
	shr.b32 	%rhs, %r1286, 27;
	add.u32 	%r1287, %lhs, %rhs;
	}
	add.s32 	%r1288, %r1277, %r1287;
	add.s32 	%r1289, %r1242, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1289, 5;
	shr.b32 	%rhs, %r1289, 27;
	add.u32 	%r1290, %lhs, %rhs;
	}
	add.s32 	%r1291, %r1276, %r1290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1249, 30;
	shr.b32 	%rhs, %r1249, 2;
	add.u32 	%r1292, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1246, 30;
	shr.b32 	%rhs, %r1246, 2;
	add.u32 	%r1293, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1243, 30;
	shr.b32 	%rhs, %r1243, 2;
	add.u32 	%r1294, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1240, 30;
	shr.b32 	%rhs, %r1240, 2;
	add.u32 	%r1295, %lhs, %rhs;
	}
	xor.b32  	%r1296, %r1252, %r1295;
	xor.b32  	%r1297, %r1253, %r1294;
	xor.b32  	%r1298, %r1254, %r1293;
	xor.b32  	%r1299, %r1255, %r1292;
	and.b32  	%r1300, %r1299, %r1280;
	and.b32  	%r1301, %r1298, %r1283;
	and.b32  	%r1302, %r1297, %r1286;
	and.b32  	%r1303, %r1296, %r1289;
	xor.b32  	%r1304, %r1303, %r1252;
	xor.b32  	%r1305, %r1302, %r1253;
	xor.b32  	%r1306, %r1301, %r1254;
	xor.b32  	%r1307, %r1300, %r1255;
	add.s32 	%r1308, %r1219, %r86;
	add.s32 	%r1309, %r1218, %r86;
	add.s32 	%r1310, %r1217, %r86;
	add.s32 	%r1311, %r1216, %r86;
	add.s32 	%r1312, %r1311, %r1307;
	add.s32 	%r1313, %r1310, %r1306;
	add.s32 	%r1314, %r1309, %r1305;
	add.s32 	%r1315, %r1308, %r1304;
	add.s32 	%r1316, %r1291, 1518500249;
	add.s32 	%r1317, %r1288, 1518500249;
	add.s32 	%r1318, %r1285, 1518500249;
	add.s32 	%r1319, %r1282, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1319, 5;
	shr.b32 	%rhs, %r1319, 27;
	add.u32 	%r1320, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1318, 5;
	shr.b32 	%rhs, %r1318, 27;
	add.u32 	%r1321, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1317, 5;
	shr.b32 	%rhs, %r1317, 27;
	add.u32 	%r1322, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1316, 5;
	shr.b32 	%rhs, %r1316, 27;
	add.u32 	%r1323, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1289, 30;
	shr.b32 	%rhs, %r1289, 2;
	add.u32 	%r1324, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1286, 30;
	shr.b32 	%rhs, %r1286, 2;
	add.u32 	%r1325, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1283, 30;
	shr.b32 	%rhs, %r1283, 2;
	add.u32 	%r1326, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1280, 30;
	shr.b32 	%rhs, %r1280, 2;
	add.u32 	%r1327, %lhs, %rhs;
	}
	xor.b32  	%r1328, %r1292, %r1327;
	xor.b32  	%r1329, %r1293, %r1326;
	xor.b32  	%r1330, %r1294, %r1325;
	xor.b32  	%r1331, %r1295, %r1324;
	and.b32  	%r1332, %r1331, %r1316;
	and.b32  	%r1333, %r1330, %r1317;
	and.b32  	%r1334, %r1329, %r1318;
	and.b32  	%r1335, %r1328, %r1319;
	xor.b32  	%r1336, %r1335, %r1292;
	xor.b32  	%r1337, %r1334, %r1293;
	xor.b32  	%r1338, %r1333, %r1294;
	xor.b32  	%r1339, %r1332, %r1295;
	add.s32 	%r1340, %r1255, %r90;
	add.s32 	%r1341, %r1254, %r90;
	add.s32 	%r1342, %r1253, %r90;
	add.s32 	%r1343, %r1252, %r90;
	add.s32 	%r1344, %r1343, %r1339;
	add.s32 	%r1345, %r1342, %r1338;
	add.s32 	%r1346, %r1341, %r1337;
	add.s32 	%r1347, %r1340, %r1336;
	add.s32 	%r1348, %r1315, %r1323;
	add.s32 	%r1349, %r1314, %r1322;
	add.s32 	%r1350, %r1313, %r1321;
	add.s32 	%r1351, %r1312, %r1320;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1348, 5;
	shr.b32 	%rhs, %r1348, 27;
	add.u32 	%r1352, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1349, 5;
	shr.b32 	%rhs, %r1349, 27;
	add.u32 	%r1353, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1350, 5;
	shr.b32 	%rhs, %r1350, 27;
	add.u32 	%r1354, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1351, 5;
	shr.b32 	%rhs, %r1351, 27;
	add.u32 	%r1355, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1316, 30;
	shr.b32 	%rhs, %r1316, 2;
	add.u32 	%r1356, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1317, 30;
	shr.b32 	%rhs, %r1317, 2;
	add.u32 	%r1357, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1318, 30;
	shr.b32 	%rhs, %r1318, 2;
	add.u32 	%r1358, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1319, 30;
	shr.b32 	%rhs, %r1319, 2;
	add.u32 	%r1359, %lhs, %rhs;
	}
	xor.b32  	%r1360, %r94, %r679;
	add.s32 	%r1361, %r1292, %r1360;
	xor.b32  	%r1362, %r94, %r678;
	add.s32 	%r1363, %r1293, %r1362;
	xor.b32  	%r1364, %r94, %r677;
	add.s32 	%r1365, %r1294, %r1364;
	xor.b32  	%r1366, %r94, %r676;
	add.s32 	%r1367, %r1295, %r1366;
	xor.b32  	%r1368, %r1327, %r1359;
	xor.b32  	%r1369, %r1326, %r1358;
	xor.b32  	%r1370, %r1325, %r1357;
	xor.b32  	%r1371, %r1324, %r1356;
	and.b32  	%r1372, %r1371, %r1348;
	and.b32  	%r1373, %r1370, %r1349;
	and.b32  	%r1374, %r1369, %r1350;
	and.b32  	%r1375, %r1368, %r1351;
	xor.b32  	%r1376, %r1375, %r1327;
	xor.b32  	%r1377, %r1374, %r1326;
	xor.b32  	%r1378, %r1373, %r1325;
	xor.b32  	%r1379, %r1372, %r1324;
	add.s32 	%r1380, %r1367, %r1379;
	add.s32 	%r1381, %r1365, %r1378;
	add.s32 	%r1382, %r1363, %r1377;
	add.s32 	%r1383, %r1361, %r1376;
	add.s32 	%r1384, %r1347, %r1355;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1384, 5;
	shr.b32 	%rhs, %r1384, 27;
	add.u32 	%r1385, %lhs, %rhs;
	}
	add.s32 	%r1386, %r1383, %r1385;
	add.s32 	%r1387, %r1346, %r1354;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1387, 5;
	shr.b32 	%rhs, %r1387, 27;
	add.u32 	%r1388, %lhs, %rhs;
	}
	add.s32 	%r1389, %r1382, %r1388;
	add.s32 	%r1390, %r1345, %r1353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1390, 5;
	shr.b32 	%rhs, %r1390, 27;
	add.u32 	%r1391, %lhs, %rhs;
	}
	add.s32 	%r1392, %r1381, %r1391;
	add.s32 	%r1393, %r1344, %r1352;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1393, 5;
	shr.b32 	%rhs, %r1393, 27;
	add.u32 	%r1394, %lhs, %rhs;
	}
	add.s32 	%r1395, %r1380, %r1394;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1348, 30;
	shr.b32 	%rhs, %r1348, 2;
	add.u32 	%r1396, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1349, 30;
	shr.b32 	%rhs, %r1349, 2;
	add.u32 	%r1397, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1350, 30;
	shr.b32 	%rhs, %r1350, 2;
	add.u32 	%r1398, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1351, 30;
	shr.b32 	%rhs, %r1351, 2;
	add.u32 	%r1399, %lhs, %rhs;
	}
	xor.b32  	%r1400, %r1384, %r1399;
	xor.b32  	%r1401, %r1387, %r1398;
	xor.b32  	%r1402, %r1390, %r1397;
	xor.b32  	%r1403, %r1393, %r1396;
	xor.b32  	%r1404, %r1403, %r1356;
	xor.b32  	%r1405, %r1402, %r1357;
	xor.b32  	%r1406, %r1401, %r1358;
	xor.b32  	%r1407, %r1400, %r1359;
	add.s32 	%r1408, %r1324, %r3986;
	add.s32 	%r1409, %r1325, %r3986;
	add.s32 	%r1410, %r1326, %r3986;
	add.s32 	%r1411, %r1327, %r3986;
	add.s32 	%r1412, %r1411, %r1407;
	add.s32 	%r1413, %r1410, %r1406;
	add.s32 	%r1414, %r1409, %r1405;
	add.s32 	%r1415, %r1408, %r1404;
	add.s32 	%r1416, %r1395, 1518500249;
	add.s32 	%r1417, %r1392, 1518500249;
	add.s32 	%r1418, %r1389, 1518500249;
	add.s32 	%r1419, %r1386, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1419, 5;
	shr.b32 	%rhs, %r1419, 27;
	add.u32 	%r1420, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1418, 5;
	shr.b32 	%rhs, %r1418, 27;
	add.u32 	%r1421, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1417, 5;
	shr.b32 	%rhs, %r1417, 27;
	add.u32 	%r1422, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1416, 5;
	shr.b32 	%rhs, %r1416, 27;
	add.u32 	%r1423, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1384, 30;
	shr.b32 	%rhs, %r1384, 2;
	add.u32 	%r1424, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1387, 30;
	shr.b32 	%rhs, %r1387, 2;
	add.u32 	%r1425, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1390, 30;
	shr.b32 	%rhs, %r1390, 2;
	add.u32 	%r1426, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1393, 30;
	shr.b32 	%rhs, %r1393, 2;
	add.u32 	%r1427, %lhs, %rhs;
	}
	xor.b32  	%r1428, %r1416, %r1427;
	xor.b32  	%r1429, %r1417, %r1426;
	xor.b32  	%r1430, %r1418, %r1425;
	xor.b32  	%r1431, %r1419, %r1424;
	xor.b32  	%r1432, %r1431, %r1399;
	xor.b32  	%r1433, %r1430, %r1398;
	xor.b32  	%r1434, %r1429, %r1397;
	xor.b32  	%r1435, %r1428, %r1396;
	add.s32 	%r1436, %r1359, %r102;
	add.s32 	%r1437, %r1358, %r102;
	add.s32 	%r1438, %r1357, %r102;
	add.s32 	%r1439, %r1356, %r102;
	add.s32 	%r1440, %r1439, %r1435;
	add.s32 	%r1441, %r1438, %r1434;
	add.s32 	%r1442, %r1437, %r1433;
	add.s32 	%r1443, %r1436, %r1432;
	add.s32 	%r1444, %r1415, %r1423;
	add.s32 	%r1445, %r1414, %r1422;
	add.s32 	%r1446, %r1413, %r1421;
	add.s32 	%r1447, %r1412, %r1420;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1444, 5;
	shr.b32 	%rhs, %r1444, 27;
	add.u32 	%r1448, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1445, 5;
	shr.b32 	%rhs, %r1445, 27;
	add.u32 	%r1449, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1446, 5;
	shr.b32 	%rhs, %r1446, 27;
	add.u32 	%r1450, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1447, 5;
	shr.b32 	%rhs, %r1447, 27;
	add.u32 	%r1451, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1419, 30;
	shr.b32 	%rhs, %r1419, 2;
	add.u32 	%r1452, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1418, 30;
	shr.b32 	%rhs, %r1418, 2;
	add.u32 	%r1453, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1417, 30;
	shr.b32 	%rhs, %r1417, 2;
	add.u32 	%r1454, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1416, 30;
	shr.b32 	%rhs, %r1416, 2;
	add.u32 	%r1455, %lhs, %rhs;
	}
	xor.b32  	%r1456, %r106, %r683;
	add.s32 	%r1457, %r1399, %r1456;
	xor.b32  	%r1458, %r106, %r682;
	add.s32 	%r1459, %r1398, %r1458;
	xor.b32  	%r1460, %r106, %r681;
	add.s32 	%r1461, %r1397, %r1460;
	xor.b32  	%r1462, %r106, %r680;
	add.s32 	%r1463, %r1396, %r1462;
	xor.b32  	%r1464, %r1444, %r1455;
	xor.b32  	%r1465, %r1445, %r1454;
	xor.b32  	%r1466, %r1446, %r1453;
	xor.b32  	%r1467, %r1447, %r1452;
	xor.b32  	%r1468, %r1467, %r1424;
	xor.b32  	%r1469, %r1466, %r1425;
	xor.b32  	%r1470, %r1465, %r1426;
	xor.b32  	%r1471, %r1464, %r1427;
	add.s32 	%r1472, %r1463, %r1471;
	add.s32 	%r1473, %r1461, %r1470;
	add.s32 	%r1474, %r1459, %r1469;
	add.s32 	%r1475, %r1457, %r1468;
	add.s32 	%r1476, %r1443, %r1451;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1476, 5;
	shr.b32 	%rhs, %r1476, 27;
	add.u32 	%r1477, %lhs, %rhs;
	}
	add.s32 	%r1478, %r1475, %r1477;
	add.s32 	%r1479, %r1442, %r1450;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1479, 5;
	shr.b32 	%rhs, %r1479, 27;
	add.u32 	%r1480, %lhs, %rhs;
	}
	add.s32 	%r1481, %r1474, %r1480;
	add.s32 	%r1482, %r1441, %r1449;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1482, 5;
	shr.b32 	%rhs, %r1482, 27;
	add.u32 	%r1483, %lhs, %rhs;
	}
	add.s32 	%r1484, %r1473, %r1483;
	add.s32 	%r1485, %r1440, %r1448;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1485, 5;
	shr.b32 	%rhs, %r1485, 27;
	add.u32 	%r1486, %lhs, %rhs;
	}
	add.s32 	%r1487, %r1472, %r1486;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1444, 30;
	shr.b32 	%rhs, %r1444, 2;
	add.u32 	%r1488, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1445, 30;
	shr.b32 	%rhs, %r1445, 2;
	add.u32 	%r1489, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1446, 30;
	shr.b32 	%rhs, %r1446, 2;
	add.u32 	%r1490, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1447, 30;
	shr.b32 	%rhs, %r1447, 2;
	add.u32 	%r1491, %lhs, %rhs;
	}
	xor.b32  	%r1492, %r1476, %r1491;
	xor.b32  	%r1493, %r1479, %r1490;
	xor.b32  	%r1494, %r1482, %r1489;
	xor.b32  	%r1495, %r1485, %r1488;
	xor.b32  	%r1496, %r1495, %r1455;
	xor.b32  	%r1497, %r1494, %r1454;
	xor.b32  	%r1498, %r1493, %r1453;
	xor.b32  	%r1499, %r1492, %r1452;
	add.s32 	%r1500, %r1427, %r110;
	add.s32 	%r1501, %r1426, %r110;
	add.s32 	%r1502, %r1425, %r110;
	add.s32 	%r1503, %r1424, %r110;
	add.s32 	%r1504, %r1503, %r1499;
	add.s32 	%r1505, %r1502, %r1498;
	add.s32 	%r1506, %r1501, %r1497;
	add.s32 	%r1507, %r1500, %r1496;
	add.s32 	%r1508, %r1487, 1859775393;
	add.s32 	%r1509, %r1484, 1859775393;
	add.s32 	%r1510, %r1481, 1859775393;
	add.s32 	%r1511, %r1478, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1511, 5;
	shr.b32 	%rhs, %r1511, 27;
	add.u32 	%r1512, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1510, 5;
	shr.b32 	%rhs, %r1510, 27;
	add.u32 	%r1513, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1509, 5;
	shr.b32 	%rhs, %r1509, 27;
	add.u32 	%r1514, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1508, 5;
	shr.b32 	%rhs, %r1508, 27;
	add.u32 	%r1515, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1485, 30;
	shr.b32 	%rhs, %r1485, 2;
	add.u32 	%r1516, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1482, 30;
	shr.b32 	%rhs, %r1482, 2;
	add.u32 	%r1517, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1479, 30;
	shr.b32 	%rhs, %r1479, 2;
	add.u32 	%r1518, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1476, 30;
	shr.b32 	%rhs, %r1476, 2;
	add.u32 	%r1519, %lhs, %rhs;
	}
	xor.b32  	%r1520, %r114, %r676;
	add.s32 	%r1521, %r1455, %r1520;
	xor.b32  	%r1522, %r114, %r677;
	add.s32 	%r1523, %r1454, %r1522;
	xor.b32  	%r1524, %r114, %r678;
	add.s32 	%r1525, %r1453, %r1524;
	xor.b32  	%r1526, %r114, %r679;
	add.s32 	%r1527, %r1452, %r1526;
	xor.b32  	%r1528, %r1511, %r1519;
	xor.b32  	%r1529, %r1510, %r1518;
	xor.b32  	%r1530, %r1509, %r1517;
	xor.b32  	%r1531, %r1508, %r1516;
	xor.b32  	%r1532, %r1531, %r1488;
	xor.b32  	%r1533, %r1530, %r1489;
	xor.b32  	%r1534, %r1529, %r1490;
	xor.b32  	%r1535, %r1528, %r1491;
	add.s32 	%r1536, %r1527, %r1535;
	add.s32 	%r1537, %r1525, %r1534;
	add.s32 	%r1538, %r1523, %r1533;
	add.s32 	%r1539, %r1521, %r1532;
	add.s32 	%r1540, %r1507, %r1515;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1540, 5;
	shr.b32 	%rhs, %r1540, 27;
	add.u32 	%r1541, %lhs, %rhs;
	}
	add.s32 	%r1542, %r1539, %r1541;
	add.s32 	%r1543, %r1506, %r1514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1543, 5;
	shr.b32 	%rhs, %r1543, 27;
	add.u32 	%r1544, %lhs, %rhs;
	}
	add.s32 	%r1545, %r1538, %r1544;
	add.s32 	%r1546, %r1505, %r1513;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1546, 5;
	shr.b32 	%rhs, %r1546, 27;
	add.u32 	%r1547, %lhs, %rhs;
	}
	add.s32 	%r1548, %r1537, %r1547;
	add.s32 	%r1549, %r1504, %r1512;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1549, 5;
	shr.b32 	%rhs, %r1549, 27;
	add.u32 	%r1550, %lhs, %rhs;
	}
	add.s32 	%r1551, %r1536, %r1550;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1511, 30;
	shr.b32 	%rhs, %r1511, 2;
	add.u32 	%r1552, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1510, 30;
	shr.b32 	%rhs, %r1510, 2;
	add.u32 	%r1553, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1509, 30;
	shr.b32 	%rhs, %r1509, 2;
	add.u32 	%r1554, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1508, 30;
	shr.b32 	%rhs, %r1508, 2;
	add.u32 	%r1555, %lhs, %rhs;
	}
	xor.b32  	%r1556, %r118, %r687;
	add.s32 	%r1557, %r1491, %r1556;
	xor.b32  	%r1558, %r118, %r686;
	add.s32 	%r1559, %r1490, %r1558;
	xor.b32  	%r1560, %r118, %r685;
	add.s32 	%r1561, %r1489, %r1560;
	xor.b32  	%r1562, %r118, %r684;
	add.s32 	%r1563, %r1488, %r1562;
	xor.b32  	%r1564, %r1540, %r1555;
	xor.b32  	%r1565, %r1543, %r1554;
	xor.b32  	%r1566, %r1546, %r1553;
	xor.b32  	%r1567, %r1549, %r1552;
	xor.b32  	%r1568, %r1567, %r1519;
	xor.b32  	%r1569, %r1566, %r1518;
	xor.b32  	%r1570, %r1565, %r1517;
	xor.b32  	%r1571, %r1564, %r1516;
	add.s32 	%r1572, %r1563, %r1571;
	add.s32 	%r1573, %r1561, %r1570;
	add.s32 	%r1574, %r1559, %r1569;
	add.s32 	%r1575, %r1557, %r1568;
	add.s32 	%r1576, %r1551, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1576, 5;
	shr.b32 	%rhs, %r1576, 27;
	add.u32 	%r1577, %lhs, %rhs;
	}
	add.s32 	%r1578, %r1575, %r1577;
	add.s32 	%r1579, %r1548, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1579, 5;
	shr.b32 	%rhs, %r1579, 27;
	add.u32 	%r1580, %lhs, %rhs;
	}
	add.s32 	%r1581, %r1574, %r1580;
	add.s32 	%r1582, %r1545, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1582, 5;
	shr.b32 	%rhs, %r1582, 27;
	add.u32 	%r1583, %lhs, %rhs;
	}
	add.s32 	%r1584, %r1573, %r1583;
	add.s32 	%r1585, %r1542, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1585, 5;
	shr.b32 	%rhs, %r1585, 27;
	add.u32 	%r1586, %lhs, %rhs;
	}
	add.s32 	%r1587, %r1572, %r1586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1540, 30;
	shr.b32 	%rhs, %r1540, 2;
	add.u32 	%r1588, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1543, 30;
	shr.b32 	%rhs, %r1543, 2;
	add.u32 	%r1589, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1546, 30;
	shr.b32 	%rhs, %r1546, 2;
	add.u32 	%r1590, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1549, 30;
	shr.b32 	%rhs, %r1549, 2;
	add.u32 	%r1591, %lhs, %rhs;
	}
	xor.b32  	%r1592, %r1576, %r1591;
	xor.b32  	%r1593, %r1579, %r1590;
	xor.b32  	%r1594, %r1582, %r1589;
	xor.b32  	%r1595, %r1585, %r1588;
	xor.b32  	%r1596, %r1595, %r1555;
	xor.b32  	%r1597, %r1594, %r1554;
	xor.b32  	%r1598, %r1593, %r1553;
	xor.b32  	%r1599, %r1592, %r1552;
	add.s32 	%r1600, %r1516, %r122;
	add.s32 	%r1601, %r1517, %r122;
	add.s32 	%r1602, %r1518, %r122;
	add.s32 	%r1603, %r1519, %r122;
	add.s32 	%r1604, %r1603, %r1599;
	add.s32 	%r1605, %r1602, %r1598;
	add.s32 	%r1606, %r1601, %r1597;
	add.s32 	%r1607, %r1600, %r1596;
	add.s32 	%r1608, %r1587, 1859775393;
	add.s32 	%r1609, %r1584, 1859775393;
	add.s32 	%r1610, %r1581, 1859775393;
	add.s32 	%r1611, %r1578, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1611, 5;
	shr.b32 	%rhs, %r1611, 27;
	add.u32 	%r1612, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1610, 5;
	shr.b32 	%rhs, %r1610, 27;
	add.u32 	%r1613, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1609, 5;
	shr.b32 	%rhs, %r1609, 27;
	add.u32 	%r1614, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1608, 5;
	shr.b32 	%rhs, %r1608, 27;
	add.u32 	%r1615, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1576, 30;
	shr.b32 	%rhs, %r1576, 2;
	add.u32 	%r1616, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1579, 30;
	shr.b32 	%rhs, %r1579, 2;
	add.u32 	%r1617, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1582, 30;
	shr.b32 	%rhs, %r1582, 2;
	add.u32 	%r1618, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1585, 30;
	shr.b32 	%rhs, %r1585, 2;
	add.u32 	%r1619, %lhs, %rhs;
	}
	xor.b32  	%r1620, %r1608, %r1619;
	xor.b32  	%r1621, %r1609, %r1618;
	xor.b32  	%r1622, %r1610, %r1617;
	xor.b32  	%r1623, %r1611, %r1616;
	xor.b32  	%r1624, %r1623, %r1591;
	xor.b32  	%r1625, %r1622, %r1590;
	xor.b32  	%r1626, %r1621, %r1589;
	xor.b32  	%r1627, %r1620, %r1588;
	add.s32 	%r1628, %r1552, %r126;
	add.s32 	%r1629, %r1553, %r126;
	add.s32 	%r1630, %r1554, %r126;
	add.s32 	%r1631, %r1555, %r126;
	add.s32 	%r1632, %r1631, %r1627;
	add.s32 	%r1633, %r1630, %r1626;
	add.s32 	%r1634, %r1629, %r1625;
	add.s32 	%r1635, %r1628, %r1624;
	add.s32 	%r1636, %r1607, %r1615;
	add.s32 	%r1637, %r1606, %r1614;
	add.s32 	%r1638, %r1605, %r1613;
	add.s32 	%r1639, %r1604, %r1612;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1636, 5;
	shr.b32 	%rhs, %r1636, 27;
	add.u32 	%r1640, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1637, 5;
	shr.b32 	%rhs, %r1637, 27;
	add.u32 	%r1641, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1638, 5;
	shr.b32 	%rhs, %r1638, 27;
	add.u32 	%r1642, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1639, 5;
	shr.b32 	%rhs, %r1639, 27;
	add.u32 	%r1643, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1611, 30;
	shr.b32 	%rhs, %r1611, 2;
	add.u32 	%r1644, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1610, 30;
	shr.b32 	%rhs, %r1610, 2;
	add.u32 	%r1645, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1609, 30;
	shr.b32 	%rhs, %r1609, 2;
	add.u32 	%r1646, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1608, 30;
	shr.b32 	%rhs, %r1608, 2;
	add.u32 	%r1647, %lhs, %rhs;
	}
	xor.b32  	%r1648, %r130, %r691;
	add.s32 	%r1649, %r1591, %r1648;
	xor.b32  	%r1650, %r130, %r690;
	add.s32 	%r1651, %r1590, %r1650;
	xor.b32  	%r1652, %r130, %r689;
	add.s32 	%r1653, %r1589, %r1652;
	xor.b32  	%r1654, %r130, %r688;
	add.s32 	%r1655, %r1588, %r1654;
	xor.b32  	%r1656, %r1636, %r1647;
	xor.b32  	%r1657, %r1637, %r1646;
	xor.b32  	%r1658, %r1638, %r1645;
	xor.b32  	%r1659, %r1639, %r1644;
	xor.b32  	%r1660, %r1659, %r1616;
	xor.b32  	%r1661, %r1658, %r1617;
	xor.b32  	%r1662, %r1657, %r1618;
	xor.b32  	%r1663, %r1656, %r1619;
	add.s32 	%r1664, %r1655, %r1663;
	add.s32 	%r1665, %r1653, %r1662;
	add.s32 	%r1666, %r1651, %r1661;
	add.s32 	%r1667, %r1649, %r1660;
	add.s32 	%r1668, %r1635, %r1643;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1668, 5;
	shr.b32 	%rhs, %r1668, 27;
	add.u32 	%r1669, %lhs, %rhs;
	}
	add.s32 	%r1670, %r1667, %r1669;
	add.s32 	%r1671, %r1634, %r1642;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1671, 5;
	shr.b32 	%rhs, %r1671, 27;
	add.u32 	%r1672, %lhs, %rhs;
	}
	add.s32 	%r1673, %r1666, %r1672;
	add.s32 	%r1674, %r1633, %r1641;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1674, 5;
	shr.b32 	%rhs, %r1674, 27;
	add.u32 	%r1675, %lhs, %rhs;
	}
	add.s32 	%r1676, %r1665, %r1675;
	add.s32 	%r1677, %r1632, %r1640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1677, 5;
	shr.b32 	%rhs, %r1677, 27;
	add.u32 	%r1678, %lhs, %rhs;
	}
	add.s32 	%r1679, %r1664, %r1678;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1639, 30;
	shr.b32 	%rhs, %r1639, 2;
	add.u32 	%r1680, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1638, 30;
	shr.b32 	%rhs, %r1638, 2;
	add.u32 	%r1681, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1637, 30;
	shr.b32 	%rhs, %r1637, 2;
	add.u32 	%r1682, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1636, 30;
	shr.b32 	%rhs, %r1636, 2;
	add.u32 	%r1683, %lhs, %rhs;
	}
	xor.b32  	%r1684, %r1677, %r1683;
	xor.b32  	%r1685, %r1674, %r1682;
	xor.b32  	%r1686, %r1671, %r1681;
	xor.b32  	%r1687, %r1668, %r1680;
	xor.b32  	%r1688, %r1687, %r1644;
	xor.b32  	%r1689, %r1686, %r1645;
	xor.b32  	%r1690, %r1685, %r1646;
	xor.b32  	%r1691, %r1684, %r1647;
	add.s32 	%r1692, %r1616, %r134;
	add.s32 	%r1693, %r1617, %r134;
	add.s32 	%r1694, %r1618, %r134;
	add.s32 	%r1695, %r1619, %r134;
	add.s32 	%r1696, %r1695, %r1691;
	add.s32 	%r1697, %r1694, %r1690;
	add.s32 	%r1698, %r1693, %r1689;
	add.s32 	%r1699, %r1692, %r1688;
	add.s32 	%r1700, %r1679, 1859775393;
	add.s32 	%r1701, %r1676, 1859775393;
	add.s32 	%r1702, %r1673, 1859775393;
	add.s32 	%r1703, %r1670, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1700, 5;
	shr.b32 	%rhs, %r1700, 27;
	add.u32 	%r1704, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1701, 5;
	shr.b32 	%rhs, %r1701, 27;
	add.u32 	%r1705, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1702, 5;
	shr.b32 	%rhs, %r1702, 27;
	add.u32 	%r1706, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1703, 5;
	shr.b32 	%rhs, %r1703, 27;
	add.u32 	%r1707, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1668, 30;
	shr.b32 	%rhs, %r1668, 2;
	add.u32 	%r1708, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1671, 30;
	shr.b32 	%rhs, %r1671, 2;
	add.u32 	%r1709, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1674, 30;
	shr.b32 	%rhs, %r1674, 2;
	add.u32 	%r1710, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1677, 30;
	shr.b32 	%rhs, %r1677, 2;
	add.u32 	%r1711, %lhs, %rhs;
	}
	xor.b32  	%r1712, %r138, %r679;
	xor.b32  	%r1713, %r1712, %r687;
	add.s32 	%r1714, %r1644, %r1713;
	xor.b32  	%r1715, %r138, %r678;
	xor.b32  	%r1716, %r1715, %r686;
	add.s32 	%r1717, %r1645, %r1716;
	xor.b32  	%r1718, %r138, %r677;
	xor.b32  	%r1719, %r1718, %r685;
	add.s32 	%r1720, %r1646, %r1719;
	xor.b32  	%r1721, %r138, %r676;
	xor.b32  	%r1722, %r1721, %r684;
	add.s32 	%r1723, %r1647, %r1722;
	xor.b32  	%r1724, %r1700, %r1711;
	xor.b32  	%r1725, %r1701, %r1710;
	xor.b32  	%r1726, %r1702, %r1709;
	xor.b32  	%r1727, %r1703, %r1708;
	xor.b32  	%r1728, %r1727, %r1680;
	xor.b32  	%r1729, %r1726, %r1681;
	xor.b32  	%r1730, %r1725, %r1682;
	xor.b32  	%r1731, %r1724, %r1683;
	add.s32 	%r1732, %r1723, %r1731;
	add.s32 	%r1733, %r1720, %r1730;
	add.s32 	%r1734, %r1717, %r1729;
	add.s32 	%r1735, %r1714, %r1728;
	add.s32 	%r1736, %r1699, %r1707;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1736, 5;
	shr.b32 	%rhs, %r1736, 27;
	add.u32 	%r1737, %lhs, %rhs;
	}
	add.s32 	%r1738, %r1735, %r1737;
	add.s32 	%r1739, %r1698, %r1706;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1739, 5;
	shr.b32 	%rhs, %r1739, 27;
	add.u32 	%r1740, %lhs, %rhs;
	}
	add.s32 	%r1741, %r1734, %r1740;
	add.s32 	%r1742, %r1697, %r1705;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1742, 5;
	shr.b32 	%rhs, %r1742, 27;
	add.u32 	%r1743, %lhs, %rhs;
	}
	add.s32 	%r1744, %r1733, %r1743;
	add.s32 	%r1745, %r1696, %r1704;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1745, 5;
	shr.b32 	%rhs, %r1745, 27;
	add.u32 	%r1746, %lhs, %rhs;
	}
	add.s32 	%r1747, %r1732, %r1746;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1700, 30;
	shr.b32 	%rhs, %r1700, 2;
	add.u32 	%r1748, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1701, 30;
	shr.b32 	%rhs, %r1701, 2;
	add.u32 	%r1749, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1702, 30;
	shr.b32 	%rhs, %r1702, 2;
	add.u32 	%r1750, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1703, 30;
	shr.b32 	%rhs, %r1703, 2;
	add.u32 	%r1751, %lhs, %rhs;
	}
	xor.b32  	%r1752, %r142, %r692;
	add.s32 	%r1753, %r1683, %r1752;
	xor.b32  	%r1754, %r142, %r693;
	add.s32 	%r1755, %r1682, %r1754;
	xor.b32  	%r1756, %r142, %r694;
	add.s32 	%r1757, %r1681, %r1756;
	xor.b32  	%r1758, %r142, %r695;
	add.s32 	%r1759, %r1680, %r1758;
	xor.b32  	%r1760, %r1736, %r1751;
	xor.b32  	%r1761, %r1739, %r1750;
	xor.b32  	%r1762, %r1742, %r1749;
	xor.b32  	%r1763, %r1745, %r1748;
	xor.b32  	%r1764, %r1763, %r1711;
	xor.b32  	%r1765, %r1762, %r1710;
	xor.b32  	%r1766, %r1761, %r1709;
	xor.b32  	%r1767, %r1760, %r1708;
	add.s32 	%r1768, %r1759, %r1767;
	add.s32 	%r1769, %r1757, %r1766;
	add.s32 	%r1770, %r1755, %r1765;
	add.s32 	%r1771, %r1753, %r1764;
	add.s32 	%r1772, %r1747, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1772, 5;
	shr.b32 	%rhs, %r1772, 27;
	add.u32 	%r1773, %lhs, %rhs;
	}
	add.s32 	%r1774, %r1771, %r1773;
	add.s32 	%r1775, %r1744, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1775, 5;
	shr.b32 	%rhs, %r1775, 27;
	add.u32 	%r1776, %lhs, %rhs;
	}
	add.s32 	%r1777, %r1770, %r1776;
	add.s32 	%r1778, %r1741, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1778, 5;
	shr.b32 	%rhs, %r1778, 27;
	add.u32 	%r1779, %lhs, %rhs;
	}
	add.s32 	%r1780, %r1769, %r1779;
	add.s32 	%r1781, %r1738, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1781, 5;
	shr.b32 	%rhs, %r1781, 27;
	add.u32 	%r1782, %lhs, %rhs;
	}
	add.s32 	%r1783, %r1768, %r1782;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1736, 30;
	shr.b32 	%rhs, %r1736, 2;
	add.u32 	%r1784, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1739, 30;
	shr.b32 	%rhs, %r1739, 2;
	add.u32 	%r1785, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1742, 30;
	shr.b32 	%rhs, %r1742, 2;
	add.u32 	%r1786, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1745, 30;
	shr.b32 	%rhs, %r1745, 2;
	add.u32 	%r1787, %lhs, %rhs;
	}
	xor.b32  	%r1788, %r146, %r679;
	xor.b32  	%r1789, %r1788, %r683;
	add.s32 	%r1790, %r1708, %r1789;
	xor.b32  	%r1791, %r146, %r678;
	xor.b32  	%r1792, %r1791, %r682;
	add.s32 	%r1793, %r1709, %r1792;
	xor.b32  	%r1794, %r146, %r677;
	xor.b32  	%r1795, %r1794, %r681;
	add.s32 	%r1796, %r1710, %r1795;
	xor.b32  	%r1797, %r146, %r676;
	xor.b32  	%r1798, %r1797, %r680;
	add.s32 	%r1799, %r1711, %r1798;
	xor.b32  	%r1800, %r1772, %r1787;
	xor.b32  	%r1801, %r1775, %r1786;
	xor.b32  	%r1802, %r1778, %r1785;
	xor.b32  	%r1803, %r1781, %r1784;
	xor.b32  	%r1804, %r1803, %r1751;
	xor.b32  	%r1805, %r1802, %r1750;
	xor.b32  	%r1806, %r1801, %r1749;
	xor.b32  	%r1807, %r1800, %r1748;
	add.s32 	%r1808, %r1799, %r1807;
	add.s32 	%r1809, %r1796, %r1806;
	add.s32 	%r1810, %r1793, %r1805;
	add.s32 	%r1811, %r1790, %r1804;
	add.s32 	%r1812, %r1783, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1812, 5;
	shr.b32 	%rhs, %r1812, 27;
	add.u32 	%r1813, %lhs, %rhs;
	}
	add.s32 	%r1814, %r1811, %r1813;
	add.s32 	%r1815, %r1780, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1815, 5;
	shr.b32 	%rhs, %r1815, 27;
	add.u32 	%r1816, %lhs, %rhs;
	}
	add.s32 	%r1817, %r1810, %r1816;
	add.s32 	%r1818, %r1777, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1818, 5;
	shr.b32 	%rhs, %r1818, 27;
	add.u32 	%r1819, %lhs, %rhs;
	}
	add.s32 	%r1820, %r1809, %r1819;
	add.s32 	%r1821, %r1774, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1821, 5;
	shr.b32 	%rhs, %r1821, 27;
	add.u32 	%r1822, %lhs, %rhs;
	}
	add.s32 	%r1823, %r1808, %r1822;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1781, 30;
	shr.b32 	%rhs, %r1781, 2;
	add.u32 	%r1824, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1778, 30;
	shr.b32 	%rhs, %r1778, 2;
	add.u32 	%r1825, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1775, 30;
	shr.b32 	%rhs, %r1775, 2;
	add.u32 	%r1826, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1772, 30;
	shr.b32 	%rhs, %r1772, 2;
	add.u32 	%r1827, %lhs, %rhs;
	}
	xor.b32  	%r1828, %r1821, %r1827;
	xor.b32  	%r1829, %r1818, %r1826;
	xor.b32  	%r1830, %r1815, %r1825;
	xor.b32  	%r1831, %r1812, %r1824;
	xor.b32  	%r1832, %r1831, %r1784;
	xor.b32  	%r1833, %r1830, %r1785;
	xor.b32  	%r1834, %r1829, %r1786;
	xor.b32  	%r1835, %r1828, %r1787;
	add.s32 	%r1836, %r1751, %r150;
	add.s32 	%r1837, %r1750, %r150;
	add.s32 	%r1838, %r1749, %r150;
	add.s32 	%r1839, %r1748, %r150;
	add.s32 	%r1840, %r1839, %r1835;
	add.s32 	%r1841, %r1838, %r1834;
	add.s32 	%r1842, %r1837, %r1833;
	add.s32 	%r1843, %r1836, %r1832;
	add.s32 	%r1844, %r1823, 1859775393;
	add.s32 	%r1845, %r1820, 1859775393;
	add.s32 	%r1846, %r1817, 1859775393;
	add.s32 	%r1847, %r1814, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1844, 5;
	shr.b32 	%rhs, %r1844, 27;
	add.u32 	%r1848, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1845, 5;
	shr.b32 	%rhs, %r1845, 27;
	add.u32 	%r1849, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1846, 5;
	shr.b32 	%rhs, %r1846, 27;
	add.u32 	%r1850, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1847, 5;
	shr.b32 	%rhs, %r1847, 27;
	add.u32 	%r1851, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1812, 30;
	shr.b32 	%rhs, %r1812, 2;
	add.u32 	%r1852, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1815, 30;
	shr.b32 	%rhs, %r1815, 2;
	add.u32 	%r1853, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1818, 30;
	shr.b32 	%rhs, %r1818, 2;
	add.u32 	%r1854, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1821, 30;
	shr.b32 	%rhs, %r1821, 2;
	add.u32 	%r1855, %lhs, %rhs;
	}
	xor.b32  	%r1856, %r154, %r696;
	add.s32 	%r1857, %r1784, %r1856;
	xor.b32  	%r1858, %r154, %r697;
	add.s32 	%r1859, %r1785, %r1858;
	xor.b32  	%r1860, %r154, %r698;
	add.s32 	%r1861, %r1786, %r1860;
	xor.b32  	%r1862, %r154, %r699;
	add.s32 	%r1863, %r1787, %r1862;
	xor.b32  	%r1864, %r1844, %r1855;
	xor.b32  	%r1865, %r1845, %r1854;
	xor.b32  	%r1866, %r1846, %r1853;
	xor.b32  	%r1867, %r1847, %r1852;
	xor.b32  	%r1868, %r1867, %r1824;
	xor.b32  	%r1869, %r1866, %r1825;
	xor.b32  	%r1870, %r1865, %r1826;
	xor.b32  	%r1871, %r1864, %r1827;
	add.s32 	%r1872, %r1863, %r1871;
	add.s32 	%r1873, %r1861, %r1870;
	add.s32 	%r1874, %r1859, %r1869;
	add.s32 	%r1875, %r1857, %r1868;
	add.s32 	%r1876, %r1843, %r1851;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1876, 5;
	shr.b32 	%rhs, %r1876, 27;
	add.u32 	%r1877, %lhs, %rhs;
	}
	add.s32 	%r1878, %r1875, %r1877;
	add.s32 	%r1879, %r1842, %r1850;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1879, 5;
	shr.b32 	%rhs, %r1879, 27;
	add.u32 	%r1880, %lhs, %rhs;
	}
	add.s32 	%r1881, %r1874, %r1880;
	add.s32 	%r1882, %r1841, %r1849;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1882, 5;
	shr.b32 	%rhs, %r1882, 27;
	add.u32 	%r1883, %lhs, %rhs;
	}
	add.s32 	%r1884, %r1873, %r1883;
	add.s32 	%r1885, %r1840, %r1848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1885, 5;
	shr.b32 	%rhs, %r1885, 27;
	add.u32 	%r1886, %lhs, %rhs;
	}
	add.s32 	%r1887, %r1872, %r1886;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1844, 30;
	shr.b32 	%rhs, %r1844, 2;
	add.u32 	%r1888, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1845, 30;
	shr.b32 	%rhs, %r1845, 2;
	add.u32 	%r1889, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1846, 30;
	shr.b32 	%rhs, %r1846, 2;
	add.u32 	%r1890, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1847, 30;
	shr.b32 	%rhs, %r1847, 2;
	add.u32 	%r1891, %lhs, %rhs;
	}
	xor.b32  	%r1892, %r158, %r684;
	add.s32 	%r1893, %r1827, %r1892;
	xor.b32  	%r1894, %r158, %r685;
	add.s32 	%r1895, %r1826, %r1894;
	xor.b32  	%r1896, %r158, %r686;
	add.s32 	%r1897, %r1825, %r1896;
	xor.b32  	%r1898, %r158, %r687;
	add.s32 	%r1899, %r1824, %r1898;
	xor.b32  	%r1900, %r1876, %r1891;
	xor.b32  	%r1901, %r1879, %r1890;
	xor.b32  	%r1902, %r1882, %r1889;
	xor.b32  	%r1903, %r1885, %r1888;
	xor.b32  	%r1904, %r1903, %r1855;
	xor.b32  	%r1905, %r1902, %r1854;
	xor.b32  	%r1906, %r1901, %r1853;
	xor.b32  	%r1907, %r1900, %r1852;
	add.s32 	%r1908, %r1899, %r1907;
	add.s32 	%r1909, %r1897, %r1906;
	add.s32 	%r1910, %r1895, %r1905;
	add.s32 	%r1911, %r1893, %r1904;
	add.s32 	%r1912, %r1887, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1912, 5;
	shr.b32 	%rhs, %r1912, 27;
	add.u32 	%r1913, %lhs, %rhs;
	}
	add.s32 	%r1914, %r1911, %r1913;
	add.s32 	%r1915, %r1884, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1915, 5;
	shr.b32 	%rhs, %r1915, 27;
	add.u32 	%r1916, %lhs, %rhs;
	}
	add.s32 	%r1917, %r1910, %r1916;
	add.s32 	%r1918, %r1881, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1918, 5;
	shr.b32 	%rhs, %r1918, 27;
	add.u32 	%r1919, %lhs, %rhs;
	}
	add.s32 	%r1920, %r1909, %r1919;
	add.s32 	%r1921, %r1878, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1921, 5;
	shr.b32 	%rhs, %r1921, 27;
	add.u32 	%r1922, %lhs, %rhs;
	}
	add.s32 	%r1923, %r1908, %r1922;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1876, 30;
	shr.b32 	%rhs, %r1876, 2;
	add.u32 	%r1924, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1879, 30;
	shr.b32 	%rhs, %r1879, 2;
	add.u32 	%r1925, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1882, 30;
	shr.b32 	%rhs, %r1882, 2;
	add.u32 	%r1926, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1885, 30;
	shr.b32 	%rhs, %r1885, 2;
	add.u32 	%r1927, %lhs, %rhs;
	}
	xor.b32  	%r1928, %r162, %r752;
	add.s32 	%r1929, %r1852, %r1928;
	xor.b32  	%r1930, %r162, %r753;
	add.s32 	%r1931, %r1853, %r1930;
	xor.b32  	%r1932, %r162, %r754;
	add.s32 	%r1933, %r1854, %r1932;
	xor.b32  	%r1934, %r162, %r755;
	add.s32 	%r1935, %r1855, %r1934;
	xor.b32  	%r1936, %r1912, %r1927;
	xor.b32  	%r1937, %r1915, %r1926;
	xor.b32  	%r1938, %r1918, %r1925;
	xor.b32  	%r1939, %r1921, %r1924;
	xor.b32  	%r1940, %r1939, %r1891;
	xor.b32  	%r1941, %r1938, %r1890;
	xor.b32  	%r1942, %r1937, %r1889;
	xor.b32  	%r1943, %r1936, %r1888;
	add.s32 	%r1944, %r1935, %r1943;
	add.s32 	%r1945, %r1933, %r1942;
	add.s32 	%r1946, %r1931, %r1941;
	add.s32 	%r1947, %r1929, %r1940;
	add.s32 	%r1948, %r1923, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1948, 5;
	shr.b32 	%rhs, %r1948, 27;
	add.u32 	%r1949, %lhs, %rhs;
	}
	add.s32 	%r1950, %r1947, %r1949;
	add.s32 	%r1951, %r1920, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1951, 5;
	shr.b32 	%rhs, %r1951, 27;
	add.u32 	%r1952, %lhs, %rhs;
	}
	add.s32 	%r1953, %r1946, %r1952;
	add.s32 	%r1954, %r1917, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1954, 5;
	shr.b32 	%rhs, %r1954, 27;
	add.u32 	%r1955, %lhs, %rhs;
	}
	add.s32 	%r1956, %r1945, %r1955;
	add.s32 	%r1957, %r1914, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1957, 5;
	shr.b32 	%rhs, %r1957, 27;
	add.u32 	%r1958, %lhs, %rhs;
	}
	add.s32 	%r1959, %r1944, %r1958;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1912, 30;
	shr.b32 	%rhs, %r1912, 2;
	add.u32 	%r1960, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1915, 30;
	shr.b32 	%rhs, %r1915, 2;
	add.u32 	%r1961, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1918, 30;
	shr.b32 	%rhs, %r1918, 2;
	add.u32 	%r1962, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1921, 30;
	shr.b32 	%rhs, %r1921, 2;
	add.u32 	%r1963, %lhs, %rhs;
	}
	xor.b32  	%r1964, %r166, %r700;
	add.s32 	%r1965, %r1888, %r1964;
	xor.b32  	%r1966, %r166, %r701;
	add.s32 	%r1967, %r1889, %r1966;
	xor.b32  	%r1968, %r166, %r702;
	add.s32 	%r1969, %r1890, %r1968;
	xor.b32  	%r1970, %r166, %r703;
	add.s32 	%r1971, %r1891, %r1970;
	xor.b32  	%r1972, %r1948, %r1963;
	xor.b32  	%r1973, %r1951, %r1962;
	xor.b32  	%r1974, %r1954, %r1961;
	xor.b32  	%r1975, %r1957, %r1960;
	xor.b32  	%r1976, %r1975, %r1927;
	xor.b32  	%r1977, %r1974, %r1926;
	xor.b32  	%r1978, %r1973, %r1925;
	xor.b32  	%r1979, %r1972, %r1924;
	add.s32 	%r1980, %r1971, %r1979;
	add.s32 	%r1981, %r1969, %r1978;
	add.s32 	%r1982, %r1967, %r1977;
	add.s32 	%r1983, %r1965, %r1976;
	add.s32 	%r1984, %r1959, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1984, 5;
	shr.b32 	%rhs, %r1984, 27;
	add.u32 	%r1985, %lhs, %rhs;
	}
	add.s32 	%r1986, %r1983, %r1985;
	add.s32 	%r1987, %r1956, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1987, 5;
	shr.b32 	%rhs, %r1987, 27;
	add.u32 	%r1988, %lhs, %rhs;
	}
	add.s32 	%r1989, %r1982, %r1988;
	add.s32 	%r1990, %r1953, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1990, 5;
	shr.b32 	%rhs, %r1990, 27;
	add.u32 	%r1991, %lhs, %rhs;
	}
	add.s32 	%r1992, %r1981, %r1991;
	add.s32 	%r1993, %r1950, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1993, 5;
	shr.b32 	%rhs, %r1993, 27;
	add.u32 	%r1994, %lhs, %rhs;
	}
	add.s32 	%r1995, %r1980, %r1994;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1948, 30;
	shr.b32 	%rhs, %r1948, 2;
	add.u32 	%r1996, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1951, 30;
	shr.b32 	%rhs, %r1951, 2;
	add.u32 	%r1997, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1954, 30;
	shr.b32 	%rhs, %r1954, 2;
	add.u32 	%r1998, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1957, 30;
	shr.b32 	%rhs, %r1957, 2;
	add.u32 	%r1999, %lhs, %rhs;
	}
	xor.b32  	%r2000, %r170, %r687;
	add.s32 	%r2001, %r1924, %r2000;
	xor.b32  	%r2002, %r170, %r686;
	add.s32 	%r2003, %r1925, %r2002;
	xor.b32  	%r2004, %r170, %r685;
	add.s32 	%r2005, %r1926, %r2004;
	xor.b32  	%r2006, %r170, %r684;
	add.s32 	%r2007, %r1927, %r2006;
	xor.b32  	%r2008, %r1984, %r1999;
	xor.b32  	%r2009, %r1987, %r1998;
	xor.b32  	%r2010, %r1990, %r1997;
	xor.b32  	%r2011, %r1993, %r1996;
	xor.b32  	%r2012, %r2011, %r1963;
	xor.b32  	%r2013, %r2010, %r1962;
	xor.b32  	%r2014, %r2009, %r1961;
	xor.b32  	%r2015, %r2008, %r1960;
	add.s32 	%r2016, %r2007, %r2015;
	add.s32 	%r2017, %r2005, %r2014;
	add.s32 	%r2018, %r2003, %r2013;
	add.s32 	%r2019, %r2001, %r2012;
	add.s32 	%r2020, %r1995, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2020, 5;
	shr.b32 	%rhs, %r2020, 27;
	add.u32 	%r2021, %lhs, %rhs;
	}
	add.s32 	%r2022, %r2019, %r2021;
	add.s32 	%r2023, %r1992, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2023, 5;
	shr.b32 	%rhs, %r2023, 27;
	add.u32 	%r2024, %lhs, %rhs;
	}
	add.s32 	%r2025, %r2018, %r2024;
	add.s32 	%r2026, %r1989, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2026, 5;
	shr.b32 	%rhs, %r2026, 27;
	add.u32 	%r2027, %lhs, %rhs;
	}
	add.s32 	%r2028, %r2017, %r2027;
	add.s32 	%r2029, %r1986, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2029, 5;
	shr.b32 	%rhs, %r2029, 27;
	add.u32 	%r2030, %lhs, %rhs;
	}
	add.s32 	%r2031, %r2016, %r2030;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1993, 30;
	shr.b32 	%rhs, %r1993, 2;
	add.u32 	%r2032, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1990, 30;
	shr.b32 	%rhs, %r1990, 2;
	add.u32 	%r2033, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1987, 30;
	shr.b32 	%rhs, %r1987, 2;
	add.u32 	%r2034, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1984, 30;
	shr.b32 	%rhs, %r1984, 2;
	add.u32 	%r2035, %lhs, %rhs;
	}
	xor.b32  	%r2036, %r2029, %r2035;
	xor.b32  	%r2037, %r2026, %r2034;
	xor.b32  	%r2038, %r2023, %r2033;
	xor.b32  	%r2039, %r2020, %r2032;
	xor.b32  	%r2040, %r2039, %r1996;
	xor.b32  	%r2041, %r2038, %r1997;
	xor.b32  	%r2042, %r2037, %r1998;
	xor.b32  	%r2043, %r2036, %r1999;
	add.s32 	%r2044, %r1963, %r3987;
	add.s32 	%r2045, %r1962, %r3987;
	add.s32 	%r2046, %r1961, %r3987;
	add.s32 	%r2047, %r1960, %r3987;
	add.s32 	%r2048, %r2047, %r2043;
	add.s32 	%r2049, %r2046, %r2042;
	add.s32 	%r2050, %r2045, %r2041;
	add.s32 	%r2051, %r2044, %r2040;
	add.s32 	%r2052, %r2031, 1859775393;
	add.s32 	%r2053, %r2028, 1859775393;
	add.s32 	%r2054, %r2025, 1859775393;
	add.s32 	%r2055, %r2022, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2052, 5;
	shr.b32 	%rhs, %r2052, 27;
	add.u32 	%r2056, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2053, 5;
	shr.b32 	%rhs, %r2053, 27;
	add.u32 	%r2057, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2054, 5;
	shr.b32 	%rhs, %r2054, 27;
	add.u32 	%r2058, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2055, 5;
	shr.b32 	%rhs, %r2055, 27;
	add.u32 	%r2059, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2029, 30;
	shr.b32 	%rhs, %r2029, 2;
	add.u32 	%r2060, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2026, 30;
	shr.b32 	%rhs, %r2026, 2;
	add.u32 	%r2061, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2023, 30;
	shr.b32 	%rhs, %r2023, 2;
	add.u32 	%r2062, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2020, 30;
	shr.b32 	%rhs, %r2020, 2;
	add.u32 	%r2063, %lhs, %rhs;
	}
	xor.b32  	%r2064, %r178, %r687;
	xor.b32  	%r2065, %r2064, %r707;
	add.s32 	%r2066, %r1996, %r2065;
	xor.b32  	%r2067, %r178, %r686;
	xor.b32  	%r2068, %r2067, %r706;
	add.s32 	%r2069, %r1997, %r2068;
	xor.b32  	%r2070, %r178, %r685;
	xor.b32  	%r2071, %r2070, %r705;
	add.s32 	%r2072, %r1998, %r2071;
	xor.b32  	%r2073, %r178, %r684;
	xor.b32  	%r2074, %r2073, %r704;
	add.s32 	%r2075, %r1999, %r2074;
	xor.b32  	%r2076, %r2055, %r2032;
	xor.b32  	%r2077, %r2054, %r2033;
	xor.b32  	%r2078, %r2053, %r2034;
	xor.b32  	%r2079, %r2052, %r2035;
	xor.b32  	%r2080, %r2055, %r2063;
	xor.b32  	%r2081, %r2054, %r2062;
	xor.b32  	%r2082, %r2053, %r2061;
	xor.b32  	%r2083, %r2052, %r2060;
	and.b32  	%r2084, %r2083, %r2079;
	and.b32  	%r2085, %r2082, %r2078;
	and.b32  	%r2086, %r2081, %r2077;
	and.b32  	%r2087, %r2080, %r2076;
	xor.b32  	%r2088, %r2087, %r2055;
	xor.b32  	%r2089, %r2086, %r2054;
	xor.b32  	%r2090, %r2085, %r2053;
	xor.b32  	%r2091, %r2084, %r2052;
	add.s32 	%r2092, %r2075, %r2091;
	add.s32 	%r2093, %r2072, %r2090;
	add.s32 	%r2094, %r2069, %r2089;
	add.s32 	%r2095, %r2066, %r2088;
	add.s32 	%r2096, %r2051, %r2059;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2096, 5;
	shr.b32 	%rhs, %r2096, 27;
	add.u32 	%r2097, %lhs, %rhs;
	}
	add.s32 	%r2098, %r2095, %r2097;
	add.s32 	%r2099, %r2050, %r2058;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2099, 5;
	shr.b32 	%rhs, %r2099, 27;
	add.u32 	%r2100, %lhs, %rhs;
	}
	add.s32 	%r2101, %r2094, %r2100;
	add.s32 	%r2102, %r2049, %r2057;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2102, 5;
	shr.b32 	%rhs, %r2102, 27;
	add.u32 	%r2103, %lhs, %rhs;
	}
	add.s32 	%r2104, %r2093, %r2103;
	add.s32 	%r2105, %r2048, %r2056;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2105, 5;
	shr.b32 	%rhs, %r2105, 27;
	add.u32 	%r2106, %lhs, %rhs;
	}
	add.s32 	%r2107, %r2092, %r2106;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2052, 30;
	shr.b32 	%rhs, %r2052, 2;
	add.u32 	%r2108, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2053, 30;
	shr.b32 	%rhs, %r2053, 2;
	add.u32 	%r2109, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2054, 30;
	shr.b32 	%rhs, %r2054, 2;
	add.u32 	%r2110, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2055, 30;
	shr.b32 	%rhs, %r2055, 2;
	add.u32 	%r2111, %lhs, %rhs;
	}
	xor.b32  	%r2112, %r2096, %r2063;
	xor.b32  	%r2113, %r2099, %r2062;
	xor.b32  	%r2114, %r2102, %r2061;
	xor.b32  	%r2115, %r2105, %r2060;
	xor.b32  	%r2116, %r2096, %r2111;
	xor.b32  	%r2117, %r2099, %r2110;
	xor.b32  	%r2118, %r2102, %r2109;
	xor.b32  	%r2119, %r2105, %r2108;
	and.b32  	%r2120, %r2119, %r2115;
	and.b32  	%r2121, %r2118, %r2114;
	and.b32  	%r2122, %r2117, %r2113;
	and.b32  	%r2123, %r2116, %r2112;
	xor.b32  	%r2124, %r2123, %r2096;
	xor.b32  	%r2125, %r2122, %r2099;
	xor.b32  	%r2126, %r2121, %r2102;
	xor.b32  	%r2127, %r2120, %r2105;
	add.s32 	%r2128, %r2032, %r3988;
	add.s32 	%r2129, %r2033, %r3988;
	add.s32 	%r2130, %r2034, %r3988;
	add.s32 	%r2131, %r2035, %r3988;
	add.s32 	%r2132, %r2131, %r2127;
	add.s32 	%r2133, %r2130, %r2126;
	add.s32 	%r2134, %r2129, %r2125;
	add.s32 	%r2135, %r2128, %r2124;
	add.s32 	%r2136, %r2107, -1894007588;
	add.s32 	%r2137, %r2104, -1894007588;
	add.s32 	%r2138, %r2101, -1894007588;
	add.s32 	%r2139, %r2098, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2136, 5;
	shr.b32 	%rhs, %r2136, 27;
	add.u32 	%r2140, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2137, 5;
	shr.b32 	%rhs, %r2137, 27;
	add.u32 	%r2141, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2138, 5;
	shr.b32 	%rhs, %r2138, 27;
	add.u32 	%r2142, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2139, 5;
	shr.b32 	%rhs, %r2139, 27;
	add.u32 	%r2143, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2105, 30;
	shr.b32 	%rhs, %r2105, 2;
	add.u32 	%r2144, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2102, 30;
	shr.b32 	%rhs, %r2102, 2;
	add.u32 	%r2145, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2099, 30;
	shr.b32 	%rhs, %r2099, 2;
	add.u32 	%r2146, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2096, 30;
	shr.b32 	%rhs, %r2096, 2;
	add.u32 	%r2147, %lhs, %rhs;
	}
	xor.b32  	%r2148, %r3989, %r695;
	xor.b32  	%r2149, %r2148, %r703;
	add.s32 	%r2150, %r2063, %r2149;
	xor.b32  	%r2151, %r3989, %r694;
	xor.b32  	%r2152, %r2151, %r702;
	add.s32 	%r2153, %r2062, %r2152;
	xor.b32  	%r2154, %r3989, %r693;
	xor.b32  	%r2155, %r2154, %r701;
	add.s32 	%r2156, %r2061, %r2155;
	xor.b32  	%r2157, %r3989, %r692;
	xor.b32  	%r2158, %r2157, %r700;
	add.s32 	%r2159, %r2060, %r2158;
	xor.b32  	%r2160, %r2139, %r2111;
	xor.b32  	%r2161, %r2138, %r2110;
	xor.b32  	%r2162, %r2137, %r2109;
	xor.b32  	%r2163, %r2136, %r2108;
	xor.b32  	%r2164, %r2139, %r2147;
	xor.b32  	%r2165, %r2138, %r2146;
	xor.b32  	%r2166, %r2137, %r2145;
	xor.b32  	%r2167, %r2136, %r2144;
	and.b32  	%r2168, %r2167, %r2163;
	and.b32  	%r2169, %r2166, %r2162;
	and.b32  	%r2170, %r2165, %r2161;
	and.b32  	%r2171, %r2164, %r2160;
	xor.b32  	%r2172, %r2171, %r2139;
	xor.b32  	%r2173, %r2170, %r2138;
	xor.b32  	%r2174, %r2169, %r2137;
	xor.b32  	%r2175, %r2168, %r2136;
	add.s32 	%r2176, %r2159, %r2175;
	add.s32 	%r2177, %r2156, %r2174;
	add.s32 	%r2178, %r2153, %r2173;
	add.s32 	%r2179, %r2150, %r2172;
	add.s32 	%r2180, %r2135, %r2143;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2180, 5;
	shr.b32 	%rhs, %r2180, 27;
	add.u32 	%r2181, %lhs, %rhs;
	}
	add.s32 	%r2182, %r2179, %r2181;
	add.s32 	%r2183, %r2134, %r2142;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2183, 5;
	shr.b32 	%rhs, %r2183, 27;
	add.u32 	%r2184, %lhs, %rhs;
	}
	add.s32 	%r2185, %r2178, %r2184;
	add.s32 	%r2186, %r2133, %r2141;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2186, 5;
	shr.b32 	%rhs, %r2186, 27;
	add.u32 	%r2187, %lhs, %rhs;
	}
	add.s32 	%r2188, %r2177, %r2187;
	add.s32 	%r2189, %r2132, %r2140;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2189, 5;
	shr.b32 	%rhs, %r2189, 27;
	add.u32 	%r2190, %lhs, %rhs;
	}
	add.s32 	%r2191, %r2176, %r2190;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2139, 30;
	shr.b32 	%rhs, %r2139, 2;
	add.u32 	%r2192, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2138, 30;
	shr.b32 	%rhs, %r2138, 2;
	add.u32 	%r2193, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2137, 30;
	shr.b32 	%rhs, %r2137, 2;
	add.u32 	%r2194, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2136, 30;
	shr.b32 	%rhs, %r2136, 2;
	add.u32 	%r2195, %lhs, %rhs;
	}
	xor.b32  	%r2196, %r3991, %r711;
	add.s32 	%r2197, %r2108, %r2196;
	xor.b32  	%r2198, %r3991, %r710;
	add.s32 	%r2199, %r2109, %r2198;
	xor.b32  	%r2200, %r3991, %r709;
	add.s32 	%r2201, %r2110, %r2200;
	xor.b32  	%r2202, %r3991, %r708;
	add.s32 	%r2203, %r2111, %r2202;
	xor.b32  	%r2204, %r2189, %r2144;
	xor.b32  	%r2205, %r2186, %r2145;
	xor.b32  	%r2206, %r2183, %r2146;
	xor.b32  	%r2207, %r2180, %r2147;
	xor.b32  	%r2208, %r2189, %r2195;
	xor.b32  	%r2209, %r2186, %r2194;
	xor.b32  	%r2210, %r2183, %r2193;
	xor.b32  	%r2211, %r2180, %r2192;
	and.b32  	%r2212, %r2211, %r2207;
	and.b32  	%r2213, %r2210, %r2206;
	and.b32  	%r2214, %r2209, %r2205;
	and.b32  	%r2215, %r2208, %r2204;
	xor.b32  	%r2216, %r2215, %r2189;
	xor.b32  	%r2217, %r2214, %r2186;
	xor.b32  	%r2218, %r2213, %r2183;
	xor.b32  	%r2219, %r2212, %r2180;
	add.s32 	%r2220, %r2203, %r2219;
	add.s32 	%r2221, %r2201, %r2218;
	add.s32 	%r2222, %r2199, %r2217;
	add.s32 	%r2223, %r2197, %r2216;
	add.s32 	%r2224, %r2191, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2224, 5;
	shr.b32 	%rhs, %r2224, 27;
	add.u32 	%r2225, %lhs, %rhs;
	}
	add.s32 	%r2226, %r2223, %r2225;
	add.s32 	%r2227, %r2188, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2227, 5;
	shr.b32 	%rhs, %r2227, 27;
	add.u32 	%r2228, %lhs, %rhs;
	}
	add.s32 	%r2229, %r2222, %r2228;
	add.s32 	%r2230, %r2185, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2230, 5;
	shr.b32 	%rhs, %r2230, 27;
	add.u32 	%r2231, %lhs, %rhs;
	}
	add.s32 	%r2232, %r2221, %r2231;
	add.s32 	%r2233, %r2182, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2233, 5;
	shr.b32 	%rhs, %r2233, 27;
	add.u32 	%r2234, %lhs, %rhs;
	}
	add.s32 	%r2235, %r2220, %r2234;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2189, 30;
	shr.b32 	%rhs, %r2189, 2;
	add.u32 	%r2236, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2186, 30;
	shr.b32 	%rhs, %r2186, 2;
	add.u32 	%r2237, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2183, 30;
	shr.b32 	%rhs, %r2183, 2;
	add.u32 	%r2238, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2180, 30;
	shr.b32 	%rhs, %r2180, 2;
	add.u32 	%r2239, %lhs, %rhs;
	}
	xor.b32  	%r2240, %r3993, %r683;
	xor.b32  	%r2241, %r2240, %r695;
	xor.b32  	%r2242, %r2241, %r696;
	add.s32 	%r2243, %r2147, %r2242;
	xor.b32  	%r2244, %r3993, %r682;
	xor.b32  	%r2245, %r2244, %r694;
	xor.b32  	%r2246, %r2245, %r697;
	add.s32 	%r2247, %r2146, %r2246;
	xor.b32  	%r2248, %r3993, %r681;
	xor.b32  	%r2249, %r2248, %r693;
	xor.b32  	%r2250, %r2249, %r698;
	add.s32 	%r2251, %r2145, %r2250;
	xor.b32  	%r2252, %r3993, %r680;
	xor.b32  	%r2253, %r2252, %r692;
	xor.b32  	%r2254, %r2253, %r699;
	add.s32 	%r2255, %r2144, %r2254;
	xor.b32  	%r2256, %r2233, %r2192;
	xor.b32  	%r2257, %r2230, %r2193;
	xor.b32  	%r2258, %r2227, %r2194;
	xor.b32  	%r2259, %r2224, %r2195;
	xor.b32  	%r2260, %r2233, %r2239;
	xor.b32  	%r2261, %r2230, %r2238;
	xor.b32  	%r2262, %r2227, %r2237;
	xor.b32  	%r2263, %r2224, %r2236;
	and.b32  	%r2264, %r2263, %r2259;
	and.b32  	%r2265, %r2262, %r2258;
	and.b32  	%r2266, %r2261, %r2257;
	and.b32  	%r2267, %r2260, %r2256;
	xor.b32  	%r2268, %r2267, %r2233;
	xor.b32  	%r2269, %r2266, %r2230;
	xor.b32  	%r2270, %r2265, %r2227;
	xor.b32  	%r2271, %r2264, %r2224;
	add.s32 	%r2272, %r2255, %r2271;
	add.s32 	%r2273, %r2251, %r2270;
	add.s32 	%r2274, %r2247, %r2269;
	add.s32 	%r2275, %r2243, %r2268;
	add.s32 	%r2276, %r2235, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2276, 5;
	shr.b32 	%rhs, %r2276, 27;
	add.u32 	%r2277, %lhs, %rhs;
	}
	add.s32 	%r2278, %r2275, %r2277;
	add.s32 	%r2279, %r2232, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2279, 5;
	shr.b32 	%rhs, %r2279, 27;
	add.u32 	%r2280, %lhs, %rhs;
	}
	add.s32 	%r2281, %r2274, %r2280;
	add.s32 	%r2282, %r2229, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2282, 5;
	shr.b32 	%rhs, %r2282, 27;
	add.u32 	%r2283, %lhs, %rhs;
	}
	add.s32 	%r2284, %r2273, %r2283;
	add.s32 	%r2285, %r2226, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2285, 5;
	shr.b32 	%rhs, %r2285, 27;
	add.u32 	%r2286, %lhs, %rhs;
	}
	add.s32 	%r2287, %r2272, %r2286;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2224, 30;
	shr.b32 	%rhs, %r2224, 2;
	add.u32 	%r2288, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2227, 30;
	shr.b32 	%rhs, %r2227, 2;
	add.u32 	%r2289, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2230, 30;
	shr.b32 	%rhs, %r2230, 2;
	add.u32 	%r2290, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2233, 30;
	shr.b32 	%rhs, %r2233, 2;
	add.u32 	%r2291, %lhs, %rhs;
	}
	xor.b32  	%r2292, %r2276, %r2239;
	xor.b32  	%r2293, %r2279, %r2238;
	xor.b32  	%r2294, %r2282, %r2237;
	xor.b32  	%r2295, %r2285, %r2236;
	xor.b32  	%r2296, %r2276, %r2291;
	xor.b32  	%r2297, %r2279, %r2290;
	xor.b32  	%r2298, %r2282, %r2289;
	xor.b32  	%r2299, %r2285, %r2288;
	and.b32  	%r2300, %r2299, %r2295;
	and.b32  	%r2301, %r2298, %r2294;
	and.b32  	%r2302, %r2297, %r2293;
	and.b32  	%r2303, %r2296, %r2292;
	xor.b32  	%r2304, %r2303, %r2276;
	xor.b32  	%r2305, %r2302, %r2279;
	xor.b32  	%r2306, %r2301, %r2282;
	xor.b32  	%r2307, %r2300, %r2285;
	add.s32 	%r2308, %r2192, %r198;
	add.s32 	%r2309, %r2193, %r198;
	add.s32 	%r2310, %r2194, %r198;
	add.s32 	%r2311, %r2195, %r198;
	add.s32 	%r2312, %r2311, %r2307;
	add.s32 	%r2313, %r2310, %r2306;
	add.s32 	%r2314, %r2309, %r2305;
	add.s32 	%r2315, %r2308, %r2304;
	add.s32 	%r2316, %r2287, -1894007588;
	add.s32 	%r2317, %r2284, -1894007588;
	add.s32 	%r2318, %r2281, -1894007588;
	add.s32 	%r2319, %r2278, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2316, 5;
	shr.b32 	%rhs, %r2316, 27;
	add.u32 	%r2320, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2317, 5;
	shr.b32 	%rhs, %r2317, 27;
	add.u32 	%r2321, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2318, 5;
	shr.b32 	%rhs, %r2318, 27;
	add.u32 	%r2322, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2319, 5;
	shr.b32 	%rhs, %r2319, 27;
	add.u32 	%r2323, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2285, 30;
	shr.b32 	%rhs, %r2285, 2;
	add.u32 	%r2324, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2282, 30;
	shr.b32 	%rhs, %r2282, 2;
	add.u32 	%r2325, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2279, 30;
	shr.b32 	%rhs, %r2279, 2;
	add.u32 	%r2326, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2276, 30;
	shr.b32 	%rhs, %r2276, 2;
	add.u32 	%r2327, %lhs, %rhs;
	}
	xor.b32  	%r2328, %r202, %r687;
	xor.b32  	%r2329, %r2328, %r715;
	add.s32 	%r2330, %r2239, %r2329;
	xor.b32  	%r2331, %r202, %r686;
	xor.b32  	%r2332, %r2331, %r714;
	add.s32 	%r2333, %r2238, %r2332;
	xor.b32  	%r2334, %r202, %r685;
	xor.b32  	%r2335, %r2334, %r713;
	add.s32 	%r2336, %r2237, %r2335;
	xor.b32  	%r2337, %r202, %r684;
	xor.b32  	%r2338, %r2337, %r712;
	add.s32 	%r2339, %r2236, %r2338;
	xor.b32  	%r2340, %r2319, %r2291;
	xor.b32  	%r2341, %r2318, %r2290;
	xor.b32  	%r2342, %r2317, %r2289;
	xor.b32  	%r2343, %r2316, %r2288;
	xor.b32  	%r2344, %r2319, %r2327;
	xor.b32  	%r2345, %r2318, %r2326;
	xor.b32  	%r2346, %r2317, %r2325;
	xor.b32  	%r2347, %r2316, %r2324;
	and.b32  	%r2348, %r2347, %r2343;
	and.b32  	%r2349, %r2346, %r2342;
	and.b32  	%r2350, %r2345, %r2341;
	and.b32  	%r2351, %r2344, %r2340;
	xor.b32  	%r2352, %r2351, %r2319;
	xor.b32  	%r2353, %r2350, %r2318;
	xor.b32  	%r2354, %r2349, %r2317;
	xor.b32  	%r2355, %r2348, %r2316;
	add.s32 	%r2356, %r2339, %r2355;
	add.s32 	%r2357, %r2336, %r2354;
	add.s32 	%r2358, %r2333, %r2353;
	add.s32 	%r2359, %r2330, %r2352;
	add.s32 	%r2360, %r2315, %r2323;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2360, 5;
	shr.b32 	%rhs, %r2360, 27;
	add.u32 	%r2361, %lhs, %rhs;
	}
	add.s32 	%r2362, %r2359, %r2361;
	add.s32 	%r2363, %r2314, %r2322;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2363, 5;
	shr.b32 	%rhs, %r2363, 27;
	add.u32 	%r2364, %lhs, %rhs;
	}
	add.s32 	%r2365, %r2358, %r2364;
	add.s32 	%r2366, %r2313, %r2321;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2366, 5;
	shr.b32 	%rhs, %r2366, 27;
	add.u32 	%r2367, %lhs, %rhs;
	}
	add.s32 	%r2368, %r2357, %r2367;
	add.s32 	%r2369, %r2312, %r2320;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2369, 5;
	shr.b32 	%rhs, %r2369, 27;
	add.u32 	%r2370, %lhs, %rhs;
	}
	add.s32 	%r2371, %r2356, %r2370;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2319, 30;
	shr.b32 	%rhs, %r2319, 2;
	add.u32 	%r2372, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2318, 30;
	shr.b32 	%rhs, %r2318, 2;
	add.u32 	%r2373, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2317, 30;
	shr.b32 	%rhs, %r2317, 2;
	add.u32 	%r2374, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2316, 30;
	shr.b32 	%rhs, %r2316, 2;
	add.u32 	%r2375, %lhs, %rhs;
	}
	xor.b32  	%r2376, %r206, %r759;
	add.s32 	%r2377, %r2288, %r2376;
	xor.b32  	%r2378, %r206, %r758;
	add.s32 	%r2379, %r2289, %r2378;
	xor.b32  	%r2380, %r206, %r757;
	add.s32 	%r2381, %r2290, %r2380;
	xor.b32  	%r2382, %r206, %r756;
	add.s32 	%r2383, %r2291, %r2382;
	xor.b32  	%r2384, %r2369, %r2324;
	xor.b32  	%r2385, %r2366, %r2325;
	xor.b32  	%r2386, %r2363, %r2326;
	xor.b32  	%r2387, %r2360, %r2327;
	xor.b32  	%r2388, %r2369, %r2375;
	xor.b32  	%r2389, %r2366, %r2374;
	xor.b32  	%r2390, %r2363, %r2373;
	xor.b32  	%r2391, %r2360, %r2372;
	and.b32  	%r2392, %r2391, %r2387;
	and.b32  	%r2393, %r2390, %r2386;
	and.b32  	%r2394, %r2389, %r2385;
	and.b32  	%r2395, %r2388, %r2384;
	xor.b32  	%r2396, %r2395, %r2369;
	xor.b32  	%r2397, %r2394, %r2366;
	xor.b32  	%r2398, %r2393, %r2363;
	xor.b32  	%r2399, %r2392, %r2360;
	add.s32 	%r2400, %r2383, %r2399;
	add.s32 	%r2401, %r2381, %r2398;
	add.s32 	%r2402, %r2379, %r2397;
	add.s32 	%r2403, %r2377, %r2396;
	add.s32 	%r2404, %r2371, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2404, 5;
	shr.b32 	%rhs, %r2404, 27;
	add.u32 	%r2405, %lhs, %rhs;
	}
	add.s32 	%r2406, %r2403, %r2405;
	add.s32 	%r2407, %r2368, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2407, 5;
	shr.b32 	%rhs, %r2407, 27;
	add.u32 	%r2408, %lhs, %rhs;
	}
	add.s32 	%r2409, %r2402, %r2408;
	add.s32 	%r2410, %r2365, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2410, 5;
	shr.b32 	%rhs, %r2410, 27;
	add.u32 	%r2411, %lhs, %rhs;
	}
	add.s32 	%r2412, %r2401, %r2411;
	add.s32 	%r2413, %r2362, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2413, 5;
	shr.b32 	%rhs, %r2413, 27;
	add.u32 	%r2414, %lhs, %rhs;
	}
	add.s32 	%r2415, %r2400, %r2414;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2369, 30;
	shr.b32 	%rhs, %r2369, 2;
	add.u32 	%r2416, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2366, 30;
	shr.b32 	%rhs, %r2366, 2;
	add.u32 	%r2417, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2363, 30;
	shr.b32 	%rhs, %r2363, 2;
	add.u32 	%r2418, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2360, 30;
	shr.b32 	%rhs, %r2360, 2;
	add.u32 	%r2419, %lhs, %rhs;
	}
	xor.b32  	%r2420, %r210, %r683;
	xor.b32  	%r2421, %r2420, %r756;
	xor.b32  	%r2422, %r2421, %r691;
	xor.b32  	%r2423, %r2422, %r708;
	add.s32 	%r2424, %r2327, %r2423;
	xor.b32  	%r2425, %r210, %r682;
	xor.b32  	%r2426, %r2425, %r757;
	xor.b32  	%r2427, %r2426, %r690;
	xor.b32  	%r2428, %r2427, %r709;
	add.s32 	%r2429, %r2326, %r2428;
	xor.b32  	%r2430, %r210, %r681;
	xor.b32  	%r2431, %r2430, %r758;
	xor.b32  	%r2432, %r2431, %r689;
	xor.b32  	%r2433, %r2432, %r710;
	add.s32 	%r2434, %r2325, %r2433;
	xor.b32  	%r2435, %r210, %r680;
	xor.b32  	%r2436, %r2435, %r759;
	xor.b32  	%r2437, %r2436, %r688;
	xor.b32  	%r2438, %r2437, %r711;
	add.s32 	%r2439, %r2324, %r2438;
	xor.b32  	%r2440, %r2413, %r2372;
	xor.b32  	%r2441, %r2410, %r2373;
	xor.b32  	%r2442, %r2407, %r2374;
	xor.b32  	%r2443, %r2404, %r2375;
	xor.b32  	%r2444, %r2413, %r2419;
	xor.b32  	%r2445, %r2410, %r2418;
	xor.b32  	%r2446, %r2407, %r2417;
	xor.b32  	%r2447, %r2404, %r2416;
	and.b32  	%r2448, %r2447, %r2443;
	and.b32  	%r2449, %r2446, %r2442;
	and.b32  	%r2450, %r2445, %r2441;
	and.b32  	%r2451, %r2444, %r2440;
	xor.b32  	%r2452, %r2451, %r2413;
	xor.b32  	%r2453, %r2450, %r2410;
	xor.b32  	%r2454, %r2449, %r2407;
	xor.b32  	%r2455, %r2448, %r2404;
	add.s32 	%r2456, %r2439, %r2455;
	add.s32 	%r2457, %r2434, %r2454;
	add.s32 	%r2458, %r2429, %r2453;
	add.s32 	%r2459, %r2424, %r2452;
	add.s32 	%r2460, %r2415, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2460, 5;
	shr.b32 	%rhs, %r2460, 27;
	add.u32 	%r2461, %lhs, %rhs;
	}
	add.s32 	%r2462, %r2459, %r2461;
	add.s32 	%r2463, %r2412, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2463, 5;
	shr.b32 	%rhs, %r2463, 27;
	add.u32 	%r2464, %lhs, %rhs;
	}
	add.s32 	%r2465, %r2458, %r2464;
	add.s32 	%r2466, %r2409, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2466, 5;
	shr.b32 	%rhs, %r2466, 27;
	add.u32 	%r2467, %lhs, %rhs;
	}
	add.s32 	%r2468, %r2457, %r2467;
	add.s32 	%r2469, %r2406, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2469, 5;
	shr.b32 	%rhs, %r2469, 27;
	add.u32 	%r2470, %lhs, %rhs;
	}
	add.s32 	%r2471, %r2456, %r2470;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2413, 30;
	shr.b32 	%rhs, %r2413, 2;
	add.u32 	%r2472, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2410, 30;
	shr.b32 	%rhs, %r2410, 2;
	add.u32 	%r2473, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2407, 30;
	shr.b32 	%rhs, %r2407, 2;
	add.u32 	%r2474, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2404, 30;
	shr.b32 	%rhs, %r2404, 2;
	add.u32 	%r2475, %lhs, %rhs;
	}
	xor.b32  	%r2476, %r214, %r716;
	add.s32 	%r2477, %r2375, %r2476;
	xor.b32  	%r2478, %r214, %r717;
	add.s32 	%r2479, %r2374, %r2478;
	xor.b32  	%r2480, %r214, %r718;
	add.s32 	%r2481, %r2373, %r2480;
	xor.b32  	%r2482, %r214, %r719;
	add.s32 	%r2483, %r2372, %r2482;
	xor.b32  	%r2484, %r2469, %r2416;
	xor.b32  	%r2485, %r2466, %r2417;
	xor.b32  	%r2486, %r2463, %r2418;
	xor.b32  	%r2487, %r2460, %r2419;
	xor.b32  	%r2488, %r2469, %r2475;
	xor.b32  	%r2489, %r2466, %r2474;
	xor.b32  	%r2490, %r2463, %r2473;
	xor.b32  	%r2491, %r2460, %r2472;
	and.b32  	%r2492, %r2491, %r2487;
	and.b32  	%r2493, %r2490, %r2486;
	and.b32  	%r2494, %r2489, %r2485;
	and.b32  	%r2495, %r2488, %r2484;
	xor.b32  	%r2496, %r2495, %r2469;
	xor.b32  	%r2497, %r2494, %r2466;
	xor.b32  	%r2498, %r2493, %r2463;
	xor.b32  	%r2499, %r2492, %r2460;
	add.s32 	%r2500, %r2483, %r2499;
	add.s32 	%r2501, %r2481, %r2498;
	add.s32 	%r2502, %r2479, %r2497;
	add.s32 	%r2503, %r2477, %r2496;
	add.s32 	%r2504, %r2471, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2504, 5;
	shr.b32 	%rhs, %r2504, 27;
	add.u32 	%r2505, %lhs, %rhs;
	}
	add.s32 	%r2506, %r2503, %r2505;
	add.s32 	%r2507, %r2468, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2507, 5;
	shr.b32 	%rhs, %r2507, 27;
	add.u32 	%r2508, %lhs, %rhs;
	}
	add.s32 	%r2509, %r2502, %r2508;
	add.s32 	%r2510, %r2465, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2510, 5;
	shr.b32 	%rhs, %r2510, 27;
	add.u32 	%r2511, %lhs, %rhs;
	}
	add.s32 	%r2512, %r2501, %r2511;
	add.s32 	%r2513, %r2462, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2513, 5;
	shr.b32 	%rhs, %r2513, 27;
	add.u32 	%r2514, %lhs, %rhs;
	}
	add.s32 	%r2515, %r2500, %r2514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2469, 30;
	shr.b32 	%rhs, %r2469, 2;
	add.u32 	%r2516, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2466, 30;
	shr.b32 	%rhs, %r2466, 2;
	add.u32 	%r2517, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2463, 30;
	shr.b32 	%rhs, %r2463, 2;
	add.u32 	%r2518, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2460, 30;
	shr.b32 	%rhs, %r2460, 2;
	add.u32 	%r2519, %lhs, %rhs;
	}
	xor.b32  	%r2520, %r218, %r703;
	add.s32 	%r2521, %r2419, %r2520;
	xor.b32  	%r2522, %r218, %r702;
	add.s32 	%r2523, %r2418, %r2522;
	xor.b32  	%r2524, %r218, %r701;
	add.s32 	%r2525, %r2417, %r2524;
	xor.b32  	%r2526, %r218, %r700;
	add.s32 	%r2527, %r2416, %r2526;
	xor.b32  	%r2528, %r2513, %r2472;
	xor.b32  	%r2529, %r2510, %r2473;
	xor.b32  	%r2530, %r2507, %r2474;
	xor.b32  	%r2531, %r2504, %r2475;
	xor.b32  	%r2532, %r2513, %r2519;
	xor.b32  	%r2533, %r2510, %r2518;
	xor.b32  	%r2534, %r2507, %r2517;
	xor.b32  	%r2535, %r2504, %r2516;
	and.b32  	%r2536, %r2535, %r2531;
	and.b32  	%r2537, %r2534, %r2530;
	and.b32  	%r2538, %r2533, %r2529;
	and.b32  	%r2539, %r2532, %r2528;
	xor.b32  	%r2540, %r2539, %r2513;
	xor.b32  	%r2541, %r2538, %r2510;
	xor.b32  	%r2542, %r2537, %r2507;
	xor.b32  	%r2543, %r2536, %r2504;
	add.s32 	%r2544, %r2527, %r2543;
	add.s32 	%r2545, %r2525, %r2542;
	add.s32 	%r2546, %r2523, %r2541;
	add.s32 	%r2547, %r2521, %r2540;
	add.s32 	%r2548, %r2515, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2548, 5;
	shr.b32 	%rhs, %r2548, 27;
	add.u32 	%r2549, %lhs, %rhs;
	}
	add.s32 	%r2550, %r2547, %r2549;
	add.s32 	%r2551, %r2512, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2551, 5;
	shr.b32 	%rhs, %r2551, 27;
	add.u32 	%r2552, %lhs, %rhs;
	}
	add.s32 	%r2553, %r2546, %r2552;
	add.s32 	%r2554, %r2509, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2554, 5;
	shr.b32 	%rhs, %r2554, 27;
	add.u32 	%r2555, %lhs, %rhs;
	}
	add.s32 	%r2556, %r2545, %r2555;
	add.s32 	%r2557, %r2506, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2557, 5;
	shr.b32 	%rhs, %r2557, 27;
	add.u32 	%r2558, %lhs, %rhs;
	}
	add.s32 	%r2559, %r2544, %r2558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2513, 30;
	shr.b32 	%rhs, %r2513, 2;
	add.u32 	%r2560, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2510, 30;
	shr.b32 	%rhs, %r2510, 2;
	add.u32 	%r2561, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2507, 30;
	shr.b32 	%rhs, %r2507, 2;
	add.u32 	%r2562, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2504, 30;
	shr.b32 	%rhs, %r2504, 2;
	add.u32 	%r2563, %lhs, %rhs;
	}
	xor.b32  	%r2564, %r222, %r755;
	add.s32 	%r2565, %r2475, %r2564;
	xor.b32  	%r2566, %r222, %r754;
	add.s32 	%r2567, %r2474, %r2566;
	xor.b32  	%r2568, %r222, %r753;
	add.s32 	%r2569, %r2473, %r2568;
	xor.b32  	%r2570, %r222, %r752;
	add.s32 	%r2571, %r2472, %r2570;
	xor.b32  	%r2572, %r2557, %r2516;
	xor.b32  	%r2573, %r2554, %r2517;
	xor.b32  	%r2574, %r2551, %r2518;
	xor.b32  	%r2575, %r2548, %r2519;
	xor.b32  	%r2576, %r2557, %r2563;
	xor.b32  	%r2577, %r2554, %r2562;
	xor.b32  	%r2578, %r2551, %r2561;
	xor.b32  	%r2579, %r2548, %r2560;
	and.b32  	%r2580, %r2579, %r2575;
	and.b32  	%r2581, %r2578, %r2574;
	and.b32  	%r2582, %r2577, %r2573;
	and.b32  	%r2583, %r2576, %r2572;
	xor.b32  	%r2584, %r2583, %r2557;
	xor.b32  	%r2585, %r2582, %r2554;
	xor.b32  	%r2586, %r2581, %r2551;
	xor.b32  	%r2587, %r2580, %r2548;
	add.s32 	%r2588, %r2571, %r2587;
	add.s32 	%r2589, %r2569, %r2586;
	add.s32 	%r2590, %r2567, %r2585;
	add.s32 	%r2591, %r2565, %r2584;
	add.s32 	%r2592, %r2559, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2592, 5;
	shr.b32 	%rhs, %r2592, 27;
	add.u32 	%r2593, %lhs, %rhs;
	}
	add.s32 	%r2594, %r2591, %r2593;
	add.s32 	%r2595, %r2556, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2595, 5;
	shr.b32 	%rhs, %r2595, 27;
	add.u32 	%r2596, %lhs, %rhs;
	}
	add.s32 	%r2597, %r2590, %r2596;
	add.s32 	%r2598, %r2553, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2598, 5;
	shr.b32 	%rhs, %r2598, 27;
	add.u32 	%r2599, %lhs, %rhs;
	}
	add.s32 	%r2600, %r2589, %r2599;
	add.s32 	%r2601, %r2550, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2601, 5;
	shr.b32 	%rhs, %r2601, 27;
	add.u32 	%r2602, %lhs, %rhs;
	}
	add.s32 	%r2603, %r2588, %r2602;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2557, 30;
	shr.b32 	%rhs, %r2557, 2;
	add.u32 	%r2604, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2554, 30;
	shr.b32 	%rhs, %r2554, 2;
	add.u32 	%r2605, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2551, 30;
	shr.b32 	%rhs, %r2551, 2;
	add.u32 	%r2606, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2548, 30;
	shr.b32 	%rhs, %r2548, 2;
	add.u32 	%r2607, %lhs, %rhs;
	}
	xor.b32  	%r2608, %r226, %r756;
	xor.b32  	%r2609, %r2608, %r723;
	add.s32 	%r2610, %r2519, %r2609;
	xor.b32  	%r2611, %r226, %r757;
	xor.b32  	%r2612, %r2611, %r722;
	add.s32 	%r2613, %r2518, %r2612;
	xor.b32  	%r2614, %r226, %r758;
	xor.b32  	%r2615, %r2614, %r721;
	add.s32 	%r2616, %r2517, %r2615;
	xor.b32  	%r2617, %r226, %r759;
	xor.b32  	%r2618, %r2617, %r720;
	add.s32 	%r2619, %r2516, %r2618;
	xor.b32  	%r2620, %r2601, %r2560;
	xor.b32  	%r2621, %r2598, %r2561;
	xor.b32  	%r2622, %r2595, %r2562;
	xor.b32  	%r2623, %r2592, %r2563;
	xor.b32  	%r2624, %r2601, %r2607;
	xor.b32  	%r2625, %r2598, %r2606;
	xor.b32  	%r2626, %r2595, %r2605;
	xor.b32  	%r2627, %r2592, %r2604;
	and.b32  	%r2628, %r2627, %r2623;
	and.b32  	%r2629, %r2626, %r2622;
	and.b32  	%r2630, %r2625, %r2621;
	and.b32  	%r2631, %r2624, %r2620;
	xor.b32  	%r2632, %r2631, %r2601;
	xor.b32  	%r2633, %r2630, %r2598;
	xor.b32  	%r2634, %r2629, %r2595;
	xor.b32  	%r2635, %r2628, %r2592;
	add.s32 	%r2636, %r2619, %r2635;
	add.s32 	%r2637, %r2616, %r2634;
	add.s32 	%r2638, %r2613, %r2633;
	add.s32 	%r2639, %r2610, %r2632;
	add.s32 	%r2640, %r2603, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2640, 5;
	shr.b32 	%rhs, %r2640, 27;
	add.u32 	%r2641, %lhs, %rhs;
	}
	add.s32 	%r2642, %r2639, %r2641;
	add.s32 	%r2643, %r2600, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2643, 5;
	shr.b32 	%rhs, %r2643, 27;
	add.u32 	%r2644, %lhs, %rhs;
	}
	add.s32 	%r2645, %r2638, %r2644;
	add.s32 	%r2646, %r2597, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2646, 5;
	shr.b32 	%rhs, %r2646, 27;
	add.u32 	%r2647, %lhs, %rhs;
	}
	add.s32 	%r2648, %r2637, %r2647;
	add.s32 	%r2649, %r2594, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2649, 5;
	shr.b32 	%rhs, %r2649, 27;
	add.u32 	%r2650, %lhs, %rhs;
	}
	add.s32 	%r2651, %r2636, %r2650;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2592, 30;
	shr.b32 	%rhs, %r2592, 2;
	add.u32 	%r2652, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2595, 30;
	shr.b32 	%rhs, %r2595, 2;
	add.u32 	%r2653, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2598, 30;
	shr.b32 	%rhs, %r2598, 2;
	add.u32 	%r2654, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2601, 30;
	shr.b32 	%rhs, %r2601, 2;
	add.u32 	%r2655, %lhs, %rhs;
	}
	xor.b32  	%r2656, %r2640, %r2607;
	xor.b32  	%r2657, %r2643, %r2606;
	xor.b32  	%r2658, %r2646, %r2605;
	xor.b32  	%r2659, %r2649, %r2604;
	xor.b32  	%r2660, %r2640, %r2655;
	xor.b32  	%r2661, %r2643, %r2654;
	xor.b32  	%r2662, %r2646, %r2653;
	xor.b32  	%r2663, %r2649, %r2652;
	and.b32  	%r2664, %r2663, %r2659;
	and.b32  	%r2665, %r2662, %r2658;
	and.b32  	%r2666, %r2661, %r2657;
	and.b32  	%r2667, %r2660, %r2656;
	xor.b32  	%r2668, %r2667, %r2640;
	xor.b32  	%r2669, %r2666, %r2643;
	xor.b32  	%r2670, %r2665, %r2646;
	xor.b32  	%r2671, %r2664, %r2649;
	add.s32 	%r2672, %r2560, %r230;
	add.s32 	%r2673, %r2561, %r230;
	add.s32 	%r2674, %r2562, %r230;
	add.s32 	%r2675, %r2563, %r230;
	add.s32 	%r2676, %r2675, %r2671;
	add.s32 	%r2677, %r2674, %r2670;
	add.s32 	%r2678, %r2673, %r2669;
	add.s32 	%r2679, %r2672, %r2668;
	add.s32 	%r2680, %r2651, -1894007588;
	add.s32 	%r2681, %r2648, -1894007588;
	add.s32 	%r2682, %r2645, -1894007588;
	add.s32 	%r2683, %r2642, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2680, 5;
	shr.b32 	%rhs, %r2680, 27;
	add.u32 	%r2684, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2681, 5;
	shr.b32 	%rhs, %r2681, 27;
	add.u32 	%r2685, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2682, 5;
	shr.b32 	%rhs, %r2682, 27;
	add.u32 	%r2686, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2683, 5;
	shr.b32 	%rhs, %r2683, 27;
	add.u32 	%r2687, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2649, 30;
	shr.b32 	%rhs, %r2649, 2;
	add.u32 	%r2688, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2646, 30;
	shr.b32 	%rhs, %r2646, 2;
	add.u32 	%r2689, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2643, 30;
	shr.b32 	%rhs, %r2643, 2;
	add.u32 	%r2690, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2640, 30;
	shr.b32 	%rhs, %r2640, 2;
	add.u32 	%r2691, %lhs, %rhs;
	}
	xor.b32  	%r2692, %r234, %r696;
	xor.b32  	%r2693, %r2692, %r708;
	xor.b32  	%r2694, %r2693, %r719;
	add.s32 	%r2695, %r2607, %r2694;
	xor.b32  	%r2696, %r234, %r697;
	xor.b32  	%r2697, %r2696, %r709;
	xor.b32  	%r2698, %r2697, %r718;
	add.s32 	%r2699, %r2606, %r2698;
	xor.b32  	%r2700, %r234, %r698;
	xor.b32  	%r2701, %r2700, %r710;
	xor.b32  	%r2702, %r2701, %r717;
	add.s32 	%r2703, %r2605, %r2702;
	xor.b32  	%r2704, %r234, %r699;
	xor.b32  	%r2705, %r2704, %r711;
	xor.b32  	%r2706, %r2705, %r716;
	add.s32 	%r2707, %r2604, %r2706;
	xor.b32  	%r2708, %r2683, %r2655;
	xor.b32  	%r2709, %r2682, %r2654;
	xor.b32  	%r2710, %r2681, %r2653;
	xor.b32  	%r2711, %r2680, %r2652;
	xor.b32  	%r2712, %r2683, %r2691;
	xor.b32  	%r2713, %r2682, %r2690;
	xor.b32  	%r2714, %r2681, %r2689;
	xor.b32  	%r2715, %r2680, %r2688;
	and.b32  	%r2716, %r2715, %r2711;
	and.b32  	%r2717, %r2714, %r2710;
	and.b32  	%r2718, %r2713, %r2709;
	and.b32  	%r2719, %r2712, %r2708;
	xor.b32  	%r2720, %r2719, %r2683;
	xor.b32  	%r2721, %r2718, %r2682;
	xor.b32  	%r2722, %r2717, %r2681;
	xor.b32  	%r2723, %r2716, %r2680;
	add.s32 	%r2724, %r2707, %r2723;
	add.s32 	%r2725, %r2703, %r2722;
	add.s32 	%r2726, %r2699, %r2721;
	add.s32 	%r2727, %r2695, %r2720;
	add.s32 	%r2728, %r2679, %r2687;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2728, 5;
	shr.b32 	%rhs, %r2728, 27;
	add.u32 	%r2729, %lhs, %rhs;
	}
	add.s32 	%r2730, %r2727, %r2729;
	add.s32 	%r2731, %r2678, %r2686;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2731, 5;
	shr.b32 	%rhs, %r2731, 27;
	add.u32 	%r2732, %lhs, %rhs;
	}
	add.s32 	%r2733, %r2726, %r2732;
	add.s32 	%r2734, %r2677, %r2685;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2734, 5;
	shr.b32 	%rhs, %r2734, 27;
	add.u32 	%r2735, %lhs, %rhs;
	}
	add.s32 	%r2736, %r2725, %r2735;
	add.s32 	%r2737, %r2676, %r2684;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2737, 5;
	shr.b32 	%rhs, %r2737, 27;
	add.u32 	%r2738, %lhs, %rhs;
	}
	add.s32 	%r2739, %r2724, %r2738;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2683, 30;
	shr.b32 	%rhs, %r2683, 2;
	add.u32 	%r2740, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2682, 30;
	shr.b32 	%rhs, %r2682, 2;
	add.u32 	%r2741, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2681, 30;
	shr.b32 	%rhs, %r2681, 2;
	add.u32 	%r2742, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2680, 30;
	shr.b32 	%rhs, %r2680, 2;
	add.u32 	%r2743, %lhs, %rhs;
	}
	xor.b32  	%r2744, %r238, %r727;
	add.s32 	%r2745, %r2652, %r2744;
	xor.b32  	%r2746, %r238, %r726;
	add.s32 	%r2747, %r2653, %r2746;
	xor.b32  	%r2748, %r238, %r725;
	add.s32 	%r2749, %r2654, %r2748;
	xor.b32  	%r2750, %r238, %r724;
	add.s32 	%r2751, %r2655, %r2750;
	xor.b32  	%r2752, %r2737, %r2688;
	xor.b32  	%r2753, %r2734, %r2689;
	xor.b32  	%r2754, %r2731, %r2690;
	xor.b32  	%r2755, %r2728, %r2691;
	xor.b32  	%r2756, %r2737, %r2743;
	xor.b32  	%r2757, %r2734, %r2742;
	xor.b32  	%r2758, %r2731, %r2741;
	xor.b32  	%r2759, %r2728, %r2740;
	and.b32  	%r2760, %r2759, %r2755;
	and.b32  	%r2761, %r2758, %r2754;
	and.b32  	%r2762, %r2757, %r2753;
	and.b32  	%r2763, %r2756, %r2752;
	xor.b32  	%r2764, %r2763, %r2737;
	xor.b32  	%r2765, %r2762, %r2734;
	xor.b32  	%r2766, %r2761, %r2731;
	xor.b32  	%r2767, %r2760, %r2728;
	add.s32 	%r2768, %r2751, %r2767;
	add.s32 	%r2769, %r2749, %r2766;
	add.s32 	%r2770, %r2747, %r2765;
	add.s32 	%r2771, %r2745, %r2764;
	add.s32 	%r2772, %r2739, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2772, 5;
	shr.b32 	%rhs, %r2772, 27;
	add.u32 	%r2773, %lhs, %rhs;
	}
	add.s32 	%r2774, %r2771, %r2773;
	add.s32 	%r2775, %r2736, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2775, 5;
	shr.b32 	%rhs, %r2775, 27;
	add.u32 	%r2776, %lhs, %rhs;
	}
	add.s32 	%r2777, %r2770, %r2776;
	add.s32 	%r2778, %r2733, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2778, 5;
	shr.b32 	%rhs, %r2778, 27;
	add.u32 	%r2779, %lhs, %rhs;
	}
	add.s32 	%r2780, %r2769, %r2779;
	add.s32 	%r2781, %r2730, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2781, 5;
	shr.b32 	%rhs, %r2781, 27;
	add.u32 	%r2782, %lhs, %rhs;
	}
	add.s32 	%r2783, %r2768, %r2782;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2737, 30;
	shr.b32 	%rhs, %r2737, 2;
	add.u32 	%r2784, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2734, 30;
	shr.b32 	%rhs, %r2734, 2;
	add.u32 	%r2785, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2731, 30;
	shr.b32 	%rhs, %r2731, 2;
	add.u32 	%r2786, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2728, 30;
	shr.b32 	%rhs, %r2728, 2;
	add.u32 	%r2787, %lhs, %rhs;
	}
	xor.b32  	%r2788, %r242, %r767;
	xor.b32  	%r2789, %r2788, %r708;
	xor.b32  	%r2790, %r2789, %r715;
	add.s32 	%r2791, %r2691, %r2790;
	xor.b32  	%r2792, %r242, %r766;
	xor.b32  	%r2793, %r2792, %r709;
	xor.b32  	%r2794, %r2793, %r714;
	add.s32 	%r2795, %r2690, %r2794;
	xor.b32  	%r2796, %r242, %r765;
	xor.b32  	%r2797, %r2796, %r710;
	xor.b32  	%r2798, %r2797, %r713;
	add.s32 	%r2799, %r2689, %r2798;
	xor.b32  	%r2800, %r242, %r764;
	xor.b32  	%r2801, %r2800, %r711;
	xor.b32  	%r2802, %r2801, %r712;
	add.s32 	%r2803, %r2688, %r2802;
	xor.b32  	%r2804, %r2781, %r2740;
	xor.b32  	%r2805, %r2778, %r2741;
	xor.b32  	%r2806, %r2775, %r2742;
	xor.b32  	%r2807, %r2772, %r2743;
	xor.b32  	%r2808, %r2781, %r2787;
	xor.b32  	%r2809, %r2778, %r2786;
	xor.b32  	%r2810, %r2775, %r2785;
	xor.b32  	%r2811, %r2772, %r2784;
	and.b32  	%r2812, %r2811, %r2807;
	and.b32  	%r2813, %r2810, %r2806;
	and.b32  	%r2814, %r2809, %r2805;
	and.b32  	%r2815, %r2808, %r2804;
	xor.b32  	%r2816, %r2815, %r2781;
	xor.b32  	%r2817, %r2814, %r2778;
	xor.b32  	%r2818, %r2813, %r2775;
	xor.b32  	%r2819, %r2812, %r2772;
	add.s32 	%r2820, %r2803, %r2819;
	add.s32 	%r2821, %r2799, %r2818;
	add.s32 	%r2822, %r2795, %r2817;
	add.s32 	%r2823, %r2791, %r2816;
	add.s32 	%r2824, %r2783, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2824, 5;
	shr.b32 	%rhs, %r2824, 27;
	add.u32 	%r2825, %lhs, %rhs;
	}
	add.s32 	%r2826, %r2823, %r2825;
	add.s32 	%r2827, %r2780, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2827, 5;
	shr.b32 	%rhs, %r2827, 27;
	add.u32 	%r2828, %lhs, %rhs;
	}
	add.s32 	%r2829, %r2822, %r2828;
	add.s32 	%r2830, %r2777, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2830, 5;
	shr.b32 	%rhs, %r2830, 27;
	add.u32 	%r2831, %lhs, %rhs;
	}
	add.s32 	%r2832, %r2821, %r2831;
	add.s32 	%r2833, %r2774, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2833, 5;
	shr.b32 	%rhs, %r2833, 27;
	add.u32 	%r2834, %lhs, %rhs;
	}
	add.s32 	%r2835, %r2820, %r2834;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2781, 30;
	shr.b32 	%rhs, %r2781, 2;
	add.u32 	%r2836, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2778, 30;
	shr.b32 	%rhs, %r2778, 2;
	add.u32 	%r2837, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2775, 30;
	shr.b32 	%rhs, %r2775, 2;
	add.u32 	%r2838, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2772, 30;
	shr.b32 	%rhs, %r2772, 2;
	add.u32 	%r2839, %lhs, %rhs;
	}
	xor.b32  	%r2840, %r246, %r700;
	add.s32 	%r2841, %r2743, %r2840;
	xor.b32  	%r2842, %r246, %r701;
	add.s32 	%r2843, %r2742, %r2842;
	xor.b32  	%r2844, %r246, %r702;
	add.s32 	%r2845, %r2741, %r2844;
	xor.b32  	%r2846, %r246, %r703;
	add.s32 	%r2847, %r2740, %r2846;
	xor.b32  	%r2848, %r2833, %r2784;
	xor.b32  	%r2849, %r2830, %r2785;
	xor.b32  	%r2850, %r2827, %r2786;
	xor.b32  	%r2851, %r2824, %r2787;
	xor.b32  	%r2852, %r2833, %r2839;
	xor.b32  	%r2853, %r2830, %r2838;
	xor.b32  	%r2854, %r2827, %r2837;
	xor.b32  	%r2855, %r2824, %r2836;
	and.b32  	%r2856, %r2855, %r2851;
	and.b32  	%r2857, %r2854, %r2850;
	and.b32  	%r2858, %r2853, %r2849;
	and.b32  	%r2859, %r2852, %r2848;
	xor.b32  	%r2860, %r2859, %r2833;
	xor.b32  	%r2861, %r2858, %r2830;
	xor.b32  	%r2862, %r2857, %r2827;
	xor.b32  	%r2863, %r2856, %r2824;
	add.s32 	%r2864, %r2847, %r2863;
	add.s32 	%r2865, %r2845, %r2862;
	add.s32 	%r2866, %r2843, %r2861;
	add.s32 	%r2867, %r2841, %r2860;
	add.s32 	%r2868, %r2835, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2868, 5;
	shr.b32 	%rhs, %r2868, 27;
	add.u32 	%r2869, %lhs, %rhs;
	}
	add.s32 	%r2870, %r2867, %r2869;
	add.s32 	%r2871, %r2832, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2871, 5;
	shr.b32 	%rhs, %r2871, 27;
	add.u32 	%r2872, %lhs, %rhs;
	}
	add.s32 	%r2873, %r2866, %r2872;
	add.s32 	%r2874, %r2829, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2874, 5;
	shr.b32 	%rhs, %r2874, 27;
	add.u32 	%r2875, %lhs, %rhs;
	}
	add.s32 	%r2876, %r2865, %r2875;
	add.s32 	%r2877, %r2826, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2877, 5;
	shr.b32 	%rhs, %r2877, 27;
	add.u32 	%r2878, %lhs, %rhs;
	}
	add.s32 	%r2879, %r2864, %r2878;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2833, 30;
	shr.b32 	%rhs, %r2833, 2;
	add.u32 	%r2880, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2830, 30;
	shr.b32 	%rhs, %r2830, 2;
	add.u32 	%r2881, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2827, 30;
	shr.b32 	%rhs, %r2827, 2;
	add.u32 	%r2882, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2824, 30;
	shr.b32 	%rhs, %r2824, 2;
	add.u32 	%r2883, %lhs, %rhs;
	}
	xor.b32  	%r2884, %r250, %r756;
	xor.b32  	%r2885, %r2884, %r731;
	add.s32 	%r2886, %r2787, %r2885;
	xor.b32  	%r2887, %r250, %r757;
	xor.b32  	%r2888, %r2887, %r730;
	add.s32 	%r2889, %r2786, %r2888;
	xor.b32  	%r2890, %r250, %r758;
	xor.b32  	%r2891, %r2890, %r729;
	add.s32 	%r2892, %r2785, %r2891;
	xor.b32  	%r2893, %r250, %r759;
	xor.b32  	%r2894, %r2893, %r728;
	add.s32 	%r2895, %r2784, %r2894;
	xor.b32  	%r2896, %r2877, %r2836;
	xor.b32  	%r2897, %r2874, %r2837;
	xor.b32  	%r2898, %r2871, %r2838;
	xor.b32  	%r2899, %r2868, %r2839;
	xor.b32  	%r2900, %r2877, %r2883;
	xor.b32  	%r2901, %r2874, %r2882;
	xor.b32  	%r2902, %r2871, %r2881;
	xor.b32  	%r2903, %r2868, %r2880;
	and.b32  	%r2904, %r2903, %r2899;
	and.b32  	%r2905, %r2902, %r2898;
	and.b32  	%r2906, %r2901, %r2897;
	and.b32  	%r2907, %r2900, %r2896;
	xor.b32  	%r2908, %r2907, %r2877;
	xor.b32  	%r2909, %r2906, %r2874;
	xor.b32  	%r2910, %r2905, %r2871;
	xor.b32  	%r2911, %r2904, %r2868;
	add.s32 	%r2912, %r2895, %r2911;
	add.s32 	%r2913, %r2892, %r2910;
	add.s32 	%r2914, %r2889, %r2909;
	add.s32 	%r2915, %r2886, %r2908;
	add.s32 	%r2916, %r2879, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2916, 5;
	shr.b32 	%rhs, %r2916, 27;
	add.u32 	%r2917, %lhs, %rhs;
	}
	add.s32 	%r2918, %r2915, %r2917;
	add.s32 	%r2919, %r2876, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2919, 5;
	shr.b32 	%rhs, %r2919, 27;
	add.u32 	%r2920, %lhs, %rhs;
	}
	add.s32 	%r2921, %r2914, %r2920;
	add.s32 	%r2922, %r2873, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2922, 5;
	shr.b32 	%rhs, %r2922, 27;
	add.u32 	%r2923, %lhs, %rhs;
	}
	add.s32 	%r2924, %r2913, %r2923;
	add.s32 	%r2925, %r2870, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2925, 5;
	shr.b32 	%rhs, %r2925, 27;
	add.u32 	%r2926, %lhs, %rhs;
	}
	add.s32 	%r2927, %r2912, %r2926;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2877, 30;
	shr.b32 	%rhs, %r2877, 2;
	add.u32 	%r2928, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2874, 30;
	shr.b32 	%rhs, %r2874, 2;
	add.u32 	%r2929, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2871, 30;
	shr.b32 	%rhs, %r2871, 2;
	add.u32 	%r2930, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2868, 30;
	shr.b32 	%rhs, %r2868, 2;
	add.u32 	%r2931, %lhs, %rhs;
	}
	xor.b32  	%r2932, %r254, %r763;
	add.s32 	%r2933, %r2839, %r2932;
	xor.b32  	%r2934, %r254, %r762;
	add.s32 	%r2935, %r2838, %r2934;
	xor.b32  	%r2936, %r254, %r761;
	add.s32 	%r2937, %r2837, %r2936;
	xor.b32  	%r2938, %r254, %r760;
	add.s32 	%r2939, %r2836, %r2938;
	xor.b32  	%r2940, %r2925, %r2880;
	xor.b32  	%r2941, %r2922, %r2881;
	xor.b32  	%r2942, %r2919, %r2882;
	xor.b32  	%r2943, %r2916, %r2883;
	xor.b32  	%r2944, %r2925, %r2931;
	xor.b32  	%r2945, %r2922, %r2930;
	xor.b32  	%r2946, %r2919, %r2929;
	xor.b32  	%r2947, %r2916, %r2928;
	and.b32  	%r2948, %r2947, %r2943;
	and.b32  	%r2949, %r2946, %r2942;
	and.b32  	%r2950, %r2945, %r2941;
	and.b32  	%r2951, %r2944, %r2940;
	xor.b32  	%r2952, %r2951, %r2925;
	xor.b32  	%r2953, %r2950, %r2922;
	xor.b32  	%r2954, %r2949, %r2919;
	xor.b32  	%r2955, %r2948, %r2916;
	add.s32 	%r2956, %r2939, %r2955;
	add.s32 	%r2957, %r2937, %r2954;
	add.s32 	%r2958, %r2935, %r2953;
	add.s32 	%r2959, %r2933, %r2952;
	add.s32 	%r2960, %r2927, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2960, 5;
	shr.b32 	%rhs, %r2960, 27;
	add.u32 	%r2961, %lhs, %rhs;
	}
	add.s32 	%r2962, %r2959, %r2961;
	add.s32 	%r2963, %r2924, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2963, 5;
	shr.b32 	%rhs, %r2963, 27;
	add.u32 	%r2964, %lhs, %rhs;
	}
	add.s32 	%r2965, %r2958, %r2964;
	add.s32 	%r2966, %r2921, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2966, 5;
	shr.b32 	%rhs, %r2966, 27;
	add.u32 	%r2967, %lhs, %rhs;
	}
	add.s32 	%r2968, %r2957, %r2967;
	add.s32 	%r2969, %r2918, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2969, 5;
	shr.b32 	%rhs, %r2969, 27;
	add.u32 	%r2970, %lhs, %rhs;
	}
	add.s32 	%r2971, %r2956, %r2970;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2916, 30;
	shr.b32 	%rhs, %r2916, 2;
	add.u32 	%r2972, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2919, 30;
	shr.b32 	%rhs, %r2919, 2;
	add.u32 	%r2973, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2922, 30;
	shr.b32 	%rhs, %r2922, 2;
	add.u32 	%r2974, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2925, 30;
	shr.b32 	%rhs, %r2925, 2;
	add.u32 	%r2975, %lhs, %rhs;
	}
	xor.b32  	%r2976, %r258, %r687;
	xor.b32  	%r2977, %r2976, %r760;
	xor.b32  	%r2978, %r2977, %r696;
	xor.b32  	%r2979, %r2978, %r724;
	add.s32 	%r2980, %r2883, %r2979;
	xor.b32  	%r2981, %r258, %r686;
	xor.b32  	%r2982, %r2981, %r761;
	xor.b32  	%r2983, %r2982, %r697;
	xor.b32  	%r2984, %r2983, %r725;
	add.s32 	%r2985, %r2882, %r2984;
	xor.b32  	%r2986, %r258, %r685;
	xor.b32  	%r2987, %r2986, %r762;
	xor.b32  	%r2988, %r2987, %r698;
	xor.b32  	%r2989, %r2988, %r726;
	add.s32 	%r2990, %r2881, %r2989;
	xor.b32  	%r2991, %r258, %r684;
	xor.b32  	%r2992, %r2991, %r763;
	xor.b32  	%r2993, %r2992, %r699;
	xor.b32  	%r2994, %r2993, %r727;
	add.s32 	%r2995, %r2880, %r2994;
	xor.b32  	%r2996, %r2960, %r2975;
	xor.b32  	%r2997, %r2963, %r2974;
	xor.b32  	%r2998, %r2966, %r2973;
	xor.b32  	%r2999, %r2969, %r2972;
	xor.b32  	%r3000, %r2999, %r2928;
	xor.b32  	%r3001, %r2998, %r2929;
	xor.b32  	%r3002, %r2997, %r2930;
	xor.b32  	%r3003, %r2996, %r2931;
	add.s32 	%r3004, %r2995, %r3003;
	add.s32 	%r3005, %r2990, %r3002;
	add.s32 	%r3006, %r2985, %r3001;
	add.s32 	%r3007, %r2980, %r3000;
	add.s32 	%r3008, %r2971, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3008, 5;
	shr.b32 	%rhs, %r3008, 27;
	add.u32 	%r3009, %lhs, %rhs;
	}
	add.s32 	%r3010, %r3007, %r3009;
	add.s32 	%r3011, %r2968, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3011, 5;
	shr.b32 	%rhs, %r3011, 27;
	add.u32 	%r3012, %lhs, %rhs;
	}
	add.s32 	%r3013, %r3006, %r3012;
	add.s32 	%r3014, %r2965, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3014, 5;
	shr.b32 	%rhs, %r3014, 27;
	add.u32 	%r3015, %lhs, %rhs;
	}
	add.s32 	%r3016, %r3005, %r3015;
	add.s32 	%r3017, %r2962, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3017, 5;
	shr.b32 	%rhs, %r3017, 27;
	add.u32 	%r3018, %lhs, %rhs;
	}
	add.s32 	%r3019, %r3004, %r3018;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2960, 30;
	shr.b32 	%rhs, %r2960, 2;
	add.u32 	%r3020, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2963, 30;
	shr.b32 	%rhs, %r2963, 2;
	add.u32 	%r3021, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2966, 30;
	shr.b32 	%rhs, %r2966, 2;
	add.u32 	%r3022, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2969, 30;
	shr.b32 	%rhs, %r2969, 2;
	add.u32 	%r3023, %lhs, %rhs;
	}
	xor.b32  	%r3024, %r262, %r735;
	add.s32 	%r3025, %r2931, %r3024;
	xor.b32  	%r3026, %r262, %r734;
	add.s32 	%r3027, %r2930, %r3026;
	xor.b32  	%r3028, %r262, %r733;
	add.s32 	%r3029, %r2929, %r3028;
	xor.b32  	%r3030, %r262, %r732;
	add.s32 	%r3031, %r2928, %r3030;
	xor.b32  	%r3032, %r3008, %r3023;
	xor.b32  	%r3033, %r3011, %r3022;
	xor.b32  	%r3034, %r3014, %r3021;
	xor.b32  	%r3035, %r3017, %r3020;
	xor.b32  	%r3036, %r3035, %r2975;
	xor.b32  	%r3037, %r3034, %r2974;
	xor.b32  	%r3038, %r3033, %r2973;
	xor.b32  	%r3039, %r3032, %r2972;
	add.s32 	%r3040, %r3031, %r3039;
	add.s32 	%r3041, %r3029, %r3038;
	add.s32 	%r3042, %r3027, %r3037;
	add.s32 	%r3043, %r3025, %r3036;
	add.s32 	%r3044, %r3019, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3044, 5;
	shr.b32 	%rhs, %r3044, 27;
	add.u32 	%r3045, %lhs, %rhs;
	}
	add.s32 	%r3046, %r3043, %r3045;
	add.s32 	%r3047, %r3016, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3047, 5;
	shr.b32 	%rhs, %r3047, 27;
	add.u32 	%r3048, %lhs, %rhs;
	}
	add.s32 	%r3049, %r3042, %r3048;
	add.s32 	%r3050, %r3013, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3050, 5;
	shr.b32 	%rhs, %r3050, 27;
	add.u32 	%r3051, %lhs, %rhs;
	}
	add.s32 	%r3052, %r3041, %r3051;
	add.s32 	%r3053, %r3010, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3053, 5;
	shr.b32 	%rhs, %r3053, 27;
	add.u32 	%r3054, %lhs, %rhs;
	}
	add.s32 	%r3055, %r3040, %r3054;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3008, 30;
	shr.b32 	%rhs, %r3008, 2;
	add.u32 	%r3056, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3011, 30;
	shr.b32 	%rhs, %r3011, 2;
	add.u32 	%r3057, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3014, 30;
	shr.b32 	%rhs, %r3014, 2;
	add.u32 	%r3058, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3017, 30;
	shr.b32 	%rhs, %r3017, 2;
	add.u32 	%r3059, %lhs, %rhs;
	}
	xor.b32  	%r3060, %r266, %r752;
	xor.b32  	%r3061, %r3060, %r760;
	add.s32 	%r3062, %r2972, %r3061;
	xor.b32  	%r3063, %r266, %r753;
	xor.b32  	%r3064, %r3063, %r761;
	add.s32 	%r3065, %r2973, %r3064;
	xor.b32  	%r3066, %r266, %r754;
	xor.b32  	%r3067, %r3066, %r762;
	add.s32 	%r3068, %r2974, %r3067;
	xor.b32  	%r3069, %r266, %r755;
	xor.b32  	%r3070, %r3069, %r763;
	add.s32 	%r3071, %r2975, %r3070;
	xor.b32  	%r3072, %r3044, %r3059;
	xor.b32  	%r3073, %r3047, %r3058;
	xor.b32  	%r3074, %r3050, %r3057;
	xor.b32  	%r3075, %r3053, %r3056;
	xor.b32  	%r3076, %r3075, %r3023;
	xor.b32  	%r3077, %r3074, %r3022;
	xor.b32  	%r3078, %r3073, %r3021;
	xor.b32  	%r3079, %r3072, %r3020;
	add.s32 	%r3080, %r3071, %r3079;
	add.s32 	%r3081, %r3068, %r3078;
	add.s32 	%r3082, %r3065, %r3077;
	add.s32 	%r3083, %r3062, %r3076;
	add.s32 	%r3084, %r3055, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3084, 5;
	shr.b32 	%rhs, %r3084, 27;
	add.u32 	%r3085, %lhs, %rhs;
	}
	add.s32 	%r3086, %r3083, %r3085;
	add.s32 	%r3087, %r3052, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3087, 5;
	shr.b32 	%rhs, %r3087, 27;
	add.u32 	%r3088, %lhs, %rhs;
	}
	add.s32 	%r3089, %r3082, %r3088;
	add.s32 	%r3090, %r3049, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3090, 5;
	shr.b32 	%rhs, %r3090, 27;
	add.u32 	%r3091, %lhs, %rhs;
	}
	add.s32 	%r3092, %r3081, %r3091;
	add.s32 	%r3093, %r3046, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3093, 5;
	shr.b32 	%rhs, %r3093, 27;
	add.u32 	%r3094, %lhs, %rhs;
	}
	add.s32 	%r3095, %r3080, %r3094;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3044, 30;
	shr.b32 	%rhs, %r3044, 2;
	add.u32 	%r3096, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3047, 30;
	shr.b32 	%rhs, %r3047, 2;
	add.u32 	%r3097, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3050, 30;
	shr.b32 	%rhs, %r3050, 2;
	add.u32 	%r3098, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3053, 30;
	shr.b32 	%rhs, %r3053, 2;
	add.u32 	%r3099, %lhs, %rhs;
	}
	xor.b32  	%r3100, %r270, %r700;
	add.s32 	%r3101, %r3020, %r3100;
	xor.b32  	%r3102, %r270, %r701;
	add.s32 	%r3103, %r3021, %r3102;
	xor.b32  	%r3104, %r270, %r702;
	add.s32 	%r3105, %r3022, %r3104;
	xor.b32  	%r3106, %r270, %r703;
	add.s32 	%r3107, %r3023, %r3106;
	xor.b32  	%r3108, %r3084, %r3099;
	xor.b32  	%r3109, %r3087, %r3098;
	xor.b32  	%r3110, %r3090, %r3097;
	xor.b32  	%r3111, %r3093, %r3096;
	xor.b32  	%r3112, %r3111, %r3059;
	xor.b32  	%r3113, %r3110, %r3058;
	xor.b32  	%r3114, %r3109, %r3057;
	xor.b32  	%r3115, %r3108, %r3056;
	add.s32 	%r3116, %r3107, %r3115;
	add.s32 	%r3117, %r3105, %r3114;
	add.s32 	%r3118, %r3103, %r3113;
	add.s32 	%r3119, %r3101, %r3112;
	add.s32 	%r3120, %r3095, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3120, 5;
	shr.b32 	%rhs, %r3120, 27;
	add.u32 	%r3121, %lhs, %rhs;
	}
	add.s32 	%r3122, %r3119, %r3121;
	add.s32 	%r3123, %r3092, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3123, 5;
	shr.b32 	%rhs, %r3123, 27;
	add.u32 	%r3124, %lhs, %rhs;
	}
	add.s32 	%r3125, %r3118, %r3124;
	add.s32 	%r3126, %r3089, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3126, 5;
	shr.b32 	%rhs, %r3126, 27;
	add.u32 	%r3127, %lhs, %rhs;
	}
	add.s32 	%r3128, %r3117, %r3127;
	add.s32 	%r3129, %r3086, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3129, 5;
	shr.b32 	%rhs, %r3129, 27;
	add.u32 	%r3130, %lhs, %rhs;
	}
	add.s32 	%r3131, %r3116, %r3130;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3084, 30;
	shr.b32 	%rhs, %r3084, 2;
	add.u32 	%r3132, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3087, 30;
	shr.b32 	%rhs, %r3087, 2;
	add.u32 	%r3133, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3090, 30;
	shr.b32 	%rhs, %r3090, 2;
	add.u32 	%r3134, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3093, 30;
	shr.b32 	%rhs, %r3093, 2;
	add.u32 	%r3135, %lhs, %rhs;
	}
	xor.b32  	%r3136, %r274, %r767;
	xor.b32  	%r3137, %r3136, %r760;
	xor.b32  	%r3138, %r3137, %r739;
	add.s32 	%r3139, %r3056, %r3138;
	xor.b32  	%r3140, %r274, %r766;
	xor.b32  	%r3141, %r3140, %r761;
	xor.b32  	%r3142, %r3141, %r738;
	add.s32 	%r3143, %r3057, %r3142;
	xor.b32  	%r3144, %r274, %r765;
	xor.b32  	%r3145, %r3144, %r762;
	xor.b32  	%r3146, %r3145, %r737;
	add.s32 	%r3147, %r3058, %r3146;
	xor.b32  	%r3148, %r274, %r764;
	xor.b32  	%r3149, %r3148, %r763;
	xor.b32  	%r3150, %r3149, %r736;
	add.s32 	%r3151, %r3059, %r3150;
	xor.b32  	%r3152, %r3120, %r3135;
	xor.b32  	%r3153, %r3123, %r3134;
	xor.b32  	%r3154, %r3126, %r3133;
	xor.b32  	%r3155, %r3129, %r3132;
	xor.b32  	%r3156, %r3155, %r3099;
	xor.b32  	%r3157, %r3154, %r3098;
	xor.b32  	%r3158, %r3153, %r3097;
	xor.b32  	%r3159, %r3152, %r3096;
	add.s32 	%r3160, %r3151, %r3159;
	add.s32 	%r3161, %r3147, %r3158;
	add.s32 	%r3162, %r3143, %r3157;
	add.s32 	%r3163, %r3139, %r3156;
	add.s32 	%r3164, %r3131, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3164, 5;
	shr.b32 	%rhs, %r3164, 27;
	add.u32 	%r3165, %lhs, %rhs;
	}
	add.s32 	%r3166, %r3163, %r3165;
	add.s32 	%r3167, %r3128, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3167, 5;
	shr.b32 	%rhs, %r3167, 27;
	add.u32 	%r3168, %lhs, %rhs;
	}
	add.s32 	%r3169, %r3162, %r3168;
	add.s32 	%r3170, %r3125, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3170, 5;
	shr.b32 	%rhs, %r3170, 27;
	add.u32 	%r3171, %lhs, %rhs;
	}
	add.s32 	%r3172, %r3161, %r3171;
	add.s32 	%r3173, %r3122, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3173, 5;
	shr.b32 	%rhs, %r3173, 27;
	add.u32 	%r3174, %lhs, %rhs;
	}
	add.s32 	%r3175, %r3160, %r3174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3129, 30;
	shr.b32 	%rhs, %r3129, 2;
	add.u32 	%r3176, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3126, 30;
	shr.b32 	%rhs, %r3126, 2;
	add.u32 	%r3177, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3123, 30;
	shr.b32 	%rhs, %r3123, 2;
	add.u32 	%r3178, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3120, 30;
	shr.b32 	%rhs, %r3120, 2;
	add.u32 	%r3179, %lhs, %rhs;
	}
	xor.b32  	%r3180, %r3173, %r3179;
	xor.b32  	%r3181, %r3170, %r3178;
	xor.b32  	%r3182, %r3167, %r3177;
	xor.b32  	%r3183, %r3164, %r3176;
	xor.b32  	%r3184, %r3183, %r3132;
	xor.b32  	%r3185, %r3182, %r3133;
	xor.b32  	%r3186, %r3181, %r3134;
	xor.b32  	%r3187, %r3180, %r3135;
	add.s32 	%r3188, %r3099, %r278;
	add.s32 	%r3189, %r3098, %r278;
	add.s32 	%r3190, %r3097, %r278;
	add.s32 	%r3191, %r3096, %r278;
	add.s32 	%r3192, %r3191, %r3187;
	add.s32 	%r3193, %r3190, %r3186;
	add.s32 	%r3194, %r3189, %r3185;
	add.s32 	%r3195, %r3188, %r3184;
	add.s32 	%r3196, %r3175, -899497514;
	add.s32 	%r3197, %r3172, -899497514;
	add.s32 	%r3198, %r3169, -899497514;
	add.s32 	%r3199, %r3166, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3196, 5;
	shr.b32 	%rhs, %r3196, 27;
	add.u32 	%r3200, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3197, 5;
	shr.b32 	%rhs, %r3197, 27;
	add.u32 	%r3201, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3198, 5;
	shr.b32 	%rhs, %r3198, 27;
	add.u32 	%r3202, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3199, 5;
	shr.b32 	%rhs, %r3199, 27;
	add.u32 	%r3203, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3164, 30;
	shr.b32 	%rhs, %r3164, 2;
	add.u32 	%r3204, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3167, 30;
	shr.b32 	%rhs, %r3167, 2;
	add.u32 	%r3205, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3170, 30;
	shr.b32 	%rhs, %r3170, 2;
	add.u32 	%r3206, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3173, 30;
	shr.b32 	%rhs, %r3173, 2;
	add.u32 	%r3207, %lhs, %rhs;
	}
	xor.b32  	%r3208, %r282, %r724;
	xor.b32  	%r3209, %r3208, %r732;
	add.s32 	%r3210, %r3132, %r3209;
	xor.b32  	%r3211, %r282, %r725;
	xor.b32  	%r3212, %r3211, %r733;
	add.s32 	%r3213, %r3133, %r3212;
	xor.b32  	%r3214, %r282, %r726;
	xor.b32  	%r3215, %r3214, %r734;
	add.s32 	%r3216, %r3134, %r3215;
	xor.b32  	%r3217, %r282, %r727;
	xor.b32  	%r3218, %r3217, %r735;
	add.s32 	%r3219, %r3135, %r3218;
	xor.b32  	%r3220, %r3196, %r3207;
	xor.b32  	%r3221, %r3197, %r3206;
	xor.b32  	%r3222, %r3198, %r3205;
	xor.b32  	%r3223, %r3199, %r3204;
	xor.b32  	%r3224, %r3223, %r3176;
	xor.b32  	%r3225, %r3222, %r3177;
	xor.b32  	%r3226, %r3221, %r3178;
	xor.b32  	%r3227, %r3220, %r3179;
	add.s32 	%r3228, %r3219, %r3227;
	add.s32 	%r3229, %r3216, %r3226;
	add.s32 	%r3230, %r3213, %r3225;
	add.s32 	%r3231, %r3210, %r3224;
	add.s32 	%r3232, %r3195, %r3203;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3232, 5;
	shr.b32 	%rhs, %r3232, 27;
	add.u32 	%r3233, %lhs, %rhs;
	}
	add.s32 	%r3234, %r3231, %r3233;
	add.s32 	%r3235, %r3194, %r3202;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3235, 5;
	shr.b32 	%rhs, %r3235, 27;
	add.u32 	%r3236, %lhs, %rhs;
	}
	add.s32 	%r3237, %r3230, %r3236;
	add.s32 	%r3238, %r3193, %r3201;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3238, 5;
	shr.b32 	%rhs, %r3238, 27;
	add.u32 	%r3239, %lhs, %rhs;
	}
	add.s32 	%r3240, %r3229, %r3239;
	add.s32 	%r3241, %r3192, %r3200;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3241, 5;
	shr.b32 	%rhs, %r3241, 27;
	add.u32 	%r3242, %lhs, %rhs;
	}
	add.s32 	%r3243, %r3228, %r3242;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3196, 30;
	shr.b32 	%rhs, %r3196, 2;
	add.u32 	%r3244, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3197, 30;
	shr.b32 	%rhs, %r3197, 2;
	add.u32 	%r3245, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3198, 30;
	shr.b32 	%rhs, %r3198, 2;
	add.u32 	%r3246, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3199, 30;
	shr.b32 	%rhs, %r3199, 2;
	add.u32 	%r3247, %lhs, %rhs;
	}
	xor.b32  	%r3248, %r286, %r700;
	xor.b32  	%r3249, %r3248, %r743;
	add.s32 	%r3250, %r3179, %r3249;
	xor.b32  	%r3251, %r286, %r701;
	xor.b32  	%r3252, %r3251, %r742;
	add.s32 	%r3253, %r3178, %r3252;
	xor.b32  	%r3254, %r286, %r702;
	xor.b32  	%r3255, %r3254, %r741;
	add.s32 	%r3256, %r3177, %r3255;
	xor.b32  	%r3257, %r286, %r703;
	xor.b32  	%r3258, %r3257, %r740;
	add.s32 	%r3259, %r3176, %r3258;
	xor.b32  	%r3260, %r3232, %r3247;
	xor.b32  	%r3261, %r3235, %r3246;
	xor.b32  	%r3262, %r3238, %r3245;
	xor.b32  	%r3263, %r3241, %r3244;
	xor.b32  	%r3264, %r3263, %r3207;
	xor.b32  	%r3265, %r3262, %r3206;
	xor.b32  	%r3266, %r3261, %r3205;
	xor.b32  	%r3267, %r3260, %r3204;
	add.s32 	%r3268, %r3259, %r3267;
	add.s32 	%r3269, %r3256, %r3266;
	add.s32 	%r3270, %r3253, %r3265;
	add.s32 	%r3271, %r3250, %r3264;
	add.s32 	%r3272, %r3243, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3272, 5;
	shr.b32 	%rhs, %r3272, 27;
	add.u32 	%r3273, %lhs, %rhs;
	}
	add.s32 	%r3274, %r3271, %r3273;
	add.s32 	%r3275, %r3240, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3275, 5;
	shr.b32 	%rhs, %r3275, 27;
	add.u32 	%r3276, %lhs, %rhs;
	}
	add.s32 	%r3277, %r3270, %r3276;
	add.s32 	%r3278, %r3237, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3278, 5;
	shr.b32 	%rhs, %r3278, 27;
	add.u32 	%r3279, %lhs, %rhs;
	}
	add.s32 	%r3280, %r3269, %r3279;
	add.s32 	%r3281, %r3234, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3281, 5;
	shr.b32 	%rhs, %r3281, 27;
	add.u32 	%r3282, %lhs, %rhs;
	}
	add.s32 	%r3283, %r3268, %r3282;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3232, 30;
	shr.b32 	%rhs, %r3232, 2;
	add.u32 	%r3284, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3235, 30;
	shr.b32 	%rhs, %r3235, 2;
	add.u32 	%r3285, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3238, 30;
	shr.b32 	%rhs, %r3238, 2;
	add.u32 	%r3286, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3241, 30;
	shr.b32 	%rhs, %r3241, 2;
	add.u32 	%r3287, %lhs, %rhs;
	}
	xor.b32  	%r3288, %r290, %r715;
	xor.b32  	%r3289, %r3288, %r724;
	xor.b32  	%r3290, %r3289, %r731;
	add.s32 	%r3291, %r3204, %r3290;
	xor.b32  	%r3292, %r290, %r714;
	xor.b32  	%r3293, %r3292, %r725;
	xor.b32  	%r3294, %r3293, %r730;
	add.s32 	%r3295, %r3205, %r3294;
	xor.b32  	%r3296, %r290, %r713;
	xor.b32  	%r3297, %r3296, %r726;
	xor.b32  	%r3298, %r3297, %r729;
	add.s32 	%r3299, %r3206, %r3298;
	xor.b32  	%r3300, %r290, %r712;
	xor.b32  	%r3301, %r3300, %r727;
	xor.b32  	%r3302, %r3301, %r728;
	add.s32 	%r3303, %r3207, %r3302;
	xor.b32  	%r3304, %r3272, %r3287;
	xor.b32  	%r3305, %r3275, %r3286;
	xor.b32  	%r3306, %r3278, %r3285;
	xor.b32  	%r3307, %r3281, %r3284;
	xor.b32  	%r3308, %r3307, %r3247;
	xor.b32  	%r3309, %r3306, %r3246;
	xor.b32  	%r3310, %r3305, %r3245;
	xor.b32  	%r3311, %r3304, %r3244;
	add.s32 	%r3312, %r3303, %r3311;
	add.s32 	%r3313, %r3299, %r3310;
	add.s32 	%r3314, %r3295, %r3309;
	add.s32 	%r3315, %r3291, %r3308;
	add.s32 	%r3316, %r3283, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3316, 5;
	shr.b32 	%rhs, %r3316, 27;
	add.u32 	%r3317, %lhs, %rhs;
	}
	add.s32 	%r3318, %r3315, %r3317;
	add.s32 	%r3319, %r3280, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3319, 5;
	shr.b32 	%rhs, %r3319, 27;
	add.u32 	%r3320, %lhs, %rhs;
	}
	add.s32 	%r3321, %r3314, %r3320;
	add.s32 	%r3322, %r3277, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3322, 5;
	shr.b32 	%rhs, %r3322, 27;
	add.u32 	%r3323, %lhs, %rhs;
	}
	add.s32 	%r3324, %r3313, %r3323;
	add.s32 	%r3325, %r3274, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3325, 5;
	shr.b32 	%rhs, %r3325, 27;
	add.u32 	%r3326, %lhs, %rhs;
	}
	add.s32 	%r3327, %r3312, %r3326;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3281, 30;
	shr.b32 	%rhs, %r3281, 2;
	add.u32 	%r3328, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3278, 30;
	shr.b32 	%rhs, %r3278, 2;
	add.u32 	%r3329, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3275, 30;
	shr.b32 	%rhs, %r3275, 2;
	add.u32 	%r3330, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3272, 30;
	shr.b32 	%rhs, %r3272, 2;
	add.u32 	%r3331, %lhs, %rhs;
	}
	xor.b32  	%r3332, %r3325, %r3331;
	xor.b32  	%r3333, %r3322, %r3330;
	xor.b32  	%r3334, %r3319, %r3329;
	xor.b32  	%r3335, %r3316, %r3328;
	xor.b32  	%r3336, %r3335, %r3284;
	xor.b32  	%r3337, %r3334, %r3285;
	xor.b32  	%r3338, %r3333, %r3286;
	xor.b32  	%r3339, %r3332, %r3287;
	add.s32 	%r3340, %r3247, %r294;
	add.s32 	%r3341, %r3246, %r294;
	add.s32 	%r3342, %r3245, %r294;
	add.s32 	%r3343, %r3244, %r294;
	add.s32 	%r3344, %r3343, %r3339;
	add.s32 	%r3345, %r3342, %r3338;
	add.s32 	%r3346, %r3341, %r3337;
	add.s32 	%r3347, %r3340, %r3336;
	add.s32 	%r3348, %r3327, -899497514;
	add.s32 	%r3349, %r3324, -899497514;
	add.s32 	%r3350, %r3321, -899497514;
	add.s32 	%r3351, %r3318, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3348, 5;
	shr.b32 	%rhs, %r3348, 27;
	add.u32 	%r3352, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3349, 5;
	shr.b32 	%rhs, %r3349, 27;
	add.u32 	%r3353, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3350, 5;
	shr.b32 	%rhs, %r3350, 27;
	add.u32 	%r3354, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3351, 5;
	shr.b32 	%rhs, %r3351, 27;
	add.u32 	%r3355, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3316, 30;
	shr.b32 	%rhs, %r3316, 2;
	add.u32 	%r3356, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3319, 30;
	shr.b32 	%rhs, %r3319, 2;
	add.u32 	%r3357, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3322, 30;
	shr.b32 	%rhs, %r3322, 2;
	add.u32 	%r3358, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3325, 30;
	shr.b32 	%rhs, %r3325, 2;
	add.u32 	%r3359, %lhs, %rhs;
	}
	xor.b32  	%r3360, %r298, %r719;
	xor.b32  	%r3361, %r3360, %r747;
	add.s32 	%r3362, %r3284, %r3361;
	xor.b32  	%r3363, %r298, %r718;
	xor.b32  	%r3364, %r3363, %r746;
	add.s32 	%r3365, %r3285, %r3364;
	xor.b32  	%r3366, %r298, %r717;
	xor.b32  	%r3367, %r3366, %r745;
	add.s32 	%r3368, %r3286, %r3367;
	xor.b32  	%r3369, %r298, %r716;
	xor.b32  	%r3370, %r3369, %r744;
	add.s32 	%r3371, %r3287, %r3370;
	xor.b32  	%r3372, %r3348, %r3359;
	xor.b32  	%r3373, %r3349, %r3358;
	xor.b32  	%r3374, %r3350, %r3357;
	xor.b32  	%r3375, %r3351, %r3356;
	xor.b32  	%r3376, %r3375, %r3328;
	xor.b32  	%r3377, %r3374, %r3329;
	xor.b32  	%r3378, %r3373, %r3330;
	xor.b32  	%r3379, %r3372, %r3331;
	add.s32 	%r3380, %r3371, %r3379;
	add.s32 	%r3381, %r3368, %r3378;
	add.s32 	%r3382, %r3365, %r3377;
	add.s32 	%r3383, %r3362, %r3376;
	add.s32 	%r3384, %r3347, %r3355;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3384, 5;
	shr.b32 	%rhs, %r3384, 27;
	add.u32 	%r3385, %lhs, %rhs;
	}
	add.s32 	%r3386, %r3383, %r3385;
	add.s32 	%r3387, %r3346, %r3354;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3387, 5;
	shr.b32 	%rhs, %r3387, 27;
	add.u32 	%r3388, %lhs, %rhs;
	}
	add.s32 	%r3389, %r3382, %r3388;
	add.s32 	%r3390, %r3345, %r3353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3390, 5;
	shr.b32 	%rhs, %r3390, 27;
	add.u32 	%r3391, %lhs, %rhs;
	}
	add.s32 	%r3392, %r3381, %r3391;
	add.s32 	%r3393, %r3344, %r3352;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3393, 5;
	shr.b32 	%rhs, %r3393, 27;
	add.u32 	%r3394, %lhs, %rhs;
	}
	add.s32 	%r3395, %r3380, %r3394;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3348, 30;
	shr.b32 	%rhs, %r3348, 2;
	add.u32 	%r3396, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3349, 30;
	shr.b32 	%rhs, %r3349, 2;
	add.u32 	%r3397, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3350, 30;
	shr.b32 	%rhs, %r3350, 2;
	add.u32 	%r3398, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3351, 30;
	shr.b32 	%rhs, %r3351, 2;
	add.u32 	%r3399, %lhs, %rhs;
	}
	xor.b32  	%r3400, %r302, %r716;
	xor.b32  	%r3401, %r3400, %r735;
	add.s32 	%r3402, %r3331, %r3401;
	xor.b32  	%r3403, %r302, %r717;
	xor.b32  	%r3404, %r3403, %r734;
	add.s32 	%r3405, %r3330, %r3404;
	xor.b32  	%r3406, %r302, %r718;
	xor.b32  	%r3407, %r3406, %r733;
	add.s32 	%r3408, %r3329, %r3407;
	xor.b32  	%r3409, %r302, %r719;
	xor.b32  	%r3410, %r3409, %r732;
	add.s32 	%r3411, %r3328, %r3410;
	xor.b32  	%r3412, %r3384, %r3399;
	xor.b32  	%r3413, %r3387, %r3398;
	xor.b32  	%r3414, %r3390, %r3397;
	xor.b32  	%r3415, %r3393, %r3396;
	xor.b32  	%r3416, %r3415, %r3359;
	xor.b32  	%r3417, %r3414, %r3358;
	xor.b32  	%r3418, %r3413, %r3357;
	xor.b32  	%r3419, %r3412, %r3356;
	add.s32 	%r3420, %r3411, %r3419;
	add.s32 	%r3421, %r3408, %r3418;
	add.s32 	%r3422, %r3405, %r3417;
	add.s32 	%r3423, %r3402, %r3416;
	add.s32 	%r3424, %r3395, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3424, 5;
	shr.b32 	%rhs, %r3424, 27;
	add.u32 	%r3425, %lhs, %rhs;
	}
	add.s32 	%r3426, %r3423, %r3425;
	add.s32 	%r3427, %r3392, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3427, 5;
	shr.b32 	%rhs, %r3427, 27;
	add.u32 	%r3428, %lhs, %rhs;
	}
	add.s32 	%r3429, %r3422, %r3428;
	add.s32 	%r3430, %r3389, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3430, 5;
	shr.b32 	%rhs, %r3430, 27;
	add.u32 	%r3431, %lhs, %rhs;
	}
	add.s32 	%r3432, %r3421, %r3431;
	add.s32 	%r3433, %r3386, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3433, 5;
	shr.b32 	%rhs, %r3433, 27;
	add.u32 	%r3434, %lhs, %rhs;
	}
	add.s32 	%r3435, %r3420, %r3434;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3384, 30;
	shr.b32 	%rhs, %r3384, 2;
	add.u32 	%r3436, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3387, 30;
	shr.b32 	%rhs, %r3387, 2;
	add.u32 	%r3437, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3390, 30;
	shr.b32 	%rhs, %r3390, 2;
	add.u32 	%r3438, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3393, 30;
	shr.b32 	%rhs, %r3393, 2;
	add.u32 	%r3439, %lhs, %rhs;
	}
	xor.b32  	%r3440, %r306, %r691;
	xor.b32  	%r3441, %r3440, %r715;
	xor.b32  	%r3442, %r3441, %r719;
	xor.b32  	%r3443, %r3442, %r723;
	xor.b32  	%r3444, %r3443, %r732;
	xor.b32  	%r3445, %r3444, %r740;
	add.s32 	%r3446, %r3356, %r3445;
	xor.b32  	%r3447, %r306, %r690;
	xor.b32  	%r3448, %r3447, %r714;
	xor.b32  	%r3449, %r3448, %r718;
	xor.b32  	%r3450, %r3449, %r722;
	xor.b32  	%r3451, %r3450, %r733;
	xor.b32  	%r3452, %r3451, %r741;
	add.s32 	%r3453, %r3357, %r3452;
	xor.b32  	%r3454, %r306, %r689;
	xor.b32  	%r3455, %r3454, %r713;
	xor.b32  	%r3456, %r3455, %r717;
	xor.b32  	%r3457, %r3456, %r721;
	xor.b32  	%r3458, %r3457, %r734;
	xor.b32  	%r3459, %r3458, %r742;
	add.s32 	%r3460, %r3358, %r3459;
	xor.b32  	%r3461, %r306, %r688;
	xor.b32  	%r3462, %r3461, %r712;
	xor.b32  	%r3463, %r3462, %r716;
	xor.b32  	%r3464, %r3463, %r720;
	xor.b32  	%r3465, %r3464, %r735;
	xor.b32  	%r3466, %r3465, %r743;
	add.s32 	%r3467, %r3359, %r3466;
	xor.b32  	%r3468, %r3424, %r3439;
	xor.b32  	%r3469, %r3427, %r3438;
	xor.b32  	%r3470, %r3430, %r3437;
	xor.b32  	%r3471, %r3433, %r3436;
	xor.b32  	%r3472, %r3471, %r3399;
	xor.b32  	%r3473, %r3470, %r3398;
	xor.b32  	%r3474, %r3469, %r3397;
	xor.b32  	%r3475, %r3468, %r3396;
	add.s32 	%r3476, %r3467, %r3475;
	add.s32 	%r3477, %r3460, %r3474;
	add.s32 	%r3478, %r3453, %r3473;
	add.s32 	%r3479, %r3446, %r3472;
	add.s32 	%r3480, %r3435, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3480, 5;
	shr.b32 	%rhs, %r3480, 27;
	add.u32 	%r3481, %lhs, %rhs;
	}
	add.s32 	%r3482, %r3479, %r3481;
	add.s32 	%r3483, %r3432, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3483, 5;
	shr.b32 	%rhs, %r3483, 27;
	add.u32 	%r3484, %lhs, %rhs;
	}
	add.s32 	%r3485, %r3478, %r3484;
	add.s32 	%r3486, %r3429, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3486, 5;
	shr.b32 	%rhs, %r3486, 27;
	add.u32 	%r3487, %lhs, %rhs;
	}
	add.s32 	%r3488, %r3477, %r3487;
	add.s32 	%r3489, %r3426, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3489, 5;
	shr.b32 	%rhs, %r3489, 27;
	add.u32 	%r3490, %lhs, %rhs;
	}
	add.s32 	%r3491, %r3476, %r3490;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3424, 30;
	shr.b32 	%rhs, %r3424, 2;
	add.u32 	%r3492, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3427, 30;
	shr.b32 	%rhs, %r3427, 2;
	add.u32 	%r3493, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3430, 30;
	shr.b32 	%rhs, %r3430, 2;
	add.u32 	%r3494, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3433, 30;
	shr.b32 	%rhs, %r3433, 2;
	add.u32 	%r3495, %lhs, %rhs;
	}
	xor.b32  	%r3496, %r310, %r751;
	add.s32 	%r3497, %r3396, %r3496;
	xor.b32  	%r3498, %r310, %r750;
	add.s32 	%r3499, %r3397, %r3498;
	xor.b32  	%r3500, %r310, %r749;
	add.s32 	%r3501, %r3398, %r3500;
	xor.b32  	%r3502, %r310, %r748;
	add.s32 	%r3503, %r3399, %r3502;
	xor.b32  	%r3504, %r3480, %r3495;
	xor.b32  	%r3505, %r3483, %r3494;
	xor.b32  	%r3506, %r3486, %r3493;
	xor.b32  	%r3507, %r3489, %r3492;
	xor.b32  	%r3508, %r3507, %r3439;
	xor.b32  	%r3509, %r3506, %r3438;
	xor.b32  	%r3510, %r3505, %r3437;
	xor.b32  	%r3511, %r3504, %r3436;
	add.s32 	%r3512, %r3503, %r3511;
	add.s32 	%r3513, %r3501, %r3510;
	add.s32 	%r3514, %r3499, %r3509;
	add.s32 	%r3515, %r3497, %r3508;
	add.s32 	%r3516, %r3491, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3516, 5;
	shr.b32 	%rhs, %r3516, 27;
	add.u32 	%r3517, %lhs, %rhs;
	}
	add.s32 	%r3518, %r3515, %r3517;
	add.s32 	%r3519, %r3488, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3519, 5;
	shr.b32 	%rhs, %r3519, 27;
	add.u32 	%r3520, %lhs, %rhs;
	}
	add.s32 	%r3521, %r3514, %r3520;
	add.s32 	%r3522, %r3485, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3522, 5;
	shr.b32 	%rhs, %r3522, 27;
	add.u32 	%r3523, %lhs, %rhs;
	}
	add.s32 	%r3524, %r3513, %r3523;
	add.s32 	%r3525, %r3482, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3525, 5;
	shr.b32 	%rhs, %r3525, 27;
	add.u32 	%r3526, %lhs, %rhs;
	}
	add.s32 	%r3527, %r3512, %r3526;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3480, 30;
	shr.b32 	%rhs, %r3480, 2;
	add.u32 	%r3528, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3483, 30;
	shr.b32 	%rhs, %r3483, 2;
	add.u32 	%r3529, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3486, 30;
	shr.b32 	%rhs, %r3486, 2;
	add.u32 	%r3530, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3489, 30;
	shr.b32 	%rhs, %r3489, 2;
	add.u32 	%r3531, %lhs, %rhs;
	}
	xor.b32  	%r3532, %r314, %r703;
	xor.b32  	%r3533, %r3532, %r732;
	add.s32 	%r3534, %r3436, %r3533;
	xor.b32  	%r3535, %r314, %r702;
	xor.b32  	%r3536, %r3535, %r733;
	add.s32 	%r3537, %r3437, %r3536;
	xor.b32  	%r3538, %r314, %r701;
	xor.b32  	%r3539, %r3538, %r734;
	add.s32 	%r3540, %r3438, %r3539;
	xor.b32  	%r3541, %r314, %r700;
	xor.b32  	%r3542, %r3541, %r735;
	add.s32 	%r3543, %r3439, %r3542;
	xor.b32  	%r3544, %r3516, %r3531;
	xor.b32  	%r3545, %r3519, %r3530;
	xor.b32  	%r3546, %r3522, %r3529;
	xor.b32  	%r3547, %r3525, %r3528;
	xor.b32  	%r3548, %r3547, %r3495;
	xor.b32  	%r3549, %r3546, %r3494;
	xor.b32  	%r3550, %r3545, %r3493;
	xor.b32  	%r3551, %r3544, %r3492;
	add.s32 	%r3552, %r3543, %r3551;
	add.s32 	%r3553, %r3540, %r3550;
	add.s32 	%r3554, %r3537, %r3549;
	add.s32 	%r3555, %r3534, %r3548;
	add.s32 	%r3556, %r3527, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3556, 5;
	shr.b32 	%rhs, %r3556, 27;
	add.u32 	%r3557, %lhs, %rhs;
	}
	add.s32 	%r3558, %r3555, %r3557;
	add.s32 	%r3559, %r3524, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3559, 5;
	shr.b32 	%rhs, %r3559, 27;
	add.u32 	%r3560, %lhs, %rhs;
	}
	add.s32 	%r3561, %r3554, %r3560;
	add.s32 	%r3562, %r3521, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3562, 5;
	shr.b32 	%rhs, %r3562, 27;
	add.u32 	%r3563, %lhs, %rhs;
	}
	add.s32 	%r3564, %r3553, %r3563;
	add.s32 	%r3565, %r3518, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3565, 5;
	shr.b32 	%rhs, %r3565, 27;
	add.u32 	%r3566, %lhs, %rhs;
	}
	add.s32 	%r3567, %r3552, %r3566;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3516, 30;
	shr.b32 	%rhs, %r3516, 2;
	add.u32 	%r3568, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3519, 30;
	shr.b32 	%rhs, %r3519, 2;
	add.u32 	%r3569, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3522, 30;
	shr.b32 	%rhs, %r3522, 2;
	add.u32 	%r3570, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3525, 30;
	shr.b32 	%rhs, %r3525, 2;
	add.u32 	%r3571, %lhs, %rhs;
	}
	xor.b32  	%r3572, %r318, %r692;
	xor.b32  	%r3573, %r3572, %r716;
	xor.b32  	%r3574, %r3573, %r727;
	add.s32 	%r3575, %r3492, %r3574;
	xor.b32  	%r3576, %r318, %r693;
	xor.b32  	%r3577, %r3576, %r717;
	xor.b32  	%r3578, %r3577, %r726;
	add.s32 	%r3579, %r3493, %r3578;
	xor.b32  	%r3580, %r318, %r694;
	xor.b32  	%r3581, %r3580, %r718;
	xor.b32  	%r3582, %r3581, %r725;
	add.s32 	%r3583, %r3494, %r3582;
	xor.b32  	%r3584, %r318, %r695;
	xor.b32  	%r3585, %r3584, %r719;
	xor.b32  	%r3586, %r3585, %r724;
	add.s32 	%r3587, %r3495, %r3586;
	xor.b32  	%r3588, %r3556, %r3571;
	xor.b32  	%r3589, %r3559, %r3570;
	xor.b32  	%r3590, %r3562, %r3569;
	xor.b32  	%r3591, %r3565, %r3568;
	xor.b32  	%r3592, %r3591, %r3531;
	xor.b32  	%r3593, %r3590, %r3530;
	xor.b32  	%r3594, %r3589, %r3529;
	xor.b32  	%r3595, %r3588, %r3528;
	add.s32 	%r3596, %r3587, %r3595;
	add.s32 	%r3597, %r3583, %r3594;
	add.s32 	%r3598, %r3579, %r3593;
	add.s32 	%r3599, %r3575, %r3592;
	add.s32 	%r3600, %r3567, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3600, 5;
	shr.b32 	%rhs, %r3600, 27;
	add.u32 	%r3601, %lhs, %rhs;
	}
	add.s32 	%r3602, %r3599, %r3601;
	add.s32 	%r3603, %r3564, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3603, 5;
	shr.b32 	%rhs, %r3603, 27;
	add.u32 	%r3604, %lhs, %rhs;
	}
	add.s32 	%r3605, %r3598, %r3604;
	add.s32 	%r3606, %r3561, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3606, 5;
	shr.b32 	%rhs, %r3606, 27;
	add.u32 	%r3607, %lhs, %rhs;
	}
	add.s32 	%r3608, %r3597, %r3607;
	add.s32 	%r3609, %r3558, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3609, 5;
	shr.b32 	%rhs, %r3609, 27;
	add.u32 	%r3610, %lhs, %rhs;
	}
	add.s32 	%r3611, %r3596, %r3610;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3556, 30;
	shr.b32 	%rhs, %r3556, 2;
	add.u32 	%r3612, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3559, 30;
	shr.b32 	%rhs, %r3559, 2;
	add.u32 	%r3613, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3562, 30;
	shr.b32 	%rhs, %r3562, 2;
	add.u32 	%r3614, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3565, 30;
	shr.b32 	%rhs, %r3565, 2;
	add.u32 	%r3615, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r668, 21;
	shr.b32 	%rhs, %r668, 11;
	add.u32 	%r3616, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r669, 21;
	shr.b32 	%rhs, %r669, 11;
	add.u32 	%r3617, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r670, 21;
	shr.b32 	%rhs, %r670, 11;
	add.u32 	%r3618, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r671, 21;
	shr.b32 	%rhs, %r671, 11;
	add.u32 	%r3619, %lhs, %rhs;
	}
	xor.b32  	%r3620, %r325, %r696;
	xor.b32  	%r3621, %r3620, %r760;
	xor.b32  	%r3622, %r3621, %r732;
	xor.b32  	%r3623, %r3622, %r3619;
	add.s32 	%r3624, %r3528, %r3623;
	xor.b32  	%r3625, %r325, %r697;
	xor.b32  	%r3626, %r3625, %r761;
	xor.b32  	%r3627, %r3626, %r733;
	xor.b32  	%r3628, %r3627, %r3618;
	add.s32 	%r3629, %r3529, %r3628;
	xor.b32  	%r3630, %r325, %r698;
	xor.b32  	%r3631, %r3630, %r762;
	xor.b32  	%r3632, %r3631, %r734;
	xor.b32  	%r3633, %r3632, %r3617;
	add.s32 	%r3634, %r3530, %r3633;
	xor.b32  	%r3635, %r325, %r699;
	xor.b32  	%r3636, %r3635, %r763;
	xor.b32  	%r3637, %r3636, %r735;
	xor.b32  	%r3638, %r3637, %r3616;
	add.s32 	%r3639, %r3531, %r3638;
	xor.b32  	%r3640, %r3600, %r3615;
	xor.b32  	%r3641, %r3603, %r3614;
	xor.b32  	%r3642, %r3606, %r3613;
	xor.b32  	%r3643, %r3609, %r3612;
	xor.b32  	%r3644, %r3643, %r3571;
	xor.b32  	%r3645, %r3642, %r3570;
	xor.b32  	%r3646, %r3641, %r3569;
	xor.b32  	%r3647, %r3640, %r3568;
	add.s32 	%r3648, %r3639, %r3647;
	add.s32 	%r3649, %r3634, %r3646;
	add.s32 	%r3650, %r3629, %r3645;
	add.s32 	%r3651, %r3624, %r3644;
	add.s32 	%r3652, %r3611, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3652, 5;
	shr.b32 	%rhs, %r3652, 27;
	add.u32 	%r3653, %lhs, %rhs;
	}
	add.s32 	%r3654, %r3651, %r3653;
	add.s32 	%r3655, %r3608, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3655, 5;
	shr.b32 	%rhs, %r3655, 27;
	add.u32 	%r3656, %lhs, %rhs;
	}
	add.s32 	%r3657, %r3650, %r3656;
	add.s32 	%r3658, %r3605, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3658, 5;
	shr.b32 	%rhs, %r3658, 27;
	add.u32 	%r3659, %lhs, %rhs;
	}
	add.s32 	%r3660, %r3649, %r3659;
	add.s32 	%r3661, %r3602, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3661, 5;
	shr.b32 	%rhs, %r3661, 27;
	add.u32 	%r3662, %lhs, %rhs;
	}
	add.s32 	%r3663, %r3648, %r3662;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3600, 30;
	shr.b32 	%rhs, %r3600, 2;
	add.u32 	%r3664, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3603, 30;
	shr.b32 	%rhs, %r3603, 2;
	add.u32 	%r3665, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3606, 30;
	shr.b32 	%rhs, %r3606, 2;
	add.u32 	%r3666, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3609, 30;
	shr.b32 	%rhs, %r3609, 2;
	add.u32 	%r3667, %lhs, %rhs;
	}
	add.s32 	%r3668, %r3568, %r329;
	add.s32 	%r3669, %r3569, %r329;
	add.s32 	%r3670, %r3570, %r329;
	add.s32 	%r3671, %r3571, %r329;
	xor.b32  	%r3672, %r3652, %r3667;
	xor.b32  	%r3673, %r3655, %r3666;
	xor.b32  	%r3674, %r3658, %r3665;
	xor.b32  	%r3675, %r3661, %r3664;
	xor.b32  	%r3676, %r3675, %r3615;
	xor.b32  	%r3677, %r3674, %r3614;
	xor.b32  	%r3678, %r3673, %r3613;
	xor.b32  	%r3679, %r3672, %r3612;
	add.s32 	%r3680, %r3671, %r3679;
	add.s32 	%r3681, %r3670, %r3678;
	add.s32 	%r3682, %r3669, %r3677;
	add.s32 	%r3683, %r3668, %r3676;
	add.s32 	%r3684, %r3663, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3684, 5;
	shr.b32 	%rhs, %r3684, 27;
	add.u32 	%r3685, %lhs, %rhs;
	}
	add.s32 	%r3686, %r3683, %r3685;
	add.s32 	%r3687, %r3660, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3687, 5;
	shr.b32 	%rhs, %r3687, 27;
	add.u32 	%r3688, %lhs, %rhs;
	}
	add.s32 	%r3689, %r3682, %r3688;
	add.s32 	%r3690, %r3657, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3690, 5;
	shr.b32 	%rhs, %r3690, 27;
	add.u32 	%r3691, %lhs, %rhs;
	}
	add.s32 	%r3692, %r3681, %r3691;
	add.s32 	%r3693, %r3654, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3693, 5;
	shr.b32 	%rhs, %r3693, 27;
	add.u32 	%r3694, %lhs, %rhs;
	}
	add.s32 	%r3695, %r3680, %r3694;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3661, 30;
	shr.b32 	%rhs, %r3661, 2;
	add.u32 	%r337, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3658, 30;
	shr.b32 	%rhs, %r3658, 2;
	add.u32 	%r338, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3655, 30;
	shr.b32 	%rhs, %r3655, 2;
	add.u32 	%r339, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3652, 30;
	shr.b32 	%rhs, %r3652, 2;
	add.u32 	%r340, %lhs, %rhs;
	}
	xor.b32  	%r3696, %r333, %r696;
	xor.b32  	%r3697, %r3696, %r703;
	xor.b32  	%r3698, %r3697, %r731;
	xor.b32  	%r3699, %r3698, %r740;
	xor.b32  	%r3700, %r3699, %r748;
	add.s32 	%r3701, %r3612, %r3700;
	xor.b32  	%r3702, %r333, %r697;
	xor.b32  	%r3703, %r3702, %r702;
	xor.b32  	%r3704, %r3703, %r730;
	xor.b32  	%r3705, %r3704, %r741;
	xor.b32  	%r3706, %r3705, %r749;
	add.s32 	%r3707, %r3613, %r3706;
	xor.b32  	%r3708, %r333, %r698;
	xor.b32  	%r3709, %r3708, %r701;
	xor.b32  	%r3710, %r3709, %r729;
	xor.b32  	%r3711, %r3710, %r742;
	xor.b32  	%r3712, %r3711, %r750;
	add.s32 	%r3713, %r3614, %r3712;
	xor.b32  	%r3714, %r333, %r699;
	xor.b32  	%r3715, %r3714, %r700;
	xor.b32  	%r3716, %r3715, %r728;
	xor.b32  	%r3717, %r3716, %r743;
	xor.b32  	%r3718, %r3717, %r751;
	add.s32 	%r3719, %r3615, %r3718;
	xor.b32  	%r3720, %r3684, %r337;
	xor.b32  	%r3721, %r3687, %r338;
	xor.b32  	%r3722, %r3690, %r339;
	xor.b32  	%r3723, %r3693, %r340;
	xor.b32  	%r3724, %r3723, %r3667;
	xor.b32  	%r3725, %r3722, %r3666;
	xor.b32  	%r3726, %r3721, %r3665;
	xor.b32  	%r3727, %r3720, %r3664;
	add.s32 	%r3728, %r3719, %r3727;
	add.s32 	%r3729, %r3713, %r3726;
	add.s32 	%r3730, %r3707, %r3725;
	add.s32 	%r3731, %r3701, %r3724;
	add.s32 	%r3732, %r3695, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3732, 5;
	shr.b32 	%rhs, %r3732, 27;
	add.u32 	%r3733, %lhs, %rhs;
	}
	add.s32 	%r3734, %r3731, %r3733;
	add.s32 	%r3735, %r3692, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3735, 5;
	shr.b32 	%rhs, %r3735, 27;
	add.u32 	%r3736, %lhs, %rhs;
	}
	add.s32 	%r3737, %r3730, %r3736;
	add.s32 	%r3738, %r3689, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3738, 5;
	shr.b32 	%rhs, %r3738, 27;
	add.u32 	%r3739, %lhs, %rhs;
	}
	add.s32 	%r3740, %r3729, %r3739;
	add.s32 	%r3741, %r3686, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3741, 5;
	shr.b32 	%rhs, %r3741, 27;
	add.u32 	%r3742, %lhs, %rhs;
	}
	add.s32 	%r3743, %r3728, %r3742;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3684, 30;
	shr.b32 	%rhs, %r3684, 2;
	add.u32 	%r341, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3687, 30;
	shr.b32 	%rhs, %r3687, 2;
	add.u32 	%r342, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3690, 30;
	shr.b32 	%rhs, %r3690, 2;
	add.u32 	%r343, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3693, 30;
	shr.b32 	%rhs, %r3693, 2;
	add.u32 	%r344, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3741, 30;
	shr.b32 	%rhs, %r3741, 2;
	add.u32 	%r345, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3738, 30;
	shr.b32 	%rhs, %r3738, 2;
	add.u32 	%r346, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3735, 30;
	shr.b32 	%rhs, %r3735, 2;
	add.u32 	%r347, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3732, 30;
	shr.b32 	%rhs, %r3732, 2;
	add.u32 	%r348, %lhs, %rhs;
	}
	add.s32 	%r349, %r3743, -899497514;
	add.s32 	%r350, %r3740, -899497514;
	add.s32 	%r351, %r3737, -899497514;
	add.s32 	%r352, %r3734, -899497514;
	shr.u32 	%r3744, %r341, %r334;
	and.b32  	%r3745, %r3744, %r433;
	mul.wide.u32 	%rd28, %r3745, 4;
	add.s64 	%rd29, %rd11, %rd28;
	and.b32  	%r3746, %r341, 31;
	mov.u32 	%r3747, 1;
	shl.b32 	%r353, %r3747, %r3746;
	ld.global.u32 	%r3748, [%rd29];
	and.b32  	%r3749, %r3748, %r353;
	setp.eq.s32	%p3, %r3749, 0;
	@%p3 bra 	BB5_30;

	mov.u32 	%r3971, 1;
	shr.u32 	%r3750, %r337, %r334;
	and.b32  	%r3751, %r3750, %r433;
	mul.wide.u32 	%rd30, %r3751, 4;
	add.s64 	%rd31, %rd12, %rd30;
	and.b32  	%r3752, %r337, 31;
	shl.b32 	%r354, %r3971, %r3752;
	ld.global.u32 	%r3754, [%rd31];
	and.b32  	%r3755, %r3754, %r354;
	setp.eq.s32	%p4, %r3755, 0;
	@%p4 bra 	BB5_30;

	mov.u32 	%r3972, 1;
	shr.u32 	%r3756, %r345, %r334;
	and.b32  	%r3757, %r3756, %r433;
	mul.wide.u32 	%rd32, %r3757, 4;
	add.s64 	%rd33, %rd13, %rd32;
	and.b32  	%r3758, %r345, 31;
	shl.b32 	%r355, %r3972, %r3758;
	ld.global.u32 	%r3760, [%rd33];
	and.b32  	%r3761, %r3760, %r355;
	setp.eq.s32	%p5, %r3761, 0;
	@%p5 bra 	BB5_30;

	mov.u32 	%r3973, 1;
	shr.u32 	%r3762, %r349, %r334;
	and.b32  	%r3763, %r3762, %r433;
	mul.wide.u32 	%rd34, %r3763, 4;
	add.s64 	%rd35, %rd14, %rd34;
	and.b32  	%r3764, %r349, 31;
	shl.b32 	%r356, %r3973, %r3764;
	ld.global.u32 	%r3766, [%rd35];
	and.b32  	%r3767, %r3766, %r356;
	setp.eq.s32	%p6, %r3767, 0;
	@%p6 bra 	BB5_30;

	and.b32  	%r3976, %r341, 31;
	mov.u32 	%r3975, 1;
	shl.b32 	%r3974, %r3975, %r3976;
	shr.u32 	%r3768, %r341, %r335;
	and.b32  	%r3769, %r3768, %r433;
	mul.wide.u32 	%rd36, %r3769, 4;
	add.s64 	%rd37, %rd15, %rd36;
	ld.global.u32 	%r3770, [%rd37];
	and.b32  	%r3771, %r3770, %r3974;
	setp.eq.s32	%p7, %r3771, 0;
	@%p7 bra 	BB5_30;

	shr.u32 	%r3772, %r337, %r335;
	and.b32  	%r3773, %r3772, %r433;
	mul.wide.u32 	%rd38, %r3773, 4;
	add.s64 	%rd39, %rd16, %rd38;
	ld.global.u32 	%r3774, [%rd39];
	and.b32  	%r3775, %r3774, %r354;
	setp.eq.s32	%p8, %r3775, 0;
	@%p8 bra 	BB5_30;

	shr.u32 	%r3776, %r345, %r335;
	and.b32  	%r3777, %r3776, %r433;
	mul.wide.u32 	%rd40, %r3777, 4;
	add.s64 	%rd41, %rd17, %rd40;
	ld.global.u32 	%r3778, [%rd41];
	and.b32  	%r3779, %r3778, %r355;
	setp.eq.s32	%p9, %r3779, 0;
	@%p9 bra 	BB5_30;

	shr.u32 	%r3780, %r349, %r335;
	and.b32  	%r3781, %r3780, %r433;
	mul.wide.u32 	%rd42, %r3781, 4;
	add.s64 	%rd43, %rd18, %rd42;
	ld.global.u32 	%r3782, [%rd43];
	and.b32  	%r3783, %r3782, %r356;
	setp.eq.s32	%p10, %r3783, 0;
	@%p10 bra 	BB5_30;

	setp.eq.s32	%p11, %r438, 0;
	mov.u32 	%r3998, 0;
	mov.u32 	%r3784, -1;
	mov.u32 	%r3997, %r438;
	@%p11 bra 	BB5_24;

BB5_12:
	mov.u32 	%r3999, 1;
	shr.u32 	%r359, %r3997, 1;
	add.s32 	%r4000, %r359, %r3998;
	cvt.u64.u32	%rd44, %r4000;
	cvt.u64.u32	%rd45, %r439;
	add.s64 	%rd46, %rd44, %rd45;
	mul.lo.s64 	%rd47, %rd46, 20;
	add.s64 	%rd48, %rd20, %rd47;
	add.s64 	%rd2, %rd48, 4;
	ld.global.u32 	%r361, [%rd48+4];
	setp.gt.u32	%p12, %r349, %r361;
	@%p12 bra 	BB5_22;

	setp.lt.u32	%p13, %r349, %r361;
	mov.u32 	%r3787, -1;
	@%p13 bra 	BB5_14;
	bra.uni 	BB5_15;

BB5_14:
	mov.u32 	%r3999, %r3787;
	bra.uni 	BB5_22;

BB5_15:
	mov.u32 	%r3999, 1;
	ld.global.u32 	%r362, [%rd2+4];
	setp.gt.u32	%p14, %r345, %r362;
	@%p14 bra 	BB5_22;

	setp.lt.u32	%p15, %r345, %r362;
	@%p15 bra 	BB5_17;
	bra.uni 	BB5_18;

BB5_17:
	mov.u32 	%r3999, %r3787;
	bra.uni 	BB5_22;

BB5_18:
	mov.u32 	%r3999, 1;
	ld.global.u32 	%r363, [%rd2+12];
	setp.gt.u32	%p16, %r337, %r363;
	@%p16 bra 	BB5_22;

	setp.lt.u32	%p17, %r337, %r363;
	mov.u32 	%r3999, %r3787;
	@%p17 bra 	BB5_22;

	mov.u32 	%r3999, 1;
	ld.global.u32 	%r364, [%rd2+8];
	setp.gt.u32	%p18, %r341, %r364;
	@%p18 bra 	BB5_22;

	setp.lt.u32	%p19, %r341, %r364;
	selp.b32	%r3999, -1, 0, %p19;

BB5_22:
	add.s32 	%r3793, %r359, 1;
	setp.gt.s32	%p20, %r3999, 0;
	selp.b32	%r3794, %r3793, 0, %p20;
	add.s32 	%r3998, %r3794, %r3998;
	selp.b32	%r3795, -1, 0, %p20;
	add.s32 	%r3796, %r3795, %r3997;
	shr.u32 	%r3997, %r3796, 1;
	setp.eq.s32	%p21, %r3999, 0;
	@%p21 bra 	BB5_25;

	setp.ne.s32	%p22, %r3997, 0;
	@%p22 bra 	BB5_12;

BB5_24:
	mov.u32 	%r4000, %r3784;

BB5_25:
	setp.eq.s32	%p23, %r4000, -1;
	@%p23 bra 	BB5_30;

	add.s32 	%r370, %r4000, %r439;
	mul.wide.u32 	%rd49, %r370, 4;
	add.s64 	%rd50, %rd21, %rd49;
	atom.global.add.u32 	%r3798, [%rd50], 1;
	setp.ne.s32	%p24, %r3798, 0;
	@%p24 bra 	BB5_30;

	atom.global.add.u32 	%r371, [%rd22], 1;
	setp.lt.u32	%p25, %r371, %r438;
	@%p25 bra 	BB5_29;
	bra.uni 	BB5_28;

BB5_29:
	mul.wide.u32 	%rd51, %r371, 24;
	add.s64 	%rd52, %rd19, %rd51;
	st.global.v2.u32 	[%rd52+16], {%r4000, %r370};
	st.global.v2.u32 	[%rd52+8], {%r3996, %r436};
	st.global.u64 	[%rd52], %rd1;
	bra.uni 	BB5_30;

BB5_28:
	atom.global.add.u32 	%r3799, [%rd22], -1;

BB5_30:
	shr.u32 	%r3800, %r342, %r334;
	and.b32  	%r3801, %r3800, %r433;
	mul.wide.u32 	%rd53, %r3801, 4;
	add.s64 	%rd54, %rd11, %rd53;
	and.b32  	%r3802, %r342, 31;
	mov.u32 	%r3803, 1;
	shl.b32 	%r372, %r3803, %r3802;
	ld.global.u32 	%r3804, [%rd54];
	and.b32  	%r3805, %r3804, %r372;
	setp.eq.s32	%p26, %r3805, 0;
	@%p26 bra 	BB5_58;

	shr.u32 	%r3806, %r338, %r334;
	and.b32  	%r3807, %r3806, %r433;
	mul.wide.u32 	%rd55, %r3807, 4;
	add.s64 	%rd56, %rd12, %rd55;
	and.b32  	%r3808, %r338, 31;
	shl.b32 	%r373, %r3803, %r3808;
	ld.global.u32 	%r3810, [%rd56];
	and.b32  	%r3811, %r3810, %r373;
	setp.eq.s32	%p27, %r3811, 0;
	@%p27 bra 	BB5_58;

	shr.u32 	%r3812, %r346, %r334;
	and.b32  	%r3813, %r3812, %r433;
	mul.wide.u32 	%rd57, %r3813, 4;
	add.s64 	%rd58, %rd13, %rd57;
	and.b32  	%r3814, %r346, 31;
	shl.b32 	%r374, %r3803, %r3814;
	ld.global.u32 	%r3816, [%rd58];
	and.b32  	%r3817, %r3816, %r374;
	setp.eq.s32	%p28, %r3817, 0;
	@%p28 bra 	BB5_58;

	shr.u32 	%r3818, %r350, %r334;
	and.b32  	%r3819, %r3818, %r433;
	mul.wide.u32 	%rd59, %r3819, 4;
	add.s64 	%rd60, %rd14, %rd59;
	and.b32  	%r3820, %r350, 31;
	shl.b32 	%r375, %r3803, %r3820;
	ld.global.u32 	%r3822, [%rd60];
	and.b32  	%r3823, %r3822, %r375;
	setp.eq.s32	%p29, %r3823, 0;
	@%p29 bra 	BB5_58;

	shr.u32 	%r3824, %r342, %r335;
	and.b32  	%r3825, %r3824, %r433;
	mul.wide.u32 	%rd61, %r3825, 4;
	add.s64 	%rd62, %rd15, %rd61;
	ld.global.u32 	%r3826, [%rd62];
	and.b32  	%r3827, %r3826, %r372;
	setp.eq.s32	%p30, %r3827, 0;
	@%p30 bra 	BB5_58;

	shr.u32 	%r3828, %r338, %r335;
	and.b32  	%r3829, %r3828, %r433;
	mul.wide.u32 	%rd63, %r3829, 4;
	add.s64 	%rd64, %rd16, %rd63;
	ld.global.u32 	%r3830, [%rd64];
	and.b32  	%r3831, %r3830, %r373;
	setp.eq.s32	%p31, %r3831, 0;
	@%p31 bra 	BB5_58;

	shr.u32 	%r3832, %r346, %r335;
	and.b32  	%r3833, %r3832, %r433;
	mul.wide.u32 	%rd65, %r3833, 4;
	add.s64 	%rd66, %rd17, %rd65;
	ld.global.u32 	%r3834, [%rd66];
	and.b32  	%r3835, %r3834, %r374;
	setp.eq.s32	%p32, %r3835, 0;
	@%p32 bra 	BB5_58;

	shr.u32 	%r3836, %r350, %r335;
	and.b32  	%r3837, %r3836, %r433;
	mul.wide.u32 	%rd67, %r3837, 4;
	add.s64 	%rd68, %rd18, %rd67;
	ld.global.u32 	%r3838, [%rd68];
	and.b32  	%r3839, %r3838, %r375;
	setp.eq.s32	%p33, %r3839, 0;
	@%p33 bra 	BB5_58;

	setp.eq.s32	%p34, %r438, 0;
	cvt.u64.u32	%rd3, %r439;
	mov.u32 	%r4002, 0;
	mov.u32 	%r3840, -1;
	mov.u32 	%r4001, %r438;
	@%p34 bra 	BB5_51;

BB5_39:
	shr.u32 	%r378, %r4001, 1;
	add.s32 	%r4004, %r378, %r4002;
	cvt.u64.u32	%rd69, %r4004;
	add.s64 	%rd70, %rd69, %rd3;
	mul.lo.s64 	%rd71, %rd70, 20;
	add.s64 	%rd72, %rd20, %rd71;
	add.s64 	%rd4, %rd72, 4;
	ld.global.u32 	%r380, [%rd72+4];
	setp.gt.u32	%p35, %r350, %r380;
	mov.u32 	%r4003, %r3803;
	@%p35 bra 	BB5_49;

	setp.lt.u32	%p36, %r350, %r380;
	mov.u32 	%r3843, -1;
	@%p36 bra 	BB5_41;
	bra.uni 	BB5_42;

BB5_41:
	mov.u32 	%r4003, %r3843;
	bra.uni 	BB5_49;

BB5_42:
	ld.global.u32 	%r381, [%rd4+4];
	setp.gt.u32	%p37, %r346, %r381;
	mov.u32 	%r4003, %r3803;
	@%p37 bra 	BB5_49;

	setp.lt.u32	%p38, %r346, %r381;
	@%p38 bra 	BB5_44;
	bra.uni 	BB5_45;

BB5_44:
	mov.u32 	%r4003, %r3843;
	bra.uni 	BB5_49;

BB5_45:
	ld.global.u32 	%r382, [%rd4+12];
	setp.gt.u32	%p39, %r338, %r382;
	mov.u32 	%r4003, %r3803;
	@%p39 bra 	BB5_49;

	setp.lt.u32	%p40, %r338, %r382;
	mov.u32 	%r4003, %r3843;
	@%p40 bra 	BB5_49;

	ld.global.u32 	%r383, [%rd4+8];
	setp.gt.u32	%p41, %r342, %r383;
	mov.u32 	%r4003, %r3803;
	@%p41 bra 	BB5_49;

	setp.lt.u32	%p42, %r342, %r383;
	selp.b32	%r4003, -1, 0, %p42;

BB5_49:
	add.s32 	%r3849, %r378, 1;
	setp.gt.s32	%p43, %r4003, 0;
	selp.b32	%r3850, %r3849, 0, %p43;
	add.s32 	%r4002, %r3850, %r4002;
	selp.b32	%r3851, -1, 0, %p43;
	add.s32 	%r3852, %r3851, %r4001;
	shr.u32 	%r4001, %r3852, 1;
	setp.eq.s32	%p44, %r4003, 0;
	@%p44 bra 	BB5_52;

	setp.ne.s32	%p45, %r4001, 0;
	@%p45 bra 	BB5_39;

BB5_51:
	mov.u32 	%r4004, %r3840;

BB5_52:
	setp.eq.s32	%p46, %r4004, -1;
	@%p46 bra 	BB5_58;

	add.s32 	%r389, %r4004, %r439;
	add.s32 	%r390, %r3996, 1;
	setp.ge.u32	%p47, %r390, %r437;
	@%p47 bra 	BB5_58;

	mul.wide.u32 	%rd73, %r389, 4;
	add.s64 	%rd74, %rd21, %rd73;
	atom.global.add.u32 	%r3854, [%rd74], 1;
	setp.ne.s32	%p48, %r3854, 0;
	@%p48 bra 	BB5_58;

	atom.global.add.u32 	%r391, [%rd22], 1;
	setp.lt.u32	%p49, %r391, %r438;
	@%p49 bra 	BB5_57;
	bra.uni 	BB5_56;

BB5_57:
	mul.wide.u32 	%rd75, %r391, 24;
	add.s64 	%rd76, %rd19, %rd75;
	st.global.v2.u32 	[%rd76+16], {%r4004, %r389};
	add.s32 	%r3968, %r3996, 1;
	st.global.v2.u32 	[%rd76+8], {%r3968, %r436};
	st.global.u64 	[%rd76], %rd1;
	bra.uni 	BB5_58;

BB5_56:
	atom.global.add.u32 	%r3855, [%rd22], -1;

BB5_58:
	shr.u32 	%r3856, %r343, %r334;
	and.b32  	%r3857, %r3856, %r433;
	mul.wide.u32 	%rd77, %r3857, 4;
	add.s64 	%rd78, %rd11, %rd77;
	and.b32  	%r3858, %r343, 31;
	mov.u32 	%r3859, 1;
	shl.b32 	%r392, %r3859, %r3858;
	ld.global.u32 	%r3860, [%rd78];
	and.b32  	%r3861, %r3860, %r392;
	setp.eq.s32	%p50, %r3861, 0;
	@%p50 bra 	BB5_86;

	shr.u32 	%r3862, %r339, %r334;
	and.b32  	%r3863, %r3862, %r433;
	mul.wide.u32 	%rd79, %r3863, 4;
	add.s64 	%rd80, %rd12, %rd79;
	and.b32  	%r3864, %r339, 31;
	shl.b32 	%r393, %r3859, %r3864;
	ld.global.u32 	%r3866, [%rd80];
	and.b32  	%r3867, %r3866, %r393;
	setp.eq.s32	%p51, %r3867, 0;
	@%p51 bra 	BB5_86;

	shr.u32 	%r3868, %r347, %r334;
	and.b32  	%r3869, %r3868, %r433;
	mul.wide.u32 	%rd81, %r3869, 4;
	add.s64 	%rd82, %rd13, %rd81;
	and.b32  	%r3870, %r347, 31;
	shl.b32 	%r394, %r3859, %r3870;
	ld.global.u32 	%r3872, [%rd82];
	and.b32  	%r3873, %r3872, %r394;
	setp.eq.s32	%p52, %r3873, 0;
	@%p52 bra 	BB5_86;

	shr.u32 	%r3874, %r351, %r334;
	and.b32  	%r3875, %r3874, %r433;
	mul.wide.u32 	%rd83, %r3875, 4;
	add.s64 	%rd84, %rd14, %rd83;
	and.b32  	%r3876, %r351, 31;
	shl.b32 	%r395, %r3859, %r3876;
	ld.global.u32 	%r3878, [%rd84];
	and.b32  	%r3879, %r3878, %r395;
	setp.eq.s32	%p53, %r3879, 0;
	@%p53 bra 	BB5_86;

	shr.u32 	%r3880, %r343, %r335;
	and.b32  	%r3881, %r3880, %r433;
	mul.wide.u32 	%rd85, %r3881, 4;
	add.s64 	%rd86, %rd15, %rd85;
	ld.global.u32 	%r3882, [%rd86];
	and.b32  	%r3883, %r3882, %r392;
	setp.eq.s32	%p54, %r3883, 0;
	@%p54 bra 	BB5_86;

	shr.u32 	%r3884, %r339, %r335;
	and.b32  	%r3885, %r3884, %r433;
	mul.wide.u32 	%rd87, %r3885, 4;
	add.s64 	%rd88, %rd16, %rd87;
	ld.global.u32 	%r3886, [%rd88];
	and.b32  	%r3887, %r3886, %r393;
	setp.eq.s32	%p55, %r3887, 0;
	@%p55 bra 	BB5_86;

	shr.u32 	%r3888, %r347, %r335;
	and.b32  	%r3889, %r3888, %r433;
	mul.wide.u32 	%rd89, %r3889, 4;
	add.s64 	%rd90, %rd17, %rd89;
	ld.global.u32 	%r3890, [%rd90];
	and.b32  	%r3891, %r3890, %r394;
	setp.eq.s32	%p56, %r3891, 0;
	@%p56 bra 	BB5_86;

	shr.u32 	%r3892, %r351, %r335;
	and.b32  	%r3893, %r3892, %r433;
	mul.wide.u32 	%rd91, %r3893, 4;
	add.s64 	%rd92, %rd18, %rd91;
	ld.global.u32 	%r3894, [%rd92];
	and.b32  	%r3895, %r3894, %r395;
	setp.eq.s32	%p57, %r3895, 0;
	@%p57 bra 	BB5_86;

	setp.eq.s32	%p58, %r438, 0;
	cvt.u64.u32	%rd5, %r439;
	mov.u32 	%r4006, 0;
	mov.u32 	%r3896, -1;
	mov.u32 	%r4005, %r438;
	@%p58 bra 	BB5_79;

BB5_67:
	shr.u32 	%r398, %r4005, 1;
	add.s32 	%r4008, %r398, %r4006;
	cvt.u64.u32	%rd93, %r4008;
	add.s64 	%rd94, %rd93, %rd5;
	mul.lo.s64 	%rd95, %rd94, 20;
	add.s64 	%rd96, %rd20, %rd95;
	add.s64 	%rd6, %rd96, 4;
	ld.global.u32 	%r400, [%rd96+4];
	setp.gt.u32	%p59, %r351, %r400;
	mov.u32 	%r4007, %r3859;
	@%p59 bra 	BB5_77;

	setp.lt.u32	%p60, %r351, %r400;
	mov.u32 	%r3899, -1;
	@%p60 bra 	BB5_69;
	bra.uni 	BB5_70;

BB5_69:
	mov.u32 	%r4007, %r3899;
	bra.uni 	BB5_77;

BB5_70:
	ld.global.u32 	%r401, [%rd6+4];
	setp.gt.u32	%p61, %r347, %r401;
	mov.u32 	%r4007, %r3859;
	@%p61 bra 	BB5_77;

	setp.lt.u32	%p62, %r347, %r401;
	@%p62 bra 	BB5_72;
	bra.uni 	BB5_73;

BB5_72:
	mov.u32 	%r4007, %r3899;
	bra.uni 	BB5_77;

BB5_73:
	ld.global.u32 	%r402, [%rd6+12];
	setp.gt.u32	%p63, %r339, %r402;
	mov.u32 	%r4007, %r3859;
	@%p63 bra 	BB5_77;

	setp.lt.u32	%p64, %r339, %r402;
	mov.u32 	%r4007, %r3899;
	@%p64 bra 	BB5_77;

	ld.global.u32 	%r403, [%rd6+8];
	setp.gt.u32	%p65, %r343, %r403;
	mov.u32 	%r4007, %r3859;
	@%p65 bra 	BB5_77;

	setp.lt.u32	%p66, %r343, %r403;
	selp.b32	%r4007, -1, 0, %p66;

BB5_77:
	add.s32 	%r3905, %r398, 1;
	setp.gt.s32	%p67, %r4007, 0;
	selp.b32	%r3906, %r3905, 0, %p67;
	add.s32 	%r4006, %r3906, %r4006;
	selp.b32	%r3907, -1, 0, %p67;
	add.s32 	%r3908, %r3907, %r4005;
	shr.u32 	%r4005, %r3908, 1;
	setp.eq.s32	%p68, %r4007, 0;
	@%p68 bra 	BB5_80;

	setp.ne.s32	%p69, %r4005, 0;
	@%p69 bra 	BB5_67;

BB5_79:
	mov.u32 	%r4008, %r3896;

BB5_80:
	setp.eq.s32	%p70, %r4008, -1;
	@%p70 bra 	BB5_86;

	add.s32 	%r409, %r4008, %r439;
	add.s32 	%r410, %r3996, 2;
	setp.ge.u32	%p71, %r410, %r437;
	@%p71 bra 	BB5_86;

	mul.wide.u32 	%rd97, %r409, 4;
	add.s64 	%rd98, %rd21, %rd97;
	atom.global.add.u32 	%r3910, [%rd98], 1;
	setp.ne.s32	%p72, %r3910, 0;
	@%p72 bra 	BB5_86;

	atom.global.add.u32 	%r411, [%rd22], 1;
	setp.lt.u32	%p73, %r411, %r438;
	@%p73 bra 	BB5_85;
	bra.uni 	BB5_84;

BB5_85:
	mul.wide.u32 	%rd99, %r411, 24;
	add.s64 	%rd100, %rd19, %rd99;
	st.global.v2.u32 	[%rd100+16], {%r4008, %r409};
	add.s32 	%r3969, %r3996, 2;
	st.global.v2.u32 	[%rd100+8], {%r3969, %r436};
	st.global.u64 	[%rd100], %rd1;
	bra.uni 	BB5_86;

BB5_84:
	atom.global.add.u32 	%r3911, [%rd22], -1;

BB5_86:
	shr.u32 	%r3912, %r344, %r334;
	and.b32  	%r3913, %r3912, %r433;
	mul.wide.u32 	%rd101, %r3913, 4;
	add.s64 	%rd102, %rd11, %rd101;
	and.b32  	%r3914, %r344, 31;
	mov.u32 	%r3915, 1;
	shl.b32 	%r412, %r3915, %r3914;
	ld.global.u32 	%r3916, [%rd102];
	and.b32  	%r3917, %r3916, %r412;
	setp.eq.s32	%p74, %r3917, 0;
	@%p74 bra 	BB5_114;

	shr.u32 	%r3918, %r340, %r334;
	and.b32  	%r3919, %r3918, %r433;
	mul.wide.u32 	%rd103, %r3919, 4;
	add.s64 	%rd104, %rd12, %rd103;
	and.b32  	%r3920, %r340, 31;
	shl.b32 	%r413, %r3915, %r3920;
	ld.global.u32 	%r3922, [%rd104];
	and.b32  	%r3923, %r3922, %r413;
	setp.eq.s32	%p75, %r3923, 0;
	@%p75 bra 	BB5_114;

	shr.u32 	%r3924, %r348, %r334;
	and.b32  	%r3925, %r3924, %r433;
	mul.wide.u32 	%rd105, %r3925, 4;
	add.s64 	%rd106, %rd13, %rd105;
	and.b32  	%r3926, %r348, 31;
	shl.b32 	%r414, %r3915, %r3926;
	ld.global.u32 	%r3928, [%rd106];
	and.b32  	%r3929, %r3928, %r414;
	setp.eq.s32	%p76, %r3929, 0;
	@%p76 bra 	BB5_114;

	shr.u32 	%r3930, %r352, %r334;
	and.b32  	%r3931, %r3930, %r433;
	mul.wide.u32 	%rd107, %r3931, 4;
	add.s64 	%rd108, %rd14, %rd107;
	and.b32  	%r3932, %r352, 31;
	shl.b32 	%r415, %r3915, %r3932;
	ld.global.u32 	%r3934, [%rd108];
	and.b32  	%r3935, %r3934, %r415;
	setp.eq.s32	%p77, %r3935, 0;
	@%p77 bra 	BB5_114;

	shr.u32 	%r3936, %r344, %r335;
	and.b32  	%r3937, %r3936, %r433;
	mul.wide.u32 	%rd109, %r3937, 4;
	add.s64 	%rd110, %rd15, %rd109;
	ld.global.u32 	%r3938, [%rd110];
	and.b32  	%r3939, %r3938, %r412;
	setp.eq.s32	%p78, %r3939, 0;
	@%p78 bra 	BB5_114;

	shr.u32 	%r3940, %r340, %r335;
	and.b32  	%r3941, %r3940, %r433;
	mul.wide.u32 	%rd111, %r3941, 4;
	add.s64 	%rd112, %rd16, %rd111;
	ld.global.u32 	%r3942, [%rd112];
	and.b32  	%r3943, %r3942, %r413;
	setp.eq.s32	%p79, %r3943, 0;
	@%p79 bra 	BB5_114;

	shr.u32 	%r3944, %r348, %r335;
	and.b32  	%r3945, %r3944, %r433;
	mul.wide.u32 	%rd113, %r3945, 4;
	add.s64 	%rd114, %rd17, %rd113;
	ld.global.u32 	%r3946, [%rd114];
	and.b32  	%r3947, %r3946, %r414;
	setp.eq.s32	%p80, %r3947, 0;
	@%p80 bra 	BB5_114;

	shr.u32 	%r3948, %r352, %r335;
	and.b32  	%r3949, %r3948, %r433;
	mul.wide.u32 	%rd115, %r3949, 4;
	add.s64 	%rd116, %rd18, %rd115;
	ld.global.u32 	%r3950, [%rd116];
	and.b32  	%r3951, %r3950, %r415;
	setp.eq.s32	%p81, %r3951, 0;
	@%p81 bra 	BB5_114;

	setp.eq.s32	%p82, %r438, 0;
	cvt.u64.u32	%rd7, %r439;
	mov.u32 	%r4010, 0;
	mov.u32 	%r3952, -1;
	mov.u32 	%r4009, %r438;
	@%p82 bra 	BB5_107;

BB5_95:
	shr.u32 	%r418, %r4009, 1;
	add.s32 	%r4012, %r418, %r4010;
	cvt.u64.u32	%rd117, %r4012;
	add.s64 	%rd118, %rd117, %rd7;
	mul.lo.s64 	%rd119, %rd118, 20;
	add.s64 	%rd120, %rd20, %rd119;
	add.s64 	%rd8, %rd120, 4;
	ld.global.u32 	%r420, [%rd120+4];
	setp.gt.u32	%p83, %r352, %r420;
	mov.u32 	%r4011, %r3915;
	@%p83 bra 	BB5_105;

	setp.lt.u32	%p84, %r352, %r420;
	mov.u32 	%r3955, -1;
	@%p84 bra 	BB5_97;
	bra.uni 	BB5_98;

BB5_97:
	mov.u32 	%r4011, %r3955;
	bra.uni 	BB5_105;

BB5_98:
	ld.global.u32 	%r421, [%rd8+4];
	setp.gt.u32	%p85, %r348, %r421;
	mov.u32 	%r4011, %r3915;
	@%p85 bra 	BB5_105;

	setp.lt.u32	%p86, %r348, %r421;
	@%p86 bra 	BB5_100;
	bra.uni 	BB5_101;

BB5_100:
	mov.u32 	%r4011, %r3955;
	bra.uni 	BB5_105;

BB5_101:
	ld.global.u32 	%r422, [%rd8+12];
	setp.gt.u32	%p87, %r340, %r422;
	mov.u32 	%r4011, %r3915;
	@%p87 bra 	BB5_105;

	setp.lt.u32	%p88, %r340, %r422;
	mov.u32 	%r4011, %r3955;
	@%p88 bra 	BB5_105;

	ld.global.u32 	%r423, [%rd8+8];
	setp.gt.u32	%p89, %r344, %r423;
	mov.u32 	%r4011, %r3915;
	@%p89 bra 	BB5_105;

	setp.lt.u32	%p90, %r344, %r423;
	selp.b32	%r4011, -1, 0, %p90;

BB5_105:
	add.s32 	%r3961, %r418, 1;
	setp.gt.s32	%p91, %r4011, 0;
	selp.b32	%r3962, %r3961, 0, %p91;
	add.s32 	%r4010, %r3962, %r4010;
	selp.b32	%r3963, -1, 0, %p91;
	add.s32 	%r3964, %r3963, %r4009;
	shr.u32 	%r4009, %r3964, 1;
	setp.eq.s32	%p92, %r4011, 0;
	@%p92 bra 	BB5_108;

	setp.ne.s32	%p93, %r4009, 0;
	@%p93 bra 	BB5_95;

BB5_107:
	mov.u32 	%r4012, %r3952;

BB5_108:
	setp.eq.s32	%p94, %r4012, -1;
	@%p94 bra 	BB5_114;

	add.s32 	%r429, %r4012, %r439;
	add.s32 	%r430, %r3996, 3;
	setp.ge.u32	%p95, %r430, %r437;
	@%p95 bra 	BB5_114;

	mul.wide.u32 	%rd121, %r429, 4;
	add.s64 	%rd122, %rd21, %rd121;
	atom.global.add.u32 	%r3966, [%rd122], 1;
	setp.ne.s32	%p96, %r3966, 0;
	@%p96 bra 	BB5_114;

	atom.global.add.u32 	%r431, [%rd22], 1;
	setp.lt.u32	%p97, %r431, %r438;
	@%p97 bra 	BB5_113;
	bra.uni 	BB5_112;

BB5_113:
	mul.wide.u32 	%rd123, %r431, 24;
	add.s64 	%rd124, %rd19, %rd123;
	st.global.v2.u32 	[%rd124+16], {%r4012, %r429};
	add.s32 	%r3970, %r3996, 3;
	st.global.v2.u32 	[%rd124+8], {%r3970, %r436};
	st.global.u64 	[%rd124], %rd1;
	bra.uni 	BB5_114;

BB5_112:
	atom.global.add.u32 	%r3967, [%rd22], -1;

BB5_114:
	add.s32 	%r3996, %r3996, 4;
	setp.lt.u32	%p98, %r3996, %r437;
	@%p98 bra 	BB5_3;

BB5_115:
	ret;
}

	// .globl	m00100_s04
.entry m00100_s04(
	.param .u64 .ptr .global .align 4 m00100_s04_param_0,
	.param .u64 .ptr .global .align 4 m00100_s04_param_1,
	.param .u64 .ptr .global .align 4 m00100_s04_param_2,
	.param .u64 .ptr .const .align 16 m00100_s04_param_3,
	.param .u64 .ptr .global .align 1 m00100_s04_param_4,
	.param .u64 .ptr .global .align 1 m00100_s04_param_5,
	.param .u64 .ptr .global .align 4 m00100_s04_param_6,
	.param .u64 .ptr .global .align 4 m00100_s04_param_7,
	.param .u64 .ptr .global .align 4 m00100_s04_param_8,
	.param .u64 .ptr .global .align 4 m00100_s04_param_9,
	.param .u64 .ptr .global .align 4 m00100_s04_param_10,
	.param .u64 .ptr .global .align 4 m00100_s04_param_11,
	.param .u64 .ptr .global .align 4 m00100_s04_param_12,
	.param .u64 .ptr .global .align 4 m00100_s04_param_13,
	.param .u64 .ptr .global .align 8 m00100_s04_param_14,
	.param .u64 .ptr .global .align 4 m00100_s04_param_15,
	.param .u64 .ptr .global .align 4 m00100_s04_param_16,
	.param .u64 .ptr .global .align 4 m00100_s04_param_17,
	.param .u64 .ptr .global .align 1 m00100_s04_param_18,
	.param .u64 .ptr .global .align 4 m00100_s04_param_19,
	.param .u64 .ptr .global .align 16 m00100_s04_param_20,
	.param .u64 .ptr .global .align 16 m00100_s04_param_21,
	.param .u64 .ptr .global .align 16 m00100_s04_param_22,
	.param .u64 .ptr .global .align 16 m00100_s04_param_23,
	.param .u32 m00100_s04_param_24,
	.param .u32 m00100_s04_param_25,
	.param .u32 m00100_s04_param_26,
	.param .u32 m00100_s04_param_27,
	.param .u32 m00100_s04_param_28,
	.param .u32 m00100_s04_param_29,
	.param .u32 m00100_s04_param_30,
	.param .u32 m00100_s04_param_31,
	.param .u32 m00100_s04_param_32,
	.param .u32 m00100_s04_param_33,
	.param .u64 m00100_s04_param_34
)
{
	.reg .pred 	%p<53>;
	.reg .b32 	%r<3592>;
	.reg .b64 	%rd<32>;


	ld.param.u64 	%rd2, [m00100_s04_param_0];
	ld.param.u64 	%rd4, [m00100_s04_param_14];
	ld.param.u64 	%rd5, [m00100_s04_param_15];
	ld.param.u64 	%rd6, [m00100_s04_param_16];
	ld.param.u64 	%rd7, [m00100_s04_param_19];
	ld.param.u32 	%r372, [m00100_s04_param_27];
	ld.param.u32 	%r373, [m00100_s04_param_30];
	ld.param.u32 	%r374, [m00100_s04_param_31];
	ld.param.u32 	%r375, [m00100_s04_param_32];
	ld.param.u64 	%rd8, [m00100_s04_param_34];
	mov.b32	%r376, %envreg3;
	mov.u32 	%r377, %ctaid.x;
	mov.u32 	%r378, %ntid.x;
	mad.lo.s32 	%r379, %r377, %r378, %r376;
	mov.u32 	%r380, %tid.x;
	add.s32 	%r1, %r379, %r380;
	cvt.s64.s32	%rd1, %r1;
	setp.ge.u64	%p1, %rd1, %rd8;
	@%p1 bra 	BB6_25;

	mul.wide.u32 	%rd9, %r375, 20;
	add.s64 	%rd10, %rd5, %rd9;
	ld.global.u32 	%r2, [%rd10+12];
	ld.global.u32 	%r3, [%rd10+8];
	ld.global.u32 	%r4, [%rd10+4];
	ld.global.u32 	%r5, [%rd10+16];
	setp.eq.s32	%p2, %r373, 0;
	@%p2 bra 	BB6_25;

	mul.wide.s32 	%rd11, %r1, 260;
	add.s64 	%rd12, %rd2, %rd11;
	ld.global.u32 	%r382, [%rd12+4];
	ld.global.u32 	%r383, [%rd12+12];
	xor.b32  	%r384, %r383, %r382;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r384, 1;
	shr.b32 	%rhs, %r384, 31;
	add.u32 	%r385, %lhs, %rhs;
	}
	ld.global.u32 	%r386, [%rd12+8];
	ld.global.u32 	%r46, [%rd12+60];
	xor.b32  	%r387, %r46, %r386;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r387, 1;
	shr.b32 	%rhs, %r387, 31;
	add.u32 	%r388, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r386, 1;
	shr.b32 	%rhs, %r386, 31;
	add.u32 	%r47, %lhs, %rhs;
	}
	xor.b32  	%r389, %r47, %r383;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r385, 1;
	shr.b32 	%rhs, %r385, 31;
	add.u32 	%r390, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r388, 1;
	shr.b32 	%rhs, %r388, 31;
	add.u32 	%r391, %lhs, %rhs;
	}
	xor.b32  	%r392, %r390, %r46;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r392, 1;
	shr.b32 	%rhs, %r392, 31;
	add.u32 	%r393, %lhs, %rhs;
	}
	xor.b32  	%r394, %r391, %r47;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r389, 1;
	shr.b32 	%rhs, %r389, 31;
	add.u32 	%r59, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r59, 1;
	shr.b32 	%rhs, %r59, 31;
	add.u32 	%r71, %lhs, %rhs;
	}
	xor.b32  	%r395, %r71, %r385;
	xor.b32  	%r396, %r393, %r388;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r396, 1;
	shr.b32 	%rhs, %r396, 31;
	add.u32 	%r397, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r394, 1;
	shr.b32 	%rhs, %r394, 31;
	add.u32 	%r79, %lhs, %rhs;
	}
	xor.b32  	%r398, %r79, %r59;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r398, 1;
	shr.b32 	%rhs, %r398, 31;
	add.u32 	%r399, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r395, 1;
	shr.b32 	%rhs, %r395, 31;
	add.u32 	%r83, %lhs, %rhs;
	}
	xor.b32  	%r400, %r83, %r390;
	xor.b32  	%r401, %r391, %r46;
	xor.b32  	%r402, %r401, %r397;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r402, 1;
	shr.b32 	%rhs, %r402, 31;
	add.u32 	%r403, %lhs, %rhs;
	}
	xor.b32  	%r404, %r71, %r47;
	xor.b32  	%r405, %r404, %r399;
	xor.b32  	%r406, %r385, %r46;
	xor.b32  	%r407, %r406, %r393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r400, 1;
	shr.b32 	%rhs, %r400, 31;
	add.u32 	%r95, %lhs, %rhs;
	}
	xor.b32  	%r408, %r407, %r95;
	xor.b32  	%r409, %r388, %r47;
	xor.b32  	%r410, %r409, %r79;
	xor.b32  	%r411, %r410, %r403;
	xor.b32  	%r412, %r59, %r385;
	xor.b32  	%r413, %r412, %r83;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r405, 1;
	shr.b32 	%rhs, %r405, 31;
	add.u32 	%r103, %lhs, %rhs;
	}
	xor.b32  	%r414, %r413, %r103;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r414, 1;
	shr.b32 	%rhs, %r414, 31;
	add.u32 	%r415, %lhs, %rhs;
	}
	xor.b32  	%r416, %r390, %r388;
	xor.b32  	%r417, %r416, %r397;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r408, 1;
	shr.b32 	%rhs, %r408, 31;
	add.u32 	%r107, %lhs, %rhs;
	}
	xor.b32  	%r418, %r417, %r107;
	xor.b32  	%r419, %r391, %r59;
	xor.b32  	%r420, %r419, %r399;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r411, 1;
	shr.b32 	%rhs, %r411, 31;
	add.u32 	%r111, %lhs, %rhs;
	}
	xor.b32  	%r421, %r420, %r111;
	xor.b32  	%r422, %r71, %r390;
	xor.b32  	%r423, %r422, %r95;
	xor.b32  	%r424, %r423, %r415;
	xor.b32  	%r425, %r393, %r391;
	xor.b32  	%r426, %r425, %r403;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r418, 1;
	shr.b32 	%rhs, %r418, 31;
	add.u32 	%r119, %lhs, %rhs;
	}
	xor.b32  	%r427, %r426, %r119;
	xor.b32  	%r428, %r79, %r71;
	xor.b32  	%r429, %r428, %r103;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r421, 1;
	shr.b32 	%rhs, %r421, 31;
	add.u32 	%r123, %lhs, %rhs;
	}
	xor.b32  	%r430, %r429, %r123;
	xor.b32  	%r431, %r83, %r393;
	xor.b32  	%r432, %r431, %r107;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r424, 1;
	shr.b32 	%rhs, %r424, 31;
	add.u32 	%r127, %lhs, %rhs;
	}
	xor.b32  	%r433, %r432, %r127;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r433, 1;
	shr.b32 	%rhs, %r433, 31;
	add.u32 	%r434, %lhs, %rhs;
	}
	xor.b32  	%r435, %r397, %r79;
	xor.b32  	%r436, %r435, %r111;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r427, 1;
	shr.b32 	%rhs, %r427, 31;
	add.u32 	%r131, %lhs, %rhs;
	}
	xor.b32  	%r437, %r436, %r131;
	xor.b32  	%r438, %r399, %r83;
	xor.b32  	%r439, %r438, %r415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r430, 1;
	shr.b32 	%rhs, %r430, 31;
	add.u32 	%r135, %lhs, %rhs;
	}
	xor.b32  	%r440, %r439, %r135;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r440, 1;
	shr.b32 	%rhs, %r440, 31;
	add.u32 	%r441, %lhs, %rhs;
	}
	xor.b32  	%r442, %r95, %r397;
	xor.b32  	%r443, %r442, %r119;
	xor.b32  	%r444, %r443, %r434;
	xor.b32  	%r445, %r403, %r399;
	xor.b32  	%r446, %r445, %r123;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r437, 1;
	shr.b32 	%rhs, %r437, 31;
	add.u32 	%r143, %lhs, %rhs;
	}
	xor.b32  	%r447, %r446, %r143;
	xor.b32  	%r448, %r103, %r95;
	xor.b32  	%r449, %r448, %r127;
	xor.b32  	%r450, %r449, %r441;
	xor.b32  	%r451, %r107, %r403;
	xor.b32  	%r452, %r451, %r131;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r444, 1;
	shr.b32 	%rhs, %r444, 31;
	add.u32 	%r151, %lhs, %rhs;
	}
	xor.b32  	%r453, %r452, %r151;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r453, 1;
	shr.b32 	%rhs, %r453, 31;
	add.u32 	%r454, %lhs, %rhs;
	}
	xor.b32  	%r455, %r111, %r103;
	xor.b32  	%r456, %r455, %r135;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r447, 1;
	shr.b32 	%rhs, %r447, 31;
	add.u32 	%r155, %lhs, %rhs;
	}
	xor.b32  	%r457, %r456, %r155;
	xor.b32  	%r458, %r415, %r107;
	xor.b32  	%r459, %r458, %r434;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r450, 1;
	shr.b32 	%rhs, %r450, 31;
	add.u32 	%r159, %lhs, %rhs;
	}
	xor.b32  	%r460, %r459, %r159;
	xor.b32  	%r461, %r119, %r111;
	xor.b32  	%r462, %r461, %r143;
	xor.b32  	%r463, %r462, %r454;
	xor.b32  	%r464, %r123, %r415;
	xor.b32  	%r465, %r464, %r441;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r457, 1;
	shr.b32 	%rhs, %r457, 31;
	add.u32 	%r167, %lhs, %rhs;
	}
	xor.b32  	%r466, %r465, %r167;
	xor.b32  	%r467, %r127, %r119;
	xor.b32  	%r468, %r467, %r151;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r460, 1;
	shr.b32 	%rhs, %r460, 31;
	add.u32 	%r171, %lhs, %rhs;
	}
	xor.b32  	%r469, %r468, %r171;
	xor.b32  	%r470, %r131, %r123;
	xor.b32  	%r471, %r470, %r155;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r463, 1;
	shr.b32 	%rhs, %r463, 31;
	add.u32 	%r175, %lhs, %rhs;
	}
	xor.b32  	%r472, %r471, %r175;
	xor.b32  	%r473, %r135, %r127;
	xor.b32  	%r474, %r473, %r159;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r466, 1;
	shr.b32 	%rhs, %r466, 31;
	add.u32 	%r179, %lhs, %rhs;
	}
	xor.b32  	%r475, %r474, %r179;
	xor.b32  	%r476, %r434, %r131;
	xor.b32  	%r477, %r476, %r454;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r469, 1;
	shr.b32 	%rhs, %r469, 31;
	add.u32 	%r183, %lhs, %rhs;
	}
	xor.b32  	%r478, %r477, %r183;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r478, 1;
	shr.b32 	%rhs, %r478, 31;
	add.u32 	%r479, %lhs, %rhs;
	}
	xor.b32  	%r480, %r143, %r135;
	xor.b32  	%r481, %r480, %r167;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r472, 1;
	shr.b32 	%rhs, %r472, 31;
	add.u32 	%r187, %lhs, %rhs;
	}
	xor.b32  	%r482, %r481, %r187;
	xor.b32  	%r483, %r441, %r434;
	xor.b32  	%r484, %r483, %r171;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r475, 1;
	shr.b32 	%rhs, %r475, 31;
	add.u32 	%r191, %lhs, %rhs;
	}
	xor.b32  	%r485, %r484, %r191;
	xor.b32  	%r486, %r151, %r143;
	xor.b32  	%r487, %r486, %r175;
	xor.b32  	%r488, %r487, %r479;
	xor.b32  	%r489, %r155, %r441;
	xor.b32  	%r490, %r489, %r179;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r482, 1;
	shr.b32 	%rhs, %r482, 31;
	add.u32 	%r199, %lhs, %rhs;
	}
	xor.b32  	%r491, %r490, %r199;
	xor.b32  	%r492, %r159, %r151;
	xor.b32  	%r493, %r492, %r183;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r485, 1;
	shr.b32 	%rhs, %r485, 31;
	add.u32 	%r203, %lhs, %rhs;
	}
	xor.b32  	%r494, %r493, %r203;
	xor.b32  	%r495, %r454, %r155;
	xor.b32  	%r496, %r495, %r187;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r488, 1;
	shr.b32 	%rhs, %r488, 31;
	add.u32 	%r207, %lhs, %rhs;
	}
	xor.b32  	%r497, %r496, %r207;
	xor.b32  	%r498, %r167, %r159;
	xor.b32  	%r499, %r498, %r191;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r491, 1;
	shr.b32 	%rhs, %r491, 31;
	add.u32 	%r211, %lhs, %rhs;
	}
	xor.b32  	%r500, %r499, %r211;
	xor.b32  	%r501, %r171, %r454;
	xor.b32  	%r502, %r501, %r479;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r494, 1;
	shr.b32 	%rhs, %r494, 31;
	add.u32 	%r215, %lhs, %rhs;
	}
	xor.b32  	%r503, %r502, %r215;
	xor.b32  	%r504, %r175, %r167;
	xor.b32  	%r505, %r504, %r199;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r497, 1;
	shr.b32 	%rhs, %r497, 31;
	add.u32 	%r219, %lhs, %rhs;
	}
	xor.b32  	%r506, %r505, %r219;
	xor.b32  	%r507, %r179, %r171;
	xor.b32  	%r508, %r507, %r203;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r500, 1;
	shr.b32 	%rhs, %r500, 31;
	add.u32 	%r223, %lhs, %rhs;
	}
	xor.b32  	%r509, %r508, %r223;
	xor.b32  	%r510, %r183, %r175;
	xor.b32  	%r511, %r510, %r207;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r503, 1;
	shr.b32 	%rhs, %r503, 31;
	add.u32 	%r227, %lhs, %rhs;
	}
	xor.b32  	%r512, %r511, %r227;
	xor.b32  	%r513, %r187, %r179;
	xor.b32  	%r514, %r513, %r211;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r506, 1;
	shr.b32 	%rhs, %r506, 31;
	add.u32 	%r231, %lhs, %rhs;
	}
	xor.b32  	%r515, %r514, %r231;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r515, 1;
	shr.b32 	%rhs, %r515, 31;
	add.u32 	%r516, %lhs, %rhs;
	}
	xor.b32  	%r517, %r191, %r183;
	xor.b32  	%r518, %r517, %r215;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r509, 1;
	shr.b32 	%rhs, %r509, 31;
	add.u32 	%r235, %lhs, %rhs;
	}
	xor.b32  	%r519, %r518, %r235;
	xor.b32  	%r520, %r479, %r187;
	xor.b32  	%r521, %r520, %r219;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r512, 1;
	shr.b32 	%rhs, %r512, 31;
	add.u32 	%r239, %lhs, %rhs;
	}
	xor.b32  	%r522, %r521, %r239;
	xor.b32  	%r523, %r199, %r191;
	xor.b32  	%r524, %r523, %r223;
	xor.b32  	%r525, %r524, %r516;
	xor.b32  	%r526, %r203, %r479;
	xor.b32  	%r527, %r526, %r227;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r519, 1;
	shr.b32 	%rhs, %r519, 31;
	add.u32 	%r247, %lhs, %rhs;
	}
	xor.b32  	%r528, %r527, %r247;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r528, 1;
	shr.b32 	%rhs, %r528, 31;
	add.u32 	%r529, %lhs, %rhs;
	}
	xor.b32  	%r530, %r207, %r199;
	xor.b32  	%r531, %r530, %r231;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r522, 1;
	shr.b32 	%rhs, %r522, 31;
	add.u32 	%r251, %lhs, %rhs;
	}
	xor.b32  	%r532, %r531, %r251;
	xor.b32  	%r533, %r211, %r203;
	xor.b32  	%r534, %r533, %r235;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r525, 1;
	shr.b32 	%rhs, %r525, 31;
	add.u32 	%r255, %lhs, %rhs;
	}
	xor.b32  	%r535, %r534, %r255;
	xor.b32  	%r536, %r215, %r207;
	xor.b32  	%r537, %r536, %r239;
	xor.b32  	%r538, %r537, %r529;
	xor.b32  	%r539, %r219, %r211;
	xor.b32  	%r540, %r539, %r516;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r532, 1;
	shr.b32 	%rhs, %r532, 31;
	add.u32 	%r263, %lhs, %rhs;
	}
	xor.b32  	%r541, %r540, %r263;
	xor.b32  	%r542, %r223, %r215;
	xor.b32  	%r543, %r542, %r247;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r535, 1;
	shr.b32 	%rhs, %r535, 31;
	add.u32 	%r267, %lhs, %rhs;
	}
	xor.b32  	%r544, %r543, %r267;
	xor.b32  	%r545, %r227, %r219;
	xor.b32  	%r546, %r545, %r251;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r538, 1;
	shr.b32 	%rhs, %r538, 31;
	add.u32 	%r271, %lhs, %rhs;
	}
	xor.b32  	%r547, %r546, %r271;
	ld.global.u32 	%r10, [%rd12];
	mov.u32 	%r548, 1732584193;
	mov.u32 	%r549, -271733879;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r549, 30;
	shr.b32 	%rhs, %r549, 2;
	add.u32 	%r18, %lhs, %rhs;
	}
	or.b32  	%r550, %r18, -1732584194;
	add.s32 	%r551, %r382, %r550;
	add.s32 	%r20, %r551, 1790234127;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r548, 30;
	shr.b32 	%rhs, %r548, 2;
	add.u32 	%r26, %lhs, %rhs;
	}
	xor.b32  	%r28, %r18, %r26;
	add.s32 	%r552, %r18, %r383;
	add.s32 	%r36, %r552, 1518500249;
	add.s32 	%r40, %r26, 1518500249;
	add.s32 	%r55, %r388, 1518500249;
	add.s32 	%r67, %r391, 1859775393;
	add.s32 	%r75, %r393, 1859775393;
	add.s32 	%r87, %r397, 1859775393;
	add.s32 	%r91, %r399, 1859775393;
	add.s32 	%r99, %r403, 1859775393;
	add.s32 	%r147, %r441, -1894007588;
	add.s32 	%r163, %r454, -1894007588;
	add.s32 	%r195, %r479, -1894007588;
	add.s32 	%r243, %r516, -899497514;
	add.s32 	%r259, %r529, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r541, 1;
	shr.b32 	%rhs, %r541, 31;
	add.u32 	%r275, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r544, 1;
	shr.b32 	%rhs, %r544, 31;
	add.u32 	%r279, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r547, 1;
	shr.b32 	%rhs, %r547, 31;
	add.u32 	%r283, %lhs, %rhs;
	}
	xor.b32  	%r553, %r231, %r223;
	xor.b32  	%r554, %r553, %r255;
	xor.b32  	%r287, %r554, %r275;
	xor.b32  	%r555, %r235, %r227;
	xor.b32  	%r556, %r555, %r529;
	xor.b32  	%r288, %r556, %r279;
	xor.b32  	%r557, %r239, %r231;
	xor.b32  	%r558, %r557, %r263;
	xor.b32  	%r289, %r558, %r283;
	mov.u32 	%r3591, 0;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r287, 1;
	shr.b32 	%rhs, %r287, 31;
	add.u32 	%r3428, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r288, 1;
	shr.b32 	%rhs, %r288, 31;
	add.u32 	%r3429, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r289, 1;
	shr.b32 	%rhs, %r289, 31;
	add.u32 	%r3430, %lhs, %rhs;
	}

BB6_3:
	mov.u32 	%r3590, 1732584193;
	xor.b32  	%r3589, %r446, %r143;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3589, 1;
	shr.b32 	%rhs, %r3589, 31;
	add.u32 	%r3588, %lhs, %rhs;
	}
	xor.b32  	%r3587, %r443, %r434;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3587, 1;
	shr.b32 	%rhs, %r3587, 31;
	add.u32 	%r3586, %lhs, %rhs;
	}
	add.s32 	%r3585, %r434, 1859775393;
	add.s32 	%r3584, %r415, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r59, 1;
	shr.b32 	%rhs, %r59, 31;
	add.u32 	%r3583, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r385, 1;
	shr.b32 	%rhs, %r385, 31;
	add.u32 	%r3582, %lhs, %rhs;
	}
	add.s32 	%r3581, %r3582, 1859775393;
	add.s32 	%r3580, %r385, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r386, 1;
	shr.b32 	%rhs, %r386, 31;
	add.u32 	%r3579, %lhs, %rhs;
	}
	add.s32 	%r3578, %r386, -214083945;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5, 2;
	shr.b32 	%rhs, %r5, 30;
	add.u32 	%r3577, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3590, 30;
	shr.b32 	%rhs, %r3590, 2;
	add.u32 	%r3576, %lhs, %rhs;
	}
	mov.u32 	%r3575, -271733879;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3575, 30;
	shr.b32 	%rhs, %r3575, 2;
	add.u32 	%r3574, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3590, 5;
	shr.b32 	%rhs, %r3590, 27;
	add.u32 	%r3573, %lhs, %rhs;
	}
	ld.param.u64 	%rd31, [m00100_s04_param_3];
	shr.u32 	%r559, %r3591, 2;
	mul.wide.u32 	%rd13, %r559, 16;
	add.s64 	%rd14, %rd31, %rd13;
	ld.const.v4.u32 	{%r560, %r561, %r562, %r563}, [%rd14];
	or.b32  	%r291, %r10, %r560;
	or.b32  	%r292, %r10, %r561;
	or.b32  	%r293, %r10, %r562;
	or.b32  	%r294, %r10, %r563;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r291, 1;
	shr.b32 	%rhs, %r291, 31;
	add.u32 	%r568, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r292, 1;
	shr.b32 	%rhs, %r292, 31;
	add.u32 	%r569, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r293, 1;
	shr.b32 	%rhs, %r293, 31;
	add.u32 	%r570, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r294, 1;
	shr.b32 	%rhs, %r294, 31;
	add.u32 	%r571, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r291, 2;
	shr.b32 	%rhs, %r291, 30;
	add.u32 	%r572, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r292, 2;
	shr.b32 	%rhs, %r292, 30;
	add.u32 	%r573, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r293, 2;
	shr.b32 	%rhs, %r293, 30;
	add.u32 	%r574, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r294, 2;
	shr.b32 	%rhs, %r294, 30;
	add.u32 	%r575, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r291, 3;
	shr.b32 	%rhs, %r291, 29;
	add.u32 	%r576, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r292, 3;
	shr.b32 	%rhs, %r292, 29;
	add.u32 	%r577, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r293, 3;
	shr.b32 	%rhs, %r293, 29;
	add.u32 	%r578, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r294, 3;
	shr.b32 	%rhs, %r294, 29;
	add.u32 	%r579, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r291, 4;
	shr.b32 	%rhs, %r291, 28;
	add.u32 	%r580, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r292, 4;
	shr.b32 	%rhs, %r292, 28;
	add.u32 	%r581, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r293, 4;
	shr.b32 	%rhs, %r293, 28;
	add.u32 	%r582, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r294, 4;
	shr.b32 	%rhs, %r294, 28;
	add.u32 	%r583, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r291, 5;
	shr.b32 	%rhs, %r291, 27;
	add.u32 	%r584, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r292, 5;
	shr.b32 	%rhs, %r292, 27;
	add.u32 	%r585, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r293, 5;
	shr.b32 	%rhs, %r293, 27;
	add.u32 	%r586, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r294, 5;
	shr.b32 	%rhs, %r294, 27;
	add.u32 	%r587, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r291, 6;
	shr.b32 	%rhs, %r291, 26;
	add.u32 	%r588, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r292, 6;
	shr.b32 	%rhs, %r292, 26;
	add.u32 	%r589, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r293, 6;
	shr.b32 	%rhs, %r293, 26;
	add.u32 	%r590, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r294, 6;
	shr.b32 	%rhs, %r294, 26;
	add.u32 	%r591, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r294, 7;
	shr.b32 	%rhs, %r294, 25;
	add.u32 	%r298, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r293, 7;
	shr.b32 	%rhs, %r293, 25;
	add.u32 	%r297, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r292, 7;
	shr.b32 	%rhs, %r292, 25;
	add.u32 	%r296, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r291, 7;
	shr.b32 	%rhs, %r291, 25;
	add.u32 	%r295, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r291, 8;
	shr.b32 	%rhs, %r291, 24;
	add.u32 	%r299, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r292, 8;
	shr.b32 	%rhs, %r292, 24;
	add.u32 	%r300, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r293, 8;
	shr.b32 	%rhs, %r293, 24;
	add.u32 	%r301, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r294, 8;
	shr.b32 	%rhs, %r294, 24;
	add.u32 	%r302, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r291, 9;
	shr.b32 	%rhs, %r291, 23;
	add.u32 	%r592, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r292, 9;
	shr.b32 	%rhs, %r292, 23;
	add.u32 	%r593, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r293, 9;
	shr.b32 	%rhs, %r293, 23;
	add.u32 	%r594, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r294, 9;
	shr.b32 	%rhs, %r294, 23;
	add.u32 	%r595, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r294, 10;
	shr.b32 	%rhs, %r294, 22;
	add.u32 	%r596, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r293, 10;
	shr.b32 	%rhs, %r293, 22;
	add.u32 	%r597, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r292, 10;
	shr.b32 	%rhs, %r292, 22;
	add.u32 	%r598, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r291, 10;
	shr.b32 	%rhs, %r291, 22;
	add.u32 	%r599, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r291, 11;
	shr.b32 	%rhs, %r291, 21;
	add.u32 	%r600, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r292, 11;
	shr.b32 	%rhs, %r292, 21;
	add.u32 	%r601, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r293, 11;
	shr.b32 	%rhs, %r293, 21;
	add.u32 	%r602, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r294, 11;
	shr.b32 	%rhs, %r294, 21;
	add.u32 	%r603, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r291, 12;
	shr.b32 	%rhs, %r291, 20;
	add.u32 	%r604, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r292, 12;
	shr.b32 	%rhs, %r292, 20;
	add.u32 	%r605, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r293, 12;
	shr.b32 	%rhs, %r293, 20;
	add.u32 	%r606, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r294, 12;
	shr.b32 	%rhs, %r294, 20;
	add.u32 	%r607, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r291, 13;
	shr.b32 	%rhs, %r291, 19;
	add.u32 	%r608, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r292, 13;
	shr.b32 	%rhs, %r292, 19;
	add.u32 	%r609, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r293, 13;
	shr.b32 	%rhs, %r293, 19;
	add.u32 	%r610, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r294, 13;
	shr.b32 	%rhs, %r294, 19;
	add.u32 	%r611, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r294, 14;
	shr.b32 	%rhs, %r294, 18;
	add.u32 	%r612, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r293, 14;
	shr.b32 	%rhs, %r293, 18;
	add.u32 	%r613, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r292, 14;
	shr.b32 	%rhs, %r292, 18;
	add.u32 	%r614, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r291, 14;
	shr.b32 	%rhs, %r291, 18;
	add.u32 	%r615, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r291, 15;
	shr.b32 	%rhs, %r291, 17;
	add.u32 	%r303, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r292, 15;
	shr.b32 	%rhs, %r292, 17;
	add.u32 	%r304, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r293, 15;
	shr.b32 	%rhs, %r293, 17;
	add.u32 	%r305, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r294, 15;
	shr.b32 	%rhs, %r294, 17;
	add.u32 	%r306, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r294, 16;
	shr.b32 	%rhs, %r294, 16;
	add.u32 	%r310, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r293, 16;
	shr.b32 	%rhs, %r293, 16;
	add.u32 	%r309, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r292, 16;
	shr.b32 	%rhs, %r292, 16;
	add.u32 	%r308, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r291, 16;
	shr.b32 	%rhs, %r291, 16;
	add.u32 	%r307, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r291, 17;
	shr.b32 	%rhs, %r291, 15;
	add.u32 	%r616, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r292, 17;
	shr.b32 	%rhs, %r292, 15;
	add.u32 	%r617, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r293, 17;
	shr.b32 	%rhs, %r293, 15;
	add.u32 	%r618, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r294, 17;
	shr.b32 	%rhs, %r294, 15;
	add.u32 	%r619, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r294, 18;
	shr.b32 	%rhs, %r294, 14;
	add.u32 	%r314, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r293, 18;
	shr.b32 	%rhs, %r293, 14;
	add.u32 	%r313, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r292, 18;
	shr.b32 	%rhs, %r292, 14;
	add.u32 	%r312, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r291, 18;
	shr.b32 	%rhs, %r291, 14;
	add.u32 	%r311, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r294, 19;
	shr.b32 	%rhs, %r294, 13;
	add.u32 	%r620, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r293, 19;
	shr.b32 	%rhs, %r293, 13;
	add.u32 	%r621, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r292, 19;
	shr.b32 	%rhs, %r292, 13;
	add.u32 	%r622, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r291, 19;
	shr.b32 	%rhs, %r291, 13;
	add.u32 	%r623, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r291, 20;
	shr.b32 	%rhs, %r291, 12;
	add.u32 	%r315, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r292, 20;
	shr.b32 	%rhs, %r292, 12;
	add.u32 	%r316, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r293, 20;
	shr.b32 	%rhs, %r293, 12;
	add.u32 	%r317, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r294, 20;
	shr.b32 	%rhs, %r294, 12;
	add.u32 	%r318, %lhs, %rhs;
	}
	xor.b32  	%r624, %r583, %r591;
	xor.b32  	%r625, %r582, %r590;
	xor.b32  	%r626, %r581, %r589;
	xor.b32  	%r627, %r580, %r588;
	xor.b32  	%r628, %r583, %r302;
	xor.b32  	%r629, %r582, %r301;
	xor.b32  	%r630, %r581, %r300;
	xor.b32  	%r631, %r580, %r299;
	xor.b32  	%r322, %r302, %r607;
	xor.b32  	%r321, %r301, %r606;
	xor.b32  	%r320, %r300, %r605;
	xor.b32  	%r319, %r299, %r604;
	xor.b32  	%r632, %r627, %r295;
	xor.b32  	%r633, %r626, %r296;
	xor.b32  	%r634, %r625, %r297;
	xor.b32  	%r635, %r624, %r298;
	add.s32 	%r636, %r294, %r3573;
	add.s32 	%r637, %r293, %r3573;
	add.s32 	%r638, %r292, %r3573;
	add.s32 	%r639, %r291, %r3573;
	add.s32 	%r640, %r639, -1223673721;
	add.s32 	%r641, %r638, -1223673721;
	add.s32 	%r642, %r637, -1223673721;
	add.s32 	%r643, %r636, -1223673721;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r643, 5;
	shr.b32 	%rhs, %r643, 27;
	add.u32 	%r644, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r642, 5;
	shr.b32 	%rhs, %r642, 27;
	add.u32 	%r645, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r641, 5;
	shr.b32 	%rhs, %r641, 27;
	add.u32 	%r646, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r640, 5;
	shr.b32 	%rhs, %r640, 27;
	add.u32 	%r647, %lhs, %rhs;
	}
	and.b32  	%r648, %r28, %r643;
	and.b32  	%r649, %r28, %r642;
	and.b32  	%r650, %r28, %r641;
	and.b32  	%r651, %r28, %r640;
	xor.b32  	%r652, %r651, %r3574;
	xor.b32  	%r653, %r650, %r3574;
	xor.b32  	%r654, %r649, %r3574;
	xor.b32  	%r655, %r648, %r3574;
	add.s32 	%r656, %r3578, %r655;
	add.s32 	%r657, %r3578, %r654;
	add.s32 	%r658, %r3578, %r653;
	add.s32 	%r659, %r3578, %r652;
	add.s32 	%r660, %r20, %r647;
	add.s32 	%r661, %r20, %r646;
	add.s32 	%r662, %r20, %r645;
	add.s32 	%r663, %r20, %r644;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r663, 5;
	shr.b32 	%rhs, %r663, 27;
	add.u32 	%r664, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r662, 5;
	shr.b32 	%rhs, %r662, 27;
	add.u32 	%r665, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r661, 5;
	shr.b32 	%rhs, %r661, 27;
	add.u32 	%r666, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r660, 5;
	shr.b32 	%rhs, %r660, 27;
	add.u32 	%r667, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r643, 30;
	shr.b32 	%rhs, %r643, 2;
	add.u32 	%r668, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r642, 30;
	shr.b32 	%rhs, %r642, 2;
	add.u32 	%r669, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r641, 30;
	shr.b32 	%rhs, %r641, 2;
	add.u32 	%r670, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r640, 30;
	shr.b32 	%rhs, %r640, 2;
	add.u32 	%r671, %lhs, %rhs;
	}
	xor.b32  	%r672, %r3576, %r671;
	xor.b32  	%r673, %r3576, %r670;
	xor.b32  	%r674, %r3576, %r669;
	xor.b32  	%r675, %r3576, %r668;
	and.b32  	%r676, %r675, %r663;
	and.b32  	%r677, %r674, %r662;
	and.b32  	%r678, %r673, %r661;
	and.b32  	%r679, %r672, %r660;
	xor.b32  	%r680, %r679, %r3576;
	xor.b32  	%r681, %r678, %r3576;
	xor.b32  	%r682, %r677, %r3576;
	xor.b32  	%r683, %r676, %r3576;
	add.s32 	%r684, %r36, %r683;
	add.s32 	%r685, %r36, %r682;
	add.s32 	%r686, %r36, %r681;
	add.s32 	%r687, %r36, %r680;
	add.s32 	%r688, %r659, %r667;
	add.s32 	%r689, %r658, %r666;
	add.s32 	%r690, %r657, %r665;
	add.s32 	%r691, %r656, %r664;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r691, 5;
	shr.b32 	%rhs, %r691, 27;
	add.u32 	%r692, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r690, 5;
	shr.b32 	%rhs, %r690, 27;
	add.u32 	%r693, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r689, 5;
	shr.b32 	%rhs, %r689, 27;
	add.u32 	%r694, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r688, 5;
	shr.b32 	%rhs, %r688, 27;
	add.u32 	%r695, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r663, 30;
	shr.b32 	%rhs, %r663, 2;
	add.u32 	%r696, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r662, 30;
	shr.b32 	%rhs, %r662, 2;
	add.u32 	%r697, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r661, 30;
	shr.b32 	%rhs, %r661, 2;
	add.u32 	%r698, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r660, 30;
	shr.b32 	%rhs, %r660, 2;
	add.u32 	%r699, %lhs, %rhs;
	}
	xor.b32  	%r700, %r671, %r699;
	xor.b32  	%r701, %r670, %r698;
	xor.b32  	%r702, %r669, %r697;
	xor.b32  	%r703, %r668, %r696;
	and.b32  	%r704, %r703, %r691;
	and.b32  	%r705, %r702, %r690;
	and.b32  	%r706, %r701, %r689;
	and.b32  	%r707, %r700, %r688;
	xor.b32  	%r708, %r707, %r671;
	xor.b32  	%r709, %r706, %r670;
	xor.b32  	%r710, %r705, %r669;
	xor.b32  	%r711, %r704, %r668;
	add.s32 	%r712, %r40, %r711;
	add.s32 	%r713, %r40, %r710;
	add.s32 	%r714, %r40, %r709;
	add.s32 	%r715, %r40, %r708;
	add.s32 	%r716, %r687, %r695;
	add.s32 	%r717, %r686, %r694;
	add.s32 	%r718, %r685, %r693;
	add.s32 	%r719, %r684, %r692;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r719, 5;
	shr.b32 	%rhs, %r719, 27;
	add.u32 	%r720, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r718, 5;
	shr.b32 	%rhs, %r718, 27;
	add.u32 	%r721, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r717, 5;
	shr.b32 	%rhs, %r717, 27;
	add.u32 	%r722, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r716, 5;
	shr.b32 	%rhs, %r716, 27;
	add.u32 	%r723, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r688, 30;
	shr.b32 	%rhs, %r688, 2;
	add.u32 	%r724, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r689, 30;
	shr.b32 	%rhs, %r689, 2;
	add.u32 	%r725, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r690, 30;
	shr.b32 	%rhs, %r690, 2;
	add.u32 	%r726, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r691, 30;
	shr.b32 	%rhs, %r691, 2;
	add.u32 	%r727, %lhs, %rhs;
	}
	xor.b32  	%r728, %r696, %r727;
	and.b32  	%r729, %r728, %r719;
	xor.b32  	%r730, %r729, %r696;
	add.s32 	%r731, %r668, %r730;
	xor.b32  	%r732, %r697, %r726;
	and.b32  	%r733, %r732, %r718;
	xor.b32  	%r734, %r733, %r697;
	add.s32 	%r735, %r669, %r734;
	xor.b32  	%r736, %r698, %r725;
	and.b32  	%r737, %r736, %r717;
	xor.b32  	%r738, %r737, %r698;
	add.s32 	%r739, %r670, %r738;
	xor.b32  	%r740, %r699, %r724;
	and.b32  	%r741, %r740, %r716;
	xor.b32  	%r742, %r741, %r699;
	add.s32 	%r743, %r671, %r742;
	add.s32 	%r744, %r715, %r723;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r744, 5;
	shr.b32 	%rhs, %r744, 27;
	add.u32 	%r745, %lhs, %rhs;
	}
	add.s32 	%r746, %r743, %r745;
	add.s32 	%r747, %r714, %r722;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r747, 5;
	shr.b32 	%rhs, %r747, 27;
	add.u32 	%r748, %lhs, %rhs;
	}
	add.s32 	%r749, %r739, %r748;
	add.s32 	%r750, %r713, %r721;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r750, 5;
	shr.b32 	%rhs, %r750, 27;
	add.u32 	%r751, %lhs, %rhs;
	}
	add.s32 	%r752, %r735, %r751;
	add.s32 	%r753, %r712, %r720;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r753, 5;
	shr.b32 	%rhs, %r753, 27;
	add.u32 	%r754, %lhs, %rhs;
	}
	add.s32 	%r755, %r731, %r754;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r719, 30;
	shr.b32 	%rhs, %r719, 2;
	add.u32 	%r756, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r718, 30;
	shr.b32 	%rhs, %r718, 2;
	add.u32 	%r757, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r717, 30;
	shr.b32 	%rhs, %r717, 2;
	add.u32 	%r758, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r716, 30;
	shr.b32 	%rhs, %r716, 2;
	add.u32 	%r759, %lhs, %rhs;
	}
	xor.b32  	%r760, %r724, %r759;
	and.b32  	%r761, %r760, %r744;
	xor.b32  	%r762, %r761, %r724;
	add.s32 	%r763, %r699, %r762;
	xor.b32  	%r764, %r725, %r758;
	and.b32  	%r765, %r764, %r747;
	xor.b32  	%r766, %r765, %r725;
	add.s32 	%r767, %r698, %r766;
	xor.b32  	%r768, %r726, %r757;
	and.b32  	%r769, %r768, %r750;
	xor.b32  	%r770, %r769, %r726;
	add.s32 	%r771, %r697, %r770;
	xor.b32  	%r772, %r727, %r756;
	and.b32  	%r773, %r772, %r753;
	xor.b32  	%r774, %r773, %r727;
	add.s32 	%r775, %r696, %r774;
	add.s32 	%r776, %r755, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r776, 5;
	shr.b32 	%rhs, %r776, 27;
	add.u32 	%r777, %lhs, %rhs;
	}
	add.s32 	%r778, %r775, %r777;
	add.s32 	%r779, %r752, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r779, 5;
	shr.b32 	%rhs, %r779, 27;
	add.u32 	%r780, %lhs, %rhs;
	}
	add.s32 	%r781, %r771, %r780;
	add.s32 	%r782, %r749, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r782, 5;
	shr.b32 	%rhs, %r782, 27;
	add.u32 	%r783, %lhs, %rhs;
	}
	add.s32 	%r784, %r767, %r783;
	add.s32 	%r785, %r746, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r785, 5;
	shr.b32 	%rhs, %r785, 27;
	add.u32 	%r786, %lhs, %rhs;
	}
	add.s32 	%r787, %r763, %r786;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r744, 30;
	shr.b32 	%rhs, %r744, 2;
	add.u32 	%r788, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r747, 30;
	shr.b32 	%rhs, %r747, 2;
	add.u32 	%r789, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r750, 30;
	shr.b32 	%rhs, %r750, 2;
	add.u32 	%r790, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r753, 30;
	shr.b32 	%rhs, %r753, 2;
	add.u32 	%r791, %lhs, %rhs;
	}
	xor.b32  	%r792, %r756, %r791;
	and.b32  	%r793, %r792, %r776;
	xor.b32  	%r794, %r793, %r756;
	add.s32 	%r795, %r727, %r794;
	xor.b32  	%r796, %r757, %r790;
	and.b32  	%r797, %r796, %r779;
	xor.b32  	%r798, %r797, %r757;
	add.s32 	%r799, %r726, %r798;
	xor.b32  	%r800, %r758, %r789;
	and.b32  	%r801, %r800, %r782;
	xor.b32  	%r802, %r801, %r758;
	add.s32 	%r803, %r725, %r802;
	xor.b32  	%r804, %r759, %r788;
	and.b32  	%r805, %r804, %r785;
	xor.b32  	%r806, %r805, %r759;
	add.s32 	%r807, %r724, %r806;
	add.s32 	%r808, %r787, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r808, 5;
	shr.b32 	%rhs, %r808, 27;
	add.u32 	%r809, %lhs, %rhs;
	}
	add.s32 	%r810, %r807, %r809;
	add.s32 	%r811, %r784, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r811, 5;
	shr.b32 	%rhs, %r811, 27;
	add.u32 	%r812, %lhs, %rhs;
	}
	add.s32 	%r813, %r803, %r812;
	add.s32 	%r814, %r781, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r814, 5;
	shr.b32 	%rhs, %r814, 27;
	add.u32 	%r815, %lhs, %rhs;
	}
	add.s32 	%r816, %r799, %r815;
	add.s32 	%r817, %r778, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r817, 5;
	shr.b32 	%rhs, %r817, 27;
	add.u32 	%r818, %lhs, %rhs;
	}
	add.s32 	%r819, %r795, %r818;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r776, 30;
	shr.b32 	%rhs, %r776, 2;
	add.u32 	%r820, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r779, 30;
	shr.b32 	%rhs, %r779, 2;
	add.u32 	%r821, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r782, 30;
	shr.b32 	%rhs, %r782, 2;
	add.u32 	%r822, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r785, 30;
	shr.b32 	%rhs, %r785, 2;
	add.u32 	%r823, %lhs, %rhs;
	}
	xor.b32  	%r824, %r788, %r823;
	and.b32  	%r825, %r824, %r808;
	xor.b32  	%r826, %r825, %r788;
	add.s32 	%r827, %r759, %r826;
	xor.b32  	%r828, %r789, %r822;
	and.b32  	%r829, %r828, %r811;
	xor.b32  	%r830, %r829, %r789;
	add.s32 	%r831, %r758, %r830;
	xor.b32  	%r832, %r790, %r821;
	and.b32  	%r833, %r832, %r814;
	xor.b32  	%r834, %r833, %r790;
	add.s32 	%r835, %r757, %r834;
	xor.b32  	%r836, %r791, %r820;
	and.b32  	%r837, %r836, %r817;
	xor.b32  	%r838, %r837, %r791;
	add.s32 	%r839, %r756, %r838;
	add.s32 	%r840, %r819, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r840, 5;
	shr.b32 	%rhs, %r840, 27;
	add.u32 	%r841, %lhs, %rhs;
	}
	add.s32 	%r842, %r839, %r841;
	add.s32 	%r843, %r816, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r843, 5;
	shr.b32 	%rhs, %r843, 27;
	add.u32 	%r844, %lhs, %rhs;
	}
	add.s32 	%r845, %r835, %r844;
	add.s32 	%r846, %r813, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r846, 5;
	shr.b32 	%rhs, %r846, 27;
	add.u32 	%r847, %lhs, %rhs;
	}
	add.s32 	%r848, %r831, %r847;
	add.s32 	%r849, %r810, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r849, 5;
	shr.b32 	%rhs, %r849, 27;
	add.u32 	%r850, %lhs, %rhs;
	}
	add.s32 	%r851, %r827, %r850;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r808, 30;
	shr.b32 	%rhs, %r808, 2;
	add.u32 	%r852, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r811, 30;
	shr.b32 	%rhs, %r811, 2;
	add.u32 	%r853, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r814, 30;
	shr.b32 	%rhs, %r814, 2;
	add.u32 	%r854, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r817, 30;
	shr.b32 	%rhs, %r817, 2;
	add.u32 	%r855, %lhs, %rhs;
	}
	xor.b32  	%r856, %r820, %r855;
	and.b32  	%r857, %r856, %r840;
	xor.b32  	%r858, %r857, %r820;
	add.s32 	%r859, %r791, %r858;
	xor.b32  	%r860, %r821, %r854;
	and.b32  	%r861, %r860, %r843;
	xor.b32  	%r862, %r861, %r821;
	add.s32 	%r863, %r790, %r862;
	xor.b32  	%r864, %r822, %r853;
	and.b32  	%r865, %r864, %r846;
	xor.b32  	%r866, %r865, %r822;
	add.s32 	%r867, %r789, %r866;
	xor.b32  	%r868, %r823, %r852;
	and.b32  	%r869, %r868, %r849;
	xor.b32  	%r870, %r869, %r823;
	add.s32 	%r871, %r788, %r870;
	add.s32 	%r872, %r851, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r872, 5;
	shr.b32 	%rhs, %r872, 27;
	add.u32 	%r873, %lhs, %rhs;
	}
	add.s32 	%r874, %r871, %r873;
	add.s32 	%r875, %r848, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r875, 5;
	shr.b32 	%rhs, %r875, 27;
	add.u32 	%r876, %lhs, %rhs;
	}
	add.s32 	%r877, %r867, %r876;
	add.s32 	%r878, %r845, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r878, 5;
	shr.b32 	%rhs, %r878, 27;
	add.u32 	%r879, %lhs, %rhs;
	}
	add.s32 	%r880, %r863, %r879;
	add.s32 	%r881, %r842, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r881, 5;
	shr.b32 	%rhs, %r881, 27;
	add.u32 	%r882, %lhs, %rhs;
	}
	add.s32 	%r883, %r859, %r882;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r840, 30;
	shr.b32 	%rhs, %r840, 2;
	add.u32 	%r884, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r843, 30;
	shr.b32 	%rhs, %r843, 2;
	add.u32 	%r885, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r846, 30;
	shr.b32 	%rhs, %r846, 2;
	add.u32 	%r886, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r849, 30;
	shr.b32 	%rhs, %r849, 2;
	add.u32 	%r887, %lhs, %rhs;
	}
	xor.b32  	%r888, %r852, %r887;
	and.b32  	%r889, %r888, %r872;
	xor.b32  	%r890, %r889, %r852;
	add.s32 	%r891, %r823, %r890;
	xor.b32  	%r892, %r853, %r886;
	and.b32  	%r893, %r892, %r875;
	xor.b32  	%r894, %r893, %r853;
	add.s32 	%r895, %r822, %r894;
	xor.b32  	%r896, %r854, %r885;
	and.b32  	%r897, %r896, %r878;
	xor.b32  	%r898, %r897, %r854;
	add.s32 	%r899, %r821, %r898;
	xor.b32  	%r900, %r855, %r884;
	and.b32  	%r901, %r900, %r881;
	xor.b32  	%r902, %r901, %r855;
	add.s32 	%r903, %r820, %r902;
	add.s32 	%r904, %r883, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r904, 5;
	shr.b32 	%rhs, %r904, 27;
	add.u32 	%r905, %lhs, %rhs;
	}
	add.s32 	%r906, %r903, %r905;
	add.s32 	%r907, %r880, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r907, 5;
	shr.b32 	%rhs, %r907, 27;
	add.u32 	%r908, %lhs, %rhs;
	}
	add.s32 	%r909, %r899, %r908;
	add.s32 	%r910, %r877, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r910, 5;
	shr.b32 	%rhs, %r910, 27;
	add.u32 	%r911, %lhs, %rhs;
	}
	add.s32 	%r912, %r895, %r911;
	add.s32 	%r913, %r874, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r913, 5;
	shr.b32 	%rhs, %r913, 27;
	add.u32 	%r914, %lhs, %rhs;
	}
	add.s32 	%r915, %r891, %r914;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r872, 30;
	shr.b32 	%rhs, %r872, 2;
	add.u32 	%r916, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r875, 30;
	shr.b32 	%rhs, %r875, 2;
	add.u32 	%r917, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r878, 30;
	shr.b32 	%rhs, %r878, 2;
	add.u32 	%r918, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r881, 30;
	shr.b32 	%rhs, %r881, 2;
	add.u32 	%r919, %lhs, %rhs;
	}
	xor.b32  	%r920, %r884, %r919;
	and.b32  	%r921, %r920, %r904;
	xor.b32  	%r922, %r921, %r884;
	add.s32 	%r923, %r855, %r922;
	xor.b32  	%r924, %r885, %r918;
	and.b32  	%r925, %r924, %r907;
	xor.b32  	%r926, %r925, %r885;
	add.s32 	%r927, %r854, %r926;
	xor.b32  	%r928, %r886, %r917;
	and.b32  	%r929, %r928, %r910;
	xor.b32  	%r930, %r929, %r886;
	add.s32 	%r931, %r853, %r930;
	xor.b32  	%r932, %r887, %r916;
	and.b32  	%r933, %r932, %r913;
	xor.b32  	%r934, %r933, %r887;
	add.s32 	%r935, %r852, %r934;
	add.s32 	%r936, %r915, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r936, 5;
	shr.b32 	%rhs, %r936, 27;
	add.u32 	%r937, %lhs, %rhs;
	}
	add.s32 	%r938, %r935, %r937;
	add.s32 	%r939, %r912, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r939, 5;
	shr.b32 	%rhs, %r939, 27;
	add.u32 	%r940, %lhs, %rhs;
	}
	add.s32 	%r941, %r931, %r940;
	add.s32 	%r942, %r909, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r942, 5;
	shr.b32 	%rhs, %r942, 27;
	add.u32 	%r943, %lhs, %rhs;
	}
	add.s32 	%r944, %r927, %r943;
	add.s32 	%r945, %r906, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r945, 5;
	shr.b32 	%rhs, %r945, 27;
	add.u32 	%r946, %lhs, %rhs;
	}
	add.s32 	%r947, %r923, %r946;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r904, 30;
	shr.b32 	%rhs, %r904, 2;
	add.u32 	%r948, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r907, 30;
	shr.b32 	%rhs, %r907, 2;
	add.u32 	%r949, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r910, 30;
	shr.b32 	%rhs, %r910, 2;
	add.u32 	%r950, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r913, 30;
	shr.b32 	%rhs, %r913, 2;
	add.u32 	%r951, %lhs, %rhs;
	}
	xor.b32  	%r952, %r916, %r951;
	and.b32  	%r953, %r952, %r936;
	xor.b32  	%r954, %r953, %r916;
	add.s32 	%r955, %r887, %r954;
	xor.b32  	%r956, %r917, %r950;
	and.b32  	%r957, %r956, %r939;
	xor.b32  	%r958, %r957, %r917;
	add.s32 	%r959, %r886, %r958;
	xor.b32  	%r960, %r918, %r949;
	and.b32  	%r961, %r960, %r942;
	xor.b32  	%r962, %r961, %r918;
	add.s32 	%r963, %r885, %r962;
	xor.b32  	%r964, %r919, %r948;
	and.b32  	%r965, %r964, %r945;
	xor.b32  	%r966, %r965, %r919;
	add.s32 	%r967, %r884, %r966;
	add.s32 	%r968, %r947, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r968, 5;
	shr.b32 	%rhs, %r968, 27;
	add.u32 	%r969, %lhs, %rhs;
	}
	add.s32 	%r970, %r967, %r969;
	add.s32 	%r971, %r944, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r971, 5;
	shr.b32 	%rhs, %r971, 27;
	add.u32 	%r972, %lhs, %rhs;
	}
	add.s32 	%r973, %r963, %r972;
	add.s32 	%r974, %r941, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r974, 5;
	shr.b32 	%rhs, %r974, 27;
	add.u32 	%r975, %lhs, %rhs;
	}
	add.s32 	%r976, %r959, %r975;
	add.s32 	%r977, %r938, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r977, 5;
	shr.b32 	%rhs, %r977, 27;
	add.u32 	%r978, %lhs, %rhs;
	}
	add.s32 	%r979, %r955, %r978;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r936, 30;
	shr.b32 	%rhs, %r936, 2;
	add.u32 	%r980, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r939, 30;
	shr.b32 	%rhs, %r939, 2;
	add.u32 	%r981, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r942, 30;
	shr.b32 	%rhs, %r942, 2;
	add.u32 	%r982, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r945, 30;
	shr.b32 	%rhs, %r945, 2;
	add.u32 	%r983, %lhs, %rhs;
	}
	xor.b32  	%r984, %r948, %r983;
	and.b32  	%r985, %r984, %r968;
	xor.b32  	%r986, %r985, %r948;
	add.s32 	%r987, %r919, %r986;
	xor.b32  	%r988, %r949, %r982;
	and.b32  	%r989, %r988, %r971;
	xor.b32  	%r990, %r989, %r949;
	add.s32 	%r991, %r918, %r990;
	xor.b32  	%r992, %r950, %r981;
	and.b32  	%r993, %r992, %r974;
	xor.b32  	%r994, %r993, %r950;
	add.s32 	%r995, %r917, %r994;
	xor.b32  	%r996, %r951, %r980;
	and.b32  	%r997, %r996, %r977;
	xor.b32  	%r998, %r997, %r951;
	add.s32 	%r999, %r916, %r998;
	add.s32 	%r1000, %r979, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1000, 5;
	shr.b32 	%rhs, %r1000, 27;
	add.u32 	%r1001, %lhs, %rhs;
	}
	add.s32 	%r1002, %r999, %r1001;
	add.s32 	%r1003, %r976, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1003, 5;
	shr.b32 	%rhs, %r1003, 27;
	add.u32 	%r1004, %lhs, %rhs;
	}
	add.s32 	%r1005, %r995, %r1004;
	add.s32 	%r1006, %r973, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1006, 5;
	shr.b32 	%rhs, %r1006, 27;
	add.u32 	%r1007, %lhs, %rhs;
	}
	add.s32 	%r1008, %r991, %r1007;
	add.s32 	%r1009, %r970, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1009, 5;
	shr.b32 	%rhs, %r1009, 27;
	add.u32 	%r1010, %lhs, %rhs;
	}
	add.s32 	%r1011, %r987, %r1010;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r968, 30;
	shr.b32 	%rhs, %r968, 2;
	add.u32 	%r1012, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r971, 30;
	shr.b32 	%rhs, %r971, 2;
	add.u32 	%r1013, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r974, 30;
	shr.b32 	%rhs, %r974, 2;
	add.u32 	%r1014, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r977, 30;
	shr.b32 	%rhs, %r977, 2;
	add.u32 	%r1015, %lhs, %rhs;
	}
	xor.b32  	%r1016, %r980, %r1015;
	and.b32  	%r1017, %r1016, %r1000;
	xor.b32  	%r1018, %r1017, %r980;
	add.s32 	%r1019, %r951, %r1018;
	xor.b32  	%r1020, %r981, %r1014;
	and.b32  	%r1021, %r1020, %r1003;
	xor.b32  	%r1022, %r1021, %r981;
	add.s32 	%r1023, %r950, %r1022;
	xor.b32  	%r1024, %r982, %r1013;
	and.b32  	%r1025, %r1024, %r1006;
	xor.b32  	%r1026, %r1025, %r982;
	add.s32 	%r1027, %r949, %r1026;
	xor.b32  	%r1028, %r983, %r1012;
	and.b32  	%r1029, %r1028, %r1009;
	xor.b32  	%r1030, %r1029, %r983;
	add.s32 	%r1031, %r948, %r1030;
	add.s32 	%r1032, %r1011, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1032, 5;
	shr.b32 	%rhs, %r1032, 27;
	add.u32 	%r1033, %lhs, %rhs;
	}
	add.s32 	%r1034, %r1031, %r1033;
	add.s32 	%r1035, %r1008, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1035, 5;
	shr.b32 	%rhs, %r1035, 27;
	add.u32 	%r1036, %lhs, %rhs;
	}
	add.s32 	%r1037, %r1027, %r1036;
	add.s32 	%r1038, %r1005, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1038, 5;
	shr.b32 	%rhs, %r1038, 27;
	add.u32 	%r1039, %lhs, %rhs;
	}
	add.s32 	%r1040, %r1023, %r1039;
	add.s32 	%r1041, %r1002, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1041, 5;
	shr.b32 	%rhs, %r1041, 27;
	add.u32 	%r1042, %lhs, %rhs;
	}
	add.s32 	%r1043, %r1019, %r1042;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1009, 30;
	shr.b32 	%rhs, %r1009, 2;
	add.u32 	%r1044, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1006, 30;
	shr.b32 	%rhs, %r1006, 2;
	add.u32 	%r1045, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1003, 30;
	shr.b32 	%rhs, %r1003, 2;
	add.u32 	%r1046, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1000, 30;
	shr.b32 	%rhs, %r1000, 2;
	add.u32 	%r1047, %lhs, %rhs;
	}
	add.s32 	%r1048, %r980, %r46;
	add.s32 	%r1049, %r981, %r46;
	add.s32 	%r1050, %r982, %r46;
	add.s32 	%r1051, %r983, %r46;
	xor.b32  	%r1052, %r1015, %r1047;
	xor.b32  	%r1053, %r1014, %r1046;
	xor.b32  	%r1054, %r1013, %r1045;
	xor.b32  	%r1055, %r1012, %r1044;
	and.b32  	%r1056, %r1055, %r1032;
	and.b32  	%r1057, %r1054, %r1035;
	and.b32  	%r1058, %r1053, %r1038;
	and.b32  	%r1059, %r1052, %r1041;
	xor.b32  	%r1060, %r1059, %r1015;
	xor.b32  	%r1061, %r1058, %r1014;
	xor.b32  	%r1062, %r1057, %r1013;
	xor.b32  	%r1063, %r1056, %r1012;
	add.s32 	%r1064, %r1051, %r1063;
	add.s32 	%r1065, %r1050, %r1062;
	add.s32 	%r1066, %r1049, %r1061;
	add.s32 	%r1067, %r1048, %r1060;
	add.s32 	%r1068, %r1043, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1068, 5;
	shr.b32 	%rhs, %r1068, 27;
	add.u32 	%r1069, %lhs, %rhs;
	}
	add.s32 	%r1070, %r1067, %r1069;
	add.s32 	%r1071, %r1040, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1071, 5;
	shr.b32 	%rhs, %r1071, 27;
	add.u32 	%r1072, %lhs, %rhs;
	}
	add.s32 	%r1073, %r1066, %r1072;
	add.s32 	%r1074, %r1037, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1074, 5;
	shr.b32 	%rhs, %r1074, 27;
	add.u32 	%r1075, %lhs, %rhs;
	}
	add.s32 	%r1076, %r1065, %r1075;
	add.s32 	%r1077, %r1034, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1077, 5;
	shr.b32 	%rhs, %r1077, 27;
	add.u32 	%r1078, %lhs, %rhs;
	}
	add.s32 	%r1079, %r1064, %r1078;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1041, 30;
	shr.b32 	%rhs, %r1041, 2;
	add.u32 	%r1080, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1038, 30;
	shr.b32 	%rhs, %r1038, 2;
	add.u32 	%r1081, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1035, 30;
	shr.b32 	%rhs, %r1035, 2;
	add.u32 	%r1082, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1032, 30;
	shr.b32 	%rhs, %r1032, 2;
	add.u32 	%r1083, %lhs, %rhs;
	}
	xor.b32  	%r1084, %r3579, %r571;
	add.s32 	%r1085, %r1012, %r1084;
	xor.b32  	%r1086, %r3579, %r570;
	add.s32 	%r1087, %r1013, %r1086;
	xor.b32  	%r1088, %r3579, %r569;
	add.s32 	%r1089, %r1014, %r1088;
	xor.b32  	%r1090, %r3579, %r568;
	add.s32 	%r1091, %r1015, %r1090;
	xor.b32  	%r1092, %r1044, %r1083;
	xor.b32  	%r1093, %r1045, %r1082;
	xor.b32  	%r1094, %r1046, %r1081;
	xor.b32  	%r1095, %r1047, %r1080;
	and.b32  	%r1096, %r1095, %r1068;
	and.b32  	%r1097, %r1094, %r1071;
	and.b32  	%r1098, %r1093, %r1074;
	and.b32  	%r1099, %r1092, %r1077;
	xor.b32  	%r1100, %r1099, %r1044;
	xor.b32  	%r1101, %r1098, %r1045;
	xor.b32  	%r1102, %r1097, %r1046;
	xor.b32  	%r1103, %r1096, %r1047;
	add.s32 	%r1104, %r1091, %r1103;
	add.s32 	%r1105, %r1089, %r1102;
	add.s32 	%r1106, %r1087, %r1101;
	add.s32 	%r1107, %r1085, %r1100;
	add.s32 	%r1108, %r1079, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1108, 5;
	shr.b32 	%rhs, %r1108, 27;
	add.u32 	%r1109, %lhs, %rhs;
	}
	add.s32 	%r1110, %r1107, %r1109;
	add.s32 	%r1111, %r1076, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1111, 5;
	shr.b32 	%rhs, %r1111, 27;
	add.u32 	%r1112, %lhs, %rhs;
	}
	add.s32 	%r1113, %r1106, %r1112;
	add.s32 	%r1114, %r1073, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1114, 5;
	shr.b32 	%rhs, %r1114, 27;
	add.u32 	%r1115, %lhs, %rhs;
	}
	add.s32 	%r1116, %r1105, %r1115;
	add.s32 	%r1117, %r1070, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1117, 5;
	shr.b32 	%rhs, %r1117, 27;
	add.u32 	%r1118, %lhs, %rhs;
	}
	add.s32 	%r1119, %r1104, %r1118;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1077, 30;
	shr.b32 	%rhs, %r1077, 2;
	add.u32 	%r1120, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1074, 30;
	shr.b32 	%rhs, %r1074, 2;
	add.u32 	%r1121, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1071, 30;
	shr.b32 	%rhs, %r1071, 2;
	add.u32 	%r1122, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1068, 30;
	shr.b32 	%rhs, %r1068, 2;
	add.u32 	%r1123, %lhs, %rhs;
	}
	xor.b32  	%r1124, %r1080, %r1123;
	xor.b32  	%r1125, %r1081, %r1122;
	xor.b32  	%r1126, %r1082, %r1121;
	xor.b32  	%r1127, %r1083, %r1120;
	and.b32  	%r1128, %r1127, %r1108;
	and.b32  	%r1129, %r1126, %r1111;
	and.b32  	%r1130, %r1125, %r1114;
	and.b32  	%r1131, %r1124, %r1117;
	xor.b32  	%r1132, %r1131, %r1080;
	xor.b32  	%r1133, %r1130, %r1081;
	xor.b32  	%r1134, %r1129, %r1082;
	xor.b32  	%r1135, %r1128, %r1083;
	add.s32 	%r1136, %r1047, %r3580;
	add.s32 	%r1137, %r1046, %r3580;
	add.s32 	%r1138, %r1045, %r3580;
	add.s32 	%r1139, %r1044, %r3580;
	add.s32 	%r1140, %r1139, %r1135;
	add.s32 	%r1141, %r1138, %r1134;
	add.s32 	%r1142, %r1137, %r1133;
	add.s32 	%r1143, %r1136, %r1132;
	add.s32 	%r1144, %r1119, 1518500249;
	add.s32 	%r1145, %r1116, 1518500249;
	add.s32 	%r1146, %r1113, 1518500249;
	add.s32 	%r1147, %r1110, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1147, 5;
	shr.b32 	%rhs, %r1147, 27;
	add.u32 	%r1148, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1146, 5;
	shr.b32 	%rhs, %r1146, 27;
	add.u32 	%r1149, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1145, 5;
	shr.b32 	%rhs, %r1145, 27;
	add.u32 	%r1150, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1144, 5;
	shr.b32 	%rhs, %r1144, 27;
	add.u32 	%r1151, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1117, 30;
	shr.b32 	%rhs, %r1117, 2;
	add.u32 	%r1152, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1114, 30;
	shr.b32 	%rhs, %r1114, 2;
	add.u32 	%r1153, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1111, 30;
	shr.b32 	%rhs, %r1111, 2;
	add.u32 	%r1154, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1108, 30;
	shr.b32 	%rhs, %r1108, 2;
	add.u32 	%r1155, %lhs, %rhs;
	}
	xor.b32  	%r1156, %r1120, %r1155;
	xor.b32  	%r1157, %r1121, %r1154;
	xor.b32  	%r1158, %r1122, %r1153;
	xor.b32  	%r1159, %r1123, %r1152;
	and.b32  	%r1160, %r1159, %r1144;
	and.b32  	%r1161, %r1158, %r1145;
	and.b32  	%r1162, %r1157, %r1146;
	and.b32  	%r1163, %r1156, %r1147;
	xor.b32  	%r1164, %r1163, %r1120;
	xor.b32  	%r1165, %r1162, %r1121;
	xor.b32  	%r1166, %r1161, %r1122;
	xor.b32  	%r1167, %r1160, %r1123;
	add.s32 	%r1168, %r1083, %r55;
	add.s32 	%r1169, %r1082, %r55;
	add.s32 	%r1170, %r1081, %r55;
	add.s32 	%r1171, %r1080, %r55;
	add.s32 	%r1172, %r1171, %r1167;
	add.s32 	%r1173, %r1170, %r1166;
	add.s32 	%r1174, %r1169, %r1165;
	add.s32 	%r1175, %r1168, %r1164;
	add.s32 	%r1176, %r1143, %r1151;
	add.s32 	%r1177, %r1142, %r1150;
	add.s32 	%r1178, %r1141, %r1149;
	add.s32 	%r1179, %r1140, %r1148;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1176, 5;
	shr.b32 	%rhs, %r1176, 27;
	add.u32 	%r1180, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1177, 5;
	shr.b32 	%rhs, %r1177, 27;
	add.u32 	%r1181, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1178, 5;
	shr.b32 	%rhs, %r1178, 27;
	add.u32 	%r1182, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1179, 5;
	shr.b32 	%rhs, %r1179, 27;
	add.u32 	%r1183, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1144, 30;
	shr.b32 	%rhs, %r1144, 2;
	add.u32 	%r1184, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1145, 30;
	shr.b32 	%rhs, %r1145, 2;
	add.u32 	%r1185, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1146, 30;
	shr.b32 	%rhs, %r1146, 2;
	add.u32 	%r1186, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1147, 30;
	shr.b32 	%rhs, %r1147, 2;
	add.u32 	%r1187, %lhs, %rhs;
	}
	xor.b32  	%r1188, %r59, %r575;
	add.s32 	%r1189, %r1120, %r1188;
	xor.b32  	%r1190, %r59, %r574;
	add.s32 	%r1191, %r1121, %r1190;
	xor.b32  	%r1192, %r59, %r573;
	add.s32 	%r1193, %r1122, %r1192;
	xor.b32  	%r1194, %r59, %r572;
	add.s32 	%r1195, %r1123, %r1194;
	xor.b32  	%r1196, %r1155, %r1187;
	xor.b32  	%r1197, %r1154, %r1186;
	xor.b32  	%r1198, %r1153, %r1185;
	xor.b32  	%r1199, %r1152, %r1184;
	and.b32  	%r1200, %r1199, %r1176;
	and.b32  	%r1201, %r1198, %r1177;
	and.b32  	%r1202, %r1197, %r1178;
	and.b32  	%r1203, %r1196, %r1179;
	xor.b32  	%r1204, %r1203, %r1155;
	xor.b32  	%r1205, %r1202, %r1154;
	xor.b32  	%r1206, %r1201, %r1153;
	xor.b32  	%r1207, %r1200, %r1152;
	add.s32 	%r1208, %r1195, %r1207;
	add.s32 	%r1209, %r1193, %r1206;
	add.s32 	%r1210, %r1191, %r1205;
	add.s32 	%r1211, %r1189, %r1204;
	add.s32 	%r1212, %r1175, %r1183;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1212, 5;
	shr.b32 	%rhs, %r1212, 27;
	add.u32 	%r1213, %lhs, %rhs;
	}
	add.s32 	%r1214, %r1211, %r1213;
	add.s32 	%r1215, %r1174, %r1182;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1215, 5;
	shr.b32 	%rhs, %r1215, 27;
	add.u32 	%r1216, %lhs, %rhs;
	}
	add.s32 	%r1217, %r1210, %r1216;
	add.s32 	%r1218, %r1173, %r1181;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1218, 5;
	shr.b32 	%rhs, %r1218, 27;
	add.u32 	%r1219, %lhs, %rhs;
	}
	add.s32 	%r1220, %r1209, %r1219;
	add.s32 	%r1221, %r1172, %r1180;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1221, 5;
	shr.b32 	%rhs, %r1221, 27;
	add.u32 	%r1222, %lhs, %rhs;
	}
	add.s32 	%r1223, %r1208, %r1222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1176, 30;
	shr.b32 	%rhs, %r1176, 2;
	add.u32 	%r1224, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1177, 30;
	shr.b32 	%rhs, %r1177, 2;
	add.u32 	%r1225, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1178, 30;
	shr.b32 	%rhs, %r1178, 2;
	add.u32 	%r1226, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1179, 30;
	shr.b32 	%rhs, %r1179, 2;
	add.u32 	%r1227, %lhs, %rhs;
	}
	xor.b32  	%r1228, %r1212, %r1227;
	xor.b32  	%r1229, %r1215, %r1226;
	xor.b32  	%r1230, %r1218, %r1225;
	xor.b32  	%r1231, %r1221, %r1224;
	xor.b32  	%r1232, %r1231, %r1184;
	xor.b32  	%r1233, %r1230, %r1185;
	xor.b32  	%r1234, %r1229, %r1186;
	xor.b32  	%r1235, %r1228, %r1187;
	add.s32 	%r1236, %r1152, %r3581;
	add.s32 	%r1237, %r1153, %r3581;
	add.s32 	%r1238, %r1154, %r3581;
	add.s32 	%r1239, %r1155, %r3581;
	add.s32 	%r1240, %r1239, %r1235;
	add.s32 	%r1241, %r1238, %r1234;
	add.s32 	%r1242, %r1237, %r1233;
	add.s32 	%r1243, %r1236, %r1232;
	add.s32 	%r1244, %r1223, 1518500249;
	add.s32 	%r1245, %r1220, 1518500249;
	add.s32 	%r1246, %r1217, 1518500249;
	add.s32 	%r1247, %r1214, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1247, 5;
	shr.b32 	%rhs, %r1247, 27;
	add.u32 	%r1248, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1246, 5;
	shr.b32 	%rhs, %r1246, 27;
	add.u32 	%r1249, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1245, 5;
	shr.b32 	%rhs, %r1245, 27;
	add.u32 	%r1250, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1244, 5;
	shr.b32 	%rhs, %r1244, 27;
	add.u32 	%r1251, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1212, 30;
	shr.b32 	%rhs, %r1212, 2;
	add.u32 	%r1252, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1215, 30;
	shr.b32 	%rhs, %r1215, 2;
	add.u32 	%r1253, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1218, 30;
	shr.b32 	%rhs, %r1218, 2;
	add.u32 	%r1254, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1221, 30;
	shr.b32 	%rhs, %r1221, 2;
	add.u32 	%r1255, %lhs, %rhs;
	}
	xor.b32  	%r1256, %r1244, %r1255;
	xor.b32  	%r1257, %r1245, %r1254;
	xor.b32  	%r1258, %r1246, %r1253;
	xor.b32  	%r1259, %r1247, %r1252;
	xor.b32  	%r1260, %r1259, %r1227;
	xor.b32  	%r1261, %r1258, %r1226;
	xor.b32  	%r1262, %r1257, %r1225;
	xor.b32  	%r1263, %r1256, %r1224;
	add.s32 	%r1264, %r1187, %r67;
	add.s32 	%r1265, %r1186, %r67;
	add.s32 	%r1266, %r1185, %r67;
	add.s32 	%r1267, %r1184, %r67;
	add.s32 	%r1268, %r1267, %r1263;
	add.s32 	%r1269, %r1266, %r1262;
	add.s32 	%r1270, %r1265, %r1261;
	add.s32 	%r1271, %r1264, %r1260;
	add.s32 	%r1272, %r1243, %r1251;
	add.s32 	%r1273, %r1242, %r1250;
	add.s32 	%r1274, %r1241, %r1249;
	add.s32 	%r1275, %r1240, %r1248;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1272, 5;
	shr.b32 	%rhs, %r1272, 27;
	add.u32 	%r1276, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1273, 5;
	shr.b32 	%rhs, %r1273, 27;
	add.u32 	%r1277, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1274, 5;
	shr.b32 	%rhs, %r1274, 27;
	add.u32 	%r1278, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1275, 5;
	shr.b32 	%rhs, %r1275, 27;
	add.u32 	%r1279, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1247, 30;
	shr.b32 	%rhs, %r1247, 2;
	add.u32 	%r1280, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1246, 30;
	shr.b32 	%rhs, %r1246, 2;
	add.u32 	%r1281, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1245, 30;
	shr.b32 	%rhs, %r1245, 2;
	add.u32 	%r1282, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1244, 30;
	shr.b32 	%rhs, %r1244, 2;
	add.u32 	%r1283, %lhs, %rhs;
	}
	xor.b32  	%r1284, %r3583, %r579;
	add.s32 	%r1285, %r1227, %r1284;
	xor.b32  	%r1286, %r3583, %r578;
	add.s32 	%r1287, %r1226, %r1286;
	xor.b32  	%r1288, %r3583, %r577;
	add.s32 	%r1289, %r1225, %r1288;
	xor.b32  	%r1290, %r3583, %r576;
	add.s32 	%r1291, %r1224, %r1290;
	xor.b32  	%r1292, %r1272, %r1283;
	xor.b32  	%r1293, %r1273, %r1282;
	xor.b32  	%r1294, %r1274, %r1281;
	xor.b32  	%r1295, %r1275, %r1280;
	xor.b32  	%r1296, %r1295, %r1252;
	xor.b32  	%r1297, %r1294, %r1253;
	xor.b32  	%r1298, %r1293, %r1254;
	xor.b32  	%r1299, %r1292, %r1255;
	add.s32 	%r1300, %r1291, %r1299;
	add.s32 	%r1301, %r1289, %r1298;
	add.s32 	%r1302, %r1287, %r1297;
	add.s32 	%r1303, %r1285, %r1296;
	add.s32 	%r1304, %r1271, %r1279;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1304, 5;
	shr.b32 	%rhs, %r1304, 27;
	add.u32 	%r1305, %lhs, %rhs;
	}
	add.s32 	%r1306, %r1303, %r1305;
	add.s32 	%r1307, %r1270, %r1278;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1307, 5;
	shr.b32 	%rhs, %r1307, 27;
	add.u32 	%r1308, %lhs, %rhs;
	}
	add.s32 	%r1309, %r1302, %r1308;
	add.s32 	%r1310, %r1269, %r1277;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1310, 5;
	shr.b32 	%rhs, %r1310, 27;
	add.u32 	%r1311, %lhs, %rhs;
	}
	add.s32 	%r1312, %r1301, %r1311;
	add.s32 	%r1313, %r1268, %r1276;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1313, 5;
	shr.b32 	%rhs, %r1313, 27;
	add.u32 	%r1314, %lhs, %rhs;
	}
	add.s32 	%r1315, %r1300, %r1314;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1272, 30;
	shr.b32 	%rhs, %r1272, 2;
	add.u32 	%r1316, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1273, 30;
	shr.b32 	%rhs, %r1273, 2;
	add.u32 	%r1317, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1274, 30;
	shr.b32 	%rhs, %r1274, 2;
	add.u32 	%r1318, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1275, 30;
	shr.b32 	%rhs, %r1275, 2;
	add.u32 	%r1319, %lhs, %rhs;
	}
	xor.b32  	%r1320, %r1304, %r1319;
	xor.b32  	%r1321, %r1307, %r1318;
	xor.b32  	%r1322, %r1310, %r1317;
	xor.b32  	%r1323, %r1313, %r1316;
	xor.b32  	%r1324, %r1323, %r1283;
	xor.b32  	%r1325, %r1322, %r1282;
	xor.b32  	%r1326, %r1321, %r1281;
	xor.b32  	%r1327, %r1320, %r1280;
	add.s32 	%r1328, %r1255, %r75;
	add.s32 	%r1329, %r1254, %r75;
	add.s32 	%r1330, %r1253, %r75;
	add.s32 	%r1331, %r1252, %r75;
	add.s32 	%r1332, %r1331, %r1327;
	add.s32 	%r1333, %r1330, %r1326;
	add.s32 	%r1334, %r1329, %r1325;
	add.s32 	%r1335, %r1328, %r1324;
	add.s32 	%r1336, %r1315, 1859775393;
	add.s32 	%r1337, %r1312, 1859775393;
	add.s32 	%r1338, %r1309, 1859775393;
	add.s32 	%r1339, %r1306, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1339, 5;
	shr.b32 	%rhs, %r1339, 27;
	add.u32 	%r1340, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1338, 5;
	shr.b32 	%rhs, %r1338, 27;
	add.u32 	%r1341, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1337, 5;
	shr.b32 	%rhs, %r1337, 27;
	add.u32 	%r1342, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1336, 5;
	shr.b32 	%rhs, %r1336, 27;
	add.u32 	%r1343, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1313, 30;
	shr.b32 	%rhs, %r1313, 2;
	add.u32 	%r1344, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1310, 30;
	shr.b32 	%rhs, %r1310, 2;
	add.u32 	%r1345, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1307, 30;
	shr.b32 	%rhs, %r1307, 2;
	add.u32 	%r1346, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1304, 30;
	shr.b32 	%rhs, %r1304, 2;
	add.u32 	%r1347, %lhs, %rhs;
	}
	xor.b32  	%r1348, %r79, %r572;
	add.s32 	%r1349, %r1283, %r1348;
	xor.b32  	%r1350, %r79, %r573;
	add.s32 	%r1351, %r1282, %r1350;
	xor.b32  	%r1352, %r79, %r574;
	add.s32 	%r1353, %r1281, %r1352;
	xor.b32  	%r1354, %r79, %r575;
	add.s32 	%r1355, %r1280, %r1354;
	xor.b32  	%r1356, %r1339, %r1347;
	xor.b32  	%r1357, %r1338, %r1346;
	xor.b32  	%r1358, %r1337, %r1345;
	xor.b32  	%r1359, %r1336, %r1344;
	xor.b32  	%r1360, %r1359, %r1316;
	xor.b32  	%r1361, %r1358, %r1317;
	xor.b32  	%r1362, %r1357, %r1318;
	xor.b32  	%r1363, %r1356, %r1319;
	add.s32 	%r1364, %r1355, %r1363;
	add.s32 	%r1365, %r1353, %r1362;
	add.s32 	%r1366, %r1351, %r1361;
	add.s32 	%r1367, %r1349, %r1360;
	add.s32 	%r1368, %r1335, %r1343;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1368, 5;
	shr.b32 	%rhs, %r1368, 27;
	add.u32 	%r1369, %lhs, %rhs;
	}
	add.s32 	%r1370, %r1367, %r1369;
	add.s32 	%r1371, %r1334, %r1342;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1371, 5;
	shr.b32 	%rhs, %r1371, 27;
	add.u32 	%r1372, %lhs, %rhs;
	}
	add.s32 	%r1373, %r1366, %r1372;
	add.s32 	%r1374, %r1333, %r1341;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1374, 5;
	shr.b32 	%rhs, %r1374, 27;
	add.u32 	%r1375, %lhs, %rhs;
	}
	add.s32 	%r1376, %r1365, %r1375;
	add.s32 	%r1377, %r1332, %r1340;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1377, 5;
	shr.b32 	%rhs, %r1377, 27;
	add.u32 	%r1378, %lhs, %rhs;
	}
	add.s32 	%r1379, %r1364, %r1378;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1339, 30;
	shr.b32 	%rhs, %r1339, 2;
	add.u32 	%r1380, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1338, 30;
	shr.b32 	%rhs, %r1338, 2;
	add.u32 	%r1381, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1337, 30;
	shr.b32 	%rhs, %r1337, 2;
	add.u32 	%r1382, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1336, 30;
	shr.b32 	%rhs, %r1336, 2;
	add.u32 	%r1383, %lhs, %rhs;
	}
	xor.b32  	%r1384, %r83, %r583;
	add.s32 	%r1385, %r1319, %r1384;
	xor.b32  	%r1386, %r83, %r582;
	add.s32 	%r1387, %r1318, %r1386;
	xor.b32  	%r1388, %r83, %r581;
	add.s32 	%r1389, %r1317, %r1388;
	xor.b32  	%r1390, %r83, %r580;
	add.s32 	%r1391, %r1316, %r1390;
	xor.b32  	%r1392, %r1368, %r1383;
	xor.b32  	%r1393, %r1371, %r1382;
	xor.b32  	%r1394, %r1374, %r1381;
	xor.b32  	%r1395, %r1377, %r1380;
	xor.b32  	%r1396, %r1395, %r1347;
	xor.b32  	%r1397, %r1394, %r1346;
	xor.b32  	%r1398, %r1393, %r1345;
	xor.b32  	%r1399, %r1392, %r1344;
	add.s32 	%r1400, %r1391, %r1399;
	add.s32 	%r1401, %r1389, %r1398;
	add.s32 	%r1402, %r1387, %r1397;
	add.s32 	%r1403, %r1385, %r1396;
	add.s32 	%r1404, %r1379, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1404, 5;
	shr.b32 	%rhs, %r1404, 27;
	add.u32 	%r1405, %lhs, %rhs;
	}
	add.s32 	%r1406, %r1403, %r1405;
	add.s32 	%r1407, %r1376, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1407, 5;
	shr.b32 	%rhs, %r1407, 27;
	add.u32 	%r1408, %lhs, %rhs;
	}
	add.s32 	%r1409, %r1402, %r1408;
	add.s32 	%r1410, %r1373, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1410, 5;
	shr.b32 	%rhs, %r1410, 27;
	add.u32 	%r1411, %lhs, %rhs;
	}
	add.s32 	%r1412, %r1401, %r1411;
	add.s32 	%r1413, %r1370, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1413, 5;
	shr.b32 	%rhs, %r1413, 27;
	add.u32 	%r1414, %lhs, %rhs;
	}
	add.s32 	%r1415, %r1400, %r1414;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1368, 30;
	shr.b32 	%rhs, %r1368, 2;
	add.u32 	%r1416, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1371, 30;
	shr.b32 	%rhs, %r1371, 2;
	add.u32 	%r1417, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1374, 30;
	shr.b32 	%rhs, %r1374, 2;
	add.u32 	%r1418, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1377, 30;
	shr.b32 	%rhs, %r1377, 2;
	add.u32 	%r1419, %lhs, %rhs;
	}
	xor.b32  	%r1420, %r1404, %r1419;
	xor.b32  	%r1421, %r1407, %r1418;
	xor.b32  	%r1422, %r1410, %r1417;
	xor.b32  	%r1423, %r1413, %r1416;
	xor.b32  	%r1424, %r1423, %r1383;
	xor.b32  	%r1425, %r1422, %r1382;
	xor.b32  	%r1426, %r1421, %r1381;
	xor.b32  	%r1427, %r1420, %r1380;
	add.s32 	%r1428, %r1344, %r87;
	add.s32 	%r1429, %r1345, %r87;
	add.s32 	%r1430, %r1346, %r87;
	add.s32 	%r1431, %r1347, %r87;
	add.s32 	%r1432, %r1431, %r1427;
	add.s32 	%r1433, %r1430, %r1426;
	add.s32 	%r1434, %r1429, %r1425;
	add.s32 	%r1435, %r1428, %r1424;
	add.s32 	%r1436, %r1415, 1859775393;
	add.s32 	%r1437, %r1412, 1859775393;
	add.s32 	%r1438, %r1409, 1859775393;
	add.s32 	%r1439, %r1406, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1439, 5;
	shr.b32 	%rhs, %r1439, 27;
	add.u32 	%r1440, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1438, 5;
	shr.b32 	%rhs, %r1438, 27;
	add.u32 	%r1441, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1437, 5;
	shr.b32 	%rhs, %r1437, 27;
	add.u32 	%r1442, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1436, 5;
	shr.b32 	%rhs, %r1436, 27;
	add.u32 	%r1443, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1404, 30;
	shr.b32 	%rhs, %r1404, 2;
	add.u32 	%r1444, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1407, 30;
	shr.b32 	%rhs, %r1407, 2;
	add.u32 	%r1445, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1410, 30;
	shr.b32 	%rhs, %r1410, 2;
	add.u32 	%r1446, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1413, 30;
	shr.b32 	%rhs, %r1413, 2;
	add.u32 	%r1447, %lhs, %rhs;
	}
	xor.b32  	%r1448, %r1436, %r1447;
	xor.b32  	%r1449, %r1437, %r1446;
	xor.b32  	%r1450, %r1438, %r1445;
	xor.b32  	%r1451, %r1439, %r1444;
	xor.b32  	%r1452, %r1451, %r1419;
	xor.b32  	%r1453, %r1450, %r1418;
	xor.b32  	%r1454, %r1449, %r1417;
	xor.b32  	%r1455, %r1448, %r1416;
	add.s32 	%r1456, %r1380, %r91;
	add.s32 	%r1457, %r1381, %r91;
	add.s32 	%r1458, %r1382, %r91;
	add.s32 	%r1459, %r1383, %r91;
	add.s32 	%r1460, %r1459, %r1455;
	add.s32 	%r1461, %r1458, %r1454;
	add.s32 	%r1462, %r1457, %r1453;
	add.s32 	%r1463, %r1456, %r1452;
	add.s32 	%r1464, %r1435, %r1443;
	add.s32 	%r1465, %r1434, %r1442;
	add.s32 	%r1466, %r1433, %r1441;
	add.s32 	%r1467, %r1432, %r1440;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1464, 5;
	shr.b32 	%rhs, %r1464, 27;
	add.u32 	%r1468, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1465, 5;
	shr.b32 	%rhs, %r1465, 27;
	add.u32 	%r1469, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1466, 5;
	shr.b32 	%rhs, %r1466, 27;
	add.u32 	%r1470, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1467, 5;
	shr.b32 	%rhs, %r1467, 27;
	add.u32 	%r1471, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1439, 30;
	shr.b32 	%rhs, %r1439, 2;
	add.u32 	%r1472, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1438, 30;
	shr.b32 	%rhs, %r1438, 2;
	add.u32 	%r1473, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1437, 30;
	shr.b32 	%rhs, %r1437, 2;
	add.u32 	%r1474, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1436, 30;
	shr.b32 	%rhs, %r1436, 2;
	add.u32 	%r1475, %lhs, %rhs;
	}
	xor.b32  	%r1476, %r95, %r587;
	add.s32 	%r1477, %r1419, %r1476;
	xor.b32  	%r1478, %r95, %r586;
	add.s32 	%r1479, %r1418, %r1478;
	xor.b32  	%r1480, %r95, %r585;
	add.s32 	%r1481, %r1417, %r1480;
	xor.b32  	%r1482, %r95, %r584;
	add.s32 	%r1483, %r1416, %r1482;
	xor.b32  	%r1484, %r1464, %r1475;
	xor.b32  	%r1485, %r1465, %r1474;
	xor.b32  	%r1486, %r1466, %r1473;
	xor.b32  	%r1487, %r1467, %r1472;
	xor.b32  	%r1488, %r1487, %r1444;
	xor.b32  	%r1489, %r1486, %r1445;
	xor.b32  	%r1490, %r1485, %r1446;
	xor.b32  	%r1491, %r1484, %r1447;
	add.s32 	%r1492, %r1483, %r1491;
	add.s32 	%r1493, %r1481, %r1490;
	add.s32 	%r1494, %r1479, %r1489;
	add.s32 	%r1495, %r1477, %r1488;
	add.s32 	%r1496, %r1463, %r1471;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1496, 5;
	shr.b32 	%rhs, %r1496, 27;
	add.u32 	%r1497, %lhs, %rhs;
	}
	add.s32 	%r1498, %r1495, %r1497;
	add.s32 	%r1499, %r1462, %r1470;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1499, 5;
	shr.b32 	%rhs, %r1499, 27;
	add.u32 	%r1500, %lhs, %rhs;
	}
	add.s32 	%r1501, %r1494, %r1500;
	add.s32 	%r1502, %r1461, %r1469;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1502, 5;
	shr.b32 	%rhs, %r1502, 27;
	add.u32 	%r1503, %lhs, %rhs;
	}
	add.s32 	%r1504, %r1493, %r1503;
	add.s32 	%r1505, %r1460, %r1468;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1505, 5;
	shr.b32 	%rhs, %r1505, 27;
	add.u32 	%r1506, %lhs, %rhs;
	}
	add.s32 	%r1507, %r1492, %r1506;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1467, 30;
	shr.b32 	%rhs, %r1467, 2;
	add.u32 	%r1508, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1466, 30;
	shr.b32 	%rhs, %r1466, 2;
	add.u32 	%r1509, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1465, 30;
	shr.b32 	%rhs, %r1465, 2;
	add.u32 	%r1510, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1464, 30;
	shr.b32 	%rhs, %r1464, 2;
	add.u32 	%r1511, %lhs, %rhs;
	}
	xor.b32  	%r1512, %r1505, %r1511;
	xor.b32  	%r1513, %r1502, %r1510;
	xor.b32  	%r1514, %r1499, %r1509;
	xor.b32  	%r1515, %r1496, %r1508;
	xor.b32  	%r1516, %r1515, %r1472;
	xor.b32  	%r1517, %r1514, %r1473;
	xor.b32  	%r1518, %r1513, %r1474;
	xor.b32  	%r1519, %r1512, %r1475;
	add.s32 	%r1520, %r1444, %r99;
	add.s32 	%r1521, %r1445, %r99;
	add.s32 	%r1522, %r1446, %r99;
	add.s32 	%r1523, %r1447, %r99;
	add.s32 	%r1524, %r1523, %r1519;
	add.s32 	%r1525, %r1522, %r1518;
	add.s32 	%r1526, %r1521, %r1517;
	add.s32 	%r1527, %r1520, %r1516;
	add.s32 	%r1528, %r1507, 1859775393;
	add.s32 	%r1529, %r1504, 1859775393;
	add.s32 	%r1530, %r1501, 1859775393;
	add.s32 	%r1531, %r1498, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1528, 5;
	shr.b32 	%rhs, %r1528, 27;
	add.u32 	%r1532, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1529, 5;
	shr.b32 	%rhs, %r1529, 27;
	add.u32 	%r1533, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1530, 5;
	shr.b32 	%rhs, %r1530, 27;
	add.u32 	%r1534, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1531, 5;
	shr.b32 	%rhs, %r1531, 27;
	add.u32 	%r1535, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1496, 30;
	shr.b32 	%rhs, %r1496, 2;
	add.u32 	%r1536, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1499, 30;
	shr.b32 	%rhs, %r1499, 2;
	add.u32 	%r1537, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1502, 30;
	shr.b32 	%rhs, %r1502, 2;
	add.u32 	%r1538, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1505, 30;
	shr.b32 	%rhs, %r1505, 2;
	add.u32 	%r1539, %lhs, %rhs;
	}
	xor.b32  	%r1540, %r103, %r575;
	xor.b32  	%r1541, %r1540, %r583;
	add.s32 	%r1542, %r1472, %r1541;
	xor.b32  	%r1543, %r103, %r574;
	xor.b32  	%r1544, %r1543, %r582;
	add.s32 	%r1545, %r1473, %r1544;
	xor.b32  	%r1546, %r103, %r573;
	xor.b32  	%r1547, %r1546, %r581;
	add.s32 	%r1548, %r1474, %r1547;
	xor.b32  	%r1549, %r103, %r572;
	xor.b32  	%r1550, %r1549, %r580;
	add.s32 	%r1551, %r1475, %r1550;
	xor.b32  	%r1552, %r1528, %r1539;
	xor.b32  	%r1553, %r1529, %r1538;
	xor.b32  	%r1554, %r1530, %r1537;
	xor.b32  	%r1555, %r1531, %r1536;
	xor.b32  	%r1556, %r1555, %r1508;
	xor.b32  	%r1557, %r1554, %r1509;
	xor.b32  	%r1558, %r1553, %r1510;
	xor.b32  	%r1559, %r1552, %r1511;
	add.s32 	%r1560, %r1551, %r1559;
	add.s32 	%r1561, %r1548, %r1558;
	add.s32 	%r1562, %r1545, %r1557;
	add.s32 	%r1563, %r1542, %r1556;
	add.s32 	%r1564, %r1527, %r1535;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1564, 5;
	shr.b32 	%rhs, %r1564, 27;
	add.u32 	%r1565, %lhs, %rhs;
	}
	add.s32 	%r1566, %r1563, %r1565;
	add.s32 	%r1567, %r1526, %r1534;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1567, 5;
	shr.b32 	%rhs, %r1567, 27;
	add.u32 	%r1568, %lhs, %rhs;
	}
	add.s32 	%r1569, %r1562, %r1568;
	add.s32 	%r1570, %r1525, %r1533;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1570, 5;
	shr.b32 	%rhs, %r1570, 27;
	add.u32 	%r1571, %lhs, %rhs;
	}
	add.s32 	%r1572, %r1561, %r1571;
	add.s32 	%r1573, %r1524, %r1532;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1573, 5;
	shr.b32 	%rhs, %r1573, 27;
	add.u32 	%r1574, %lhs, %rhs;
	}
	add.s32 	%r1575, %r1560, %r1574;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1528, 30;
	shr.b32 	%rhs, %r1528, 2;
	add.u32 	%r1576, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1529, 30;
	shr.b32 	%rhs, %r1529, 2;
	add.u32 	%r1577, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1530, 30;
	shr.b32 	%rhs, %r1530, 2;
	add.u32 	%r1578, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1531, 30;
	shr.b32 	%rhs, %r1531, 2;
	add.u32 	%r1579, %lhs, %rhs;
	}
	xor.b32  	%r1580, %r107, %r588;
	add.s32 	%r1581, %r1511, %r1580;
	xor.b32  	%r1582, %r107, %r589;
	add.s32 	%r1583, %r1510, %r1582;
	xor.b32  	%r1584, %r107, %r590;
	add.s32 	%r1585, %r1509, %r1584;
	xor.b32  	%r1586, %r107, %r591;
	add.s32 	%r1587, %r1508, %r1586;
	xor.b32  	%r1588, %r1564, %r1579;
	xor.b32  	%r1589, %r1567, %r1578;
	xor.b32  	%r1590, %r1570, %r1577;
	xor.b32  	%r1591, %r1573, %r1576;
	xor.b32  	%r1592, %r1591, %r1539;
	xor.b32  	%r1593, %r1590, %r1538;
	xor.b32  	%r1594, %r1589, %r1537;
	xor.b32  	%r1595, %r1588, %r1536;
	add.s32 	%r1596, %r1587, %r1595;
	add.s32 	%r1597, %r1585, %r1594;
	add.s32 	%r1598, %r1583, %r1593;
	add.s32 	%r1599, %r1581, %r1592;
	add.s32 	%r1600, %r1575, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1600, 5;
	shr.b32 	%rhs, %r1600, 27;
	add.u32 	%r1601, %lhs, %rhs;
	}
	add.s32 	%r1602, %r1599, %r1601;
	add.s32 	%r1603, %r1572, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1603, 5;
	shr.b32 	%rhs, %r1603, 27;
	add.u32 	%r1604, %lhs, %rhs;
	}
	add.s32 	%r1605, %r1598, %r1604;
	add.s32 	%r1606, %r1569, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1606, 5;
	shr.b32 	%rhs, %r1606, 27;
	add.u32 	%r1607, %lhs, %rhs;
	}
	add.s32 	%r1608, %r1597, %r1607;
	add.s32 	%r1609, %r1566, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1609, 5;
	shr.b32 	%rhs, %r1609, 27;
	add.u32 	%r1610, %lhs, %rhs;
	}
	add.s32 	%r1611, %r1596, %r1610;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1564, 30;
	shr.b32 	%rhs, %r1564, 2;
	add.u32 	%r1612, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1567, 30;
	shr.b32 	%rhs, %r1567, 2;
	add.u32 	%r1613, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1570, 30;
	shr.b32 	%rhs, %r1570, 2;
	add.u32 	%r1614, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1573, 30;
	shr.b32 	%rhs, %r1573, 2;
	add.u32 	%r1615, %lhs, %rhs;
	}
	xor.b32  	%r1616, %r111, %r575;
	xor.b32  	%r1617, %r1616, %r579;
	add.s32 	%r1618, %r1536, %r1617;
	xor.b32  	%r1619, %r111, %r574;
	xor.b32  	%r1620, %r1619, %r578;
	add.s32 	%r1621, %r1537, %r1620;
	xor.b32  	%r1622, %r111, %r573;
	xor.b32  	%r1623, %r1622, %r577;
	add.s32 	%r1624, %r1538, %r1623;
	xor.b32  	%r1625, %r111, %r572;
	xor.b32  	%r1626, %r1625, %r576;
	add.s32 	%r1627, %r1539, %r1626;
	xor.b32  	%r1628, %r1600, %r1615;
	xor.b32  	%r1629, %r1603, %r1614;
	xor.b32  	%r1630, %r1606, %r1613;
	xor.b32  	%r1631, %r1609, %r1612;
	xor.b32  	%r1632, %r1631, %r1579;
	xor.b32  	%r1633, %r1630, %r1578;
	xor.b32  	%r1634, %r1629, %r1577;
	xor.b32  	%r1635, %r1628, %r1576;
	add.s32 	%r1636, %r1627, %r1635;
	add.s32 	%r1637, %r1624, %r1634;
	add.s32 	%r1638, %r1621, %r1633;
	add.s32 	%r1639, %r1618, %r1632;
	add.s32 	%r1640, %r1611, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1640, 5;
	shr.b32 	%rhs, %r1640, 27;
	add.u32 	%r1641, %lhs, %rhs;
	}
	add.s32 	%r1642, %r1639, %r1641;
	add.s32 	%r1643, %r1608, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1643, 5;
	shr.b32 	%rhs, %r1643, 27;
	add.u32 	%r1644, %lhs, %rhs;
	}
	add.s32 	%r1645, %r1638, %r1644;
	add.s32 	%r1646, %r1605, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1646, 5;
	shr.b32 	%rhs, %r1646, 27;
	add.u32 	%r1647, %lhs, %rhs;
	}
	add.s32 	%r1648, %r1637, %r1647;
	add.s32 	%r1649, %r1602, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1649, 5;
	shr.b32 	%rhs, %r1649, 27;
	add.u32 	%r1650, %lhs, %rhs;
	}
	add.s32 	%r1651, %r1636, %r1650;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1609, 30;
	shr.b32 	%rhs, %r1609, 2;
	add.u32 	%r1652, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1606, 30;
	shr.b32 	%rhs, %r1606, 2;
	add.u32 	%r1653, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1603, 30;
	shr.b32 	%rhs, %r1603, 2;
	add.u32 	%r1654, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1600, 30;
	shr.b32 	%rhs, %r1600, 2;
	add.u32 	%r1655, %lhs, %rhs;
	}
	xor.b32  	%r1656, %r1649, %r1655;
	xor.b32  	%r1657, %r1646, %r1654;
	xor.b32  	%r1658, %r1643, %r1653;
	xor.b32  	%r1659, %r1640, %r1652;
	xor.b32  	%r1660, %r1659, %r1612;
	xor.b32  	%r1661, %r1658, %r1613;
	xor.b32  	%r1662, %r1657, %r1614;
	xor.b32  	%r1663, %r1656, %r1615;
	add.s32 	%r1664, %r1579, %r3584;
	add.s32 	%r1665, %r1578, %r3584;
	add.s32 	%r1666, %r1577, %r3584;
	add.s32 	%r1667, %r1576, %r3584;
	add.s32 	%r1668, %r1667, %r1663;
	add.s32 	%r1669, %r1666, %r1662;
	add.s32 	%r1670, %r1665, %r1661;
	add.s32 	%r1671, %r1664, %r1660;
	add.s32 	%r1672, %r1651, 1859775393;
	add.s32 	%r1673, %r1648, 1859775393;
	add.s32 	%r1674, %r1645, 1859775393;
	add.s32 	%r1675, %r1642, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1672, 5;
	shr.b32 	%rhs, %r1672, 27;
	add.u32 	%r1676, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1673, 5;
	shr.b32 	%rhs, %r1673, 27;
	add.u32 	%r1677, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1674, 5;
	shr.b32 	%rhs, %r1674, 27;
	add.u32 	%r1678, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1675, 5;
	shr.b32 	%rhs, %r1675, 27;
	add.u32 	%r1679, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1640, 30;
	shr.b32 	%rhs, %r1640, 2;
	add.u32 	%r1680, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1643, 30;
	shr.b32 	%rhs, %r1643, 2;
	add.u32 	%r1681, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1646, 30;
	shr.b32 	%rhs, %r1646, 2;
	add.u32 	%r1682, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1649, 30;
	shr.b32 	%rhs, %r1649, 2;
	add.u32 	%r1683, %lhs, %rhs;
	}
	xor.b32  	%r1684, %r119, %r298;
	add.s32 	%r1685, %r1612, %r1684;
	xor.b32  	%r1686, %r119, %r297;
	add.s32 	%r1687, %r1613, %r1686;
	xor.b32  	%r1688, %r119, %r296;
	add.s32 	%r1689, %r1614, %r1688;
	xor.b32  	%r1690, %r119, %r295;
	add.s32 	%r1691, %r1615, %r1690;
	xor.b32  	%r1692, %r1672, %r1683;
	xor.b32  	%r1693, %r1673, %r1682;
	xor.b32  	%r1694, %r1674, %r1681;
	xor.b32  	%r1695, %r1675, %r1680;
	xor.b32  	%r1696, %r1695, %r1652;
	xor.b32  	%r1697, %r1694, %r1653;
	xor.b32  	%r1698, %r1693, %r1654;
	xor.b32  	%r1699, %r1692, %r1655;
	add.s32 	%r1700, %r1691, %r1699;
	add.s32 	%r1701, %r1689, %r1698;
	add.s32 	%r1702, %r1687, %r1697;
	add.s32 	%r1703, %r1685, %r1696;
	add.s32 	%r1704, %r1671, %r1679;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1704, 5;
	shr.b32 	%rhs, %r1704, 27;
	add.u32 	%r1705, %lhs, %rhs;
	}
	add.s32 	%r1706, %r1703, %r1705;
	add.s32 	%r1707, %r1670, %r1678;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1707, 5;
	shr.b32 	%rhs, %r1707, 27;
	add.u32 	%r1708, %lhs, %rhs;
	}
	add.s32 	%r1709, %r1702, %r1708;
	add.s32 	%r1710, %r1669, %r1677;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1710, 5;
	shr.b32 	%rhs, %r1710, 27;
	add.u32 	%r1711, %lhs, %rhs;
	}
	add.s32 	%r1712, %r1701, %r1711;
	add.s32 	%r1713, %r1668, %r1676;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1713, 5;
	shr.b32 	%rhs, %r1713, 27;
	add.u32 	%r1714, %lhs, %rhs;
	}
	add.s32 	%r1715, %r1700, %r1714;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1672, 30;
	shr.b32 	%rhs, %r1672, 2;
	add.u32 	%r1716, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1673, 30;
	shr.b32 	%rhs, %r1673, 2;
	add.u32 	%r1717, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1674, 30;
	shr.b32 	%rhs, %r1674, 2;
	add.u32 	%r1718, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1675, 30;
	shr.b32 	%rhs, %r1675, 2;
	add.u32 	%r1719, %lhs, %rhs;
	}
	xor.b32  	%r1720, %r123, %r580;
	add.s32 	%r1721, %r1655, %r1720;
	xor.b32  	%r1722, %r123, %r581;
	add.s32 	%r1723, %r1654, %r1722;
	xor.b32  	%r1724, %r123, %r582;
	add.s32 	%r1725, %r1653, %r1724;
	xor.b32  	%r1726, %r123, %r583;
	add.s32 	%r1727, %r1652, %r1726;
	xor.b32  	%r1728, %r1704, %r1719;
	xor.b32  	%r1729, %r1707, %r1718;
	xor.b32  	%r1730, %r1710, %r1717;
	xor.b32  	%r1731, %r1713, %r1716;
	xor.b32  	%r1732, %r1731, %r1683;
	xor.b32  	%r1733, %r1730, %r1682;
	xor.b32  	%r1734, %r1729, %r1681;
	xor.b32  	%r1735, %r1728, %r1680;
	add.s32 	%r1736, %r1727, %r1735;
	add.s32 	%r1737, %r1725, %r1734;
	add.s32 	%r1738, %r1723, %r1733;
	add.s32 	%r1739, %r1721, %r1732;
	add.s32 	%r1740, %r1715, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1740, 5;
	shr.b32 	%rhs, %r1740, 27;
	add.u32 	%r1741, %lhs, %rhs;
	}
	add.s32 	%r1742, %r1739, %r1741;
	add.s32 	%r1743, %r1712, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1743, 5;
	shr.b32 	%rhs, %r1743, 27;
	add.u32 	%r1744, %lhs, %rhs;
	}
	add.s32 	%r1745, %r1738, %r1744;
	add.s32 	%r1746, %r1709, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1746, 5;
	shr.b32 	%rhs, %r1746, 27;
	add.u32 	%r1747, %lhs, %rhs;
	}
	add.s32 	%r1748, %r1737, %r1747;
	add.s32 	%r1749, %r1706, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1749, 5;
	shr.b32 	%rhs, %r1749, 27;
	add.u32 	%r1750, %lhs, %rhs;
	}
	add.s32 	%r1751, %r1736, %r1750;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1704, 30;
	shr.b32 	%rhs, %r1704, 2;
	add.u32 	%r1752, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1707, 30;
	shr.b32 	%rhs, %r1707, 2;
	add.u32 	%r1753, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1710, 30;
	shr.b32 	%rhs, %r1710, 2;
	add.u32 	%r1754, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1713, 30;
	shr.b32 	%rhs, %r1713, 2;
	add.u32 	%r1755, %lhs, %rhs;
	}
	xor.b32  	%r1756, %r127, %r624;
	add.s32 	%r1757, %r1680, %r1756;
	xor.b32  	%r1758, %r127, %r625;
	add.s32 	%r1759, %r1681, %r1758;
	xor.b32  	%r1760, %r127, %r626;
	add.s32 	%r1761, %r1682, %r1760;
	xor.b32  	%r1762, %r127, %r627;
	add.s32 	%r1763, %r1683, %r1762;
	xor.b32  	%r1764, %r1740, %r1755;
	xor.b32  	%r1765, %r1743, %r1754;
	xor.b32  	%r1766, %r1746, %r1753;
	xor.b32  	%r1767, %r1749, %r1752;
	xor.b32  	%r1768, %r1767, %r1719;
	xor.b32  	%r1769, %r1766, %r1718;
	xor.b32  	%r1770, %r1765, %r1717;
	xor.b32  	%r1771, %r1764, %r1716;
	add.s32 	%r1772, %r1763, %r1771;
	add.s32 	%r1773, %r1761, %r1770;
	add.s32 	%r1774, %r1759, %r1769;
	add.s32 	%r1775, %r1757, %r1768;
	add.s32 	%r1776, %r1751, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1776, 5;
	shr.b32 	%rhs, %r1776, 27;
	add.u32 	%r1777, %lhs, %rhs;
	}
	add.s32 	%r1778, %r1775, %r1777;
	add.s32 	%r1779, %r1748, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1779, 5;
	shr.b32 	%rhs, %r1779, 27;
	add.u32 	%r1780, %lhs, %rhs;
	}
	add.s32 	%r1781, %r1774, %r1780;
	add.s32 	%r1782, %r1745, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1782, 5;
	shr.b32 	%rhs, %r1782, 27;
	add.u32 	%r1783, %lhs, %rhs;
	}
	add.s32 	%r1784, %r1773, %r1783;
	add.s32 	%r1785, %r1742, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1785, 5;
	shr.b32 	%rhs, %r1785, 27;
	add.u32 	%r1786, %lhs, %rhs;
	}
	add.s32 	%r1787, %r1772, %r1786;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1740, 30;
	shr.b32 	%rhs, %r1740, 2;
	add.u32 	%r1788, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1743, 30;
	shr.b32 	%rhs, %r1743, 2;
	add.u32 	%r1789, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1746, 30;
	shr.b32 	%rhs, %r1746, 2;
	add.u32 	%r1790, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1749, 30;
	shr.b32 	%rhs, %r1749, 2;
	add.u32 	%r1791, %lhs, %rhs;
	}
	xor.b32  	%r1792, %r131, %r299;
	add.s32 	%r1793, %r1716, %r1792;
	xor.b32  	%r1794, %r131, %r300;
	add.s32 	%r1795, %r1717, %r1794;
	xor.b32  	%r1796, %r131, %r301;
	add.s32 	%r1797, %r1718, %r1796;
	xor.b32  	%r1798, %r131, %r302;
	add.s32 	%r1799, %r1719, %r1798;
	xor.b32  	%r1800, %r1776, %r1791;
	xor.b32  	%r1801, %r1779, %r1790;
	xor.b32  	%r1802, %r1782, %r1789;
	xor.b32  	%r1803, %r1785, %r1788;
	xor.b32  	%r1804, %r1803, %r1755;
	xor.b32  	%r1805, %r1802, %r1754;
	xor.b32  	%r1806, %r1801, %r1753;
	xor.b32  	%r1807, %r1800, %r1752;
	add.s32 	%r1808, %r1799, %r1807;
	add.s32 	%r1809, %r1797, %r1806;
	add.s32 	%r1810, %r1795, %r1805;
	add.s32 	%r1811, %r1793, %r1804;
	add.s32 	%r1812, %r1787, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1812, 5;
	shr.b32 	%rhs, %r1812, 27;
	add.u32 	%r1813, %lhs, %rhs;
	}
	add.s32 	%r1814, %r1811, %r1813;
	add.s32 	%r1815, %r1784, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1815, 5;
	shr.b32 	%rhs, %r1815, 27;
	add.u32 	%r1816, %lhs, %rhs;
	}
	add.s32 	%r1817, %r1810, %r1816;
	add.s32 	%r1818, %r1781, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1818, 5;
	shr.b32 	%rhs, %r1818, 27;
	add.u32 	%r1819, %lhs, %rhs;
	}
	add.s32 	%r1820, %r1809, %r1819;
	add.s32 	%r1821, %r1778, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1821, 5;
	shr.b32 	%rhs, %r1821, 27;
	add.u32 	%r1822, %lhs, %rhs;
	}
	add.s32 	%r1823, %r1808, %r1822;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1776, 30;
	shr.b32 	%rhs, %r1776, 2;
	add.u32 	%r1824, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1779, 30;
	shr.b32 	%rhs, %r1779, 2;
	add.u32 	%r1825, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1782, 30;
	shr.b32 	%rhs, %r1782, 2;
	add.u32 	%r1826, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1785, 30;
	shr.b32 	%rhs, %r1785, 2;
	add.u32 	%r1827, %lhs, %rhs;
	}
	xor.b32  	%r1828, %r135, %r583;
	add.s32 	%r1829, %r1752, %r1828;
	xor.b32  	%r1830, %r135, %r582;
	add.s32 	%r1831, %r1753, %r1830;
	xor.b32  	%r1832, %r135, %r581;
	add.s32 	%r1833, %r1754, %r1832;
	xor.b32  	%r1834, %r135, %r580;
	add.s32 	%r1835, %r1755, %r1834;
	xor.b32  	%r1836, %r1812, %r1827;
	xor.b32  	%r1837, %r1815, %r1826;
	xor.b32  	%r1838, %r1818, %r1825;
	xor.b32  	%r1839, %r1821, %r1824;
	xor.b32  	%r1840, %r1839, %r1791;
	xor.b32  	%r1841, %r1838, %r1790;
	xor.b32  	%r1842, %r1837, %r1789;
	xor.b32  	%r1843, %r1836, %r1788;
	add.s32 	%r1844, %r1835, %r1843;
	add.s32 	%r1845, %r1833, %r1842;
	add.s32 	%r1846, %r1831, %r1841;
	add.s32 	%r1847, %r1829, %r1840;
	add.s32 	%r1848, %r1823, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1848, 5;
	shr.b32 	%rhs, %r1848, 27;
	add.u32 	%r1849, %lhs, %rhs;
	}
	add.s32 	%r1850, %r1847, %r1849;
	add.s32 	%r1851, %r1820, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1851, 5;
	shr.b32 	%rhs, %r1851, 27;
	add.u32 	%r1852, %lhs, %rhs;
	}
	add.s32 	%r1853, %r1846, %r1852;
	add.s32 	%r1854, %r1817, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1854, 5;
	shr.b32 	%rhs, %r1854, 27;
	add.u32 	%r1855, %lhs, %rhs;
	}
	add.s32 	%r1856, %r1845, %r1855;
	add.s32 	%r1857, %r1814, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1857, 5;
	shr.b32 	%rhs, %r1857, 27;
	add.u32 	%r1858, %lhs, %rhs;
	}
	add.s32 	%r1859, %r1844, %r1858;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1821, 30;
	shr.b32 	%rhs, %r1821, 2;
	add.u32 	%r1860, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1818, 30;
	shr.b32 	%rhs, %r1818, 2;
	add.u32 	%r1861, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1815, 30;
	shr.b32 	%rhs, %r1815, 2;
	add.u32 	%r1862, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1812, 30;
	shr.b32 	%rhs, %r1812, 2;
	add.u32 	%r1863, %lhs, %rhs;
	}
	xor.b32  	%r1864, %r1857, %r1863;
	xor.b32  	%r1865, %r1854, %r1862;
	xor.b32  	%r1866, %r1851, %r1861;
	xor.b32  	%r1867, %r1848, %r1860;
	xor.b32  	%r1868, %r1867, %r1824;
	xor.b32  	%r1869, %r1866, %r1825;
	xor.b32  	%r1870, %r1865, %r1826;
	xor.b32  	%r1871, %r1864, %r1827;
	add.s32 	%r1872, %r1791, %r3585;
	add.s32 	%r1873, %r1790, %r3585;
	add.s32 	%r1874, %r1789, %r3585;
	add.s32 	%r1875, %r1788, %r3585;
	add.s32 	%r1876, %r1875, %r1871;
	add.s32 	%r1877, %r1874, %r1870;
	add.s32 	%r1878, %r1873, %r1869;
	add.s32 	%r1879, %r1872, %r1868;
	add.s32 	%r1880, %r1859, 1859775393;
	add.s32 	%r1881, %r1856, 1859775393;
	add.s32 	%r1882, %r1853, 1859775393;
	add.s32 	%r1883, %r1850, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1880, 5;
	shr.b32 	%rhs, %r1880, 27;
	add.u32 	%r1884, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1881, 5;
	shr.b32 	%rhs, %r1881, 27;
	add.u32 	%r1885, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1882, 5;
	shr.b32 	%rhs, %r1882, 27;
	add.u32 	%r1886, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1883, 5;
	shr.b32 	%rhs, %r1883, 27;
	add.u32 	%r1887, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1857, 30;
	shr.b32 	%rhs, %r1857, 2;
	add.u32 	%r1888, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1854, 30;
	shr.b32 	%rhs, %r1854, 2;
	add.u32 	%r1889, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1851, 30;
	shr.b32 	%rhs, %r1851, 2;
	add.u32 	%r1890, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1848, 30;
	shr.b32 	%rhs, %r1848, 2;
	add.u32 	%r1891, %lhs, %rhs;
	}
	xor.b32  	%r1892, %r143, %r583;
	xor.b32  	%r1893, %r1892, %r595;
	add.s32 	%r1894, %r1824, %r1893;
	xor.b32  	%r1895, %r143, %r582;
	xor.b32  	%r1896, %r1895, %r594;
	add.s32 	%r1897, %r1825, %r1896;
	xor.b32  	%r1898, %r143, %r581;
	xor.b32  	%r1899, %r1898, %r593;
	add.s32 	%r1900, %r1826, %r1899;
	xor.b32  	%r1901, %r143, %r580;
	xor.b32  	%r1902, %r1901, %r592;
	add.s32 	%r1903, %r1827, %r1902;
	xor.b32  	%r1904, %r1883, %r1860;
	xor.b32  	%r1905, %r1882, %r1861;
	xor.b32  	%r1906, %r1881, %r1862;
	xor.b32  	%r1907, %r1880, %r1863;
	xor.b32  	%r1908, %r1883, %r1891;
	xor.b32  	%r1909, %r1882, %r1890;
	xor.b32  	%r1910, %r1881, %r1889;
	xor.b32  	%r1911, %r1880, %r1888;
	and.b32  	%r1912, %r1911, %r1907;
	and.b32  	%r1913, %r1910, %r1906;
	and.b32  	%r1914, %r1909, %r1905;
	and.b32  	%r1915, %r1908, %r1904;
	xor.b32  	%r1916, %r1915, %r1883;
	xor.b32  	%r1917, %r1914, %r1882;
	xor.b32  	%r1918, %r1913, %r1881;
	xor.b32  	%r1919, %r1912, %r1880;
	add.s32 	%r1920, %r1903, %r1919;
	add.s32 	%r1921, %r1900, %r1918;
	add.s32 	%r1922, %r1897, %r1917;
	add.s32 	%r1923, %r1894, %r1916;
	add.s32 	%r1924, %r1879, %r1887;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1924, 5;
	shr.b32 	%rhs, %r1924, 27;
	add.u32 	%r1925, %lhs, %rhs;
	}
	add.s32 	%r1926, %r1923, %r1925;
	add.s32 	%r1927, %r1878, %r1886;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1927, 5;
	shr.b32 	%rhs, %r1927, 27;
	add.u32 	%r1928, %lhs, %rhs;
	}
	add.s32 	%r1929, %r1922, %r1928;
	add.s32 	%r1930, %r1877, %r1885;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1930, 5;
	shr.b32 	%rhs, %r1930, 27;
	add.u32 	%r1931, %lhs, %rhs;
	}
	add.s32 	%r1932, %r1921, %r1931;
	add.s32 	%r1933, %r1876, %r1884;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1933, 5;
	shr.b32 	%rhs, %r1933, 27;
	add.u32 	%r1934, %lhs, %rhs;
	}
	add.s32 	%r1935, %r1920, %r1934;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1880, 30;
	shr.b32 	%rhs, %r1880, 2;
	add.u32 	%r1936, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1881, 30;
	shr.b32 	%rhs, %r1881, 2;
	add.u32 	%r1937, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1882, 30;
	shr.b32 	%rhs, %r1882, 2;
	add.u32 	%r1938, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1883, 30;
	shr.b32 	%rhs, %r1883, 2;
	add.u32 	%r1939, %lhs, %rhs;
	}
	xor.b32  	%r1940, %r1924, %r1891;
	xor.b32  	%r1941, %r1927, %r1890;
	xor.b32  	%r1942, %r1930, %r1889;
	xor.b32  	%r1943, %r1933, %r1888;
	xor.b32  	%r1944, %r1924, %r1939;
	xor.b32  	%r1945, %r1927, %r1938;
	xor.b32  	%r1946, %r1930, %r1937;
	xor.b32  	%r1947, %r1933, %r1936;
	and.b32  	%r1948, %r1947, %r1943;
	and.b32  	%r1949, %r1946, %r1942;
	and.b32  	%r1950, %r1945, %r1941;
	and.b32  	%r1951, %r1944, %r1940;
	xor.b32  	%r1952, %r1951, %r1924;
	xor.b32  	%r1953, %r1950, %r1927;
	xor.b32  	%r1954, %r1949, %r1930;
	xor.b32  	%r1955, %r1948, %r1933;
	add.s32 	%r1956, %r1860, %r147;
	add.s32 	%r1957, %r1861, %r147;
	add.s32 	%r1958, %r1862, %r147;
	add.s32 	%r1959, %r1863, %r147;
	add.s32 	%r1960, %r1959, %r1955;
	add.s32 	%r1961, %r1958, %r1954;
	add.s32 	%r1962, %r1957, %r1953;
	add.s32 	%r1963, %r1956, %r1952;
	add.s32 	%r1964, %r1935, -1894007588;
	add.s32 	%r1965, %r1932, -1894007588;
	add.s32 	%r1966, %r1929, -1894007588;
	add.s32 	%r1967, %r1926, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1964, 5;
	shr.b32 	%rhs, %r1964, 27;
	add.u32 	%r1968, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1965, 5;
	shr.b32 	%rhs, %r1965, 27;
	add.u32 	%r1969, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1966, 5;
	shr.b32 	%rhs, %r1966, 27;
	add.u32 	%r1970, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1967, 5;
	shr.b32 	%rhs, %r1967, 27;
	add.u32 	%r1971, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1933, 30;
	shr.b32 	%rhs, %r1933, 2;
	add.u32 	%r1972, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1930, 30;
	shr.b32 	%rhs, %r1930, 2;
	add.u32 	%r1973, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1927, 30;
	shr.b32 	%rhs, %r1927, 2;
	add.u32 	%r1974, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1924, 30;
	shr.b32 	%rhs, %r1924, 2;
	add.u32 	%r1975, %lhs, %rhs;
	}
	xor.b32  	%r1976, %r3586, %r591;
	xor.b32  	%r1977, %r1976, %r302;
	add.s32 	%r1978, %r1891, %r1977;
	xor.b32  	%r1979, %r3586, %r590;
	xor.b32  	%r1980, %r1979, %r301;
	add.s32 	%r1981, %r1890, %r1980;
	xor.b32  	%r1982, %r3586, %r589;
	xor.b32  	%r1983, %r1982, %r300;
	add.s32 	%r1984, %r1889, %r1983;
	xor.b32  	%r1985, %r3586, %r588;
	xor.b32  	%r1986, %r1985, %r299;
	add.s32 	%r1987, %r1888, %r1986;
	xor.b32  	%r1988, %r1967, %r1939;
	xor.b32  	%r1989, %r1966, %r1938;
	xor.b32  	%r1990, %r1965, %r1937;
	xor.b32  	%r1991, %r1964, %r1936;
	xor.b32  	%r1992, %r1967, %r1975;
	xor.b32  	%r1993, %r1966, %r1974;
	xor.b32  	%r1994, %r1965, %r1973;
	xor.b32  	%r1995, %r1964, %r1972;
	and.b32  	%r1996, %r1995, %r1991;
	and.b32  	%r1997, %r1994, %r1990;
	and.b32  	%r1998, %r1993, %r1989;
	and.b32  	%r1999, %r1992, %r1988;
	xor.b32  	%r2000, %r1999, %r1967;
	xor.b32  	%r2001, %r1998, %r1966;
	xor.b32  	%r2002, %r1997, %r1965;
	xor.b32  	%r2003, %r1996, %r1964;
	add.s32 	%r2004, %r1987, %r2003;
	add.s32 	%r2005, %r1984, %r2002;
	add.s32 	%r2006, %r1981, %r2001;
	add.s32 	%r2007, %r1978, %r2000;
	add.s32 	%r2008, %r1963, %r1971;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2008, 5;
	shr.b32 	%rhs, %r2008, 27;
	add.u32 	%r2009, %lhs, %rhs;
	}
	add.s32 	%r2010, %r2007, %r2009;
	add.s32 	%r2011, %r1962, %r1970;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2011, 5;
	shr.b32 	%rhs, %r2011, 27;
	add.u32 	%r2012, %lhs, %rhs;
	}
	add.s32 	%r2013, %r2006, %r2012;
	add.s32 	%r2014, %r1961, %r1969;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2014, 5;
	shr.b32 	%rhs, %r2014, 27;
	add.u32 	%r2015, %lhs, %rhs;
	}
	add.s32 	%r2016, %r2005, %r2015;
	add.s32 	%r2017, %r1960, %r1968;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2017, 5;
	shr.b32 	%rhs, %r2017, 27;
	add.u32 	%r2018, %lhs, %rhs;
	}
	add.s32 	%r2019, %r2004, %r2018;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1967, 30;
	shr.b32 	%rhs, %r1967, 2;
	add.u32 	%r2020, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1966, 30;
	shr.b32 	%rhs, %r1966, 2;
	add.u32 	%r2021, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1965, 30;
	shr.b32 	%rhs, %r1965, 2;
	add.u32 	%r2022, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1964, 30;
	shr.b32 	%rhs, %r1964, 2;
	add.u32 	%r2023, %lhs, %rhs;
	}
	xor.b32  	%r2024, %r3588, %r599;
	add.s32 	%r2025, %r1936, %r2024;
	xor.b32  	%r2026, %r3588, %r598;
	add.s32 	%r2027, %r1937, %r2026;
	xor.b32  	%r2028, %r3588, %r597;
	add.s32 	%r2029, %r1938, %r2028;
	xor.b32  	%r2030, %r3588, %r596;
	add.s32 	%r2031, %r1939, %r2030;
	xor.b32  	%r2032, %r2017, %r1972;
	xor.b32  	%r2033, %r2014, %r1973;
	xor.b32  	%r2034, %r2011, %r1974;
	xor.b32  	%r2035, %r2008, %r1975;
	xor.b32  	%r2036, %r2017, %r2023;
	xor.b32  	%r2037, %r2014, %r2022;
	xor.b32  	%r2038, %r2011, %r2021;
	xor.b32  	%r2039, %r2008, %r2020;
	and.b32  	%r2040, %r2039, %r2035;
	and.b32  	%r2041, %r2038, %r2034;
	and.b32  	%r2042, %r2037, %r2033;
	and.b32  	%r2043, %r2036, %r2032;
	xor.b32  	%r2044, %r2043, %r2017;
	xor.b32  	%r2045, %r2042, %r2014;
	xor.b32  	%r2046, %r2041, %r2011;
	xor.b32  	%r2047, %r2040, %r2008;
	add.s32 	%r2048, %r2031, %r2047;
	add.s32 	%r2049, %r2029, %r2046;
	add.s32 	%r2050, %r2027, %r2045;
	add.s32 	%r2051, %r2025, %r2044;
	add.s32 	%r2052, %r2019, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2052, 5;
	shr.b32 	%rhs, %r2052, 27;
	add.u32 	%r2053, %lhs, %rhs;
	}
	add.s32 	%r2054, %r2051, %r2053;
	add.s32 	%r2055, %r2016, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2055, 5;
	shr.b32 	%rhs, %r2055, 27;
	add.u32 	%r2056, %lhs, %rhs;
	}
	add.s32 	%r2057, %r2050, %r2056;
	add.s32 	%r2058, %r2013, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2058, 5;
	shr.b32 	%rhs, %r2058, 27;
	add.u32 	%r2059, %lhs, %rhs;
	}
	add.s32 	%r2060, %r2049, %r2059;
	add.s32 	%r2061, %r2010, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2061, 5;
	shr.b32 	%rhs, %r2061, 27;
	add.u32 	%r2062, %lhs, %rhs;
	}
	add.s32 	%r2063, %r2048, %r2062;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2017, 30;
	shr.b32 	%rhs, %r2017, 2;
	add.u32 	%r2064, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2014, 30;
	shr.b32 	%rhs, %r2014, 2;
	add.u32 	%r2065, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2011, 30;
	shr.b32 	%rhs, %r2011, 2;
	add.u32 	%r2066, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2008, 30;
	shr.b32 	%rhs, %r2008, 2;
	add.u32 	%r2067, %lhs, %rhs;
	}
	xor.b32  	%r2068, %r159, %r579;
	xor.b32  	%r2069, %r2068, %r591;
	xor.b32  	%r2070, %r2069, %r298;
	add.s32 	%r2071, %r1975, %r2070;
	xor.b32  	%r2072, %r159, %r578;
	xor.b32  	%r2073, %r2072, %r590;
	xor.b32  	%r2074, %r2073, %r297;
	add.s32 	%r2075, %r1974, %r2074;
	xor.b32  	%r2076, %r159, %r577;
	xor.b32  	%r2077, %r2076, %r589;
	xor.b32  	%r2078, %r2077, %r296;
	add.s32 	%r2079, %r1973, %r2078;
	xor.b32  	%r2080, %r159, %r576;
	xor.b32  	%r2081, %r2080, %r588;
	xor.b32  	%r2082, %r2081, %r295;
	add.s32 	%r2083, %r1972, %r2082;
	xor.b32  	%r2084, %r2061, %r2020;
	xor.b32  	%r2085, %r2058, %r2021;
	xor.b32  	%r2086, %r2055, %r2022;
	xor.b32  	%r2087, %r2052, %r2023;
	xor.b32  	%r2088, %r2061, %r2067;
	xor.b32  	%r2089, %r2058, %r2066;
	xor.b32  	%r2090, %r2055, %r2065;
	xor.b32  	%r2091, %r2052, %r2064;
	and.b32  	%r2092, %r2091, %r2087;
	and.b32  	%r2093, %r2090, %r2086;
	and.b32  	%r2094, %r2089, %r2085;
	and.b32  	%r2095, %r2088, %r2084;
	xor.b32  	%r2096, %r2095, %r2061;
	xor.b32  	%r2097, %r2094, %r2058;
	xor.b32  	%r2098, %r2093, %r2055;
	xor.b32  	%r2099, %r2092, %r2052;
	add.s32 	%r2100, %r2083, %r2099;
	add.s32 	%r2101, %r2079, %r2098;
	add.s32 	%r2102, %r2075, %r2097;
	add.s32 	%r2103, %r2071, %r2096;
	add.s32 	%r2104, %r2063, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2104, 5;
	shr.b32 	%rhs, %r2104, 27;
	add.u32 	%r2105, %lhs, %rhs;
	}
	add.s32 	%r2106, %r2103, %r2105;
	add.s32 	%r2107, %r2060, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2107, 5;
	shr.b32 	%rhs, %r2107, 27;
	add.u32 	%r2108, %lhs, %rhs;
	}
	add.s32 	%r2109, %r2102, %r2108;
	add.s32 	%r2110, %r2057, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2110, 5;
	shr.b32 	%rhs, %r2110, 27;
	add.u32 	%r2111, %lhs, %rhs;
	}
	add.s32 	%r2112, %r2101, %r2111;
	add.s32 	%r2113, %r2054, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2113, 5;
	shr.b32 	%rhs, %r2113, 27;
	add.u32 	%r2114, %lhs, %rhs;
	}
	add.s32 	%r2115, %r2100, %r2114;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2052, 30;
	shr.b32 	%rhs, %r2052, 2;
	add.u32 	%r2116, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2055, 30;
	shr.b32 	%rhs, %r2055, 2;
	add.u32 	%r2117, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2058, 30;
	shr.b32 	%rhs, %r2058, 2;
	add.u32 	%r2118, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2061, 30;
	shr.b32 	%rhs, %r2061, 2;
	add.u32 	%r2119, %lhs, %rhs;
	}
	xor.b32  	%r2120, %r2104, %r2067;
	xor.b32  	%r2121, %r2107, %r2066;
	xor.b32  	%r2122, %r2110, %r2065;
	xor.b32  	%r2123, %r2113, %r2064;
	xor.b32  	%r2124, %r2104, %r2119;
	xor.b32  	%r2125, %r2107, %r2118;
	xor.b32  	%r2126, %r2110, %r2117;
	xor.b32  	%r2127, %r2113, %r2116;
	and.b32  	%r2128, %r2127, %r2123;
	and.b32  	%r2129, %r2126, %r2122;
	and.b32  	%r2130, %r2125, %r2121;
	and.b32  	%r2131, %r2124, %r2120;
	xor.b32  	%r2132, %r2131, %r2104;
	xor.b32  	%r2133, %r2130, %r2107;
	xor.b32  	%r2134, %r2129, %r2110;
	xor.b32  	%r2135, %r2128, %r2113;
	add.s32 	%r2136, %r2020, %r163;
	add.s32 	%r2137, %r2021, %r163;
	add.s32 	%r2138, %r2022, %r163;
	add.s32 	%r2139, %r2023, %r163;
	add.s32 	%r2140, %r2139, %r2135;
	add.s32 	%r2141, %r2138, %r2134;
	add.s32 	%r2142, %r2137, %r2133;
	add.s32 	%r2143, %r2136, %r2132;
	add.s32 	%r2144, %r2115, -1894007588;
	add.s32 	%r2145, %r2112, -1894007588;
	add.s32 	%r2146, %r2109, -1894007588;
	add.s32 	%r2147, %r2106, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2144, 5;
	shr.b32 	%rhs, %r2144, 27;
	add.u32 	%r2148, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2145, 5;
	shr.b32 	%rhs, %r2145, 27;
	add.u32 	%r2149, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2146, 5;
	shr.b32 	%rhs, %r2146, 27;
	add.u32 	%r2150, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2147, 5;
	shr.b32 	%rhs, %r2147, 27;
	add.u32 	%r2151, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2113, 30;
	shr.b32 	%rhs, %r2113, 2;
	add.u32 	%r2152, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2110, 30;
	shr.b32 	%rhs, %r2110, 2;
	add.u32 	%r2153, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2107, 30;
	shr.b32 	%rhs, %r2107, 2;
	add.u32 	%r2154, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2104, 30;
	shr.b32 	%rhs, %r2104, 2;
	add.u32 	%r2155, %lhs, %rhs;
	}
	xor.b32  	%r2156, %r167, %r583;
	xor.b32  	%r2157, %r2156, %r603;
	add.s32 	%r2158, %r2067, %r2157;
	xor.b32  	%r2159, %r167, %r582;
	xor.b32  	%r2160, %r2159, %r602;
	add.s32 	%r2161, %r2066, %r2160;
	xor.b32  	%r2162, %r167, %r581;
	xor.b32  	%r2163, %r2162, %r601;
	add.s32 	%r2164, %r2065, %r2163;
	xor.b32  	%r2165, %r167, %r580;
	xor.b32  	%r2166, %r2165, %r600;
	add.s32 	%r2167, %r2064, %r2166;
	xor.b32  	%r2168, %r2147, %r2119;
	xor.b32  	%r2169, %r2146, %r2118;
	xor.b32  	%r2170, %r2145, %r2117;
	xor.b32  	%r2171, %r2144, %r2116;
	xor.b32  	%r2172, %r2147, %r2155;
	xor.b32  	%r2173, %r2146, %r2154;
	xor.b32  	%r2174, %r2145, %r2153;
	xor.b32  	%r2175, %r2144, %r2152;
	and.b32  	%r2176, %r2175, %r2171;
	and.b32  	%r2177, %r2174, %r2170;
	and.b32  	%r2178, %r2173, %r2169;
	and.b32  	%r2179, %r2172, %r2168;
	xor.b32  	%r2180, %r2179, %r2147;
	xor.b32  	%r2181, %r2178, %r2146;
	xor.b32  	%r2182, %r2177, %r2145;
	xor.b32  	%r2183, %r2176, %r2144;
	add.s32 	%r2184, %r2167, %r2183;
	add.s32 	%r2185, %r2164, %r2182;
	add.s32 	%r2186, %r2161, %r2181;
	add.s32 	%r2187, %r2158, %r2180;
	add.s32 	%r2188, %r2143, %r2151;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2188, 5;
	shr.b32 	%rhs, %r2188, 27;
	add.u32 	%r2189, %lhs, %rhs;
	}
	add.s32 	%r2190, %r2187, %r2189;
	add.s32 	%r2191, %r2142, %r2150;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2191, 5;
	shr.b32 	%rhs, %r2191, 27;
	add.u32 	%r2192, %lhs, %rhs;
	}
	add.s32 	%r2193, %r2186, %r2192;
	add.s32 	%r2194, %r2141, %r2149;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2194, 5;
	shr.b32 	%rhs, %r2194, 27;
	add.u32 	%r2195, %lhs, %rhs;
	}
	add.s32 	%r2196, %r2185, %r2195;
	add.s32 	%r2197, %r2140, %r2148;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2197, 5;
	shr.b32 	%rhs, %r2197, 27;
	add.u32 	%r2198, %lhs, %rhs;
	}
	add.s32 	%r2199, %r2184, %r2198;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2147, 30;
	shr.b32 	%rhs, %r2147, 2;
	add.u32 	%r2200, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2146, 30;
	shr.b32 	%rhs, %r2146, 2;
	add.u32 	%r2201, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2145, 30;
	shr.b32 	%rhs, %r2145, 2;
	add.u32 	%r2202, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2144, 30;
	shr.b32 	%rhs, %r2144, 2;
	add.u32 	%r2203, %lhs, %rhs;
	}
	xor.b32  	%r2204, %r171, %r631;
	add.s32 	%r2205, %r2116, %r2204;
	xor.b32  	%r2206, %r171, %r630;
	add.s32 	%r2207, %r2117, %r2206;
	xor.b32  	%r2208, %r171, %r629;
	add.s32 	%r2209, %r2118, %r2208;
	xor.b32  	%r2210, %r171, %r628;
	add.s32 	%r2211, %r2119, %r2210;
	xor.b32  	%r2212, %r2197, %r2152;
	xor.b32  	%r2213, %r2194, %r2153;
	xor.b32  	%r2214, %r2191, %r2154;
	xor.b32  	%r2215, %r2188, %r2155;
	xor.b32  	%r2216, %r2197, %r2203;
	xor.b32  	%r2217, %r2194, %r2202;
	xor.b32  	%r2218, %r2191, %r2201;
	xor.b32  	%r2219, %r2188, %r2200;
	and.b32  	%r2220, %r2219, %r2215;
	and.b32  	%r2221, %r2218, %r2214;
	and.b32  	%r2222, %r2217, %r2213;
	and.b32  	%r2223, %r2216, %r2212;
	xor.b32  	%r2224, %r2223, %r2197;
	xor.b32  	%r2225, %r2222, %r2194;
	xor.b32  	%r2226, %r2221, %r2191;
	xor.b32  	%r2227, %r2220, %r2188;
	add.s32 	%r2228, %r2211, %r2227;
	add.s32 	%r2229, %r2209, %r2226;
	add.s32 	%r2230, %r2207, %r2225;
	add.s32 	%r2231, %r2205, %r2224;
	add.s32 	%r2232, %r2199, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2232, 5;
	shr.b32 	%rhs, %r2232, 27;
	add.u32 	%r2233, %lhs, %rhs;
	}
	add.s32 	%r2234, %r2231, %r2233;
	add.s32 	%r2235, %r2196, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2235, 5;
	shr.b32 	%rhs, %r2235, 27;
	add.u32 	%r2236, %lhs, %rhs;
	}
	add.s32 	%r2237, %r2230, %r2236;
	add.s32 	%r2238, %r2193, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2238, 5;
	shr.b32 	%rhs, %r2238, 27;
	add.u32 	%r2239, %lhs, %rhs;
	}
	add.s32 	%r2240, %r2229, %r2239;
	add.s32 	%r2241, %r2190, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2241, 5;
	shr.b32 	%rhs, %r2241, 27;
	add.u32 	%r2242, %lhs, %rhs;
	}
	add.s32 	%r2243, %r2228, %r2242;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2197, 30;
	shr.b32 	%rhs, %r2197, 2;
	add.u32 	%r2244, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2194, 30;
	shr.b32 	%rhs, %r2194, 2;
	add.u32 	%r2245, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2191, 30;
	shr.b32 	%rhs, %r2191, 2;
	add.u32 	%r2246, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2188, 30;
	shr.b32 	%rhs, %r2188, 2;
	add.u32 	%r2247, %lhs, %rhs;
	}
	xor.b32  	%r2248, %r175, %r579;
	xor.b32  	%r2249, %r2248, %r628;
	xor.b32  	%r2250, %r2249, %r587;
	xor.b32  	%r2251, %r2250, %r596;
	add.s32 	%r2252, %r2155, %r2251;
	xor.b32  	%r2253, %r175, %r578;
	xor.b32  	%r2254, %r2253, %r629;
	xor.b32  	%r2255, %r2254, %r586;
	xor.b32  	%r2256, %r2255, %r597;
	add.s32 	%r2257, %r2154, %r2256;
	xor.b32  	%r2258, %r175, %r577;
	xor.b32  	%r2259, %r2258, %r630;
	xor.b32  	%r2260, %r2259, %r585;
	xor.b32  	%r2261, %r2260, %r598;
	add.s32 	%r2262, %r2153, %r2261;
	xor.b32  	%r2263, %r175, %r576;
	xor.b32  	%r2264, %r2263, %r631;
	xor.b32  	%r2265, %r2264, %r584;
	xor.b32  	%r2266, %r2265, %r599;
	add.s32 	%r2267, %r2152, %r2266;
	xor.b32  	%r2268, %r2241, %r2200;
	xor.b32  	%r2269, %r2238, %r2201;
	xor.b32  	%r2270, %r2235, %r2202;
	xor.b32  	%r2271, %r2232, %r2203;
	xor.b32  	%r2272, %r2241, %r2247;
	xor.b32  	%r2273, %r2238, %r2246;
	xor.b32  	%r2274, %r2235, %r2245;
	xor.b32  	%r2275, %r2232, %r2244;
	and.b32  	%r2276, %r2275, %r2271;
	and.b32  	%r2277, %r2274, %r2270;
	and.b32  	%r2278, %r2273, %r2269;
	and.b32  	%r2279, %r2272, %r2268;
	xor.b32  	%r2280, %r2279, %r2241;
	xor.b32  	%r2281, %r2278, %r2238;
	xor.b32  	%r2282, %r2277, %r2235;
	xor.b32  	%r2283, %r2276, %r2232;
	add.s32 	%r2284, %r2267, %r2283;
	add.s32 	%r2285, %r2262, %r2282;
	add.s32 	%r2286, %r2257, %r2281;
	add.s32 	%r2287, %r2252, %r2280;
	add.s32 	%r2288, %r2243, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2288, 5;
	shr.b32 	%rhs, %r2288, 27;
	add.u32 	%r2289, %lhs, %rhs;
	}
	add.s32 	%r2290, %r2287, %r2289;
	add.s32 	%r2291, %r2240, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2291, 5;
	shr.b32 	%rhs, %r2291, 27;
	add.u32 	%r2292, %lhs, %rhs;
	}
	add.s32 	%r2293, %r2286, %r2292;
	add.s32 	%r2294, %r2237, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2294, 5;
	shr.b32 	%rhs, %r2294, 27;
	add.u32 	%r2295, %lhs, %rhs;
	}
	add.s32 	%r2296, %r2285, %r2295;
	add.s32 	%r2297, %r2234, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2297, 5;
	shr.b32 	%rhs, %r2297, 27;
	add.u32 	%r2298, %lhs, %rhs;
	}
	add.s32 	%r2299, %r2284, %r2298;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2241, 30;
	shr.b32 	%rhs, %r2241, 2;
	add.u32 	%r2300, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2238, 30;
	shr.b32 	%rhs, %r2238, 2;
	add.u32 	%r2301, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2235, 30;
	shr.b32 	%rhs, %r2235, 2;
	add.u32 	%r2302, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2232, 30;
	shr.b32 	%rhs, %r2232, 2;
	add.u32 	%r2303, %lhs, %rhs;
	}
	xor.b32  	%r2304, %r179, %r604;
	add.s32 	%r2305, %r2203, %r2304;
	xor.b32  	%r2306, %r179, %r605;
	add.s32 	%r2307, %r2202, %r2306;
	xor.b32  	%r2308, %r179, %r606;
	add.s32 	%r2309, %r2201, %r2308;
	xor.b32  	%r2310, %r179, %r607;
	add.s32 	%r2311, %r2200, %r2310;
	xor.b32  	%r2312, %r2297, %r2244;
	xor.b32  	%r2313, %r2294, %r2245;
	xor.b32  	%r2314, %r2291, %r2246;
	xor.b32  	%r2315, %r2288, %r2247;
	xor.b32  	%r2316, %r2297, %r2303;
	xor.b32  	%r2317, %r2294, %r2302;
	xor.b32  	%r2318, %r2291, %r2301;
	xor.b32  	%r2319, %r2288, %r2300;
	and.b32  	%r2320, %r2319, %r2315;
	and.b32  	%r2321, %r2318, %r2314;
	and.b32  	%r2322, %r2317, %r2313;
	and.b32  	%r2323, %r2316, %r2312;
	xor.b32  	%r2324, %r2323, %r2297;
	xor.b32  	%r2325, %r2322, %r2294;
	xor.b32  	%r2326, %r2321, %r2291;
	xor.b32  	%r2327, %r2320, %r2288;
	add.s32 	%r2328, %r2311, %r2327;
	add.s32 	%r2329, %r2309, %r2326;
	add.s32 	%r2330, %r2307, %r2325;
	add.s32 	%r2331, %r2305, %r2324;
	add.s32 	%r2332, %r2299, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2332, 5;
	shr.b32 	%rhs, %r2332, 27;
	add.u32 	%r2333, %lhs, %rhs;
	}
	add.s32 	%r2334, %r2331, %r2333;
	add.s32 	%r2335, %r2296, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2335, 5;
	shr.b32 	%rhs, %r2335, 27;
	add.u32 	%r2336, %lhs, %rhs;
	}
	add.s32 	%r2337, %r2330, %r2336;
	add.s32 	%r2338, %r2293, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2338, 5;
	shr.b32 	%rhs, %r2338, 27;
	add.u32 	%r2339, %lhs, %rhs;
	}
	add.s32 	%r2340, %r2329, %r2339;
	add.s32 	%r2341, %r2290, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2341, 5;
	shr.b32 	%rhs, %r2341, 27;
	add.u32 	%r2342, %lhs, %rhs;
	}
	add.s32 	%r2343, %r2328, %r2342;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2297, 30;
	shr.b32 	%rhs, %r2297, 2;
	add.u32 	%r2344, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2294, 30;
	shr.b32 	%rhs, %r2294, 2;
	add.u32 	%r2345, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2291, 30;
	shr.b32 	%rhs, %r2291, 2;
	add.u32 	%r2346, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2288, 30;
	shr.b32 	%rhs, %r2288, 2;
	add.u32 	%r2347, %lhs, %rhs;
	}
	xor.b32  	%r2348, %r183, %r302;
	add.s32 	%r2349, %r2247, %r2348;
	xor.b32  	%r2350, %r183, %r301;
	add.s32 	%r2351, %r2246, %r2350;
	xor.b32  	%r2352, %r183, %r300;
	add.s32 	%r2353, %r2245, %r2352;
	xor.b32  	%r2354, %r183, %r299;
	add.s32 	%r2355, %r2244, %r2354;
	xor.b32  	%r2356, %r2341, %r2300;
	xor.b32  	%r2357, %r2338, %r2301;
	xor.b32  	%r2358, %r2335, %r2302;
	xor.b32  	%r2359, %r2332, %r2303;
	xor.b32  	%r2360, %r2341, %r2347;
	xor.b32  	%r2361, %r2338, %r2346;
	xor.b32  	%r2362, %r2335, %r2345;
	xor.b32  	%r2363, %r2332, %r2344;
	and.b32  	%r2364, %r2363, %r2359;
	and.b32  	%r2365, %r2362, %r2358;
	and.b32  	%r2366, %r2361, %r2357;
	and.b32  	%r2367, %r2360, %r2356;
	xor.b32  	%r2368, %r2367, %r2341;
	xor.b32  	%r2369, %r2366, %r2338;
	xor.b32  	%r2370, %r2365, %r2335;
	xor.b32  	%r2371, %r2364, %r2332;
	add.s32 	%r2372, %r2355, %r2371;
	add.s32 	%r2373, %r2353, %r2370;
	add.s32 	%r2374, %r2351, %r2369;
	add.s32 	%r2375, %r2349, %r2368;
	add.s32 	%r2376, %r2343, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2376, 5;
	shr.b32 	%rhs, %r2376, 27;
	add.u32 	%r2377, %lhs, %rhs;
	}
	add.s32 	%r2378, %r2375, %r2377;
	add.s32 	%r2379, %r2340, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2379, 5;
	shr.b32 	%rhs, %r2379, 27;
	add.u32 	%r2380, %lhs, %rhs;
	}
	add.s32 	%r2381, %r2374, %r2380;
	add.s32 	%r2382, %r2337, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2382, 5;
	shr.b32 	%rhs, %r2382, 27;
	add.u32 	%r2383, %lhs, %rhs;
	}
	add.s32 	%r2384, %r2373, %r2383;
	add.s32 	%r2385, %r2334, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2385, 5;
	shr.b32 	%rhs, %r2385, 27;
	add.u32 	%r2386, %lhs, %rhs;
	}
	add.s32 	%r2387, %r2372, %r2386;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2341, 30;
	shr.b32 	%rhs, %r2341, 2;
	add.u32 	%r2388, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2338, 30;
	shr.b32 	%rhs, %r2338, 2;
	add.u32 	%r2389, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2335, 30;
	shr.b32 	%rhs, %r2335, 2;
	add.u32 	%r2390, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2332, 30;
	shr.b32 	%rhs, %r2332, 2;
	add.u32 	%r2391, %lhs, %rhs;
	}
	xor.b32  	%r2392, %r187, %r627;
	add.s32 	%r2393, %r2303, %r2392;
	xor.b32  	%r2394, %r187, %r626;
	add.s32 	%r2395, %r2302, %r2394;
	xor.b32  	%r2396, %r187, %r625;
	add.s32 	%r2397, %r2301, %r2396;
	xor.b32  	%r2398, %r187, %r624;
	add.s32 	%r2399, %r2300, %r2398;
	xor.b32  	%r2400, %r2385, %r2344;
	xor.b32  	%r2401, %r2382, %r2345;
	xor.b32  	%r2402, %r2379, %r2346;
	xor.b32  	%r2403, %r2376, %r2347;
	xor.b32  	%r2404, %r2385, %r2391;
	xor.b32  	%r2405, %r2382, %r2390;
	xor.b32  	%r2406, %r2379, %r2389;
	xor.b32  	%r2407, %r2376, %r2388;
	and.b32  	%r2408, %r2407, %r2403;
	and.b32  	%r2409, %r2406, %r2402;
	and.b32  	%r2410, %r2405, %r2401;
	and.b32  	%r2411, %r2404, %r2400;
	xor.b32  	%r2412, %r2411, %r2385;
	xor.b32  	%r2413, %r2410, %r2382;
	xor.b32  	%r2414, %r2409, %r2379;
	xor.b32  	%r2415, %r2408, %r2376;
	add.s32 	%r2416, %r2399, %r2415;
	add.s32 	%r2417, %r2397, %r2414;
	add.s32 	%r2418, %r2395, %r2413;
	add.s32 	%r2419, %r2393, %r2412;
	add.s32 	%r2420, %r2387, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2420, 5;
	shr.b32 	%rhs, %r2420, 27;
	add.u32 	%r2421, %lhs, %rhs;
	}
	add.s32 	%r2422, %r2419, %r2421;
	add.s32 	%r2423, %r2384, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2423, 5;
	shr.b32 	%rhs, %r2423, 27;
	add.u32 	%r2424, %lhs, %rhs;
	}
	add.s32 	%r2425, %r2418, %r2424;
	add.s32 	%r2426, %r2381, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2426, 5;
	shr.b32 	%rhs, %r2426, 27;
	add.u32 	%r2427, %lhs, %rhs;
	}
	add.s32 	%r2428, %r2417, %r2427;
	add.s32 	%r2429, %r2378, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2429, 5;
	shr.b32 	%rhs, %r2429, 27;
	add.u32 	%r2430, %lhs, %rhs;
	}
	add.s32 	%r2431, %r2416, %r2430;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2385, 30;
	shr.b32 	%rhs, %r2385, 2;
	add.u32 	%r2432, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2382, 30;
	shr.b32 	%rhs, %r2382, 2;
	add.u32 	%r2433, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2379, 30;
	shr.b32 	%rhs, %r2379, 2;
	add.u32 	%r2434, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2376, 30;
	shr.b32 	%rhs, %r2376, 2;
	add.u32 	%r2435, %lhs, %rhs;
	}
	xor.b32  	%r2436, %r191, %r628;
	xor.b32  	%r2437, %r2436, %r611;
	add.s32 	%r2438, %r2347, %r2437;
	xor.b32  	%r2439, %r191, %r629;
	xor.b32  	%r2440, %r2439, %r610;
	add.s32 	%r2441, %r2346, %r2440;
	xor.b32  	%r2442, %r191, %r630;
	xor.b32  	%r2443, %r2442, %r609;
	add.s32 	%r2444, %r2345, %r2443;
	xor.b32  	%r2445, %r191, %r631;
	xor.b32  	%r2446, %r2445, %r608;
	add.s32 	%r2447, %r2344, %r2446;
	xor.b32  	%r2448, %r2429, %r2388;
	xor.b32  	%r2449, %r2426, %r2389;
	xor.b32  	%r2450, %r2423, %r2390;
	xor.b32  	%r2451, %r2420, %r2391;
	xor.b32  	%r2452, %r2429, %r2435;
	xor.b32  	%r2453, %r2426, %r2434;
	xor.b32  	%r2454, %r2423, %r2433;
	xor.b32  	%r2455, %r2420, %r2432;
	and.b32  	%r2456, %r2455, %r2451;
	and.b32  	%r2457, %r2454, %r2450;
	and.b32  	%r2458, %r2453, %r2449;
	and.b32  	%r2459, %r2452, %r2448;
	xor.b32  	%r2460, %r2459, %r2429;
	xor.b32  	%r2461, %r2458, %r2426;
	xor.b32  	%r2462, %r2457, %r2423;
	xor.b32  	%r2463, %r2456, %r2420;
	add.s32 	%r2464, %r2447, %r2463;
	add.s32 	%r2465, %r2444, %r2462;
	add.s32 	%r2466, %r2441, %r2461;
	add.s32 	%r2467, %r2438, %r2460;
	add.s32 	%r2468, %r2431, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2468, 5;
	shr.b32 	%rhs, %r2468, 27;
	add.u32 	%r2469, %lhs, %rhs;
	}
	add.s32 	%r2470, %r2467, %r2469;
	add.s32 	%r2471, %r2428, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2471, 5;
	shr.b32 	%rhs, %r2471, 27;
	add.u32 	%r2472, %lhs, %rhs;
	}
	add.s32 	%r2473, %r2466, %r2472;
	add.s32 	%r2474, %r2425, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2474, 5;
	shr.b32 	%rhs, %r2474, 27;
	add.u32 	%r2475, %lhs, %rhs;
	}
	add.s32 	%r2476, %r2465, %r2475;
	add.s32 	%r2477, %r2422, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2477, 5;
	shr.b32 	%rhs, %r2477, 27;
	add.u32 	%r2478, %lhs, %rhs;
	}
	add.s32 	%r2479, %r2464, %r2478;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2420, 30;
	shr.b32 	%rhs, %r2420, 2;
	add.u32 	%r2480, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2423, 30;
	shr.b32 	%rhs, %r2423, 2;
	add.u32 	%r2481, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2426, 30;
	shr.b32 	%rhs, %r2426, 2;
	add.u32 	%r2482, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2429, 30;
	shr.b32 	%rhs, %r2429, 2;
	add.u32 	%r2483, %lhs, %rhs;
	}
	xor.b32  	%r2484, %r2468, %r2435;
	xor.b32  	%r2485, %r2471, %r2434;
	xor.b32  	%r2486, %r2474, %r2433;
	xor.b32  	%r2487, %r2477, %r2432;
	xor.b32  	%r2488, %r2468, %r2483;
	xor.b32  	%r2489, %r2471, %r2482;
	xor.b32  	%r2490, %r2474, %r2481;
	xor.b32  	%r2491, %r2477, %r2480;
	and.b32  	%r2492, %r2491, %r2487;
	and.b32  	%r2493, %r2490, %r2486;
	and.b32  	%r2494, %r2489, %r2485;
	and.b32  	%r2495, %r2488, %r2484;
	xor.b32  	%r2496, %r2495, %r2468;
	xor.b32  	%r2497, %r2494, %r2471;
	xor.b32  	%r2498, %r2493, %r2474;
	xor.b32  	%r2499, %r2492, %r2477;
	add.s32 	%r2500, %r2388, %r195;
	add.s32 	%r2501, %r2389, %r195;
	add.s32 	%r2502, %r2390, %r195;
	add.s32 	%r2503, %r2391, %r195;
	add.s32 	%r2504, %r2503, %r2499;
	add.s32 	%r2505, %r2502, %r2498;
	add.s32 	%r2506, %r2501, %r2497;
	add.s32 	%r2507, %r2500, %r2496;
	add.s32 	%r2508, %r2479, -1894007588;
	add.s32 	%r2509, %r2476, -1894007588;
	add.s32 	%r2510, %r2473, -1894007588;
	add.s32 	%r2511, %r2470, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2508, 5;
	shr.b32 	%rhs, %r2508, 27;
	add.u32 	%r2512, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2509, 5;
	shr.b32 	%rhs, %r2509, 27;
	add.u32 	%r2513, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2510, 5;
	shr.b32 	%rhs, %r2510, 27;
	add.u32 	%r2514, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2511, 5;
	shr.b32 	%rhs, %r2511, 27;
	add.u32 	%r2515, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2477, 30;
	shr.b32 	%rhs, %r2477, 2;
	add.u32 	%r2516, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2474, 30;
	shr.b32 	%rhs, %r2474, 2;
	add.u32 	%r2517, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2471, 30;
	shr.b32 	%rhs, %r2471, 2;
	add.u32 	%r2518, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2468, 30;
	shr.b32 	%rhs, %r2468, 2;
	add.u32 	%r2519, %lhs, %rhs;
	}
	xor.b32  	%r2520, %r199, %r298;
	xor.b32  	%r2521, %r2520, %r596;
	xor.b32  	%r2522, %r2521, %r607;
	add.s32 	%r2523, %r2435, %r2522;
	xor.b32  	%r2524, %r199, %r297;
	xor.b32  	%r2525, %r2524, %r597;
	xor.b32  	%r2526, %r2525, %r606;
	add.s32 	%r2527, %r2434, %r2526;
	xor.b32  	%r2528, %r199, %r296;
	xor.b32  	%r2529, %r2528, %r598;
	xor.b32  	%r2530, %r2529, %r605;
	add.s32 	%r2531, %r2433, %r2530;
	xor.b32  	%r2532, %r199, %r295;
	xor.b32  	%r2533, %r2532, %r599;
	xor.b32  	%r2534, %r2533, %r604;
	add.s32 	%r2535, %r2432, %r2534;
	xor.b32  	%r2536, %r2511, %r2483;
	xor.b32  	%r2537, %r2510, %r2482;
	xor.b32  	%r2538, %r2509, %r2481;
	xor.b32  	%r2539, %r2508, %r2480;
	xor.b32  	%r2540, %r2511, %r2519;
	xor.b32  	%r2541, %r2510, %r2518;
	xor.b32  	%r2542, %r2509, %r2517;
	xor.b32  	%r2543, %r2508, %r2516;
	and.b32  	%r2544, %r2543, %r2539;
	and.b32  	%r2545, %r2542, %r2538;
	and.b32  	%r2546, %r2541, %r2537;
	and.b32  	%r2547, %r2540, %r2536;
	xor.b32  	%r2548, %r2547, %r2511;
	xor.b32  	%r2549, %r2546, %r2510;
	xor.b32  	%r2550, %r2545, %r2509;
	xor.b32  	%r2551, %r2544, %r2508;
	add.s32 	%r2552, %r2535, %r2551;
	add.s32 	%r2553, %r2531, %r2550;
	add.s32 	%r2554, %r2527, %r2549;
	add.s32 	%r2555, %r2523, %r2548;
	add.s32 	%r2556, %r2507, %r2515;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2556, 5;
	shr.b32 	%rhs, %r2556, 27;
	add.u32 	%r2557, %lhs, %rhs;
	}
	add.s32 	%r2558, %r2555, %r2557;
	add.s32 	%r2559, %r2506, %r2514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2559, 5;
	shr.b32 	%rhs, %r2559, 27;
	add.u32 	%r2560, %lhs, %rhs;
	}
	add.s32 	%r2561, %r2554, %r2560;
	add.s32 	%r2562, %r2505, %r2513;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2562, 5;
	shr.b32 	%rhs, %r2562, 27;
	add.u32 	%r2563, %lhs, %rhs;
	}
	add.s32 	%r2564, %r2553, %r2563;
	add.s32 	%r2565, %r2504, %r2512;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2565, 5;
	shr.b32 	%rhs, %r2565, 27;
	add.u32 	%r2566, %lhs, %rhs;
	}
	add.s32 	%r2567, %r2552, %r2566;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2511, 30;
	shr.b32 	%rhs, %r2511, 2;
	add.u32 	%r2568, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2510, 30;
	shr.b32 	%rhs, %r2510, 2;
	add.u32 	%r2569, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2509, 30;
	shr.b32 	%rhs, %r2509, 2;
	add.u32 	%r2570, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2508, 30;
	shr.b32 	%rhs, %r2508, 2;
	add.u32 	%r2571, %lhs, %rhs;
	}
	xor.b32  	%r2572, %r203, %r615;
	add.s32 	%r2573, %r2480, %r2572;
	xor.b32  	%r2574, %r203, %r614;
	add.s32 	%r2575, %r2481, %r2574;
	xor.b32  	%r2576, %r203, %r613;
	add.s32 	%r2577, %r2482, %r2576;
	xor.b32  	%r2578, %r203, %r612;
	add.s32 	%r2579, %r2483, %r2578;
	xor.b32  	%r2580, %r2565, %r2516;
	xor.b32  	%r2581, %r2562, %r2517;
	xor.b32  	%r2582, %r2559, %r2518;
	xor.b32  	%r2583, %r2556, %r2519;
	xor.b32  	%r2584, %r2565, %r2571;
	xor.b32  	%r2585, %r2562, %r2570;
	xor.b32  	%r2586, %r2559, %r2569;
	xor.b32  	%r2587, %r2556, %r2568;
	and.b32  	%r2588, %r2587, %r2583;
	and.b32  	%r2589, %r2586, %r2582;
	and.b32  	%r2590, %r2585, %r2581;
	and.b32  	%r2591, %r2584, %r2580;
	xor.b32  	%r2592, %r2591, %r2565;
	xor.b32  	%r2593, %r2590, %r2562;
	xor.b32  	%r2594, %r2589, %r2559;
	xor.b32  	%r2595, %r2588, %r2556;
	add.s32 	%r2596, %r2579, %r2595;
	add.s32 	%r2597, %r2577, %r2594;
	add.s32 	%r2598, %r2575, %r2593;
	add.s32 	%r2599, %r2573, %r2592;
	add.s32 	%r2600, %r2567, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2600, 5;
	shr.b32 	%rhs, %r2600, 27;
	add.u32 	%r2601, %lhs, %rhs;
	}
	add.s32 	%r2602, %r2599, %r2601;
	add.s32 	%r2603, %r2564, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2603, 5;
	shr.b32 	%rhs, %r2603, 27;
	add.u32 	%r2604, %lhs, %rhs;
	}
	add.s32 	%r2605, %r2598, %r2604;
	add.s32 	%r2606, %r2561, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2606, 5;
	shr.b32 	%rhs, %r2606, 27;
	add.u32 	%r2607, %lhs, %rhs;
	}
	add.s32 	%r2608, %r2597, %r2607;
	add.s32 	%r2609, %r2558, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2609, 5;
	shr.b32 	%rhs, %r2609, 27;
	add.u32 	%r2610, %lhs, %rhs;
	}
	add.s32 	%r2611, %r2596, %r2610;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2565, 30;
	shr.b32 	%rhs, %r2565, 2;
	add.u32 	%r2612, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2562, 30;
	shr.b32 	%rhs, %r2562, 2;
	add.u32 	%r2613, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2559, 30;
	shr.b32 	%rhs, %r2559, 2;
	add.u32 	%r2614, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2556, 30;
	shr.b32 	%rhs, %r2556, 2;
	add.u32 	%r2615, %lhs, %rhs;
	}
	xor.b32  	%r2616, %r207, %r635;
	xor.b32  	%r2617, %r2616, %r596;
	xor.b32  	%r2618, %r2617, %r603;
	add.s32 	%r2619, %r2519, %r2618;
	xor.b32  	%r2620, %r207, %r634;
	xor.b32  	%r2621, %r2620, %r597;
	xor.b32  	%r2622, %r2621, %r602;
	add.s32 	%r2623, %r2518, %r2622;
	xor.b32  	%r2624, %r207, %r633;
	xor.b32  	%r2625, %r2624, %r598;
	xor.b32  	%r2626, %r2625, %r601;
	add.s32 	%r2627, %r2517, %r2626;
	xor.b32  	%r2628, %r207, %r632;
	xor.b32  	%r2629, %r2628, %r599;
	xor.b32  	%r2630, %r2629, %r600;
	add.s32 	%r2631, %r2516, %r2630;
	xor.b32  	%r2632, %r2609, %r2568;
	xor.b32  	%r2633, %r2606, %r2569;
	xor.b32  	%r2634, %r2603, %r2570;
	xor.b32  	%r2635, %r2600, %r2571;
	xor.b32  	%r2636, %r2609, %r2615;
	xor.b32  	%r2637, %r2606, %r2614;
	xor.b32  	%r2638, %r2603, %r2613;
	xor.b32  	%r2639, %r2600, %r2612;
	and.b32  	%r2640, %r2639, %r2635;
	and.b32  	%r2641, %r2638, %r2634;
	and.b32  	%r2642, %r2637, %r2633;
	and.b32  	%r2643, %r2636, %r2632;
	xor.b32  	%r2644, %r2643, %r2609;
	xor.b32  	%r2645, %r2642, %r2606;
	xor.b32  	%r2646, %r2641, %r2603;
	xor.b32  	%r2647, %r2640, %r2600;
	add.s32 	%r2648, %r2631, %r2647;
	add.s32 	%r2649, %r2627, %r2646;
	add.s32 	%r2650, %r2623, %r2645;
	add.s32 	%r2651, %r2619, %r2644;
	add.s32 	%r2652, %r2611, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2652, 5;
	shr.b32 	%rhs, %r2652, 27;
	add.u32 	%r2653, %lhs, %rhs;
	}
	add.s32 	%r2654, %r2651, %r2653;
	add.s32 	%r2655, %r2608, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2655, 5;
	shr.b32 	%rhs, %r2655, 27;
	add.u32 	%r2656, %lhs, %rhs;
	}
	add.s32 	%r2657, %r2650, %r2656;
	add.s32 	%r2658, %r2605, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2658, 5;
	shr.b32 	%rhs, %r2658, 27;
	add.u32 	%r2659, %lhs, %rhs;
	}
	add.s32 	%r2660, %r2649, %r2659;
	add.s32 	%r2661, %r2602, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2661, 5;
	shr.b32 	%rhs, %r2661, 27;
	add.u32 	%r2662, %lhs, %rhs;
	}
	add.s32 	%r2663, %r2648, %r2662;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2609, 30;
	shr.b32 	%rhs, %r2609, 2;
	add.u32 	%r2664, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2606, 30;
	shr.b32 	%rhs, %r2606, 2;
	add.u32 	%r2665, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2603, 30;
	shr.b32 	%rhs, %r2603, 2;
	add.u32 	%r2666, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2600, 30;
	shr.b32 	%rhs, %r2600, 2;
	add.u32 	%r2667, %lhs, %rhs;
	}
	xor.b32  	%r2668, %r211, %r299;
	add.s32 	%r2669, %r2571, %r2668;
	xor.b32  	%r2670, %r211, %r300;
	add.s32 	%r2671, %r2570, %r2670;
	xor.b32  	%r2672, %r211, %r301;
	add.s32 	%r2673, %r2569, %r2672;
	xor.b32  	%r2674, %r211, %r302;
	add.s32 	%r2675, %r2568, %r2674;
	xor.b32  	%r2676, %r2661, %r2612;
	xor.b32  	%r2677, %r2658, %r2613;
	xor.b32  	%r2678, %r2655, %r2614;
	xor.b32  	%r2679, %r2652, %r2615;
	xor.b32  	%r2680, %r2661, %r2667;
	xor.b32  	%r2681, %r2658, %r2666;
	xor.b32  	%r2682, %r2655, %r2665;
	xor.b32  	%r2683, %r2652, %r2664;
	and.b32  	%r2684, %r2683, %r2679;
	and.b32  	%r2685, %r2682, %r2678;
	and.b32  	%r2686, %r2681, %r2677;
	and.b32  	%r2687, %r2680, %r2676;
	xor.b32  	%r2688, %r2687, %r2661;
	xor.b32  	%r2689, %r2686, %r2658;
	xor.b32  	%r2690, %r2685, %r2655;
	xor.b32  	%r2691, %r2684, %r2652;
	add.s32 	%r2692, %r2675, %r2691;
	add.s32 	%r2693, %r2673, %r2690;
	add.s32 	%r2694, %r2671, %r2689;
	add.s32 	%r2695, %r2669, %r2688;
	add.s32 	%r2696, %r2663, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2696, 5;
	shr.b32 	%rhs, %r2696, 27;
	add.u32 	%r2697, %lhs, %rhs;
	}
	add.s32 	%r2698, %r2695, %r2697;
	add.s32 	%r2699, %r2660, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2699, 5;
	shr.b32 	%rhs, %r2699, 27;
	add.u32 	%r2700, %lhs, %rhs;
	}
	add.s32 	%r2701, %r2694, %r2700;
	add.s32 	%r2702, %r2657, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2702, 5;
	shr.b32 	%rhs, %r2702, 27;
	add.u32 	%r2703, %lhs, %rhs;
	}
	add.s32 	%r2704, %r2693, %r2703;
	add.s32 	%r2705, %r2654, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2705, 5;
	shr.b32 	%rhs, %r2705, 27;
	add.u32 	%r2706, %lhs, %rhs;
	}
	add.s32 	%r2707, %r2692, %r2706;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2661, 30;
	shr.b32 	%rhs, %r2661, 2;
	add.u32 	%r2708, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2658, 30;
	shr.b32 	%rhs, %r2658, 2;
	add.u32 	%r2709, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2655, 30;
	shr.b32 	%rhs, %r2655, 2;
	add.u32 	%r2710, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2652, 30;
	shr.b32 	%rhs, %r2652, 2;
	add.u32 	%r2711, %lhs, %rhs;
	}
	xor.b32  	%r2712, %r215, %r628;
	xor.b32  	%r2713, %r2712, %r306;
	add.s32 	%r2714, %r2615, %r2713;
	xor.b32  	%r2715, %r215, %r629;
	xor.b32  	%r2716, %r2715, %r305;
	add.s32 	%r2717, %r2614, %r2716;
	xor.b32  	%r2718, %r215, %r630;
	xor.b32  	%r2719, %r2718, %r304;
	add.s32 	%r2720, %r2613, %r2719;
	xor.b32  	%r2721, %r215, %r631;
	xor.b32  	%r2722, %r2721, %r303;
	add.s32 	%r2723, %r2612, %r2722;
	xor.b32  	%r2724, %r2705, %r2664;
	xor.b32  	%r2725, %r2702, %r2665;
	xor.b32  	%r2726, %r2699, %r2666;
	xor.b32  	%r2727, %r2696, %r2667;
	xor.b32  	%r2728, %r2705, %r2711;
	xor.b32  	%r2729, %r2702, %r2710;
	xor.b32  	%r2730, %r2699, %r2709;
	xor.b32  	%r2731, %r2696, %r2708;
	and.b32  	%r2732, %r2731, %r2727;
	and.b32  	%r2733, %r2730, %r2726;
	and.b32  	%r2734, %r2729, %r2725;
	and.b32  	%r2735, %r2728, %r2724;
	xor.b32  	%r2736, %r2735, %r2705;
	xor.b32  	%r2737, %r2734, %r2702;
	xor.b32  	%r2738, %r2733, %r2699;
	xor.b32  	%r2739, %r2732, %r2696;
	add.s32 	%r2740, %r2723, %r2739;
	add.s32 	%r2741, %r2720, %r2738;
	add.s32 	%r2742, %r2717, %r2737;
	add.s32 	%r2743, %r2714, %r2736;
	add.s32 	%r2744, %r2707, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2744, 5;
	shr.b32 	%rhs, %r2744, 27;
	add.u32 	%r2745, %lhs, %rhs;
	}
	add.s32 	%r2746, %r2743, %r2745;
	add.s32 	%r2747, %r2704, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2747, 5;
	shr.b32 	%rhs, %r2747, 27;
	add.u32 	%r2748, %lhs, %rhs;
	}
	add.s32 	%r2749, %r2742, %r2748;
	add.s32 	%r2750, %r2701, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2750, 5;
	shr.b32 	%rhs, %r2750, 27;
	add.u32 	%r2751, %lhs, %rhs;
	}
	add.s32 	%r2752, %r2741, %r2751;
	add.s32 	%r2753, %r2698, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2753, 5;
	shr.b32 	%rhs, %r2753, 27;
	add.u32 	%r2754, %lhs, %rhs;
	}
	add.s32 	%r2755, %r2740, %r2754;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2705, 30;
	shr.b32 	%rhs, %r2705, 2;
	add.u32 	%r2756, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2702, 30;
	shr.b32 	%rhs, %r2702, 2;
	add.u32 	%r2757, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2699, 30;
	shr.b32 	%rhs, %r2699, 2;
	add.u32 	%r2758, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2696, 30;
	shr.b32 	%rhs, %r2696, 2;
	add.u32 	%r2759, %lhs, %rhs;
	}
	xor.b32  	%r2760, %r219, %r319;
	add.s32 	%r2761, %r2667, %r2760;
	xor.b32  	%r2762, %r219, %r320;
	add.s32 	%r2763, %r2666, %r2762;
	xor.b32  	%r2764, %r219, %r321;
	add.s32 	%r2765, %r2665, %r2764;
	xor.b32  	%r2766, %r219, %r322;
	add.s32 	%r2767, %r2664, %r2766;
	xor.b32  	%r2768, %r2753, %r2708;
	xor.b32  	%r2769, %r2750, %r2709;
	xor.b32  	%r2770, %r2747, %r2710;
	xor.b32  	%r2771, %r2744, %r2711;
	xor.b32  	%r2772, %r2753, %r2759;
	xor.b32  	%r2773, %r2750, %r2758;
	xor.b32  	%r2774, %r2747, %r2757;
	xor.b32  	%r2775, %r2744, %r2756;
	and.b32  	%r2776, %r2775, %r2771;
	and.b32  	%r2777, %r2774, %r2770;
	and.b32  	%r2778, %r2773, %r2769;
	and.b32  	%r2779, %r2772, %r2768;
	xor.b32  	%r2780, %r2779, %r2753;
	xor.b32  	%r2781, %r2778, %r2750;
	xor.b32  	%r2782, %r2777, %r2747;
	xor.b32  	%r2783, %r2776, %r2744;
	add.s32 	%r2784, %r2767, %r2783;
	add.s32 	%r2785, %r2765, %r2782;
	add.s32 	%r2786, %r2763, %r2781;
	add.s32 	%r2787, %r2761, %r2780;
	add.s32 	%r2788, %r2755, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2788, 5;
	shr.b32 	%rhs, %r2788, 27;
	add.u32 	%r2789, %lhs, %rhs;
	}
	add.s32 	%r2790, %r2787, %r2789;
	add.s32 	%r2791, %r2752, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2791, 5;
	shr.b32 	%rhs, %r2791, 27;
	add.u32 	%r2792, %lhs, %rhs;
	}
	add.s32 	%r2793, %r2786, %r2792;
	add.s32 	%r2794, %r2749, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2794, 5;
	shr.b32 	%rhs, %r2794, 27;
	add.u32 	%r2795, %lhs, %rhs;
	}
	add.s32 	%r2796, %r2785, %r2795;
	add.s32 	%r2797, %r2746, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2797, 5;
	shr.b32 	%rhs, %r2797, 27;
	add.u32 	%r2798, %lhs, %rhs;
	}
	add.s32 	%r2799, %r2784, %r2798;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2744, 30;
	shr.b32 	%rhs, %r2744, 2;
	add.u32 	%r2800, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2747, 30;
	shr.b32 	%rhs, %r2747, 2;
	add.u32 	%r2801, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2750, 30;
	shr.b32 	%rhs, %r2750, 2;
	add.u32 	%r2802, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2753, 30;
	shr.b32 	%rhs, %r2753, 2;
	add.u32 	%r2803, %lhs, %rhs;
	}
	xor.b32  	%r2804, %r223, %r583;
	xor.b32  	%r2805, %r2804, %r322;
	xor.b32  	%r2806, %r2805, %r298;
	xor.b32  	%r2807, %r2806, %r612;
	add.s32 	%r2808, %r2711, %r2807;
	xor.b32  	%r2809, %r223, %r582;
	xor.b32  	%r2810, %r2809, %r321;
	xor.b32  	%r2811, %r2810, %r297;
	xor.b32  	%r2812, %r2811, %r613;
	add.s32 	%r2813, %r2710, %r2812;
	xor.b32  	%r2814, %r223, %r581;
	xor.b32  	%r2815, %r2814, %r320;
	xor.b32  	%r2816, %r2815, %r296;
	xor.b32  	%r2817, %r2816, %r614;
	add.s32 	%r2818, %r2709, %r2817;
	xor.b32  	%r2819, %r223, %r580;
	xor.b32  	%r2820, %r2819, %r319;
	xor.b32  	%r2821, %r2820, %r295;
	xor.b32  	%r2822, %r2821, %r615;
	add.s32 	%r2823, %r2708, %r2822;
	xor.b32  	%r2824, %r2788, %r2803;
	xor.b32  	%r2825, %r2791, %r2802;
	xor.b32  	%r2826, %r2794, %r2801;
	xor.b32  	%r2827, %r2797, %r2800;
	xor.b32  	%r2828, %r2827, %r2756;
	xor.b32  	%r2829, %r2826, %r2757;
	xor.b32  	%r2830, %r2825, %r2758;
	xor.b32  	%r2831, %r2824, %r2759;
	add.s32 	%r2832, %r2823, %r2831;
	add.s32 	%r2833, %r2818, %r2830;
	add.s32 	%r2834, %r2813, %r2829;
	add.s32 	%r2835, %r2808, %r2828;
	add.s32 	%r2836, %r2799, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2836, 5;
	shr.b32 	%rhs, %r2836, 27;
	add.u32 	%r2837, %lhs, %rhs;
	}
	add.s32 	%r2838, %r2835, %r2837;
	add.s32 	%r2839, %r2796, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2839, 5;
	shr.b32 	%rhs, %r2839, 27;
	add.u32 	%r2840, %lhs, %rhs;
	}
	add.s32 	%r2841, %r2834, %r2840;
	add.s32 	%r2842, %r2793, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2842, 5;
	shr.b32 	%rhs, %r2842, 27;
	add.u32 	%r2843, %lhs, %rhs;
	}
	add.s32 	%r2844, %r2833, %r2843;
	add.s32 	%r2845, %r2790, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2845, 5;
	shr.b32 	%rhs, %r2845, 27;
	add.u32 	%r2846, %lhs, %rhs;
	}
	add.s32 	%r2847, %r2832, %r2846;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2788, 30;
	shr.b32 	%rhs, %r2788, 2;
	add.u32 	%r2848, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2791, 30;
	shr.b32 	%rhs, %r2791, 2;
	add.u32 	%r2849, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2794, 30;
	shr.b32 	%rhs, %r2794, 2;
	add.u32 	%r2850, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2797, 30;
	shr.b32 	%rhs, %r2797, 2;
	add.u32 	%r2851, %lhs, %rhs;
	}
	xor.b32  	%r2852, %r227, %r307;
	add.s32 	%r2853, %r2759, %r2852;
	xor.b32  	%r2854, %r227, %r308;
	add.s32 	%r2855, %r2758, %r2854;
	xor.b32  	%r2856, %r227, %r309;
	add.s32 	%r2857, %r2757, %r2856;
	xor.b32  	%r2858, %r227, %r310;
	add.s32 	%r2859, %r2756, %r2858;
	xor.b32  	%r2860, %r2836, %r2851;
	xor.b32  	%r2861, %r2839, %r2850;
	xor.b32  	%r2862, %r2842, %r2849;
	xor.b32  	%r2863, %r2845, %r2848;
	xor.b32  	%r2864, %r2863, %r2803;
	xor.b32  	%r2865, %r2862, %r2802;
	xor.b32  	%r2866, %r2861, %r2801;
	xor.b32  	%r2867, %r2860, %r2800;
	add.s32 	%r2868, %r2859, %r2867;
	add.s32 	%r2869, %r2857, %r2866;
	add.s32 	%r2870, %r2855, %r2865;
	add.s32 	%r2871, %r2853, %r2864;
	add.s32 	%r2872, %r2847, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2872, 5;
	shr.b32 	%rhs, %r2872, 27;
	add.u32 	%r2873, %lhs, %rhs;
	}
	add.s32 	%r2874, %r2871, %r2873;
	add.s32 	%r2875, %r2844, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2875, 5;
	shr.b32 	%rhs, %r2875, 27;
	add.u32 	%r2876, %lhs, %rhs;
	}
	add.s32 	%r2877, %r2870, %r2876;
	add.s32 	%r2878, %r2841, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2878, 5;
	shr.b32 	%rhs, %r2878, 27;
	add.u32 	%r2879, %lhs, %rhs;
	}
	add.s32 	%r2880, %r2869, %r2879;
	add.s32 	%r2881, %r2838, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2881, 5;
	shr.b32 	%rhs, %r2881, 27;
	add.u32 	%r2882, %lhs, %rhs;
	}
	add.s32 	%r2883, %r2868, %r2882;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2836, 30;
	shr.b32 	%rhs, %r2836, 2;
	add.u32 	%r2884, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2839, 30;
	shr.b32 	%rhs, %r2839, 2;
	add.u32 	%r2885, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2842, 30;
	shr.b32 	%rhs, %r2842, 2;
	add.u32 	%r2886, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2845, 30;
	shr.b32 	%rhs, %r2845, 2;
	add.u32 	%r2887, %lhs, %rhs;
	}
	xor.b32  	%r2888, %r231, %r624;
	xor.b32  	%r2889, %r2888, %r322;
	add.s32 	%r2890, %r2800, %r2889;
	xor.b32  	%r2891, %r231, %r625;
	xor.b32  	%r2892, %r2891, %r321;
	add.s32 	%r2893, %r2801, %r2892;
	xor.b32  	%r2894, %r231, %r626;
	xor.b32  	%r2895, %r2894, %r320;
	add.s32 	%r2896, %r2802, %r2895;
	xor.b32  	%r2897, %r231, %r627;
	xor.b32  	%r2898, %r2897, %r319;
	add.s32 	%r2899, %r2803, %r2898;
	xor.b32  	%r2900, %r2872, %r2887;
	xor.b32  	%r2901, %r2875, %r2886;
	xor.b32  	%r2902, %r2878, %r2885;
	xor.b32  	%r2903, %r2881, %r2884;
	xor.b32  	%r2904, %r2903, %r2851;
	xor.b32  	%r2905, %r2902, %r2850;
	xor.b32  	%r2906, %r2901, %r2849;
	xor.b32  	%r2907, %r2900, %r2848;
	add.s32 	%r2908, %r2899, %r2907;
	add.s32 	%r2909, %r2896, %r2906;
	add.s32 	%r2910, %r2893, %r2905;
	add.s32 	%r2911, %r2890, %r2904;
	add.s32 	%r2912, %r2883, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2912, 5;
	shr.b32 	%rhs, %r2912, 27;
	add.u32 	%r2913, %lhs, %rhs;
	}
	add.s32 	%r2914, %r2911, %r2913;
	add.s32 	%r2915, %r2880, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2915, 5;
	shr.b32 	%rhs, %r2915, 27;
	add.u32 	%r2916, %lhs, %rhs;
	}
	add.s32 	%r2917, %r2910, %r2916;
	add.s32 	%r2918, %r2877, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2918, 5;
	shr.b32 	%rhs, %r2918, 27;
	add.u32 	%r2919, %lhs, %rhs;
	}
	add.s32 	%r2920, %r2909, %r2919;
	add.s32 	%r2921, %r2874, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2921, 5;
	shr.b32 	%rhs, %r2921, 27;
	add.u32 	%r2922, %lhs, %rhs;
	}
	add.s32 	%r2923, %r2908, %r2922;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2872, 30;
	shr.b32 	%rhs, %r2872, 2;
	add.u32 	%r2924, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2875, 30;
	shr.b32 	%rhs, %r2875, 2;
	add.u32 	%r2925, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2878, 30;
	shr.b32 	%rhs, %r2878, 2;
	add.u32 	%r2926, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2881, 30;
	shr.b32 	%rhs, %r2881, 2;
	add.u32 	%r2927, %lhs, %rhs;
	}
	xor.b32  	%r2928, %r235, %r299;
	add.s32 	%r2929, %r2848, %r2928;
	xor.b32  	%r2930, %r235, %r300;
	add.s32 	%r2931, %r2849, %r2930;
	xor.b32  	%r2932, %r235, %r301;
	add.s32 	%r2933, %r2850, %r2932;
	xor.b32  	%r2934, %r235, %r302;
	add.s32 	%r2935, %r2851, %r2934;
	xor.b32  	%r2936, %r2912, %r2927;
	xor.b32  	%r2937, %r2915, %r2926;
	xor.b32  	%r2938, %r2918, %r2925;
	xor.b32  	%r2939, %r2921, %r2924;
	xor.b32  	%r2940, %r2939, %r2887;
	xor.b32  	%r2941, %r2938, %r2886;
	xor.b32  	%r2942, %r2937, %r2885;
	xor.b32  	%r2943, %r2936, %r2884;
	add.s32 	%r2944, %r2935, %r2943;
	add.s32 	%r2945, %r2933, %r2942;
	add.s32 	%r2946, %r2931, %r2941;
	add.s32 	%r2947, %r2929, %r2940;
	add.s32 	%r2948, %r2923, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2948, 5;
	shr.b32 	%rhs, %r2948, 27;
	add.u32 	%r2949, %lhs, %rhs;
	}
	add.s32 	%r2950, %r2947, %r2949;
	add.s32 	%r2951, %r2920, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2951, 5;
	shr.b32 	%rhs, %r2951, 27;
	add.u32 	%r2952, %lhs, %rhs;
	}
	add.s32 	%r2953, %r2946, %r2952;
	add.s32 	%r2954, %r2917, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2954, 5;
	shr.b32 	%rhs, %r2954, 27;
	add.u32 	%r2955, %lhs, %rhs;
	}
	add.s32 	%r2956, %r2945, %r2955;
	add.s32 	%r2957, %r2914, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2957, 5;
	shr.b32 	%rhs, %r2957, 27;
	add.u32 	%r2958, %lhs, %rhs;
	}
	add.s32 	%r2959, %r2944, %r2958;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2912, 30;
	shr.b32 	%rhs, %r2912, 2;
	add.u32 	%r2960, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2915, 30;
	shr.b32 	%rhs, %r2915, 2;
	add.u32 	%r2961, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2918, 30;
	shr.b32 	%rhs, %r2918, 2;
	add.u32 	%r2962, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2921, 30;
	shr.b32 	%rhs, %r2921, 2;
	add.u32 	%r2963, %lhs, %rhs;
	}
	xor.b32  	%r2964, %r239, %r635;
	xor.b32  	%r2965, %r2964, %r322;
	xor.b32  	%r2966, %r2965, %r619;
	add.s32 	%r2967, %r2884, %r2966;
	xor.b32  	%r2968, %r239, %r634;
	xor.b32  	%r2969, %r2968, %r321;
	xor.b32  	%r2970, %r2969, %r618;
	add.s32 	%r2971, %r2885, %r2970;
	xor.b32  	%r2972, %r239, %r633;
	xor.b32  	%r2973, %r2972, %r320;
	xor.b32  	%r2974, %r2973, %r617;
	add.s32 	%r2975, %r2886, %r2974;
	xor.b32  	%r2976, %r239, %r632;
	xor.b32  	%r2977, %r2976, %r319;
	xor.b32  	%r2978, %r2977, %r616;
	add.s32 	%r2979, %r2887, %r2978;
	xor.b32  	%r2980, %r2948, %r2963;
	xor.b32  	%r2981, %r2951, %r2962;
	xor.b32  	%r2982, %r2954, %r2961;
	xor.b32  	%r2983, %r2957, %r2960;
	xor.b32  	%r2984, %r2983, %r2927;
	xor.b32  	%r2985, %r2982, %r2926;
	xor.b32  	%r2986, %r2981, %r2925;
	xor.b32  	%r2987, %r2980, %r2924;
	add.s32 	%r2988, %r2979, %r2987;
	add.s32 	%r2989, %r2975, %r2986;
	add.s32 	%r2990, %r2971, %r2985;
	add.s32 	%r2991, %r2967, %r2984;
	add.s32 	%r2992, %r2959, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2992, 5;
	shr.b32 	%rhs, %r2992, 27;
	add.u32 	%r2993, %lhs, %rhs;
	}
	add.s32 	%r2994, %r2991, %r2993;
	add.s32 	%r2995, %r2956, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2995, 5;
	shr.b32 	%rhs, %r2995, 27;
	add.u32 	%r2996, %lhs, %rhs;
	}
	add.s32 	%r2997, %r2990, %r2996;
	add.s32 	%r2998, %r2953, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2998, 5;
	shr.b32 	%rhs, %r2998, 27;
	add.u32 	%r2999, %lhs, %rhs;
	}
	add.s32 	%r3000, %r2989, %r2999;
	add.s32 	%r3001, %r2950, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3001, 5;
	shr.b32 	%rhs, %r3001, 27;
	add.u32 	%r3002, %lhs, %rhs;
	}
	add.s32 	%r3003, %r2988, %r3002;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2957, 30;
	shr.b32 	%rhs, %r2957, 2;
	add.u32 	%r3004, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2954, 30;
	shr.b32 	%rhs, %r2954, 2;
	add.u32 	%r3005, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2951, 30;
	shr.b32 	%rhs, %r2951, 2;
	add.u32 	%r3006, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2948, 30;
	shr.b32 	%rhs, %r2948, 2;
	add.u32 	%r3007, %lhs, %rhs;
	}
	xor.b32  	%r3008, %r3001, %r3007;
	xor.b32  	%r3009, %r2998, %r3006;
	xor.b32  	%r3010, %r2995, %r3005;
	xor.b32  	%r3011, %r2992, %r3004;
	xor.b32  	%r3012, %r3011, %r2960;
	xor.b32  	%r3013, %r3010, %r2961;
	xor.b32  	%r3014, %r3009, %r2962;
	xor.b32  	%r3015, %r3008, %r2963;
	add.s32 	%r3016, %r2927, %r243;
	add.s32 	%r3017, %r2926, %r243;
	add.s32 	%r3018, %r2925, %r243;
	add.s32 	%r3019, %r2924, %r243;
	add.s32 	%r3020, %r3019, %r3015;
	add.s32 	%r3021, %r3018, %r3014;
	add.s32 	%r3022, %r3017, %r3013;
	add.s32 	%r3023, %r3016, %r3012;
	add.s32 	%r3024, %r3003, -899497514;
	add.s32 	%r3025, %r3000, -899497514;
	add.s32 	%r3026, %r2997, -899497514;
	add.s32 	%r3027, %r2994, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3024, 5;
	shr.b32 	%rhs, %r3024, 27;
	add.u32 	%r3028, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3025, 5;
	shr.b32 	%rhs, %r3025, 27;
	add.u32 	%r3029, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3026, 5;
	shr.b32 	%rhs, %r3026, 27;
	add.u32 	%r3030, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3027, 5;
	shr.b32 	%rhs, %r3027, 27;
	add.u32 	%r3031, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2992, 30;
	shr.b32 	%rhs, %r2992, 2;
	add.u32 	%r3032, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2995, 30;
	shr.b32 	%rhs, %r2995, 2;
	add.u32 	%r3033, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2998, 30;
	shr.b32 	%rhs, %r2998, 2;
	add.u32 	%r3034, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3001, 30;
	shr.b32 	%rhs, %r3001, 2;
	add.u32 	%r3035, %lhs, %rhs;
	}
	xor.b32  	%r3036, %r247, %r612;
	xor.b32  	%r3037, %r3036, %r310;
	add.s32 	%r3038, %r2960, %r3037;
	xor.b32  	%r3039, %r247, %r613;
	xor.b32  	%r3040, %r3039, %r309;
	add.s32 	%r3041, %r2961, %r3040;
	xor.b32  	%r3042, %r247, %r614;
	xor.b32  	%r3043, %r3042, %r308;
	add.s32 	%r3044, %r2962, %r3043;
	xor.b32  	%r3045, %r247, %r615;
	xor.b32  	%r3046, %r3045, %r307;
	add.s32 	%r3047, %r2963, %r3046;
	xor.b32  	%r3048, %r3024, %r3035;
	xor.b32  	%r3049, %r3025, %r3034;
	xor.b32  	%r3050, %r3026, %r3033;
	xor.b32  	%r3051, %r3027, %r3032;
	xor.b32  	%r3052, %r3051, %r3004;
	xor.b32  	%r3053, %r3050, %r3005;
	xor.b32  	%r3054, %r3049, %r3006;
	xor.b32  	%r3055, %r3048, %r3007;
	add.s32 	%r3056, %r3047, %r3055;
	add.s32 	%r3057, %r3044, %r3054;
	add.s32 	%r3058, %r3041, %r3053;
	add.s32 	%r3059, %r3038, %r3052;
	add.s32 	%r3060, %r3023, %r3031;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3060, 5;
	shr.b32 	%rhs, %r3060, 27;
	add.u32 	%r3061, %lhs, %rhs;
	}
	add.s32 	%r3062, %r3059, %r3061;
	add.s32 	%r3063, %r3022, %r3030;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3063, 5;
	shr.b32 	%rhs, %r3063, 27;
	add.u32 	%r3064, %lhs, %rhs;
	}
	add.s32 	%r3065, %r3058, %r3064;
	add.s32 	%r3066, %r3021, %r3029;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3066, 5;
	shr.b32 	%rhs, %r3066, 27;
	add.u32 	%r3067, %lhs, %rhs;
	}
	add.s32 	%r3068, %r3057, %r3067;
	add.s32 	%r3069, %r3020, %r3028;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3069, 5;
	shr.b32 	%rhs, %r3069, 27;
	add.u32 	%r3070, %lhs, %rhs;
	}
	add.s32 	%r3071, %r3056, %r3070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3024, 30;
	shr.b32 	%rhs, %r3024, 2;
	add.u32 	%r3072, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3025, 30;
	shr.b32 	%rhs, %r3025, 2;
	add.u32 	%r3073, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3026, 30;
	shr.b32 	%rhs, %r3026, 2;
	add.u32 	%r3074, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3027, 30;
	shr.b32 	%rhs, %r3027, 2;
	add.u32 	%r3075, %lhs, %rhs;
	}
	xor.b32  	%r3076, %r251, %r299;
	xor.b32  	%r3077, %r3076, %r311;
	add.s32 	%r3078, %r3007, %r3077;
	xor.b32  	%r3079, %r251, %r300;
	xor.b32  	%r3080, %r3079, %r312;
	add.s32 	%r3081, %r3006, %r3080;
	xor.b32  	%r3082, %r251, %r301;
	xor.b32  	%r3083, %r3082, %r313;
	add.s32 	%r3084, %r3005, %r3083;
	xor.b32  	%r3085, %r251, %r302;
	xor.b32  	%r3086, %r3085, %r314;
	add.s32 	%r3087, %r3004, %r3086;
	xor.b32  	%r3088, %r3060, %r3075;
	xor.b32  	%r3089, %r3063, %r3074;
	xor.b32  	%r3090, %r3066, %r3073;
	xor.b32  	%r3091, %r3069, %r3072;
	xor.b32  	%r3092, %r3091, %r3035;
	xor.b32  	%r3093, %r3090, %r3034;
	xor.b32  	%r3094, %r3089, %r3033;
	xor.b32  	%r3095, %r3088, %r3032;
	add.s32 	%r3096, %r3087, %r3095;
	add.s32 	%r3097, %r3084, %r3094;
	add.s32 	%r3098, %r3081, %r3093;
	add.s32 	%r3099, %r3078, %r3092;
	add.s32 	%r3100, %r3071, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3100, 5;
	shr.b32 	%rhs, %r3100, 27;
	add.u32 	%r3101, %lhs, %rhs;
	}
	add.s32 	%r3102, %r3099, %r3101;
	add.s32 	%r3103, %r3068, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3103, 5;
	shr.b32 	%rhs, %r3103, 27;
	add.u32 	%r3104, %lhs, %rhs;
	}
	add.s32 	%r3105, %r3098, %r3104;
	add.s32 	%r3106, %r3065, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3106, 5;
	shr.b32 	%rhs, %r3106, 27;
	add.u32 	%r3107, %lhs, %rhs;
	}
	add.s32 	%r3108, %r3097, %r3107;
	add.s32 	%r3109, %r3062, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3109, 5;
	shr.b32 	%rhs, %r3109, 27;
	add.u32 	%r3110, %lhs, %rhs;
	}
	add.s32 	%r3111, %r3096, %r3110;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3060, 30;
	shr.b32 	%rhs, %r3060, 2;
	add.u32 	%r3112, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3063, 30;
	shr.b32 	%rhs, %r3063, 2;
	add.u32 	%r3113, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3066, 30;
	shr.b32 	%rhs, %r3066, 2;
	add.u32 	%r3114, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3069, 30;
	shr.b32 	%rhs, %r3069, 2;
	add.u32 	%r3115, %lhs, %rhs;
	}
	xor.b32  	%r3116, %r255, %r603;
	xor.b32  	%r3117, %r3116, %r612;
	xor.b32  	%r3118, %r3117, %r306;
	add.s32 	%r3119, %r3032, %r3118;
	xor.b32  	%r3120, %r255, %r602;
	xor.b32  	%r3121, %r3120, %r613;
	xor.b32  	%r3122, %r3121, %r305;
	add.s32 	%r3123, %r3033, %r3122;
	xor.b32  	%r3124, %r255, %r601;
	xor.b32  	%r3125, %r3124, %r614;
	xor.b32  	%r3126, %r3125, %r304;
	add.s32 	%r3127, %r3034, %r3126;
	xor.b32  	%r3128, %r255, %r600;
	xor.b32  	%r3129, %r3128, %r615;
	xor.b32  	%r3130, %r3129, %r303;
	add.s32 	%r3131, %r3035, %r3130;
	xor.b32  	%r3132, %r3100, %r3115;
	xor.b32  	%r3133, %r3103, %r3114;
	xor.b32  	%r3134, %r3106, %r3113;
	xor.b32  	%r3135, %r3109, %r3112;
	xor.b32  	%r3136, %r3135, %r3075;
	xor.b32  	%r3137, %r3134, %r3074;
	xor.b32  	%r3138, %r3133, %r3073;
	xor.b32  	%r3139, %r3132, %r3072;
	add.s32 	%r3140, %r3131, %r3139;
	add.s32 	%r3141, %r3127, %r3138;
	add.s32 	%r3142, %r3123, %r3137;
	add.s32 	%r3143, %r3119, %r3136;
	add.s32 	%r3144, %r3111, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3144, 5;
	shr.b32 	%rhs, %r3144, 27;
	add.u32 	%r3145, %lhs, %rhs;
	}
	add.s32 	%r3146, %r3143, %r3145;
	add.s32 	%r3147, %r3108, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3147, 5;
	shr.b32 	%rhs, %r3147, 27;
	add.u32 	%r3148, %lhs, %rhs;
	}
	add.s32 	%r3149, %r3142, %r3148;
	add.s32 	%r3150, %r3105, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3150, 5;
	shr.b32 	%rhs, %r3150, 27;
	add.u32 	%r3151, %lhs, %rhs;
	}
	add.s32 	%r3152, %r3141, %r3151;
	add.s32 	%r3153, %r3102, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3153, 5;
	shr.b32 	%rhs, %r3153, 27;
	add.u32 	%r3154, %lhs, %rhs;
	}
	add.s32 	%r3155, %r3140, %r3154;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3100, 30;
	shr.b32 	%rhs, %r3100, 2;
	add.u32 	%r3156, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3103, 30;
	shr.b32 	%rhs, %r3103, 2;
	add.u32 	%r3157, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3106, 30;
	shr.b32 	%rhs, %r3106, 2;
	add.u32 	%r3158, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3109, 30;
	shr.b32 	%rhs, %r3109, 2;
	add.u32 	%r3159, %lhs, %rhs;
	}
	xor.b32  	%r3160, %r3144, %r3159;
	xor.b32  	%r3161, %r3147, %r3158;
	xor.b32  	%r3162, %r3150, %r3157;
	xor.b32  	%r3163, %r3153, %r3156;
	xor.b32  	%r3164, %r3163, %r3115;
	xor.b32  	%r3165, %r3162, %r3114;
	xor.b32  	%r3166, %r3161, %r3113;
	xor.b32  	%r3167, %r3160, %r3112;
	add.s32 	%r3168, %r3072, %r259;
	add.s32 	%r3169, %r3073, %r259;
	add.s32 	%r3170, %r3074, %r259;
	add.s32 	%r3171, %r3075, %r259;
	add.s32 	%r3172, %r3171, %r3167;
	add.s32 	%r3173, %r3170, %r3166;
	add.s32 	%r3174, %r3169, %r3165;
	add.s32 	%r3175, %r3168, %r3164;
	add.s32 	%r3176, %r3155, -899497514;
	add.s32 	%r3177, %r3152, -899497514;
	add.s32 	%r3178, %r3149, -899497514;
	add.s32 	%r3179, %r3146, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3179, 5;
	shr.b32 	%rhs, %r3179, 27;
	add.u32 	%r3180, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3178, 5;
	shr.b32 	%rhs, %r3178, 27;
	add.u32 	%r3181, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3177, 5;
	shr.b32 	%rhs, %r3177, 27;
	add.u32 	%r3182, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3176, 5;
	shr.b32 	%rhs, %r3176, 27;
	add.u32 	%r3183, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3153, 30;
	shr.b32 	%rhs, %r3153, 2;
	add.u32 	%r3184, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3150, 30;
	shr.b32 	%rhs, %r3150, 2;
	add.u32 	%r3185, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3147, 30;
	shr.b32 	%rhs, %r3147, 2;
	add.u32 	%r3186, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3144, 30;
	shr.b32 	%rhs, %r3144, 2;
	add.u32 	%r3187, %lhs, %rhs;
	}
	xor.b32  	%r3188, %r263, %r604;
	xor.b32  	%r3189, %r3188, %r623;
	add.s32 	%r3190, %r3115, %r3189;
	xor.b32  	%r3191, %r263, %r605;
	xor.b32  	%r3192, %r3191, %r622;
	add.s32 	%r3193, %r3114, %r3192;
	xor.b32  	%r3194, %r263, %r606;
	xor.b32  	%r3195, %r3194, %r621;
	add.s32 	%r3196, %r3113, %r3195;
	xor.b32  	%r3197, %r263, %r607;
	xor.b32  	%r3198, %r3197, %r620;
	add.s32 	%r3199, %r3112, %r3198;
	xor.b32  	%r3200, %r3179, %r3187;
	xor.b32  	%r3201, %r3178, %r3186;
	xor.b32  	%r3202, %r3177, %r3185;
	xor.b32  	%r3203, %r3176, %r3184;
	xor.b32  	%r3204, %r3203, %r3156;
	xor.b32  	%r3205, %r3202, %r3157;
	xor.b32  	%r3206, %r3201, %r3158;
	xor.b32  	%r3207, %r3200, %r3159;
	add.s32 	%r3208, %r3199, %r3207;
	add.s32 	%r3209, %r3196, %r3206;
	add.s32 	%r3210, %r3193, %r3205;
	add.s32 	%r3211, %r3190, %r3204;
	add.s32 	%r3212, %r3175, %r3183;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3212, 5;
	shr.b32 	%rhs, %r3212, 27;
	add.u32 	%r3213, %lhs, %rhs;
	}
	add.s32 	%r3214, %r3211, %r3213;
	add.s32 	%r3215, %r3174, %r3182;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3215, 5;
	shr.b32 	%rhs, %r3215, 27;
	add.u32 	%r3216, %lhs, %rhs;
	}
	add.s32 	%r3217, %r3210, %r3216;
	add.s32 	%r3218, %r3173, %r3181;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3218, 5;
	shr.b32 	%rhs, %r3218, 27;
	add.u32 	%r3219, %lhs, %rhs;
	}
	add.s32 	%r3220, %r3209, %r3219;
	add.s32 	%r3221, %r3172, %r3180;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3221, 5;
	shr.b32 	%rhs, %r3221, 27;
	add.u32 	%r3222, %lhs, %rhs;
	}
	add.s32 	%r3223, %r3208, %r3222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3179, 30;
	shr.b32 	%rhs, %r3179, 2;
	add.u32 	%r3224, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3178, 30;
	shr.b32 	%rhs, %r3178, 2;
	add.u32 	%r3225, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3177, 30;
	shr.b32 	%rhs, %r3177, 2;
	add.u32 	%r3226, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3176, 30;
	shr.b32 	%rhs, %r3176, 2;
	add.u32 	%r3227, %lhs, %rhs;
	}
	xor.b32  	%r3228, %r267, %r607;
	xor.b32  	%r3229, %r3228, %r310;
	add.s32 	%r3230, %r3159, %r3229;
	xor.b32  	%r3231, %r267, %r606;
	xor.b32  	%r3232, %r3231, %r309;
	add.s32 	%r3233, %r3158, %r3232;
	xor.b32  	%r3234, %r267, %r605;
	xor.b32  	%r3235, %r3234, %r308;
	add.s32 	%r3236, %r3157, %r3235;
	xor.b32  	%r3237, %r267, %r604;
	xor.b32  	%r3238, %r3237, %r307;
	add.s32 	%r3239, %r3156, %r3238;
	xor.b32  	%r3240, %r3212, %r3227;
	xor.b32  	%r3241, %r3215, %r3226;
	xor.b32  	%r3242, %r3218, %r3225;
	xor.b32  	%r3243, %r3221, %r3224;
	xor.b32  	%r3244, %r3243, %r3187;
	xor.b32  	%r3245, %r3242, %r3186;
	xor.b32  	%r3246, %r3241, %r3185;
	xor.b32  	%r3247, %r3240, %r3184;
	add.s32 	%r3248, %r3239, %r3247;
	add.s32 	%r3249, %r3236, %r3246;
	add.s32 	%r3250, %r3233, %r3245;
	add.s32 	%r3251, %r3230, %r3244;
	add.s32 	%r3252, %r3223, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3252, 5;
	shr.b32 	%rhs, %r3252, 27;
	add.u32 	%r3253, %lhs, %rhs;
	}
	add.s32 	%r3254, %r3251, %r3253;
	add.s32 	%r3255, %r3220, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3255, 5;
	shr.b32 	%rhs, %r3255, 27;
	add.u32 	%r3256, %lhs, %rhs;
	}
	add.s32 	%r3257, %r3250, %r3256;
	add.s32 	%r3258, %r3217, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3258, 5;
	shr.b32 	%rhs, %r3258, 27;
	add.u32 	%r3259, %lhs, %rhs;
	}
	add.s32 	%r3260, %r3249, %r3259;
	add.s32 	%r3261, %r3214, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3261, 5;
	shr.b32 	%rhs, %r3261, 27;
	add.u32 	%r3262, %lhs, %rhs;
	}
	add.s32 	%r3263, %r3248, %r3262;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3212, 30;
	shr.b32 	%rhs, %r3212, 2;
	add.u32 	%r3264, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3215, 30;
	shr.b32 	%rhs, %r3215, 2;
	add.u32 	%r3265, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3218, 30;
	shr.b32 	%rhs, %r3218, 2;
	add.u32 	%r3266, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3221, 30;
	shr.b32 	%rhs, %r3221, 2;
	add.u32 	%r3267, %lhs, %rhs;
	}
	xor.b32  	%r3268, %r271, %r584;
	xor.b32  	%r3269, %r3268, %r600;
	xor.b32  	%r3270, %r3269, %r604;
	xor.b32  	%r3271, %r3270, %r608;
	xor.b32  	%r3272, %r3271, %r307;
	xor.b32  	%r3273, %r3272, %r311;
	add.s32 	%r3274, %r3184, %r3273;
	xor.b32  	%r3275, %r271, %r585;
	xor.b32  	%r3276, %r3275, %r601;
	xor.b32  	%r3277, %r3276, %r605;
	xor.b32  	%r3278, %r3277, %r609;
	xor.b32  	%r3279, %r3278, %r308;
	xor.b32  	%r3280, %r3279, %r312;
	add.s32 	%r3281, %r3185, %r3280;
	xor.b32  	%r3282, %r271, %r586;
	xor.b32  	%r3283, %r3282, %r602;
	xor.b32  	%r3284, %r3283, %r606;
	xor.b32  	%r3285, %r3284, %r610;
	xor.b32  	%r3286, %r3285, %r309;
	xor.b32  	%r3287, %r3286, %r313;
	add.s32 	%r3288, %r3186, %r3287;
	xor.b32  	%r3289, %r271, %r587;
	xor.b32  	%r3290, %r3289, %r603;
	xor.b32  	%r3291, %r3290, %r607;
	xor.b32  	%r3292, %r3291, %r611;
	xor.b32  	%r3293, %r3292, %r310;
	xor.b32  	%r3294, %r3293, %r314;
	add.s32 	%r3295, %r3187, %r3294;
	xor.b32  	%r3296, %r3252, %r3267;
	xor.b32  	%r3297, %r3255, %r3266;
	xor.b32  	%r3298, %r3258, %r3265;
	xor.b32  	%r3299, %r3261, %r3264;
	xor.b32  	%r3300, %r3299, %r3227;
	xor.b32  	%r3301, %r3298, %r3226;
	xor.b32  	%r3302, %r3297, %r3225;
	xor.b32  	%r3303, %r3296, %r3224;
	add.s32 	%r3304, %r3295, %r3303;
	add.s32 	%r3305, %r3288, %r3302;
	add.s32 	%r3306, %r3281, %r3301;
	add.s32 	%r3307, %r3274, %r3300;
	add.s32 	%r3308, %r3263, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3308, 5;
	shr.b32 	%rhs, %r3308, 27;
	add.u32 	%r3309, %lhs, %rhs;
	}
	add.s32 	%r3310, %r3307, %r3309;
	add.s32 	%r3311, %r3260, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3311, 5;
	shr.b32 	%rhs, %r3311, 27;
	add.u32 	%r3312, %lhs, %rhs;
	}
	add.s32 	%r3313, %r3306, %r3312;
	add.s32 	%r3314, %r3257, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3314, 5;
	shr.b32 	%rhs, %r3314, 27;
	add.u32 	%r3315, %lhs, %rhs;
	}
	add.s32 	%r3316, %r3305, %r3315;
	add.s32 	%r3317, %r3254, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3317, 5;
	shr.b32 	%rhs, %r3317, 27;
	add.u32 	%r3318, %lhs, %rhs;
	}
	add.s32 	%r3319, %r3304, %r3318;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3252, 30;
	shr.b32 	%rhs, %r3252, 2;
	add.u32 	%r3320, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3255, 30;
	shr.b32 	%rhs, %r3255, 2;
	add.u32 	%r3321, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3258, 30;
	shr.b32 	%rhs, %r3258, 2;
	add.u32 	%r3322, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3261, 30;
	shr.b32 	%rhs, %r3261, 2;
	add.u32 	%r3323, %lhs, %rhs;
	}
	xor.b32  	%r3324, %r275, %r318;
	add.s32 	%r3325, %r3224, %r3324;
	xor.b32  	%r3326, %r275, %r317;
	add.s32 	%r3327, %r3225, %r3326;
	xor.b32  	%r3328, %r275, %r316;
	add.s32 	%r3329, %r3226, %r3328;
	xor.b32  	%r3330, %r275, %r315;
	add.s32 	%r3331, %r3227, %r3330;
	xor.b32  	%r3332, %r3308, %r3323;
	xor.b32  	%r3333, %r3311, %r3322;
	xor.b32  	%r3334, %r3314, %r3321;
	xor.b32  	%r3335, %r3317, %r3320;
	xor.b32  	%r3336, %r3335, %r3267;
	xor.b32  	%r3337, %r3334, %r3266;
	xor.b32  	%r3338, %r3333, %r3265;
	xor.b32  	%r3339, %r3332, %r3264;
	add.s32 	%r3340, %r3331, %r3339;
	add.s32 	%r3341, %r3329, %r3338;
	add.s32 	%r3342, %r3327, %r3337;
	add.s32 	%r3343, %r3325, %r3336;
	add.s32 	%r3344, %r3319, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3344, 5;
	shr.b32 	%rhs, %r3344, 27;
	add.u32 	%r3345, %lhs, %rhs;
	}
	add.s32 	%r3346, %r3343, %r3345;
	add.s32 	%r3347, %r3316, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3347, 5;
	shr.b32 	%rhs, %r3347, 27;
	add.u32 	%r3348, %lhs, %rhs;
	}
	add.s32 	%r3349, %r3342, %r3348;
	add.s32 	%r3350, %r3313, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3350, 5;
	shr.b32 	%rhs, %r3350, 27;
	add.u32 	%r3351, %lhs, %rhs;
	}
	add.s32 	%r3352, %r3341, %r3351;
	add.s32 	%r3353, %r3310, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3353, 5;
	shr.b32 	%rhs, %r3353, 27;
	add.u32 	%r3354, %lhs, %rhs;
	}
	add.s32 	%r3355, %r3340, %r3354;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3308, 30;
	shr.b32 	%rhs, %r3308, 2;
	add.u32 	%r323, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3311, 30;
	shr.b32 	%rhs, %r3311, 2;
	add.u32 	%r324, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3314, 30;
	shr.b32 	%rhs, %r3314, 2;
	add.u32 	%r325, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3317, 30;
	shr.b32 	%rhs, %r3317, 2;
	add.u32 	%r326, %lhs, %rhs;
	}
	xor.b32  	%r3356, %r279, %r299;
	xor.b32  	%r3357, %r3356, %r307;
	add.s32 	%r3358, %r3264, %r3357;
	xor.b32  	%r3359, %r279, %r300;
	xor.b32  	%r3360, %r3359, %r308;
	add.s32 	%r3361, %r3265, %r3360;
	xor.b32  	%r3362, %r279, %r301;
	xor.b32  	%r3363, %r3362, %r309;
	add.s32 	%r3364, %r3266, %r3363;
	xor.b32  	%r3365, %r279, %r302;
	xor.b32  	%r3366, %r3365, %r310;
	add.s32 	%r3367, %r3267, %r3366;
	xor.b32  	%r3368, %r3344, %r326;
	xor.b32  	%r3369, %r3347, %r325;
	xor.b32  	%r3370, %r3350, %r324;
	xor.b32  	%r3371, %r3353, %r323;
	xor.b32  	%r3372, %r3371, %r3323;
	xor.b32  	%r3373, %r3370, %r3322;
	xor.b32  	%r3374, %r3369, %r3321;
	xor.b32  	%r3375, %r3368, %r3320;
	add.s32 	%r3376, %r3367, %r3375;
	add.s32 	%r3377, %r3364, %r3374;
	add.s32 	%r3378, %r3361, %r3373;
	add.s32 	%r3379, %r3358, %r3372;
	add.s32 	%r3380, %r3355, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3380, 5;
	shr.b32 	%rhs, %r3380, 27;
	add.u32 	%r3381, %lhs, %rhs;
	}
	add.s32 	%r3382, %r3379, %r3381;
	add.s32 	%r3383, %r3352, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3383, 5;
	shr.b32 	%rhs, %r3383, 27;
	add.u32 	%r3384, %lhs, %rhs;
	}
	add.s32 	%r3385, %r3378, %r3384;
	add.s32 	%r3386, %r3349, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3386, 5;
	shr.b32 	%rhs, %r3386, 27;
	add.u32 	%r3387, %lhs, %rhs;
	}
	add.s32 	%r3388, %r3377, %r3387;
	add.s32 	%r3389, %r3346, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3389, 5;
	shr.b32 	%rhs, %r3389, 27;
	add.u32 	%r3390, %lhs, %rhs;
	}
	add.s32 	%r3391, %r3376, %r3390;
	add.s32 	%r338, %r3391, -899497514;
	add.s32 	%r337, %r3388, -899497514;
	add.s32 	%r336, %r3385, -899497514;
	add.s32 	%r335, %r3382, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3353, 30;
	shr.b32 	%rhs, %r3353, 2;
	add.u32 	%r331, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3350, 30;
	shr.b32 	%rhs, %r3350, 2;
	add.u32 	%r332, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3347, 30;
	shr.b32 	%rhs, %r3347, 2;
	add.u32 	%r333, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3344, 30;
	shr.b32 	%rhs, %r3344, 2;
	add.u32 	%r334, %lhs, %rhs;
	}
	xor.b32  	%r3392, %r283, %r588;
	xor.b32  	%r3393, %r3392, %r604;
	xor.b32  	%r3394, %r3393, %r615;
	add.s32 	%r3395, %r3323, %r3394;
	xor.b32  	%r3396, %r283, %r589;
	xor.b32  	%r3397, %r3396, %r605;
	xor.b32  	%r3398, %r3397, %r614;
	add.s32 	%r3399, %r3322, %r3398;
	xor.b32  	%r3400, %r283, %r590;
	xor.b32  	%r3401, %r3400, %r606;
	xor.b32  	%r3402, %r3401, %r613;
	add.s32 	%r3403, %r3321, %r3402;
	xor.b32  	%r3404, %r283, %r591;
	xor.b32  	%r3405, %r3404, %r607;
	xor.b32  	%r3406, %r3405, %r612;
	add.s32 	%r3407, %r3320, %r3406;
	xor.b32  	%r3408, %r3389, %r334;
	xor.b32  	%r3409, %r3386, %r333;
	xor.b32  	%r3410, %r3383, %r332;
	xor.b32  	%r3411, %r3380, %r331;
	xor.b32  	%r3412, %r3411, %r323;
	xor.b32  	%r3413, %r3410, %r324;
	xor.b32  	%r3414, %r3409, %r325;
	xor.b32  	%r3415, %r3408, %r326;
	add.s32 	%r3416, %r3407, %r3415;
	add.s32 	%r3417, %r3403, %r3414;
	add.s32 	%r3418, %r3399, %r3413;
	add.s32 	%r3419, %r3395, %r3412;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r335, 5;
	shr.b32 	%rhs, %r335, 27;
	add.u32 	%r3420, %lhs, %rhs;
	}
	add.s32 	%r3421, %r3419, %r3420;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r336, 5;
	shr.b32 	%rhs, %r336, 27;
	add.u32 	%r3422, %lhs, %rhs;
	}
	add.s32 	%r3423, %r3418, %r3422;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r337, 5;
	shr.b32 	%rhs, %r337, 27;
	add.u32 	%r3424, %lhs, %rhs;
	}
	add.s32 	%r3425, %r3417, %r3424;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r338, 5;
	shr.b32 	%rhs, %r338, 27;
	add.u32 	%r3426, %lhs, %rhs;
	}
	add.s32 	%r3427, %r3416, %r3426;
	add.s32 	%r350, %r3427, -899497514;
	add.s32 	%r349, %r3425, -899497514;
	add.s32 	%r348, %r3423, -899497514;
	add.s32 	%r347, %r3421, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3380, 30;
	shr.b32 	%rhs, %r3380, 2;
	add.u32 	%r343, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3383, 30;
	shr.b32 	%rhs, %r3383, 2;
	add.u32 	%r344, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3386, 30;
	shr.b32 	%rhs, %r3386, 2;
	add.u32 	%r345, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3389, 30;
	shr.b32 	%rhs, %r3389, 2;
	add.u32 	%r346, %lhs, %rhs;
	}
	setp.ne.s32	%p3, %r347, %r3577;
	setp.ne.s32	%p4, %r348, %r3577;
	and.pred  	%p5, %p3, %p4;
	setp.ne.s32	%p6, %r349, %r3577;
	and.pred  	%p7, %p5, %p6;
	setp.ne.s32	%p8, %r350, %r3577;
	and.pred  	%p9, %p7, %p8;
	@%p9 bra 	BB6_24;

	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r291, 21;
	shr.b32 	%rhs, %r291, 11;
	add.u32 	%r3431, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r294, 21;
	shr.b32 	%rhs, %r294, 11;
	add.u32 	%r3432, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r293, 21;
	shr.b32 	%rhs, %r293, 11;
	add.u32 	%r3433, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r292, 21;
	shr.b32 	%rhs, %r292, 11;
	add.u32 	%r3434, %lhs, %rhs;
	}
	xor.b32  	%r3435, %r3428, %r295;
	xor.b32  	%r3436, %r3428, %r298;
	xor.b32  	%r3437, %r3428, %r297;
	xor.b32  	%r3438, %r3428, %r296;
	xor.b32  	%r3439, %r3438, %r320;
	xor.b32  	%r3440, %r3437, %r321;
	xor.b32  	%r3441, %r3436, %r322;
	xor.b32  	%r3442, %r3435, %r319;
	xor.b32  	%r3443, %r3442, %r307;
	xor.b32  	%r3444, %r3441, %r310;
	xor.b32  	%r3445, %r3440, %r309;
	xor.b32  	%r3446, %r3439, %r308;
	xor.b32  	%r3447, %r3446, %r3434;
	xor.b32  	%r3448, %r3445, %r3433;
	xor.b32  	%r3449, %r3444, %r3432;
	xor.b32  	%r3450, %r3443, %r3431;
	xor.b32  	%r3451, %r336, %r344;
	xor.b32  	%r3452, %r337, %r345;
	xor.b32  	%r3453, %r338, %r346;
	xor.b32  	%r3454, %r335, %r343;
	xor.b32  	%r3455, %r3454, %r331;
	xor.b32  	%r3456, %r3453, %r334;
	xor.b32  	%r3457, %r3452, %r333;
	xor.b32  	%r3458, %r3451, %r332;
	add.s32 	%r3459, %r323, %r3450;
	add.s32 	%r3460, %r326, %r3449;
	add.s32 	%r3461, %r325, %r3448;
	add.s32 	%r3462, %r324, %r3447;
	add.s32 	%r3463, %r3462, %r3458;
	add.s32 	%r3464, %r3461, %r3457;
	add.s32 	%r3465, %r3460, %r3456;
	add.s32 	%r3466, %r3459, %r3455;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r347, 5;
	shr.b32 	%rhs, %r347, 27;
	add.u32 	%r3467, %lhs, %rhs;
	}
	add.s32 	%r3468, %r3466, %r3467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r350, 5;
	shr.b32 	%rhs, %r350, 27;
	add.u32 	%r3469, %lhs, %rhs;
	}
	add.s32 	%r3470, %r3465, %r3469;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r349, 5;
	shr.b32 	%rhs, %r349, 27;
	add.u32 	%r3471, %lhs, %rhs;
	}
	add.s32 	%r3472, %r3464, %r3471;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r348, 5;
	shr.b32 	%rhs, %r348, 27;
	add.u32 	%r3473, %lhs, %rhs;
	}
	add.s32 	%r3474, %r3463, %r3473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r336, 30;
	shr.b32 	%rhs, %r336, 2;
	add.u32 	%r3475, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r337, 30;
	shr.b32 	%rhs, %r337, 2;
	add.u32 	%r3476, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r338, 30;
	shr.b32 	%rhs, %r338, 2;
	add.u32 	%r3477, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r335, 30;
	shr.b32 	%rhs, %r335, 2;
	add.u32 	%r3478, %lhs, %rhs;
	}
	xor.b32  	%r3479, %r347, %r3478;
	xor.b32  	%r3480, %r350, %r3477;
	xor.b32  	%r3481, %r349, %r3476;
	xor.b32  	%r3482, %r348, %r3475;
	xor.b32  	%r3483, %r3482, %r344;
	xor.b32  	%r3484, %r3481, %r345;
	xor.b32  	%r3485, %r3480, %r346;
	xor.b32  	%r3486, %r3479, %r343;
	add.s32 	%r3487, %r332, %r3429;
	add.s32 	%r3488, %r333, %r3429;
	add.s32 	%r3489, %r334, %r3429;
	add.s32 	%r3490, %r331, %r3429;
	add.s32 	%r3491, %r3490, %r3486;
	add.s32 	%r3492, %r3489, %r3485;
	add.s32 	%r3493, %r3488, %r3484;
	add.s32 	%r3494, %r3487, %r3483;
	add.s32 	%r3495, %r3474, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3495, 5;
	shr.b32 	%rhs, %r3495, 27;
	add.u32 	%r3496, %lhs, %rhs;
	}
	add.s32 	%r3497, %r3494, %r3496;
	add.s32 	%r3498, %r3472, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3498, 5;
	shr.b32 	%rhs, %r3498, 27;
	add.u32 	%r3499, %lhs, %rhs;
	}
	add.s32 	%r3500, %r3493, %r3499;
	add.s32 	%r3501, %r3470, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3501, 5;
	shr.b32 	%rhs, %r3501, 27;
	add.u32 	%r3502, %lhs, %rhs;
	}
	add.s32 	%r3503, %r3492, %r3502;
	add.s32 	%r3504, %r3468, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3504, 5;
	shr.b32 	%rhs, %r3504, 27;
	add.u32 	%r3505, %lhs, %rhs;
	}
	add.s32 	%r3506, %r3491, %r3505;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r348, 30;
	shr.b32 	%rhs, %r348, 2;
	add.u32 	%r351, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r349, 30;
	shr.b32 	%rhs, %r349, 2;
	add.u32 	%r352, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r350, 30;
	shr.b32 	%rhs, %r350, 2;
	add.u32 	%r353, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r347, 30;
	shr.b32 	%rhs, %r347, 2;
	add.u32 	%r3507, %lhs, %rhs;
	}
	xor.b32  	%r3508, %r3430, %r296;
	xor.b32  	%r3509, %r3430, %r297;
	xor.b32  	%r3510, %r3430, %r298;
	xor.b32  	%r3511, %r3430, %r295;
	xor.b32  	%r3512, %r3511, %r299;
	xor.b32  	%r3513, %r3510, %r302;
	xor.b32  	%r3514, %r3509, %r301;
	xor.b32  	%r3515, %r3508, %r300;
	xor.b32  	%r3516, %r3515, %r304;
	xor.b32  	%r3517, %r3514, %r305;
	xor.b32  	%r3518, %r3513, %r306;
	xor.b32  	%r3519, %r3512, %r303;
	xor.b32  	%r3520, %r3519, %r311;
	xor.b32  	%r3521, %r3518, %r314;
	xor.b32  	%r3522, %r3517, %r313;
	xor.b32  	%r3523, %r3516, %r312;
	xor.b32  	%r3524, %r3523, %r316;
	xor.b32  	%r3525, %r3522, %r317;
	xor.b32  	%r3526, %r3521, %r318;
	xor.b32  	%r3527, %r3520, %r315;
	xor.b32  	%r3528, %r3495, %r351;
	xor.b32  	%r3529, %r3498, %r352;
	xor.b32  	%r3530, %r3501, %r353;
	xor.b32  	%r3531, %r3504, %r3507;
	xor.b32  	%r3532, %r3531, %r3478;
	xor.b32  	%r3533, %r3530, %r3477;
	xor.b32  	%r3534, %r3529, %r3476;
	xor.b32  	%r3535, %r3528, %r3475;
	add.s32 	%r3536, %r343, %r3527;
	add.s32 	%r3537, %r346, %r3526;
	add.s32 	%r3538, %r345, %r3525;
	add.s32 	%r3539, %r344, %r3524;
	add.s32 	%r3540, %r3539, %r3535;
	add.s32 	%r3541, %r3538, %r3534;
	add.s32 	%r3542, %r3537, %r3533;
	add.s32 	%r3543, %r3536, %r3532;
	add.s32 	%r3544, %r3506, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3544, 5;
	shr.b32 	%rhs, %r3544, 27;
	add.u32 	%r3545, %lhs, %rhs;
	}
	add.s32 	%r3546, %r3543, %r3545;
	add.s32 	%r3547, %r3503, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3547, 5;
	shr.b32 	%rhs, %r3547, 27;
	add.u32 	%r3548, %lhs, %rhs;
	}
	add.s32 	%r3549, %r3542, %r3548;
	add.s32 	%r3550, %r3500, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3550, 5;
	shr.b32 	%rhs, %r3550, 27;
	add.u32 	%r3551, %lhs, %rhs;
	}
	add.s32 	%r3552, %r3541, %r3551;
	add.s32 	%r3553, %r3497, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3553, 5;
	shr.b32 	%rhs, %r3553, 27;
	add.u32 	%r3554, %lhs, %rhs;
	}
	add.s32 	%r3555, %r3540, %r3554;
	add.s32 	%r355, %r3555, -899497514;
	add.s32 	%r356, %r3552, -899497514;
	add.s32 	%r357, %r3549, -899497514;
	add.s32 	%r354, %r3546, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3504, 30;
	shr.b32 	%rhs, %r3504, 2;
	add.u32 	%r3556, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3495, 30;
	shr.b32 	%rhs, %r3495, 2;
	add.u32 	%r358, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3498, 30;
	shr.b32 	%rhs, %r3498, 2;
	add.u32 	%r359, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3501, 30;
	shr.b32 	%rhs, %r3501, 2;
	add.u32 	%r360, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3544, 30;
	shr.b32 	%rhs, %r3544, 2;
	add.u32 	%r3557, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3553, 30;
	shr.b32 	%rhs, %r3553, 2;
	add.u32 	%r361, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3550, 30;
	shr.b32 	%rhs, %r3550, 2;
	add.u32 	%r362, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3547, 30;
	shr.b32 	%rhs, %r3547, 2;
	add.u32 	%r363, %lhs, %rhs;
	}
	setp.ne.s32	%p10, %r3556, %r2;
	setp.ne.s32	%p11, %r3507, %r5;
	or.pred  	%p12, %p10, %p11;
	setp.ne.s32	%p13, %r3557, %r3;
	or.pred  	%p14, %p12, %p13;
	setp.ne.s32	%p15, %r354, %r4;
	or.pred  	%p16, %p14, %p15;
	@%p16 bra 	BB6_9;

	mul.wide.u32 	%rd15, %r375, 4;
	add.s64 	%rd16, %rd6, %rd15;
	atom.global.add.u32 	%r3558, [%rd16], 1;
	setp.ne.s32	%p17, %r3558, 0;
	@%p17 bra 	BB6_9;

	atom.global.add.u32 	%r364, [%rd7], 1;
	setp.lt.u32	%p18, %r364, %r374;
	@%p18 bra 	BB6_8;
	bra.uni 	BB6_7;

BB6_8:
	mul.wide.u32 	%rd17, %r364, 24;
	mov.u32 	%r3560, 0;
	add.s64 	%rd18, %rd4, %rd17;
	st.global.v2.u32 	[%rd18+16], {%r3560, %r375};
	st.global.v2.u32 	[%rd18+8], {%r3591, %r372};
	st.global.u64 	[%rd18], %rd1;
	bra.uni 	BB6_9;

BB6_7:
	atom.global.add.u32 	%r3559, [%rd7], -1;

BB6_9:
	setp.eq.s32	%p19, %r358, %r2;
	setp.eq.s32	%p20, %r351, %r5;
	and.pred  	%p21, %p19, %p20;
	setp.eq.s32	%p22, %r361, %r3;
	and.pred  	%p23, %p21, %p22;
	setp.eq.s32	%p24, %r355, %r4;
	and.pred  	%p25, %p23, %p24;
	add.s32 	%r365, %r3591, 1;
	setp.lt.u32	%p26, %r365, %r373;
	and.pred  	%p27, %p25, %p26;
	@!%p27 bra 	BB6_14;
	bra.uni 	BB6_10;

BB6_10:
	mul.wide.u32 	%rd19, %r375, 4;
	add.s64 	%rd20, %rd6, %rd19;
	atom.global.add.u32 	%r3561, [%rd20], 1;
	setp.ne.s32	%p28, %r3561, 0;
	@%p28 bra 	BB6_14;

	atom.global.add.u32 	%r366, [%rd7], 1;
	setp.lt.u32	%p29, %r366, %r374;
	@%p29 bra 	BB6_13;
	bra.uni 	BB6_12;

BB6_13:
	mul.wide.u32 	%rd21, %r366, 24;
	mov.u32 	%r3563, 0;
	add.s64 	%rd22, %rd4, %rd21;
	st.global.v2.u32 	[%rd22+16], {%r3563, %r375};
	add.s32 	%r3570, %r3591, 1;
	st.global.v2.u32 	[%rd22+8], {%r3570, %r372};
	st.global.u64 	[%rd22], %rd1;
	bra.uni 	BB6_14;

BB6_12:
	atom.global.add.u32 	%r3562, [%rd7], -1;

BB6_14:
	setp.eq.s32	%p30, %r359, %r2;
	setp.eq.s32	%p31, %r352, %r5;
	and.pred  	%p32, %p30, %p31;
	setp.eq.s32	%p33, %r362, %r3;
	and.pred  	%p34, %p32, %p33;
	setp.eq.s32	%p35, %r356, %r4;
	and.pred  	%p36, %p34, %p35;
	add.s32 	%r367, %r3591, 2;
	setp.lt.u32	%p37, %r367, %r373;
	and.pred  	%p38, %p36, %p37;
	@!%p38 bra 	BB6_19;
	bra.uni 	BB6_15;

BB6_15:
	mul.wide.u32 	%rd23, %r375, 4;
	add.s64 	%rd24, %rd6, %rd23;
	atom.global.add.u32 	%r3564, [%rd24], 1;
	setp.ne.s32	%p39, %r3564, 0;
	@%p39 bra 	BB6_19;

	atom.global.add.u32 	%r368, [%rd7], 1;
	setp.lt.u32	%p40, %r368, %r374;
	@%p40 bra 	BB6_18;
	bra.uni 	BB6_17;

BB6_18:
	mul.wide.u32 	%rd25, %r368, 24;
	mov.u32 	%r3566, 0;
	add.s64 	%rd26, %rd4, %rd25;
	st.global.v2.u32 	[%rd26+16], {%r3566, %r375};
	add.s32 	%r3571, %r3591, 2;
	st.global.v2.u32 	[%rd26+8], {%r3571, %r372};
	st.global.u64 	[%rd26], %rd1;
	bra.uni 	BB6_19;

BB6_17:
	atom.global.add.u32 	%r3565, [%rd7], -1;

BB6_19:
	setp.eq.s32	%p41, %r360, %r2;
	setp.eq.s32	%p42, %r353, %r5;
	and.pred  	%p43, %p41, %p42;
	setp.eq.s32	%p44, %r363, %r3;
	and.pred  	%p45, %p43, %p44;
	setp.eq.s32	%p46, %r357, %r4;
	and.pred  	%p47, %p45, %p46;
	add.s32 	%r369, %r3591, 3;
	setp.lt.u32	%p48, %r369, %r373;
	and.pred  	%p49, %p47, %p48;
	@!%p49 bra 	BB6_24;
	bra.uni 	BB6_20;

BB6_20:
	mul.wide.u32 	%rd27, %r375, 4;
	add.s64 	%rd28, %rd6, %rd27;
	atom.global.add.u32 	%r3567, [%rd28], 1;
	setp.ne.s32	%p50, %r3567, 0;
	@%p50 bra 	BB6_24;

	atom.global.add.u32 	%r370, [%rd7], 1;
	setp.lt.u32	%p51, %r370, %r374;
	@%p51 bra 	BB6_23;
	bra.uni 	BB6_22;

BB6_23:
	mul.wide.u32 	%rd29, %r370, 24;
	mov.u32 	%r3569, 0;
	add.s64 	%rd30, %rd4, %rd29;
	st.global.v2.u32 	[%rd30+16], {%r3569, %r375};
	add.s32 	%r3572, %r3591, 3;
	st.global.v2.u32 	[%rd30+8], {%r3572, %r372};
	st.global.u64 	[%rd30], %rd1;
	bra.uni 	BB6_24;

BB6_22:
	atom.global.add.u32 	%r3568, [%rd7], -1;

BB6_24:
	add.s32 	%r3591, %r3591, 4;
	setp.lt.u32	%p52, %r3591, %r373;
	@%p52 bra 	BB6_3;

BB6_25:
	ret;
}

	// .globl	m00100_s08
.entry m00100_s08(
	.param .u64 .ptr .global .align 4 m00100_s08_param_0,
	.param .u64 .ptr .global .align 4 m00100_s08_param_1,
	.param .u64 .ptr .global .align 4 m00100_s08_param_2,
	.param .u64 .ptr .const .align 16 m00100_s08_param_3,
	.param .u64 .ptr .global .align 1 m00100_s08_param_4,
	.param .u64 .ptr .global .align 1 m00100_s08_param_5,
	.param .u64 .ptr .global .align 4 m00100_s08_param_6,
	.param .u64 .ptr .global .align 4 m00100_s08_param_7,
	.param .u64 .ptr .global .align 4 m00100_s08_param_8,
	.param .u64 .ptr .global .align 4 m00100_s08_param_9,
	.param .u64 .ptr .global .align 4 m00100_s08_param_10,
	.param .u64 .ptr .global .align 4 m00100_s08_param_11,
	.param .u64 .ptr .global .align 4 m00100_s08_param_12,
	.param .u64 .ptr .global .align 4 m00100_s08_param_13,
	.param .u64 .ptr .global .align 8 m00100_s08_param_14,
	.param .u64 .ptr .global .align 4 m00100_s08_param_15,
	.param .u64 .ptr .global .align 4 m00100_s08_param_16,
	.param .u64 .ptr .global .align 4 m00100_s08_param_17,
	.param .u64 .ptr .global .align 1 m00100_s08_param_18,
	.param .u64 .ptr .global .align 4 m00100_s08_param_19,
	.param .u64 .ptr .global .align 16 m00100_s08_param_20,
	.param .u64 .ptr .global .align 16 m00100_s08_param_21,
	.param .u64 .ptr .global .align 16 m00100_s08_param_22,
	.param .u64 .ptr .global .align 16 m00100_s08_param_23,
	.param .u32 m00100_s08_param_24,
	.param .u32 m00100_s08_param_25,
	.param .u32 m00100_s08_param_26,
	.param .u32 m00100_s08_param_27,
	.param .u32 m00100_s08_param_28,
	.param .u32 m00100_s08_param_29,
	.param .u32 m00100_s08_param_30,
	.param .u32 m00100_s08_param_31,
	.param .u32 m00100_s08_param_32,
	.param .u32 m00100_s08_param_33,
	.param .u64 m00100_s08_param_34
)
{
	.reg .pred 	%p<53>;
	.reg .b32 	%r<3629>;
	.reg .b64 	%rd<32>;


	ld.param.u64 	%rd2, [m00100_s08_param_0];
	ld.param.u64 	%rd4, [m00100_s08_param_14];
	ld.param.u64 	%rd5, [m00100_s08_param_15];
	ld.param.u64 	%rd6, [m00100_s08_param_16];
	ld.param.u64 	%rd7, [m00100_s08_param_19];
	ld.param.u32 	%r384, [m00100_s08_param_27];
	ld.param.u32 	%r385, [m00100_s08_param_30];
	ld.param.u32 	%r386, [m00100_s08_param_31];
	ld.param.u32 	%r387, [m00100_s08_param_32];
	ld.param.u64 	%rd8, [m00100_s08_param_34];
	mov.b32	%r388, %envreg3;
	mov.u32 	%r389, %ctaid.x;
	mov.u32 	%r390, %ntid.x;
	mad.lo.s32 	%r391, %r389, %r390, %r388;
	mov.u32 	%r392, %tid.x;
	add.s32 	%r1, %r391, %r392;
	cvt.s64.s32	%rd1, %r1;
	setp.ge.u64	%p1, %rd1, %rd8;
	@%p1 bra 	BB7_25;

	mul.wide.u32 	%rd9, %r387, 20;
	add.s64 	%rd10, %rd5, %rd9;
	ld.global.u32 	%r2, [%rd10+12];
	ld.global.u32 	%r3, [%rd10+8];
	ld.global.u32 	%r4, [%rd10+4];
	ld.global.u32 	%r5, [%rd10+16];
	setp.eq.s32	%p2, %r385, 0;
	@%p2 bra 	BB7_25;

	mul.wide.s32 	%rd11, %r1, 260;
	add.s64 	%rd12, %rd2, %rd11;
	ld.global.u32 	%r394, [%rd12+4];
	ld.global.u32 	%r395, [%rd12+12];
	xor.b32  	%r396, %r395, %r394;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r396, 1;
	shr.b32 	%rhs, %r396, 31;
	add.u32 	%r397, %lhs, %rhs;
	}
	ld.global.u32 	%r398, [%rd12+8];
	ld.global.u32 	%r399, [%rd12+16];
	xor.b32  	%r400, %r399, %r398;
	ld.global.u32 	%r58, [%rd12+60];
	xor.b32  	%r401, %r400, %r58;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r401, 1;
	shr.b32 	%rhs, %r401, 31;
	add.u32 	%r402, %lhs, %rhs;
	}
	ld.global.u32 	%r46, [%rd12+20];
	xor.b32  	%r403, %r46, %r395;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r398, 1;
	shr.b32 	%rhs, %r398, 31;
	add.u32 	%r59, %lhs, %rhs;
	}
	xor.b32  	%r404, %r403, %r59;
	ld.global.u32 	%r50, [%rd12+24];
	xor.b32  	%r405, %r50, %r399;
	xor.b32  	%r406, %r405, %r397;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r406, 1;
	shr.b32 	%rhs, %r406, 31;
	add.u32 	%r407, %lhs, %rhs;
	}
	ld.global.u32 	%r54, [%rd12+28];
	xor.b32  	%r408, %r54, %r46;
	xor.b32  	%r409, %r408, %r402;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r409, 1;
	shr.b32 	%rhs, %r409, 31;
	add.u32 	%r410, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r404, 1;
	shr.b32 	%rhs, %r404, 31;
	add.u32 	%r71, %lhs, %rhs;
	}
	xor.b32  	%r411, %r71, %r50;
	xor.b32  	%r412, %r58, %r54;
	xor.b32  	%r413, %r412, %r407;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r413, 1;
	shr.b32 	%rhs, %r413, 31;
	add.u32 	%r414, %lhs, %rhs;
	}
	xor.b32  	%r415, %r410, %r59;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r411, 1;
	shr.b32 	%rhs, %r411, 31;
	add.u32 	%r83, %lhs, %rhs;
	}
	xor.b32  	%r416, %r83, %r397;
	xor.b32  	%r417, %r414, %r402;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r417, 1;
	shr.b32 	%rhs, %r417, 31;
	add.u32 	%r418, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r415, 1;
	shr.b32 	%rhs, %r415, 31;
	add.u32 	%r91, %lhs, %rhs;
	}
	xor.b32  	%r419, %r91, %r71;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r419, 1;
	shr.b32 	%rhs, %r419, 31;
	add.u32 	%r420, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r416, 1;
	shr.b32 	%rhs, %r416, 31;
	add.u32 	%r95, %lhs, %rhs;
	}
	xor.b32  	%r421, %r95, %r407;
	xor.b32  	%r422, %r410, %r58;
	xor.b32  	%r423, %r422, %r418;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r423, 1;
	shr.b32 	%rhs, %r423, 31;
	add.u32 	%r424, %lhs, %rhs;
	}
	xor.b32  	%r425, %r83, %r59;
	xor.b32  	%r426, %r425, %r420;
	xor.b32  	%r427, %r397, %r58;
	xor.b32  	%r428, %r427, %r414;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r421, 1;
	shr.b32 	%rhs, %r421, 31;
	add.u32 	%r107, %lhs, %rhs;
	}
	xor.b32  	%r429, %r428, %r107;
	xor.b32  	%r430, %r402, %r59;
	xor.b32  	%r431, %r430, %r91;
	xor.b32  	%r432, %r431, %r424;
	xor.b32  	%r433, %r71, %r397;
	xor.b32  	%r434, %r433, %r95;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r426, 1;
	shr.b32 	%rhs, %r426, 31;
	add.u32 	%r115, %lhs, %rhs;
	}
	xor.b32  	%r435, %r434, %r115;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r435, 1;
	shr.b32 	%rhs, %r435, 31;
	add.u32 	%r436, %lhs, %rhs;
	}
	xor.b32  	%r437, %r407, %r402;
	xor.b32  	%r438, %r437, %r418;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r429, 1;
	shr.b32 	%rhs, %r429, 31;
	add.u32 	%r119, %lhs, %rhs;
	}
	xor.b32  	%r439, %r438, %r119;
	xor.b32  	%r440, %r410, %r71;
	xor.b32  	%r441, %r440, %r420;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r432, 1;
	shr.b32 	%rhs, %r432, 31;
	add.u32 	%r123, %lhs, %rhs;
	}
	xor.b32  	%r442, %r441, %r123;
	xor.b32  	%r443, %r83, %r407;
	xor.b32  	%r444, %r443, %r107;
	xor.b32  	%r445, %r444, %r436;
	xor.b32  	%r446, %r414, %r410;
	xor.b32  	%r447, %r446, %r424;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r439, 1;
	shr.b32 	%rhs, %r439, 31;
	add.u32 	%r131, %lhs, %rhs;
	}
	xor.b32  	%r448, %r447, %r131;
	xor.b32  	%r449, %r91, %r83;
	xor.b32  	%r450, %r449, %r115;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r442, 1;
	shr.b32 	%rhs, %r442, 31;
	add.u32 	%r135, %lhs, %rhs;
	}
	xor.b32  	%r451, %r450, %r135;
	xor.b32  	%r452, %r95, %r414;
	xor.b32  	%r453, %r452, %r119;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r445, 1;
	shr.b32 	%rhs, %r445, 31;
	add.u32 	%r139, %lhs, %rhs;
	}
	xor.b32  	%r454, %r453, %r139;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r454, 1;
	shr.b32 	%rhs, %r454, 31;
	add.u32 	%r455, %lhs, %rhs;
	}
	xor.b32  	%r456, %r418, %r91;
	xor.b32  	%r457, %r456, %r123;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r448, 1;
	shr.b32 	%rhs, %r448, 31;
	add.u32 	%r143, %lhs, %rhs;
	}
	xor.b32  	%r458, %r457, %r143;
	xor.b32  	%r459, %r420, %r95;
	xor.b32  	%r460, %r459, %r436;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r451, 1;
	shr.b32 	%rhs, %r451, 31;
	add.u32 	%r147, %lhs, %rhs;
	}
	xor.b32  	%r461, %r460, %r147;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r461, 1;
	shr.b32 	%rhs, %r461, 31;
	add.u32 	%r462, %lhs, %rhs;
	}
	xor.b32  	%r463, %r107, %r418;
	xor.b32  	%r464, %r463, %r131;
	xor.b32  	%r465, %r464, %r455;
	xor.b32  	%r466, %r424, %r420;
	xor.b32  	%r467, %r466, %r135;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r458, 1;
	shr.b32 	%rhs, %r458, 31;
	add.u32 	%r155, %lhs, %rhs;
	}
	xor.b32  	%r468, %r467, %r155;
	xor.b32  	%r469, %r115, %r107;
	xor.b32  	%r470, %r469, %r139;
	xor.b32  	%r471, %r470, %r462;
	xor.b32  	%r472, %r119, %r424;
	xor.b32  	%r473, %r472, %r143;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r465, 1;
	shr.b32 	%rhs, %r465, 31;
	add.u32 	%r163, %lhs, %rhs;
	}
	xor.b32  	%r474, %r473, %r163;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r474, 1;
	shr.b32 	%rhs, %r474, 31;
	add.u32 	%r475, %lhs, %rhs;
	}
	xor.b32  	%r476, %r123, %r115;
	xor.b32  	%r477, %r476, %r147;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r468, 1;
	shr.b32 	%rhs, %r468, 31;
	add.u32 	%r167, %lhs, %rhs;
	}
	xor.b32  	%r478, %r477, %r167;
	xor.b32  	%r479, %r436, %r119;
	xor.b32  	%r480, %r479, %r455;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r471, 1;
	shr.b32 	%rhs, %r471, 31;
	add.u32 	%r171, %lhs, %rhs;
	}
	xor.b32  	%r481, %r480, %r171;
	xor.b32  	%r482, %r131, %r123;
	xor.b32  	%r483, %r482, %r155;
	xor.b32  	%r484, %r483, %r475;
	xor.b32  	%r485, %r135, %r436;
	xor.b32  	%r486, %r485, %r462;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r478, 1;
	shr.b32 	%rhs, %r478, 31;
	add.u32 	%r179, %lhs, %rhs;
	}
	xor.b32  	%r487, %r486, %r179;
	xor.b32  	%r488, %r139, %r131;
	xor.b32  	%r489, %r488, %r163;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r481, 1;
	shr.b32 	%rhs, %r481, 31;
	add.u32 	%r183, %lhs, %rhs;
	}
	xor.b32  	%r490, %r489, %r183;
	xor.b32  	%r491, %r143, %r135;
	xor.b32  	%r492, %r491, %r167;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r484, 1;
	shr.b32 	%rhs, %r484, 31;
	add.u32 	%r187, %lhs, %rhs;
	}
	xor.b32  	%r493, %r492, %r187;
	xor.b32  	%r494, %r147, %r139;
	xor.b32  	%r495, %r494, %r171;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r487, 1;
	shr.b32 	%rhs, %r487, 31;
	add.u32 	%r191, %lhs, %rhs;
	}
	xor.b32  	%r496, %r495, %r191;
	xor.b32  	%r497, %r455, %r143;
	xor.b32  	%r498, %r497, %r475;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r490, 1;
	shr.b32 	%rhs, %r490, 31;
	add.u32 	%r195, %lhs, %rhs;
	}
	xor.b32  	%r499, %r498, %r195;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r499, 1;
	shr.b32 	%rhs, %r499, 31;
	add.u32 	%r500, %lhs, %rhs;
	}
	xor.b32  	%r501, %r155, %r147;
	xor.b32  	%r502, %r501, %r179;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r493, 1;
	shr.b32 	%rhs, %r493, 31;
	add.u32 	%r199, %lhs, %rhs;
	}
	xor.b32  	%r503, %r502, %r199;
	xor.b32  	%r504, %r462, %r455;
	xor.b32  	%r505, %r504, %r183;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r496, 1;
	shr.b32 	%rhs, %r496, 31;
	add.u32 	%r203, %lhs, %rhs;
	}
	xor.b32  	%r506, %r505, %r203;
	xor.b32  	%r507, %r163, %r155;
	xor.b32  	%r508, %r507, %r187;
	xor.b32  	%r509, %r508, %r500;
	xor.b32  	%r510, %r167, %r462;
	xor.b32  	%r511, %r510, %r191;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r503, 1;
	shr.b32 	%rhs, %r503, 31;
	add.u32 	%r211, %lhs, %rhs;
	}
	xor.b32  	%r512, %r511, %r211;
	xor.b32  	%r513, %r171, %r163;
	xor.b32  	%r514, %r513, %r195;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r506, 1;
	shr.b32 	%rhs, %r506, 31;
	add.u32 	%r215, %lhs, %rhs;
	}
	xor.b32  	%r515, %r514, %r215;
	xor.b32  	%r516, %r475, %r167;
	xor.b32  	%r517, %r516, %r199;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r509, 1;
	shr.b32 	%rhs, %r509, 31;
	add.u32 	%r219, %lhs, %rhs;
	}
	xor.b32  	%r518, %r517, %r219;
	xor.b32  	%r519, %r179, %r171;
	xor.b32  	%r520, %r519, %r203;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r512, 1;
	shr.b32 	%rhs, %r512, 31;
	add.u32 	%r223, %lhs, %rhs;
	}
	xor.b32  	%r521, %r520, %r223;
	xor.b32  	%r522, %r183, %r475;
	xor.b32  	%r523, %r522, %r500;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r515, 1;
	shr.b32 	%rhs, %r515, 31;
	add.u32 	%r227, %lhs, %rhs;
	}
	xor.b32  	%r524, %r523, %r227;
	xor.b32  	%r525, %r187, %r179;
	xor.b32  	%r526, %r525, %r211;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r518, 1;
	shr.b32 	%rhs, %r518, 31;
	add.u32 	%r231, %lhs, %rhs;
	}
	xor.b32  	%r527, %r526, %r231;
	xor.b32  	%r528, %r191, %r183;
	xor.b32  	%r529, %r528, %r215;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r521, 1;
	shr.b32 	%rhs, %r521, 31;
	add.u32 	%r235, %lhs, %rhs;
	}
	xor.b32  	%r530, %r529, %r235;
	xor.b32  	%r531, %r195, %r187;
	xor.b32  	%r532, %r531, %r219;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r524, 1;
	shr.b32 	%rhs, %r524, 31;
	add.u32 	%r239, %lhs, %rhs;
	}
	xor.b32  	%r533, %r532, %r239;
	xor.b32  	%r534, %r199, %r191;
	xor.b32  	%r535, %r534, %r223;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r527, 1;
	shr.b32 	%rhs, %r527, 31;
	add.u32 	%r243, %lhs, %rhs;
	}
	xor.b32  	%r536, %r535, %r243;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r536, 1;
	shr.b32 	%rhs, %r536, 31;
	add.u32 	%r537, %lhs, %rhs;
	}
	xor.b32  	%r538, %r203, %r195;
	xor.b32  	%r539, %r538, %r227;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r530, 1;
	shr.b32 	%rhs, %r530, 31;
	add.u32 	%r247, %lhs, %rhs;
	}
	xor.b32  	%r540, %r539, %r247;
	xor.b32  	%r541, %r500, %r199;
	xor.b32  	%r542, %r541, %r231;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r533, 1;
	shr.b32 	%rhs, %r533, 31;
	add.u32 	%r251, %lhs, %rhs;
	}
	xor.b32  	%r543, %r542, %r251;
	xor.b32  	%r544, %r211, %r203;
	xor.b32  	%r545, %r544, %r235;
	xor.b32  	%r546, %r545, %r537;
	xor.b32  	%r547, %r215, %r500;
	xor.b32  	%r548, %r547, %r239;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r540, 1;
	shr.b32 	%rhs, %r540, 31;
	add.u32 	%r259, %lhs, %rhs;
	}
	xor.b32  	%r549, %r548, %r259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r549, 1;
	shr.b32 	%rhs, %r549, 31;
	add.u32 	%r550, %lhs, %rhs;
	}
	xor.b32  	%r551, %r219, %r211;
	xor.b32  	%r552, %r551, %r243;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r543, 1;
	shr.b32 	%rhs, %r543, 31;
	add.u32 	%r263, %lhs, %rhs;
	}
	xor.b32  	%r553, %r552, %r263;
	xor.b32  	%r554, %r223, %r215;
	xor.b32  	%r555, %r554, %r247;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r546, 1;
	shr.b32 	%rhs, %r546, 31;
	add.u32 	%r267, %lhs, %rhs;
	}
	xor.b32  	%r556, %r555, %r267;
	xor.b32  	%r557, %r227, %r219;
	xor.b32  	%r558, %r557, %r251;
	xor.b32  	%r559, %r558, %r550;
	xor.b32  	%r560, %r231, %r223;
	xor.b32  	%r561, %r560, %r537;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r553, 1;
	shr.b32 	%rhs, %r553, 31;
	add.u32 	%r275, %lhs, %rhs;
	}
	xor.b32  	%r562, %r561, %r275;
	xor.b32  	%r563, %r235, %r227;
	xor.b32  	%r564, %r563, %r259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r556, 1;
	shr.b32 	%rhs, %r556, 31;
	add.u32 	%r279, %lhs, %rhs;
	}
	xor.b32  	%r565, %r564, %r279;
	xor.b32  	%r566, %r239, %r231;
	xor.b32  	%r567, %r566, %r263;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r559, 1;
	shr.b32 	%rhs, %r559, 31;
	add.u32 	%r283, %lhs, %rhs;
	}
	xor.b32  	%r568, %r567, %r283;
	ld.global.u32 	%r10, [%rd12];
	mov.u32 	%r569, 1732584193;
	mov.u32 	%r570, -271733879;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r570, 30;
	shr.b32 	%rhs, %r570, 2;
	add.u32 	%r18, %lhs, %rhs;
	}
	or.b32  	%r571, %r18, -1732584194;
	add.s32 	%r572, %r394, %r571;
	add.s32 	%r20, %r572, 1790234127;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r569, 30;
	shr.b32 	%rhs, %r569, 2;
	add.u32 	%r26, %lhs, %rhs;
	}
	xor.b32  	%r28, %r18, %r26;
	add.s32 	%r573, %r18, %r395;
	add.s32 	%r36, %r573, 1518500249;
	add.s32 	%r574, %r26, %r399;
	add.s32 	%r40, %r574, 1518500249;
	add.s32 	%r63, %r397, 1518500249;
	add.s32 	%r79, %r410, 1859775393;
	add.s32 	%r87, %r414, 1859775393;
	add.s32 	%r99, %r418, 1859775393;
	add.s32 	%r103, %r420, 1859775393;
	add.s32 	%r111, %r424, 1859775393;
	add.s32 	%r127, %r436, 1859775393;
	add.s32 	%r175, %r475, -1894007588;
	add.s32 	%r207, %r500, -1894007588;
	add.s32 	%r255, %r537, -899497514;
	add.s32 	%r271, %r550, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r562, 1;
	shr.b32 	%rhs, %r562, 31;
	add.u32 	%r287, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r565, 1;
	shr.b32 	%rhs, %r565, 31;
	add.u32 	%r291, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r568, 1;
	shr.b32 	%rhs, %r568, 31;
	add.u32 	%r295, %lhs, %rhs;
	}
	xor.b32  	%r575, %r243, %r235;
	xor.b32  	%r576, %r575, %r267;
	xor.b32  	%r299, %r576, %r287;
	xor.b32  	%r577, %r247, %r239;
	xor.b32  	%r578, %r577, %r550;
	xor.b32  	%r300, %r578, %r291;
	xor.b32  	%r579, %r251, %r243;
	xor.b32  	%r580, %r579, %r275;
	xor.b32  	%r301, %r580, %r295;
	mov.u32 	%r3628, 0;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r299, 1;
	shr.b32 	%rhs, %r299, 31;
	add.u32 	%r3462, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r300, 1;
	shr.b32 	%rhs, %r300, 31;
	add.u32 	%r3463, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r301, 1;
	shr.b32 	%rhs, %r301, 31;
	add.u32 	%r3464, %lhs, %rhs;
	}

BB7_3:
	mov.u32 	%r3627, 1732584193;
	xor.b32  	%r3626, %r470, %r462;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3626, 1;
	shr.b32 	%rhs, %r3626, 31;
	add.u32 	%r3625, %lhs, %rhs;
	}
	xor.b32  	%r3624, %r467, %r155;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3624, 1;
	shr.b32 	%rhs, %r3624, 31;
	add.u32 	%r3623, %lhs, %rhs;
	}
	xor.b32  	%r3622, %r464, %r455;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3622, 1;
	shr.b32 	%rhs, %r3622, 31;
	add.u32 	%r3621, %lhs, %rhs;
	}
	add.s32 	%r3620, %r462, -1894007588;
	add.s32 	%r3619, %r455, 1859775393;
	xor.b32  	%r3618, %r71, %r50;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3618, 1;
	shr.b32 	%rhs, %r3618, 31;
	add.u32 	%r3617, %lhs, %rhs;
	}
	add.s32 	%r3616, %r407, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r401, 1;
	shr.b32 	%rhs, %r401, 31;
	add.u32 	%r3615, %lhs, %rhs;
	}
	add.s32 	%r3614, %r3615, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r398, 1;
	shr.b32 	%rhs, %r398, 31;
	add.u32 	%r3613, %lhs, %rhs;
	}
	add.s32 	%r3612, %r398, -214083945;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5, 2;
	shr.b32 	%rhs, %r5, 30;
	add.u32 	%r3611, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3627, 30;
	shr.b32 	%rhs, %r3627, 2;
	add.u32 	%r3610, %lhs, %rhs;
	}
	mov.u32 	%r3609, -271733879;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3609, 30;
	shr.b32 	%rhs, %r3609, 2;
	add.u32 	%r3608, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3627, 5;
	shr.b32 	%rhs, %r3627, 27;
	add.u32 	%r3607, %lhs, %rhs;
	}
	ld.param.u64 	%rd31, [m00100_s08_param_3];
	shr.u32 	%r581, %r3628, 2;
	mul.wide.u32 	%rd13, %r581, 16;
	add.s64 	%rd14, %rd31, %rd13;
	ld.const.v4.u32 	{%r582, %r583, %r584, %r585}, [%rd14];
	or.b32  	%r303, %r10, %r582;
	or.b32  	%r304, %r10, %r583;
	or.b32  	%r305, %r10, %r584;
	or.b32  	%r306, %r10, %r585;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r303, 1;
	shr.b32 	%rhs, %r303, 31;
	add.u32 	%r590, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r304, 1;
	shr.b32 	%rhs, %r304, 31;
	add.u32 	%r591, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r305, 1;
	shr.b32 	%rhs, %r305, 31;
	add.u32 	%r592, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r306, 1;
	shr.b32 	%rhs, %r306, 31;
	add.u32 	%r593, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r303, 2;
	shr.b32 	%rhs, %r303, 30;
	add.u32 	%r594, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r304, 2;
	shr.b32 	%rhs, %r304, 30;
	add.u32 	%r595, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r305, 2;
	shr.b32 	%rhs, %r305, 30;
	add.u32 	%r596, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r306, 2;
	shr.b32 	%rhs, %r306, 30;
	add.u32 	%r597, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r303, 3;
	shr.b32 	%rhs, %r303, 29;
	add.u32 	%r598, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r304, 3;
	shr.b32 	%rhs, %r304, 29;
	add.u32 	%r599, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r305, 3;
	shr.b32 	%rhs, %r305, 29;
	add.u32 	%r600, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r306, 3;
	shr.b32 	%rhs, %r306, 29;
	add.u32 	%r601, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r303, 4;
	shr.b32 	%rhs, %r303, 28;
	add.u32 	%r602, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r304, 4;
	shr.b32 	%rhs, %r304, 28;
	add.u32 	%r603, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r305, 4;
	shr.b32 	%rhs, %r305, 28;
	add.u32 	%r604, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r306, 4;
	shr.b32 	%rhs, %r306, 28;
	add.u32 	%r605, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r303, 5;
	shr.b32 	%rhs, %r303, 27;
	add.u32 	%r606, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r304, 5;
	shr.b32 	%rhs, %r304, 27;
	add.u32 	%r607, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r305, 5;
	shr.b32 	%rhs, %r305, 27;
	add.u32 	%r608, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r306, 5;
	shr.b32 	%rhs, %r306, 27;
	add.u32 	%r609, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r303, 6;
	shr.b32 	%rhs, %r303, 26;
	add.u32 	%r610, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r304, 6;
	shr.b32 	%rhs, %r304, 26;
	add.u32 	%r611, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r305, 6;
	shr.b32 	%rhs, %r305, 26;
	add.u32 	%r612, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r306, 6;
	shr.b32 	%rhs, %r306, 26;
	add.u32 	%r613, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r306, 7;
	shr.b32 	%rhs, %r306, 25;
	add.u32 	%r310, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r305, 7;
	shr.b32 	%rhs, %r305, 25;
	add.u32 	%r309, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r304, 7;
	shr.b32 	%rhs, %r304, 25;
	add.u32 	%r308, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r303, 7;
	shr.b32 	%rhs, %r303, 25;
	add.u32 	%r307, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r303, 8;
	shr.b32 	%rhs, %r303, 24;
	add.u32 	%r311, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r304, 8;
	shr.b32 	%rhs, %r304, 24;
	add.u32 	%r312, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r305, 8;
	shr.b32 	%rhs, %r305, 24;
	add.u32 	%r313, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r306, 8;
	shr.b32 	%rhs, %r306, 24;
	add.u32 	%r314, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r303, 9;
	shr.b32 	%rhs, %r303, 23;
	add.u32 	%r614, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r304, 9;
	shr.b32 	%rhs, %r304, 23;
	add.u32 	%r615, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r305, 9;
	shr.b32 	%rhs, %r305, 23;
	add.u32 	%r616, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r306, 9;
	shr.b32 	%rhs, %r306, 23;
	add.u32 	%r617, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r306, 10;
	shr.b32 	%rhs, %r306, 22;
	add.u32 	%r618, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r305, 10;
	shr.b32 	%rhs, %r305, 22;
	add.u32 	%r619, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r304, 10;
	shr.b32 	%rhs, %r304, 22;
	add.u32 	%r620, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r303, 10;
	shr.b32 	%rhs, %r303, 22;
	add.u32 	%r621, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r303, 11;
	shr.b32 	%rhs, %r303, 21;
	add.u32 	%r622, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r304, 11;
	shr.b32 	%rhs, %r304, 21;
	add.u32 	%r623, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r305, 11;
	shr.b32 	%rhs, %r305, 21;
	add.u32 	%r624, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r306, 11;
	shr.b32 	%rhs, %r306, 21;
	add.u32 	%r625, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r303, 12;
	shr.b32 	%rhs, %r303, 20;
	add.u32 	%r626, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r304, 12;
	shr.b32 	%rhs, %r304, 20;
	add.u32 	%r627, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r305, 12;
	shr.b32 	%rhs, %r305, 20;
	add.u32 	%r628, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r306, 12;
	shr.b32 	%rhs, %r306, 20;
	add.u32 	%r629, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r303, 13;
	shr.b32 	%rhs, %r303, 19;
	add.u32 	%r630, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r304, 13;
	shr.b32 	%rhs, %r304, 19;
	add.u32 	%r631, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r305, 13;
	shr.b32 	%rhs, %r305, 19;
	add.u32 	%r632, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r306, 13;
	shr.b32 	%rhs, %r306, 19;
	add.u32 	%r633, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r306, 14;
	shr.b32 	%rhs, %r306, 18;
	add.u32 	%r634, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r305, 14;
	shr.b32 	%rhs, %r305, 18;
	add.u32 	%r635, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r304, 14;
	shr.b32 	%rhs, %r304, 18;
	add.u32 	%r636, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r303, 14;
	shr.b32 	%rhs, %r303, 18;
	add.u32 	%r637, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r303, 15;
	shr.b32 	%rhs, %r303, 17;
	add.u32 	%r315, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r304, 15;
	shr.b32 	%rhs, %r304, 17;
	add.u32 	%r316, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r305, 15;
	shr.b32 	%rhs, %r305, 17;
	add.u32 	%r317, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r306, 15;
	shr.b32 	%rhs, %r306, 17;
	add.u32 	%r318, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r306, 16;
	shr.b32 	%rhs, %r306, 16;
	add.u32 	%r322, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r305, 16;
	shr.b32 	%rhs, %r305, 16;
	add.u32 	%r321, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r304, 16;
	shr.b32 	%rhs, %r304, 16;
	add.u32 	%r320, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r303, 16;
	shr.b32 	%rhs, %r303, 16;
	add.u32 	%r319, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r303, 17;
	shr.b32 	%rhs, %r303, 15;
	add.u32 	%r638, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r304, 17;
	shr.b32 	%rhs, %r304, 15;
	add.u32 	%r639, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r305, 17;
	shr.b32 	%rhs, %r305, 15;
	add.u32 	%r640, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r306, 17;
	shr.b32 	%rhs, %r306, 15;
	add.u32 	%r641, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r306, 18;
	shr.b32 	%rhs, %r306, 14;
	add.u32 	%r326, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r305, 18;
	shr.b32 	%rhs, %r305, 14;
	add.u32 	%r325, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r304, 18;
	shr.b32 	%rhs, %r304, 14;
	add.u32 	%r324, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r303, 18;
	shr.b32 	%rhs, %r303, 14;
	add.u32 	%r323, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r306, 19;
	shr.b32 	%rhs, %r306, 13;
	add.u32 	%r642, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r305, 19;
	shr.b32 	%rhs, %r305, 13;
	add.u32 	%r643, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r304, 19;
	shr.b32 	%rhs, %r304, 13;
	add.u32 	%r644, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r303, 19;
	shr.b32 	%rhs, %r303, 13;
	add.u32 	%r645, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r303, 20;
	shr.b32 	%rhs, %r303, 12;
	add.u32 	%r327, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r304, 20;
	shr.b32 	%rhs, %r304, 12;
	add.u32 	%r328, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r305, 20;
	shr.b32 	%rhs, %r305, 12;
	add.u32 	%r329, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r306, 20;
	shr.b32 	%rhs, %r306, 12;
	add.u32 	%r330, %lhs, %rhs;
	}
	xor.b32  	%r646, %r605, %r613;
	xor.b32  	%r647, %r604, %r612;
	xor.b32  	%r648, %r603, %r611;
	xor.b32  	%r649, %r602, %r610;
	xor.b32  	%r650, %r605, %r314;
	xor.b32  	%r651, %r604, %r313;
	xor.b32  	%r652, %r603, %r312;
	xor.b32  	%r653, %r602, %r311;
	xor.b32  	%r334, %r314, %r629;
	xor.b32  	%r333, %r313, %r628;
	xor.b32  	%r332, %r312, %r627;
	xor.b32  	%r331, %r311, %r626;
	xor.b32  	%r654, %r649, %r307;
	xor.b32  	%r655, %r648, %r308;
	xor.b32  	%r656, %r647, %r309;
	xor.b32  	%r657, %r646, %r310;
	add.s32 	%r658, %r306, %r3607;
	add.s32 	%r659, %r305, %r3607;
	add.s32 	%r660, %r304, %r3607;
	add.s32 	%r661, %r303, %r3607;
	add.s32 	%r662, %r661, -1223673721;
	add.s32 	%r663, %r660, -1223673721;
	add.s32 	%r664, %r659, -1223673721;
	add.s32 	%r665, %r658, -1223673721;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r665, 5;
	shr.b32 	%rhs, %r665, 27;
	add.u32 	%r666, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r664, 5;
	shr.b32 	%rhs, %r664, 27;
	add.u32 	%r667, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r663, 5;
	shr.b32 	%rhs, %r663, 27;
	add.u32 	%r668, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r662, 5;
	shr.b32 	%rhs, %r662, 27;
	add.u32 	%r669, %lhs, %rhs;
	}
	and.b32  	%r670, %r28, %r665;
	and.b32  	%r671, %r28, %r664;
	and.b32  	%r672, %r28, %r663;
	and.b32  	%r673, %r28, %r662;
	xor.b32  	%r674, %r673, %r3608;
	xor.b32  	%r675, %r672, %r3608;
	xor.b32  	%r676, %r671, %r3608;
	xor.b32  	%r677, %r670, %r3608;
	add.s32 	%r678, %r3612, %r677;
	add.s32 	%r679, %r3612, %r676;
	add.s32 	%r680, %r3612, %r675;
	add.s32 	%r681, %r3612, %r674;
	add.s32 	%r682, %r20, %r669;
	add.s32 	%r683, %r20, %r668;
	add.s32 	%r684, %r20, %r667;
	add.s32 	%r685, %r20, %r666;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r685, 5;
	shr.b32 	%rhs, %r685, 27;
	add.u32 	%r686, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r684, 5;
	shr.b32 	%rhs, %r684, 27;
	add.u32 	%r687, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r683, 5;
	shr.b32 	%rhs, %r683, 27;
	add.u32 	%r688, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r682, 5;
	shr.b32 	%rhs, %r682, 27;
	add.u32 	%r689, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r665, 30;
	shr.b32 	%rhs, %r665, 2;
	add.u32 	%r690, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r664, 30;
	shr.b32 	%rhs, %r664, 2;
	add.u32 	%r691, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r663, 30;
	shr.b32 	%rhs, %r663, 2;
	add.u32 	%r692, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r662, 30;
	shr.b32 	%rhs, %r662, 2;
	add.u32 	%r693, %lhs, %rhs;
	}
	xor.b32  	%r694, %r3610, %r693;
	xor.b32  	%r695, %r3610, %r692;
	xor.b32  	%r696, %r3610, %r691;
	xor.b32  	%r697, %r3610, %r690;
	and.b32  	%r698, %r697, %r685;
	and.b32  	%r699, %r696, %r684;
	and.b32  	%r700, %r695, %r683;
	and.b32  	%r701, %r694, %r682;
	xor.b32  	%r702, %r701, %r3610;
	xor.b32  	%r703, %r700, %r3610;
	xor.b32  	%r704, %r699, %r3610;
	xor.b32  	%r705, %r698, %r3610;
	add.s32 	%r706, %r36, %r705;
	add.s32 	%r707, %r36, %r704;
	add.s32 	%r708, %r36, %r703;
	add.s32 	%r709, %r36, %r702;
	add.s32 	%r710, %r681, %r689;
	add.s32 	%r711, %r680, %r688;
	add.s32 	%r712, %r679, %r687;
	add.s32 	%r713, %r678, %r686;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r713, 5;
	shr.b32 	%rhs, %r713, 27;
	add.u32 	%r714, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r712, 5;
	shr.b32 	%rhs, %r712, 27;
	add.u32 	%r715, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r711, 5;
	shr.b32 	%rhs, %r711, 27;
	add.u32 	%r716, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r710, 5;
	shr.b32 	%rhs, %r710, 27;
	add.u32 	%r717, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r685, 30;
	shr.b32 	%rhs, %r685, 2;
	add.u32 	%r718, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r684, 30;
	shr.b32 	%rhs, %r684, 2;
	add.u32 	%r719, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r683, 30;
	shr.b32 	%rhs, %r683, 2;
	add.u32 	%r720, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r682, 30;
	shr.b32 	%rhs, %r682, 2;
	add.u32 	%r721, %lhs, %rhs;
	}
	xor.b32  	%r722, %r693, %r721;
	xor.b32  	%r723, %r692, %r720;
	xor.b32  	%r724, %r691, %r719;
	xor.b32  	%r725, %r690, %r718;
	and.b32  	%r726, %r725, %r713;
	and.b32  	%r727, %r724, %r712;
	and.b32  	%r728, %r723, %r711;
	and.b32  	%r729, %r722, %r710;
	xor.b32  	%r730, %r729, %r693;
	xor.b32  	%r731, %r728, %r692;
	xor.b32  	%r732, %r727, %r691;
	xor.b32  	%r733, %r726, %r690;
	add.s32 	%r734, %r40, %r733;
	add.s32 	%r735, %r40, %r732;
	add.s32 	%r736, %r40, %r731;
	add.s32 	%r737, %r40, %r730;
	add.s32 	%r738, %r709, %r717;
	add.s32 	%r739, %r708, %r716;
	add.s32 	%r740, %r707, %r715;
	add.s32 	%r741, %r706, %r714;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r741, 5;
	shr.b32 	%rhs, %r741, 27;
	add.u32 	%r742, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r740, 5;
	shr.b32 	%rhs, %r740, 27;
	add.u32 	%r743, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r739, 5;
	shr.b32 	%rhs, %r739, 27;
	add.u32 	%r744, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r738, 5;
	shr.b32 	%rhs, %r738, 27;
	add.u32 	%r745, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r713, 30;
	shr.b32 	%rhs, %r713, 2;
	add.u32 	%r746, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r712, 30;
	shr.b32 	%rhs, %r712, 2;
	add.u32 	%r747, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r711, 30;
	shr.b32 	%rhs, %r711, 2;
	add.u32 	%r748, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r710, 30;
	shr.b32 	%rhs, %r710, 2;
	add.u32 	%r749, %lhs, %rhs;
	}
	add.s32 	%r750, %r693, %r46;
	add.s32 	%r751, %r692, %r46;
	add.s32 	%r752, %r691, %r46;
	add.s32 	%r753, %r690, %r46;
	xor.b32  	%r754, %r721, %r749;
	xor.b32  	%r755, %r720, %r748;
	xor.b32  	%r756, %r719, %r747;
	xor.b32  	%r757, %r718, %r746;
	and.b32  	%r758, %r757, %r741;
	and.b32  	%r759, %r756, %r740;
	and.b32  	%r760, %r755, %r739;
	and.b32  	%r761, %r754, %r738;
	xor.b32  	%r762, %r761, %r721;
	xor.b32  	%r763, %r760, %r720;
	xor.b32  	%r764, %r759, %r719;
	xor.b32  	%r765, %r758, %r718;
	add.s32 	%r766, %r753, %r765;
	add.s32 	%r767, %r752, %r764;
	add.s32 	%r768, %r751, %r763;
	add.s32 	%r769, %r750, %r762;
	add.s32 	%r770, %r737, %r745;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r770, 5;
	shr.b32 	%rhs, %r770, 27;
	add.u32 	%r771, %lhs, %rhs;
	}
	add.s32 	%r772, %r769, %r771;
	add.s32 	%r773, %r736, %r744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r773, 5;
	shr.b32 	%rhs, %r773, 27;
	add.u32 	%r774, %lhs, %rhs;
	}
	add.s32 	%r775, %r768, %r774;
	add.s32 	%r776, %r735, %r743;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r776, 5;
	shr.b32 	%rhs, %r776, 27;
	add.u32 	%r777, %lhs, %rhs;
	}
	add.s32 	%r778, %r767, %r777;
	add.s32 	%r779, %r734, %r742;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r779, 5;
	shr.b32 	%rhs, %r779, 27;
	add.u32 	%r780, %lhs, %rhs;
	}
	add.s32 	%r781, %r766, %r780;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r738, 30;
	shr.b32 	%rhs, %r738, 2;
	add.u32 	%r782, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r739, 30;
	shr.b32 	%rhs, %r739, 2;
	add.u32 	%r783, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r740, 30;
	shr.b32 	%rhs, %r740, 2;
	add.u32 	%r784, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r741, 30;
	shr.b32 	%rhs, %r741, 2;
	add.u32 	%r785, %lhs, %rhs;
	}
	add.s32 	%r786, %r718, %r50;
	add.s32 	%r787, %r719, %r50;
	add.s32 	%r788, %r720, %r50;
	add.s32 	%r789, %r721, %r50;
	xor.b32  	%r790, %r746, %r785;
	xor.b32  	%r791, %r747, %r784;
	xor.b32  	%r792, %r748, %r783;
	xor.b32  	%r793, %r749, %r782;
	and.b32  	%r794, %r793, %r770;
	and.b32  	%r795, %r792, %r773;
	and.b32  	%r796, %r791, %r776;
	and.b32  	%r797, %r790, %r779;
	xor.b32  	%r798, %r797, %r746;
	xor.b32  	%r799, %r796, %r747;
	xor.b32  	%r800, %r795, %r748;
	xor.b32  	%r801, %r794, %r749;
	add.s32 	%r802, %r789, %r801;
	add.s32 	%r803, %r788, %r800;
	add.s32 	%r804, %r787, %r799;
	add.s32 	%r805, %r786, %r798;
	add.s32 	%r806, %r781, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r806, 5;
	shr.b32 	%rhs, %r806, 27;
	add.u32 	%r807, %lhs, %rhs;
	}
	add.s32 	%r808, %r805, %r807;
	add.s32 	%r809, %r778, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r809, 5;
	shr.b32 	%rhs, %r809, 27;
	add.u32 	%r810, %lhs, %rhs;
	}
	add.s32 	%r811, %r804, %r810;
	add.s32 	%r812, %r775, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r812, 5;
	shr.b32 	%rhs, %r812, 27;
	add.u32 	%r813, %lhs, %rhs;
	}
	add.s32 	%r814, %r803, %r813;
	add.s32 	%r815, %r772, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r815, 5;
	shr.b32 	%rhs, %r815, 27;
	add.u32 	%r816, %lhs, %rhs;
	}
	add.s32 	%r817, %r802, %r816;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r779, 30;
	shr.b32 	%rhs, %r779, 2;
	add.u32 	%r818, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r776, 30;
	shr.b32 	%rhs, %r776, 2;
	add.u32 	%r819, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r773, 30;
	shr.b32 	%rhs, %r773, 2;
	add.u32 	%r820, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r770, 30;
	shr.b32 	%rhs, %r770, 2;
	add.u32 	%r821, %lhs, %rhs;
	}
	add.s32 	%r822, %r749, %r54;
	add.s32 	%r823, %r748, %r54;
	add.s32 	%r824, %r747, %r54;
	add.s32 	%r825, %r746, %r54;
	xor.b32  	%r826, %r782, %r821;
	xor.b32  	%r827, %r783, %r820;
	xor.b32  	%r828, %r784, %r819;
	xor.b32  	%r829, %r785, %r818;
	and.b32  	%r830, %r829, %r806;
	and.b32  	%r831, %r828, %r809;
	and.b32  	%r832, %r827, %r812;
	and.b32  	%r833, %r826, %r815;
	xor.b32  	%r834, %r833, %r782;
	xor.b32  	%r835, %r832, %r783;
	xor.b32  	%r836, %r831, %r784;
	xor.b32  	%r837, %r830, %r785;
	add.s32 	%r838, %r825, %r837;
	add.s32 	%r839, %r824, %r836;
	add.s32 	%r840, %r823, %r835;
	add.s32 	%r841, %r822, %r834;
	add.s32 	%r842, %r817, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r842, 5;
	shr.b32 	%rhs, %r842, 27;
	add.u32 	%r843, %lhs, %rhs;
	}
	add.s32 	%r844, %r841, %r843;
	add.s32 	%r845, %r814, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r845, 5;
	shr.b32 	%rhs, %r845, 27;
	add.u32 	%r846, %lhs, %rhs;
	}
	add.s32 	%r847, %r840, %r846;
	add.s32 	%r848, %r811, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r848, 5;
	shr.b32 	%rhs, %r848, 27;
	add.u32 	%r849, %lhs, %rhs;
	}
	add.s32 	%r850, %r839, %r849;
	add.s32 	%r851, %r808, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r851, 5;
	shr.b32 	%rhs, %r851, 27;
	add.u32 	%r852, %lhs, %rhs;
	}
	add.s32 	%r853, %r838, %r852;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r806, 30;
	shr.b32 	%rhs, %r806, 2;
	add.u32 	%r854, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r809, 30;
	shr.b32 	%rhs, %r809, 2;
	add.u32 	%r855, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r812, 30;
	shr.b32 	%rhs, %r812, 2;
	add.u32 	%r856, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r815, 30;
	shr.b32 	%rhs, %r815, 2;
	add.u32 	%r857, %lhs, %rhs;
	}
	xor.b32  	%r858, %r821, %r857;
	and.b32  	%r859, %r858, %r842;
	xor.b32  	%r860, %r859, %r821;
	add.s32 	%r861, %r782, %r860;
	xor.b32  	%r862, %r820, %r856;
	and.b32  	%r863, %r862, %r845;
	xor.b32  	%r864, %r863, %r820;
	add.s32 	%r865, %r783, %r864;
	xor.b32  	%r866, %r819, %r855;
	and.b32  	%r867, %r866, %r848;
	xor.b32  	%r868, %r867, %r819;
	add.s32 	%r869, %r784, %r868;
	xor.b32  	%r870, %r818, %r854;
	and.b32  	%r871, %r870, %r851;
	xor.b32  	%r872, %r871, %r818;
	add.s32 	%r873, %r785, %r872;
	add.s32 	%r874, %r853, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r874, 5;
	shr.b32 	%rhs, %r874, 27;
	add.u32 	%r875, %lhs, %rhs;
	}
	add.s32 	%r876, %r873, %r875;
	add.s32 	%r877, %r850, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r877, 5;
	shr.b32 	%rhs, %r877, 27;
	add.u32 	%r878, %lhs, %rhs;
	}
	add.s32 	%r879, %r869, %r878;
	add.s32 	%r880, %r847, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r880, 5;
	shr.b32 	%rhs, %r880, 27;
	add.u32 	%r881, %lhs, %rhs;
	}
	add.s32 	%r882, %r865, %r881;
	add.s32 	%r883, %r844, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r883, 5;
	shr.b32 	%rhs, %r883, 27;
	add.u32 	%r884, %lhs, %rhs;
	}
	add.s32 	%r885, %r861, %r884;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r842, 30;
	shr.b32 	%rhs, %r842, 2;
	add.u32 	%r886, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r845, 30;
	shr.b32 	%rhs, %r845, 2;
	add.u32 	%r887, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r848, 30;
	shr.b32 	%rhs, %r848, 2;
	add.u32 	%r888, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r851, 30;
	shr.b32 	%rhs, %r851, 2;
	add.u32 	%r889, %lhs, %rhs;
	}
	xor.b32  	%r890, %r854, %r889;
	and.b32  	%r891, %r890, %r874;
	xor.b32  	%r892, %r891, %r854;
	add.s32 	%r893, %r818, %r892;
	xor.b32  	%r894, %r855, %r888;
	and.b32  	%r895, %r894, %r877;
	xor.b32  	%r896, %r895, %r855;
	add.s32 	%r897, %r819, %r896;
	xor.b32  	%r898, %r856, %r887;
	and.b32  	%r899, %r898, %r880;
	xor.b32  	%r900, %r899, %r856;
	add.s32 	%r901, %r820, %r900;
	xor.b32  	%r902, %r857, %r886;
	and.b32  	%r903, %r902, %r883;
	xor.b32  	%r904, %r903, %r857;
	add.s32 	%r905, %r821, %r904;
	add.s32 	%r906, %r885, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r906, 5;
	shr.b32 	%rhs, %r906, 27;
	add.u32 	%r907, %lhs, %rhs;
	}
	add.s32 	%r908, %r905, %r907;
	add.s32 	%r909, %r882, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r909, 5;
	shr.b32 	%rhs, %r909, 27;
	add.u32 	%r910, %lhs, %rhs;
	}
	add.s32 	%r911, %r901, %r910;
	add.s32 	%r912, %r879, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r912, 5;
	shr.b32 	%rhs, %r912, 27;
	add.u32 	%r913, %lhs, %rhs;
	}
	add.s32 	%r914, %r897, %r913;
	add.s32 	%r915, %r876, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r915, 5;
	shr.b32 	%rhs, %r915, 27;
	add.u32 	%r916, %lhs, %rhs;
	}
	add.s32 	%r917, %r893, %r916;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r874, 30;
	shr.b32 	%rhs, %r874, 2;
	add.u32 	%r918, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r877, 30;
	shr.b32 	%rhs, %r877, 2;
	add.u32 	%r919, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r880, 30;
	shr.b32 	%rhs, %r880, 2;
	add.u32 	%r920, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r883, 30;
	shr.b32 	%rhs, %r883, 2;
	add.u32 	%r921, %lhs, %rhs;
	}
	xor.b32  	%r922, %r886, %r921;
	and.b32  	%r923, %r922, %r906;
	xor.b32  	%r924, %r923, %r886;
	add.s32 	%r925, %r857, %r924;
	xor.b32  	%r926, %r887, %r920;
	and.b32  	%r927, %r926, %r909;
	xor.b32  	%r928, %r927, %r887;
	add.s32 	%r929, %r856, %r928;
	xor.b32  	%r930, %r888, %r919;
	and.b32  	%r931, %r930, %r912;
	xor.b32  	%r932, %r931, %r888;
	add.s32 	%r933, %r855, %r932;
	xor.b32  	%r934, %r889, %r918;
	and.b32  	%r935, %r934, %r915;
	xor.b32  	%r936, %r935, %r889;
	add.s32 	%r937, %r854, %r936;
	add.s32 	%r938, %r917, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r938, 5;
	shr.b32 	%rhs, %r938, 27;
	add.u32 	%r939, %lhs, %rhs;
	}
	add.s32 	%r940, %r937, %r939;
	add.s32 	%r941, %r914, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r941, 5;
	shr.b32 	%rhs, %r941, 27;
	add.u32 	%r942, %lhs, %rhs;
	}
	add.s32 	%r943, %r933, %r942;
	add.s32 	%r944, %r911, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r944, 5;
	shr.b32 	%rhs, %r944, 27;
	add.u32 	%r945, %lhs, %rhs;
	}
	add.s32 	%r946, %r929, %r945;
	add.s32 	%r947, %r908, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r947, 5;
	shr.b32 	%rhs, %r947, 27;
	add.u32 	%r948, %lhs, %rhs;
	}
	add.s32 	%r949, %r925, %r948;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r906, 30;
	shr.b32 	%rhs, %r906, 2;
	add.u32 	%r950, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r909, 30;
	shr.b32 	%rhs, %r909, 2;
	add.u32 	%r951, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r912, 30;
	shr.b32 	%rhs, %r912, 2;
	add.u32 	%r952, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r915, 30;
	shr.b32 	%rhs, %r915, 2;
	add.u32 	%r953, %lhs, %rhs;
	}
	xor.b32  	%r954, %r918, %r953;
	and.b32  	%r955, %r954, %r938;
	xor.b32  	%r956, %r955, %r918;
	add.s32 	%r957, %r889, %r956;
	xor.b32  	%r958, %r919, %r952;
	and.b32  	%r959, %r958, %r941;
	xor.b32  	%r960, %r959, %r919;
	add.s32 	%r961, %r888, %r960;
	xor.b32  	%r962, %r920, %r951;
	and.b32  	%r963, %r962, %r944;
	xor.b32  	%r964, %r963, %r920;
	add.s32 	%r965, %r887, %r964;
	xor.b32  	%r966, %r921, %r950;
	and.b32  	%r967, %r966, %r947;
	xor.b32  	%r968, %r967, %r921;
	add.s32 	%r969, %r886, %r968;
	add.s32 	%r970, %r949, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r970, 5;
	shr.b32 	%rhs, %r970, 27;
	add.u32 	%r971, %lhs, %rhs;
	}
	add.s32 	%r972, %r969, %r971;
	add.s32 	%r973, %r946, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r973, 5;
	shr.b32 	%rhs, %r973, 27;
	add.u32 	%r974, %lhs, %rhs;
	}
	add.s32 	%r975, %r965, %r974;
	add.s32 	%r976, %r943, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r976, 5;
	shr.b32 	%rhs, %r976, 27;
	add.u32 	%r977, %lhs, %rhs;
	}
	add.s32 	%r978, %r961, %r977;
	add.s32 	%r979, %r940, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r979, 5;
	shr.b32 	%rhs, %r979, 27;
	add.u32 	%r980, %lhs, %rhs;
	}
	add.s32 	%r981, %r957, %r980;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r938, 30;
	shr.b32 	%rhs, %r938, 2;
	add.u32 	%r982, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r941, 30;
	shr.b32 	%rhs, %r941, 2;
	add.u32 	%r983, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r944, 30;
	shr.b32 	%rhs, %r944, 2;
	add.u32 	%r984, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r947, 30;
	shr.b32 	%rhs, %r947, 2;
	add.u32 	%r985, %lhs, %rhs;
	}
	xor.b32  	%r986, %r950, %r985;
	and.b32  	%r987, %r986, %r970;
	xor.b32  	%r988, %r987, %r950;
	add.s32 	%r989, %r921, %r988;
	xor.b32  	%r990, %r951, %r984;
	and.b32  	%r991, %r990, %r973;
	xor.b32  	%r992, %r991, %r951;
	add.s32 	%r993, %r920, %r992;
	xor.b32  	%r994, %r952, %r983;
	and.b32  	%r995, %r994, %r976;
	xor.b32  	%r996, %r995, %r952;
	add.s32 	%r997, %r919, %r996;
	xor.b32  	%r998, %r953, %r982;
	and.b32  	%r999, %r998, %r979;
	xor.b32  	%r1000, %r999, %r953;
	add.s32 	%r1001, %r918, %r1000;
	add.s32 	%r1002, %r981, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1002, 5;
	shr.b32 	%rhs, %r1002, 27;
	add.u32 	%r1003, %lhs, %rhs;
	}
	add.s32 	%r1004, %r1001, %r1003;
	add.s32 	%r1005, %r978, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1005, 5;
	shr.b32 	%rhs, %r1005, 27;
	add.u32 	%r1006, %lhs, %rhs;
	}
	add.s32 	%r1007, %r997, %r1006;
	add.s32 	%r1008, %r975, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1008, 5;
	shr.b32 	%rhs, %r1008, 27;
	add.u32 	%r1009, %lhs, %rhs;
	}
	add.s32 	%r1010, %r993, %r1009;
	add.s32 	%r1011, %r972, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1011, 5;
	shr.b32 	%rhs, %r1011, 27;
	add.u32 	%r1012, %lhs, %rhs;
	}
	add.s32 	%r1013, %r989, %r1012;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r970, 30;
	shr.b32 	%rhs, %r970, 2;
	add.u32 	%r1014, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r973, 30;
	shr.b32 	%rhs, %r973, 2;
	add.u32 	%r1015, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r976, 30;
	shr.b32 	%rhs, %r976, 2;
	add.u32 	%r1016, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r979, 30;
	shr.b32 	%rhs, %r979, 2;
	add.u32 	%r1017, %lhs, %rhs;
	}
	xor.b32  	%r1018, %r982, %r1017;
	and.b32  	%r1019, %r1018, %r1002;
	xor.b32  	%r1020, %r1019, %r982;
	add.s32 	%r1021, %r953, %r1020;
	xor.b32  	%r1022, %r983, %r1016;
	and.b32  	%r1023, %r1022, %r1005;
	xor.b32  	%r1024, %r1023, %r983;
	add.s32 	%r1025, %r952, %r1024;
	xor.b32  	%r1026, %r984, %r1015;
	and.b32  	%r1027, %r1026, %r1008;
	xor.b32  	%r1028, %r1027, %r984;
	add.s32 	%r1029, %r951, %r1028;
	xor.b32  	%r1030, %r985, %r1014;
	and.b32  	%r1031, %r1030, %r1011;
	xor.b32  	%r1032, %r1031, %r985;
	add.s32 	%r1033, %r950, %r1032;
	add.s32 	%r1034, %r1013, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1034, 5;
	shr.b32 	%rhs, %r1034, 27;
	add.u32 	%r1035, %lhs, %rhs;
	}
	add.s32 	%r1036, %r1033, %r1035;
	add.s32 	%r1037, %r1010, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1037, 5;
	shr.b32 	%rhs, %r1037, 27;
	add.u32 	%r1038, %lhs, %rhs;
	}
	add.s32 	%r1039, %r1029, %r1038;
	add.s32 	%r1040, %r1007, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1040, 5;
	shr.b32 	%rhs, %r1040, 27;
	add.u32 	%r1041, %lhs, %rhs;
	}
	add.s32 	%r1042, %r1025, %r1041;
	add.s32 	%r1043, %r1004, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1043, 5;
	shr.b32 	%rhs, %r1043, 27;
	add.u32 	%r1044, %lhs, %rhs;
	}
	add.s32 	%r1045, %r1021, %r1044;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1002, 30;
	shr.b32 	%rhs, %r1002, 2;
	add.u32 	%r1046, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1005, 30;
	shr.b32 	%rhs, %r1005, 2;
	add.u32 	%r1047, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1008, 30;
	shr.b32 	%rhs, %r1008, 2;
	add.u32 	%r1048, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1011, 30;
	shr.b32 	%rhs, %r1011, 2;
	add.u32 	%r1049, %lhs, %rhs;
	}
	xor.b32  	%r1050, %r1014, %r1049;
	and.b32  	%r1051, %r1050, %r1034;
	xor.b32  	%r1052, %r1051, %r1014;
	add.s32 	%r1053, %r985, %r1052;
	xor.b32  	%r1054, %r1015, %r1048;
	and.b32  	%r1055, %r1054, %r1037;
	xor.b32  	%r1056, %r1055, %r1015;
	add.s32 	%r1057, %r984, %r1056;
	xor.b32  	%r1058, %r1016, %r1047;
	and.b32  	%r1059, %r1058, %r1040;
	xor.b32  	%r1060, %r1059, %r1016;
	add.s32 	%r1061, %r983, %r1060;
	xor.b32  	%r1062, %r1017, %r1046;
	and.b32  	%r1063, %r1062, %r1043;
	xor.b32  	%r1064, %r1063, %r1017;
	add.s32 	%r1065, %r982, %r1064;
	add.s32 	%r1066, %r1045, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1066, 5;
	shr.b32 	%rhs, %r1066, 27;
	add.u32 	%r1067, %lhs, %rhs;
	}
	add.s32 	%r1068, %r1065, %r1067;
	add.s32 	%r1069, %r1042, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1069, 5;
	shr.b32 	%rhs, %r1069, 27;
	add.u32 	%r1070, %lhs, %rhs;
	}
	add.s32 	%r1071, %r1061, %r1070;
	add.s32 	%r1072, %r1039, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1072, 5;
	shr.b32 	%rhs, %r1072, 27;
	add.u32 	%r1073, %lhs, %rhs;
	}
	add.s32 	%r1074, %r1057, %r1073;
	add.s32 	%r1075, %r1036, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1075, 5;
	shr.b32 	%rhs, %r1075, 27;
	add.u32 	%r1076, %lhs, %rhs;
	}
	add.s32 	%r1077, %r1053, %r1076;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1043, 30;
	shr.b32 	%rhs, %r1043, 2;
	add.u32 	%r1078, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1040, 30;
	shr.b32 	%rhs, %r1040, 2;
	add.u32 	%r1079, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1037, 30;
	shr.b32 	%rhs, %r1037, 2;
	add.u32 	%r1080, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1034, 30;
	shr.b32 	%rhs, %r1034, 2;
	add.u32 	%r1081, %lhs, %rhs;
	}
	add.s32 	%r1082, %r1014, %r58;
	add.s32 	%r1083, %r1015, %r58;
	add.s32 	%r1084, %r1016, %r58;
	add.s32 	%r1085, %r1017, %r58;
	xor.b32  	%r1086, %r1049, %r1081;
	xor.b32  	%r1087, %r1048, %r1080;
	xor.b32  	%r1088, %r1047, %r1079;
	xor.b32  	%r1089, %r1046, %r1078;
	and.b32  	%r1090, %r1089, %r1066;
	and.b32  	%r1091, %r1088, %r1069;
	and.b32  	%r1092, %r1087, %r1072;
	and.b32  	%r1093, %r1086, %r1075;
	xor.b32  	%r1094, %r1093, %r1049;
	xor.b32  	%r1095, %r1092, %r1048;
	xor.b32  	%r1096, %r1091, %r1047;
	xor.b32  	%r1097, %r1090, %r1046;
	add.s32 	%r1098, %r1085, %r1097;
	add.s32 	%r1099, %r1084, %r1096;
	add.s32 	%r1100, %r1083, %r1095;
	add.s32 	%r1101, %r1082, %r1094;
	add.s32 	%r1102, %r1077, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1102, 5;
	shr.b32 	%rhs, %r1102, 27;
	add.u32 	%r1103, %lhs, %rhs;
	}
	add.s32 	%r1104, %r1101, %r1103;
	add.s32 	%r1105, %r1074, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1105, 5;
	shr.b32 	%rhs, %r1105, 27;
	add.u32 	%r1106, %lhs, %rhs;
	}
	add.s32 	%r1107, %r1100, %r1106;
	add.s32 	%r1108, %r1071, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1108, 5;
	shr.b32 	%rhs, %r1108, 27;
	add.u32 	%r1109, %lhs, %rhs;
	}
	add.s32 	%r1110, %r1099, %r1109;
	add.s32 	%r1111, %r1068, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1111, 5;
	shr.b32 	%rhs, %r1111, 27;
	add.u32 	%r1112, %lhs, %rhs;
	}
	add.s32 	%r1113, %r1098, %r1112;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1075, 30;
	shr.b32 	%rhs, %r1075, 2;
	add.u32 	%r1114, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1072, 30;
	shr.b32 	%rhs, %r1072, 2;
	add.u32 	%r1115, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1069, 30;
	shr.b32 	%rhs, %r1069, 2;
	add.u32 	%r1116, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1066, 30;
	shr.b32 	%rhs, %r1066, 2;
	add.u32 	%r1117, %lhs, %rhs;
	}
	xor.b32  	%r1118, %r3613, %r593;
	add.s32 	%r1119, %r1046, %r1118;
	xor.b32  	%r1120, %r3613, %r592;
	add.s32 	%r1121, %r1047, %r1120;
	xor.b32  	%r1122, %r3613, %r591;
	add.s32 	%r1123, %r1048, %r1122;
	xor.b32  	%r1124, %r3613, %r590;
	add.s32 	%r1125, %r1049, %r1124;
	xor.b32  	%r1126, %r1078, %r1117;
	xor.b32  	%r1127, %r1079, %r1116;
	xor.b32  	%r1128, %r1080, %r1115;
	xor.b32  	%r1129, %r1081, %r1114;
	and.b32  	%r1130, %r1129, %r1102;
	and.b32  	%r1131, %r1128, %r1105;
	and.b32  	%r1132, %r1127, %r1108;
	and.b32  	%r1133, %r1126, %r1111;
	xor.b32  	%r1134, %r1133, %r1078;
	xor.b32  	%r1135, %r1132, %r1079;
	xor.b32  	%r1136, %r1131, %r1080;
	xor.b32  	%r1137, %r1130, %r1081;
	add.s32 	%r1138, %r1125, %r1137;
	add.s32 	%r1139, %r1123, %r1136;
	add.s32 	%r1140, %r1121, %r1135;
	add.s32 	%r1141, %r1119, %r1134;
	add.s32 	%r1142, %r1113, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1142, 5;
	shr.b32 	%rhs, %r1142, 27;
	add.u32 	%r1143, %lhs, %rhs;
	}
	add.s32 	%r1144, %r1141, %r1143;
	add.s32 	%r1145, %r1110, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1145, 5;
	shr.b32 	%rhs, %r1145, 27;
	add.u32 	%r1146, %lhs, %rhs;
	}
	add.s32 	%r1147, %r1140, %r1146;
	add.s32 	%r1148, %r1107, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1148, 5;
	shr.b32 	%rhs, %r1148, 27;
	add.u32 	%r1149, %lhs, %rhs;
	}
	add.s32 	%r1150, %r1139, %r1149;
	add.s32 	%r1151, %r1104, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1151, 5;
	shr.b32 	%rhs, %r1151, 27;
	add.u32 	%r1152, %lhs, %rhs;
	}
	add.s32 	%r1153, %r1138, %r1152;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1111, 30;
	shr.b32 	%rhs, %r1111, 2;
	add.u32 	%r1154, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1108, 30;
	shr.b32 	%rhs, %r1108, 2;
	add.u32 	%r1155, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1105, 30;
	shr.b32 	%rhs, %r1105, 2;
	add.u32 	%r1156, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1102, 30;
	shr.b32 	%rhs, %r1102, 2;
	add.u32 	%r1157, %lhs, %rhs;
	}
	xor.b32  	%r1158, %r1114, %r1157;
	xor.b32  	%r1159, %r1115, %r1156;
	xor.b32  	%r1160, %r1116, %r1155;
	xor.b32  	%r1161, %r1117, %r1154;
	and.b32  	%r1162, %r1161, %r1142;
	and.b32  	%r1163, %r1160, %r1145;
	and.b32  	%r1164, %r1159, %r1148;
	and.b32  	%r1165, %r1158, %r1151;
	xor.b32  	%r1166, %r1165, %r1114;
	xor.b32  	%r1167, %r1164, %r1115;
	xor.b32  	%r1168, %r1163, %r1116;
	xor.b32  	%r1169, %r1162, %r1117;
	add.s32 	%r1170, %r1081, %r63;
	add.s32 	%r1171, %r1080, %r63;
	add.s32 	%r1172, %r1079, %r63;
	add.s32 	%r1173, %r1078, %r63;
	add.s32 	%r1174, %r1173, %r1169;
	add.s32 	%r1175, %r1172, %r1168;
	add.s32 	%r1176, %r1171, %r1167;
	add.s32 	%r1177, %r1170, %r1166;
	add.s32 	%r1178, %r1153, 1518500249;
	add.s32 	%r1179, %r1150, 1518500249;
	add.s32 	%r1180, %r1147, 1518500249;
	add.s32 	%r1181, %r1144, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1181, 5;
	shr.b32 	%rhs, %r1181, 27;
	add.u32 	%r1182, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1180, 5;
	shr.b32 	%rhs, %r1180, 27;
	add.u32 	%r1183, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1179, 5;
	shr.b32 	%rhs, %r1179, 27;
	add.u32 	%r1184, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1178, 5;
	shr.b32 	%rhs, %r1178, 27;
	add.u32 	%r1185, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1151, 30;
	shr.b32 	%rhs, %r1151, 2;
	add.u32 	%r1186, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1148, 30;
	shr.b32 	%rhs, %r1148, 2;
	add.u32 	%r1187, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1145, 30;
	shr.b32 	%rhs, %r1145, 2;
	add.u32 	%r1188, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1142, 30;
	shr.b32 	%rhs, %r1142, 2;
	add.u32 	%r1189, %lhs, %rhs;
	}
	xor.b32  	%r1190, %r1154, %r1189;
	xor.b32  	%r1191, %r1155, %r1188;
	xor.b32  	%r1192, %r1156, %r1187;
	xor.b32  	%r1193, %r1157, %r1186;
	and.b32  	%r1194, %r1193, %r1178;
	and.b32  	%r1195, %r1192, %r1179;
	and.b32  	%r1196, %r1191, %r1180;
	and.b32  	%r1197, %r1190, %r1181;
	xor.b32  	%r1198, %r1197, %r1154;
	xor.b32  	%r1199, %r1196, %r1155;
	xor.b32  	%r1200, %r1195, %r1156;
	xor.b32  	%r1201, %r1194, %r1157;
	add.s32 	%r1202, %r1117, %r3614;
	add.s32 	%r1203, %r1116, %r3614;
	add.s32 	%r1204, %r1115, %r3614;
	add.s32 	%r1205, %r1114, %r3614;
	add.s32 	%r1206, %r1205, %r1201;
	add.s32 	%r1207, %r1204, %r1200;
	add.s32 	%r1208, %r1203, %r1199;
	add.s32 	%r1209, %r1202, %r1198;
	add.s32 	%r1210, %r1177, %r1185;
	add.s32 	%r1211, %r1176, %r1184;
	add.s32 	%r1212, %r1175, %r1183;
	add.s32 	%r1213, %r1174, %r1182;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1210, 5;
	shr.b32 	%rhs, %r1210, 27;
	add.u32 	%r1214, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1211, 5;
	shr.b32 	%rhs, %r1211, 27;
	add.u32 	%r1215, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1212, 5;
	shr.b32 	%rhs, %r1212, 27;
	add.u32 	%r1216, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1213, 5;
	shr.b32 	%rhs, %r1213, 27;
	add.u32 	%r1217, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1178, 30;
	shr.b32 	%rhs, %r1178, 2;
	add.u32 	%r1218, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1179, 30;
	shr.b32 	%rhs, %r1179, 2;
	add.u32 	%r1219, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1180, 30;
	shr.b32 	%rhs, %r1180, 2;
	add.u32 	%r1220, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1181, 30;
	shr.b32 	%rhs, %r1181, 2;
	add.u32 	%r1221, %lhs, %rhs;
	}
	xor.b32  	%r1222, %r71, %r597;
	add.s32 	%r1223, %r1154, %r1222;
	xor.b32  	%r1224, %r71, %r596;
	add.s32 	%r1225, %r1155, %r1224;
	xor.b32  	%r1226, %r71, %r595;
	add.s32 	%r1227, %r1156, %r1226;
	xor.b32  	%r1228, %r71, %r594;
	add.s32 	%r1229, %r1157, %r1228;
	xor.b32  	%r1230, %r1189, %r1221;
	xor.b32  	%r1231, %r1188, %r1220;
	xor.b32  	%r1232, %r1187, %r1219;
	xor.b32  	%r1233, %r1186, %r1218;
	and.b32  	%r1234, %r1233, %r1210;
	and.b32  	%r1235, %r1232, %r1211;
	and.b32  	%r1236, %r1231, %r1212;
	and.b32  	%r1237, %r1230, %r1213;
	xor.b32  	%r1238, %r1237, %r1189;
	xor.b32  	%r1239, %r1236, %r1188;
	xor.b32  	%r1240, %r1235, %r1187;
	xor.b32  	%r1241, %r1234, %r1186;
	add.s32 	%r1242, %r1229, %r1241;
	add.s32 	%r1243, %r1227, %r1240;
	add.s32 	%r1244, %r1225, %r1239;
	add.s32 	%r1245, %r1223, %r1238;
	add.s32 	%r1246, %r1209, %r1217;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1246, 5;
	shr.b32 	%rhs, %r1246, 27;
	add.u32 	%r1247, %lhs, %rhs;
	}
	add.s32 	%r1248, %r1245, %r1247;
	add.s32 	%r1249, %r1208, %r1216;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1249, 5;
	shr.b32 	%rhs, %r1249, 27;
	add.u32 	%r1250, %lhs, %rhs;
	}
	add.s32 	%r1251, %r1244, %r1250;
	add.s32 	%r1252, %r1207, %r1215;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1252, 5;
	shr.b32 	%rhs, %r1252, 27;
	add.u32 	%r1253, %lhs, %rhs;
	}
	add.s32 	%r1254, %r1243, %r1253;
	add.s32 	%r1255, %r1206, %r1214;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1255, 5;
	shr.b32 	%rhs, %r1255, 27;
	add.u32 	%r1256, %lhs, %rhs;
	}
	add.s32 	%r1257, %r1242, %r1256;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1210, 30;
	shr.b32 	%rhs, %r1210, 2;
	add.u32 	%r1258, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1211, 30;
	shr.b32 	%rhs, %r1211, 2;
	add.u32 	%r1259, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1212, 30;
	shr.b32 	%rhs, %r1212, 2;
	add.u32 	%r1260, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1213, 30;
	shr.b32 	%rhs, %r1213, 2;
	add.u32 	%r1261, %lhs, %rhs;
	}
	xor.b32  	%r1262, %r1246, %r1261;
	xor.b32  	%r1263, %r1249, %r1260;
	xor.b32  	%r1264, %r1252, %r1259;
	xor.b32  	%r1265, %r1255, %r1258;
	xor.b32  	%r1266, %r1265, %r1218;
	xor.b32  	%r1267, %r1264, %r1219;
	xor.b32  	%r1268, %r1263, %r1220;
	xor.b32  	%r1269, %r1262, %r1221;
	add.s32 	%r1270, %r1186, %r3616;
	add.s32 	%r1271, %r1187, %r3616;
	add.s32 	%r1272, %r1188, %r3616;
	add.s32 	%r1273, %r1189, %r3616;
	add.s32 	%r1274, %r1273, %r1269;
	add.s32 	%r1275, %r1272, %r1268;
	add.s32 	%r1276, %r1271, %r1267;
	add.s32 	%r1277, %r1270, %r1266;
	add.s32 	%r1278, %r1257, 1518500249;
	add.s32 	%r1279, %r1254, 1518500249;
	add.s32 	%r1280, %r1251, 1518500249;
	add.s32 	%r1281, %r1248, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1281, 5;
	shr.b32 	%rhs, %r1281, 27;
	add.u32 	%r1282, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1280, 5;
	shr.b32 	%rhs, %r1280, 27;
	add.u32 	%r1283, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1279, 5;
	shr.b32 	%rhs, %r1279, 27;
	add.u32 	%r1284, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1278, 5;
	shr.b32 	%rhs, %r1278, 27;
	add.u32 	%r1285, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1246, 30;
	shr.b32 	%rhs, %r1246, 2;
	add.u32 	%r1286, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1249, 30;
	shr.b32 	%rhs, %r1249, 2;
	add.u32 	%r1287, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1252, 30;
	shr.b32 	%rhs, %r1252, 2;
	add.u32 	%r1288, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1255, 30;
	shr.b32 	%rhs, %r1255, 2;
	add.u32 	%r1289, %lhs, %rhs;
	}
	xor.b32  	%r1290, %r1278, %r1289;
	xor.b32  	%r1291, %r1279, %r1288;
	xor.b32  	%r1292, %r1280, %r1287;
	xor.b32  	%r1293, %r1281, %r1286;
	xor.b32  	%r1294, %r1293, %r1261;
	xor.b32  	%r1295, %r1292, %r1260;
	xor.b32  	%r1296, %r1291, %r1259;
	xor.b32  	%r1297, %r1290, %r1258;
	add.s32 	%r1298, %r1221, %r79;
	add.s32 	%r1299, %r1220, %r79;
	add.s32 	%r1300, %r1219, %r79;
	add.s32 	%r1301, %r1218, %r79;
	add.s32 	%r1302, %r1301, %r1297;
	add.s32 	%r1303, %r1300, %r1296;
	add.s32 	%r1304, %r1299, %r1295;
	add.s32 	%r1305, %r1298, %r1294;
	add.s32 	%r1306, %r1277, %r1285;
	add.s32 	%r1307, %r1276, %r1284;
	add.s32 	%r1308, %r1275, %r1283;
	add.s32 	%r1309, %r1274, %r1282;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1306, 5;
	shr.b32 	%rhs, %r1306, 27;
	add.u32 	%r1310, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1307, 5;
	shr.b32 	%rhs, %r1307, 27;
	add.u32 	%r1311, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1308, 5;
	shr.b32 	%rhs, %r1308, 27;
	add.u32 	%r1312, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1309, 5;
	shr.b32 	%rhs, %r1309, 27;
	add.u32 	%r1313, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1281, 30;
	shr.b32 	%rhs, %r1281, 2;
	add.u32 	%r1314, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1280, 30;
	shr.b32 	%rhs, %r1280, 2;
	add.u32 	%r1315, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1279, 30;
	shr.b32 	%rhs, %r1279, 2;
	add.u32 	%r1316, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1278, 30;
	shr.b32 	%rhs, %r1278, 2;
	add.u32 	%r1317, %lhs, %rhs;
	}
	xor.b32  	%r1318, %r3617, %r601;
	add.s32 	%r1319, %r1261, %r1318;
	xor.b32  	%r1320, %r3617, %r600;
	add.s32 	%r1321, %r1260, %r1320;
	xor.b32  	%r1322, %r3617, %r599;
	add.s32 	%r1323, %r1259, %r1322;
	xor.b32  	%r1324, %r3617, %r598;
	add.s32 	%r1325, %r1258, %r1324;
	xor.b32  	%r1326, %r1306, %r1317;
	xor.b32  	%r1327, %r1307, %r1316;
	xor.b32  	%r1328, %r1308, %r1315;
	xor.b32  	%r1329, %r1309, %r1314;
	xor.b32  	%r1330, %r1329, %r1286;
	xor.b32  	%r1331, %r1328, %r1287;
	xor.b32  	%r1332, %r1327, %r1288;
	xor.b32  	%r1333, %r1326, %r1289;
	add.s32 	%r1334, %r1325, %r1333;
	add.s32 	%r1335, %r1323, %r1332;
	add.s32 	%r1336, %r1321, %r1331;
	add.s32 	%r1337, %r1319, %r1330;
	add.s32 	%r1338, %r1305, %r1313;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1338, 5;
	shr.b32 	%rhs, %r1338, 27;
	add.u32 	%r1339, %lhs, %rhs;
	}
	add.s32 	%r1340, %r1337, %r1339;
	add.s32 	%r1341, %r1304, %r1312;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1341, 5;
	shr.b32 	%rhs, %r1341, 27;
	add.u32 	%r1342, %lhs, %rhs;
	}
	add.s32 	%r1343, %r1336, %r1342;
	add.s32 	%r1344, %r1303, %r1311;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1344, 5;
	shr.b32 	%rhs, %r1344, 27;
	add.u32 	%r1345, %lhs, %rhs;
	}
	add.s32 	%r1346, %r1335, %r1345;
	add.s32 	%r1347, %r1302, %r1310;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1347, 5;
	shr.b32 	%rhs, %r1347, 27;
	add.u32 	%r1348, %lhs, %rhs;
	}
	add.s32 	%r1349, %r1334, %r1348;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1306, 30;
	shr.b32 	%rhs, %r1306, 2;
	add.u32 	%r1350, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1307, 30;
	shr.b32 	%rhs, %r1307, 2;
	add.u32 	%r1351, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1308, 30;
	shr.b32 	%rhs, %r1308, 2;
	add.u32 	%r1352, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1309, 30;
	shr.b32 	%rhs, %r1309, 2;
	add.u32 	%r1353, %lhs, %rhs;
	}
	xor.b32  	%r1354, %r1338, %r1353;
	xor.b32  	%r1355, %r1341, %r1352;
	xor.b32  	%r1356, %r1344, %r1351;
	xor.b32  	%r1357, %r1347, %r1350;
	xor.b32  	%r1358, %r1357, %r1317;
	xor.b32  	%r1359, %r1356, %r1316;
	xor.b32  	%r1360, %r1355, %r1315;
	xor.b32  	%r1361, %r1354, %r1314;
	add.s32 	%r1362, %r1289, %r87;
	add.s32 	%r1363, %r1288, %r87;
	add.s32 	%r1364, %r1287, %r87;
	add.s32 	%r1365, %r1286, %r87;
	add.s32 	%r1366, %r1365, %r1361;
	add.s32 	%r1367, %r1364, %r1360;
	add.s32 	%r1368, %r1363, %r1359;
	add.s32 	%r1369, %r1362, %r1358;
	add.s32 	%r1370, %r1349, 1859775393;
	add.s32 	%r1371, %r1346, 1859775393;
	add.s32 	%r1372, %r1343, 1859775393;
	add.s32 	%r1373, %r1340, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1373, 5;
	shr.b32 	%rhs, %r1373, 27;
	add.u32 	%r1374, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1372, 5;
	shr.b32 	%rhs, %r1372, 27;
	add.u32 	%r1375, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1371, 5;
	shr.b32 	%rhs, %r1371, 27;
	add.u32 	%r1376, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1370, 5;
	shr.b32 	%rhs, %r1370, 27;
	add.u32 	%r1377, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1347, 30;
	shr.b32 	%rhs, %r1347, 2;
	add.u32 	%r1378, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1344, 30;
	shr.b32 	%rhs, %r1344, 2;
	add.u32 	%r1379, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1341, 30;
	shr.b32 	%rhs, %r1341, 2;
	add.u32 	%r1380, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1338, 30;
	shr.b32 	%rhs, %r1338, 2;
	add.u32 	%r1381, %lhs, %rhs;
	}
	xor.b32  	%r1382, %r91, %r594;
	add.s32 	%r1383, %r1317, %r1382;
	xor.b32  	%r1384, %r91, %r595;
	add.s32 	%r1385, %r1316, %r1384;
	xor.b32  	%r1386, %r91, %r596;
	add.s32 	%r1387, %r1315, %r1386;
	xor.b32  	%r1388, %r91, %r597;
	add.s32 	%r1389, %r1314, %r1388;
	xor.b32  	%r1390, %r1373, %r1381;
	xor.b32  	%r1391, %r1372, %r1380;
	xor.b32  	%r1392, %r1371, %r1379;
	xor.b32  	%r1393, %r1370, %r1378;
	xor.b32  	%r1394, %r1393, %r1350;
	xor.b32  	%r1395, %r1392, %r1351;
	xor.b32  	%r1396, %r1391, %r1352;
	xor.b32  	%r1397, %r1390, %r1353;
	add.s32 	%r1398, %r1389, %r1397;
	add.s32 	%r1399, %r1387, %r1396;
	add.s32 	%r1400, %r1385, %r1395;
	add.s32 	%r1401, %r1383, %r1394;
	add.s32 	%r1402, %r1369, %r1377;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1402, 5;
	shr.b32 	%rhs, %r1402, 27;
	add.u32 	%r1403, %lhs, %rhs;
	}
	add.s32 	%r1404, %r1401, %r1403;
	add.s32 	%r1405, %r1368, %r1376;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1405, 5;
	shr.b32 	%rhs, %r1405, 27;
	add.u32 	%r1406, %lhs, %rhs;
	}
	add.s32 	%r1407, %r1400, %r1406;
	add.s32 	%r1408, %r1367, %r1375;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1408, 5;
	shr.b32 	%rhs, %r1408, 27;
	add.u32 	%r1409, %lhs, %rhs;
	}
	add.s32 	%r1410, %r1399, %r1409;
	add.s32 	%r1411, %r1366, %r1374;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1411, 5;
	shr.b32 	%rhs, %r1411, 27;
	add.u32 	%r1412, %lhs, %rhs;
	}
	add.s32 	%r1413, %r1398, %r1412;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1373, 30;
	shr.b32 	%rhs, %r1373, 2;
	add.u32 	%r1414, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1372, 30;
	shr.b32 	%rhs, %r1372, 2;
	add.u32 	%r1415, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1371, 30;
	shr.b32 	%rhs, %r1371, 2;
	add.u32 	%r1416, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1370, 30;
	shr.b32 	%rhs, %r1370, 2;
	add.u32 	%r1417, %lhs, %rhs;
	}
	xor.b32  	%r1418, %r95, %r605;
	add.s32 	%r1419, %r1353, %r1418;
	xor.b32  	%r1420, %r95, %r604;
	add.s32 	%r1421, %r1352, %r1420;
	xor.b32  	%r1422, %r95, %r603;
	add.s32 	%r1423, %r1351, %r1422;
	xor.b32  	%r1424, %r95, %r602;
	add.s32 	%r1425, %r1350, %r1424;
	xor.b32  	%r1426, %r1402, %r1417;
	xor.b32  	%r1427, %r1405, %r1416;
	xor.b32  	%r1428, %r1408, %r1415;
	xor.b32  	%r1429, %r1411, %r1414;
	xor.b32  	%r1430, %r1429, %r1381;
	xor.b32  	%r1431, %r1428, %r1380;
	xor.b32  	%r1432, %r1427, %r1379;
	xor.b32  	%r1433, %r1426, %r1378;
	add.s32 	%r1434, %r1425, %r1433;
	add.s32 	%r1435, %r1423, %r1432;
	add.s32 	%r1436, %r1421, %r1431;
	add.s32 	%r1437, %r1419, %r1430;
	add.s32 	%r1438, %r1413, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1438, 5;
	shr.b32 	%rhs, %r1438, 27;
	add.u32 	%r1439, %lhs, %rhs;
	}
	add.s32 	%r1440, %r1437, %r1439;
	add.s32 	%r1441, %r1410, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1441, 5;
	shr.b32 	%rhs, %r1441, 27;
	add.u32 	%r1442, %lhs, %rhs;
	}
	add.s32 	%r1443, %r1436, %r1442;
	add.s32 	%r1444, %r1407, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1444, 5;
	shr.b32 	%rhs, %r1444, 27;
	add.u32 	%r1445, %lhs, %rhs;
	}
	add.s32 	%r1446, %r1435, %r1445;
	add.s32 	%r1447, %r1404, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1447, 5;
	shr.b32 	%rhs, %r1447, 27;
	add.u32 	%r1448, %lhs, %rhs;
	}
	add.s32 	%r1449, %r1434, %r1448;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1402, 30;
	shr.b32 	%rhs, %r1402, 2;
	add.u32 	%r1450, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1405, 30;
	shr.b32 	%rhs, %r1405, 2;
	add.u32 	%r1451, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1408, 30;
	shr.b32 	%rhs, %r1408, 2;
	add.u32 	%r1452, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1411, 30;
	shr.b32 	%rhs, %r1411, 2;
	add.u32 	%r1453, %lhs, %rhs;
	}
	xor.b32  	%r1454, %r1438, %r1453;
	xor.b32  	%r1455, %r1441, %r1452;
	xor.b32  	%r1456, %r1444, %r1451;
	xor.b32  	%r1457, %r1447, %r1450;
	xor.b32  	%r1458, %r1457, %r1417;
	xor.b32  	%r1459, %r1456, %r1416;
	xor.b32  	%r1460, %r1455, %r1415;
	xor.b32  	%r1461, %r1454, %r1414;
	add.s32 	%r1462, %r1378, %r99;
	add.s32 	%r1463, %r1379, %r99;
	add.s32 	%r1464, %r1380, %r99;
	add.s32 	%r1465, %r1381, %r99;
	add.s32 	%r1466, %r1465, %r1461;
	add.s32 	%r1467, %r1464, %r1460;
	add.s32 	%r1468, %r1463, %r1459;
	add.s32 	%r1469, %r1462, %r1458;
	add.s32 	%r1470, %r1449, 1859775393;
	add.s32 	%r1471, %r1446, 1859775393;
	add.s32 	%r1472, %r1443, 1859775393;
	add.s32 	%r1473, %r1440, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1473, 5;
	shr.b32 	%rhs, %r1473, 27;
	add.u32 	%r1474, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1472, 5;
	shr.b32 	%rhs, %r1472, 27;
	add.u32 	%r1475, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1471, 5;
	shr.b32 	%rhs, %r1471, 27;
	add.u32 	%r1476, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1470, 5;
	shr.b32 	%rhs, %r1470, 27;
	add.u32 	%r1477, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1438, 30;
	shr.b32 	%rhs, %r1438, 2;
	add.u32 	%r1478, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1441, 30;
	shr.b32 	%rhs, %r1441, 2;
	add.u32 	%r1479, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1444, 30;
	shr.b32 	%rhs, %r1444, 2;
	add.u32 	%r1480, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1447, 30;
	shr.b32 	%rhs, %r1447, 2;
	add.u32 	%r1481, %lhs, %rhs;
	}
	xor.b32  	%r1482, %r1470, %r1481;
	xor.b32  	%r1483, %r1471, %r1480;
	xor.b32  	%r1484, %r1472, %r1479;
	xor.b32  	%r1485, %r1473, %r1478;
	xor.b32  	%r1486, %r1485, %r1453;
	xor.b32  	%r1487, %r1484, %r1452;
	xor.b32  	%r1488, %r1483, %r1451;
	xor.b32  	%r1489, %r1482, %r1450;
	add.s32 	%r1490, %r1414, %r103;
	add.s32 	%r1491, %r1415, %r103;
	add.s32 	%r1492, %r1416, %r103;
	add.s32 	%r1493, %r1417, %r103;
	add.s32 	%r1494, %r1493, %r1489;
	add.s32 	%r1495, %r1492, %r1488;
	add.s32 	%r1496, %r1491, %r1487;
	add.s32 	%r1497, %r1490, %r1486;
	add.s32 	%r1498, %r1469, %r1477;
	add.s32 	%r1499, %r1468, %r1476;
	add.s32 	%r1500, %r1467, %r1475;
	add.s32 	%r1501, %r1466, %r1474;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1498, 5;
	shr.b32 	%rhs, %r1498, 27;
	add.u32 	%r1502, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1499, 5;
	shr.b32 	%rhs, %r1499, 27;
	add.u32 	%r1503, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1500, 5;
	shr.b32 	%rhs, %r1500, 27;
	add.u32 	%r1504, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1501, 5;
	shr.b32 	%rhs, %r1501, 27;
	add.u32 	%r1505, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1473, 30;
	shr.b32 	%rhs, %r1473, 2;
	add.u32 	%r1506, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1472, 30;
	shr.b32 	%rhs, %r1472, 2;
	add.u32 	%r1507, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1471, 30;
	shr.b32 	%rhs, %r1471, 2;
	add.u32 	%r1508, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1470, 30;
	shr.b32 	%rhs, %r1470, 2;
	add.u32 	%r1509, %lhs, %rhs;
	}
	xor.b32  	%r1510, %r107, %r609;
	add.s32 	%r1511, %r1453, %r1510;
	xor.b32  	%r1512, %r107, %r608;
	add.s32 	%r1513, %r1452, %r1512;
	xor.b32  	%r1514, %r107, %r607;
	add.s32 	%r1515, %r1451, %r1514;
	xor.b32  	%r1516, %r107, %r606;
	add.s32 	%r1517, %r1450, %r1516;
	xor.b32  	%r1518, %r1498, %r1509;
	xor.b32  	%r1519, %r1499, %r1508;
	xor.b32  	%r1520, %r1500, %r1507;
	xor.b32  	%r1521, %r1501, %r1506;
	xor.b32  	%r1522, %r1521, %r1478;
	xor.b32  	%r1523, %r1520, %r1479;
	xor.b32  	%r1524, %r1519, %r1480;
	xor.b32  	%r1525, %r1518, %r1481;
	add.s32 	%r1526, %r1517, %r1525;
	add.s32 	%r1527, %r1515, %r1524;
	add.s32 	%r1528, %r1513, %r1523;
	add.s32 	%r1529, %r1511, %r1522;
	add.s32 	%r1530, %r1497, %r1505;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1530, 5;
	shr.b32 	%rhs, %r1530, 27;
	add.u32 	%r1531, %lhs, %rhs;
	}
	add.s32 	%r1532, %r1529, %r1531;
	add.s32 	%r1533, %r1496, %r1504;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1533, 5;
	shr.b32 	%rhs, %r1533, 27;
	add.u32 	%r1534, %lhs, %rhs;
	}
	add.s32 	%r1535, %r1528, %r1534;
	add.s32 	%r1536, %r1495, %r1503;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1536, 5;
	shr.b32 	%rhs, %r1536, 27;
	add.u32 	%r1537, %lhs, %rhs;
	}
	add.s32 	%r1538, %r1527, %r1537;
	add.s32 	%r1539, %r1494, %r1502;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1539, 5;
	shr.b32 	%rhs, %r1539, 27;
	add.u32 	%r1540, %lhs, %rhs;
	}
	add.s32 	%r1541, %r1526, %r1540;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1501, 30;
	shr.b32 	%rhs, %r1501, 2;
	add.u32 	%r1542, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1500, 30;
	shr.b32 	%rhs, %r1500, 2;
	add.u32 	%r1543, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1499, 30;
	shr.b32 	%rhs, %r1499, 2;
	add.u32 	%r1544, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1498, 30;
	shr.b32 	%rhs, %r1498, 2;
	add.u32 	%r1545, %lhs, %rhs;
	}
	xor.b32  	%r1546, %r1539, %r1545;
	xor.b32  	%r1547, %r1536, %r1544;
	xor.b32  	%r1548, %r1533, %r1543;
	xor.b32  	%r1549, %r1530, %r1542;
	xor.b32  	%r1550, %r1549, %r1506;
	xor.b32  	%r1551, %r1548, %r1507;
	xor.b32  	%r1552, %r1547, %r1508;
	xor.b32  	%r1553, %r1546, %r1509;
	add.s32 	%r1554, %r1478, %r111;
	add.s32 	%r1555, %r1479, %r111;
	add.s32 	%r1556, %r1480, %r111;
	add.s32 	%r1557, %r1481, %r111;
	add.s32 	%r1558, %r1557, %r1553;
	add.s32 	%r1559, %r1556, %r1552;
	add.s32 	%r1560, %r1555, %r1551;
	add.s32 	%r1561, %r1554, %r1550;
	add.s32 	%r1562, %r1541, 1859775393;
	add.s32 	%r1563, %r1538, 1859775393;
	add.s32 	%r1564, %r1535, 1859775393;
	add.s32 	%r1565, %r1532, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1562, 5;
	shr.b32 	%rhs, %r1562, 27;
	add.u32 	%r1566, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1563, 5;
	shr.b32 	%rhs, %r1563, 27;
	add.u32 	%r1567, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1564, 5;
	shr.b32 	%rhs, %r1564, 27;
	add.u32 	%r1568, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1565, 5;
	shr.b32 	%rhs, %r1565, 27;
	add.u32 	%r1569, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1530, 30;
	shr.b32 	%rhs, %r1530, 2;
	add.u32 	%r1570, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1533, 30;
	shr.b32 	%rhs, %r1533, 2;
	add.u32 	%r1571, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1536, 30;
	shr.b32 	%rhs, %r1536, 2;
	add.u32 	%r1572, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1539, 30;
	shr.b32 	%rhs, %r1539, 2;
	add.u32 	%r1573, %lhs, %rhs;
	}
	xor.b32  	%r1574, %r115, %r597;
	xor.b32  	%r1575, %r1574, %r605;
	add.s32 	%r1576, %r1506, %r1575;
	xor.b32  	%r1577, %r115, %r596;
	xor.b32  	%r1578, %r1577, %r604;
	add.s32 	%r1579, %r1507, %r1578;
	xor.b32  	%r1580, %r115, %r595;
	xor.b32  	%r1581, %r1580, %r603;
	add.s32 	%r1582, %r1508, %r1581;
	xor.b32  	%r1583, %r115, %r594;
	xor.b32  	%r1584, %r1583, %r602;
	add.s32 	%r1585, %r1509, %r1584;
	xor.b32  	%r1586, %r1562, %r1573;
	xor.b32  	%r1587, %r1563, %r1572;
	xor.b32  	%r1588, %r1564, %r1571;
	xor.b32  	%r1589, %r1565, %r1570;
	xor.b32  	%r1590, %r1589, %r1542;
	xor.b32  	%r1591, %r1588, %r1543;
	xor.b32  	%r1592, %r1587, %r1544;
	xor.b32  	%r1593, %r1586, %r1545;
	add.s32 	%r1594, %r1585, %r1593;
	add.s32 	%r1595, %r1582, %r1592;
	add.s32 	%r1596, %r1579, %r1591;
	add.s32 	%r1597, %r1576, %r1590;
	add.s32 	%r1598, %r1561, %r1569;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1598, 5;
	shr.b32 	%rhs, %r1598, 27;
	add.u32 	%r1599, %lhs, %rhs;
	}
	add.s32 	%r1600, %r1597, %r1599;
	add.s32 	%r1601, %r1560, %r1568;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1601, 5;
	shr.b32 	%rhs, %r1601, 27;
	add.u32 	%r1602, %lhs, %rhs;
	}
	add.s32 	%r1603, %r1596, %r1602;
	add.s32 	%r1604, %r1559, %r1567;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1604, 5;
	shr.b32 	%rhs, %r1604, 27;
	add.u32 	%r1605, %lhs, %rhs;
	}
	add.s32 	%r1606, %r1595, %r1605;
	add.s32 	%r1607, %r1558, %r1566;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1607, 5;
	shr.b32 	%rhs, %r1607, 27;
	add.u32 	%r1608, %lhs, %rhs;
	}
	add.s32 	%r1609, %r1594, %r1608;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1562, 30;
	shr.b32 	%rhs, %r1562, 2;
	add.u32 	%r1610, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1563, 30;
	shr.b32 	%rhs, %r1563, 2;
	add.u32 	%r1611, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1564, 30;
	shr.b32 	%rhs, %r1564, 2;
	add.u32 	%r1612, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1565, 30;
	shr.b32 	%rhs, %r1565, 2;
	add.u32 	%r1613, %lhs, %rhs;
	}
	xor.b32  	%r1614, %r119, %r610;
	add.s32 	%r1615, %r1545, %r1614;
	xor.b32  	%r1616, %r119, %r611;
	add.s32 	%r1617, %r1544, %r1616;
	xor.b32  	%r1618, %r119, %r612;
	add.s32 	%r1619, %r1543, %r1618;
	xor.b32  	%r1620, %r119, %r613;
	add.s32 	%r1621, %r1542, %r1620;
	xor.b32  	%r1622, %r1598, %r1613;
	xor.b32  	%r1623, %r1601, %r1612;
	xor.b32  	%r1624, %r1604, %r1611;
	xor.b32  	%r1625, %r1607, %r1610;
	xor.b32  	%r1626, %r1625, %r1573;
	xor.b32  	%r1627, %r1624, %r1572;
	xor.b32  	%r1628, %r1623, %r1571;
	xor.b32  	%r1629, %r1622, %r1570;
	add.s32 	%r1630, %r1621, %r1629;
	add.s32 	%r1631, %r1619, %r1628;
	add.s32 	%r1632, %r1617, %r1627;
	add.s32 	%r1633, %r1615, %r1626;
	add.s32 	%r1634, %r1609, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1634, 5;
	shr.b32 	%rhs, %r1634, 27;
	add.u32 	%r1635, %lhs, %rhs;
	}
	add.s32 	%r1636, %r1633, %r1635;
	add.s32 	%r1637, %r1606, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1637, 5;
	shr.b32 	%rhs, %r1637, 27;
	add.u32 	%r1638, %lhs, %rhs;
	}
	add.s32 	%r1639, %r1632, %r1638;
	add.s32 	%r1640, %r1603, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1640, 5;
	shr.b32 	%rhs, %r1640, 27;
	add.u32 	%r1641, %lhs, %rhs;
	}
	add.s32 	%r1642, %r1631, %r1641;
	add.s32 	%r1643, %r1600, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1643, 5;
	shr.b32 	%rhs, %r1643, 27;
	add.u32 	%r1644, %lhs, %rhs;
	}
	add.s32 	%r1645, %r1630, %r1644;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1598, 30;
	shr.b32 	%rhs, %r1598, 2;
	add.u32 	%r1646, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1601, 30;
	shr.b32 	%rhs, %r1601, 2;
	add.u32 	%r1647, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1604, 30;
	shr.b32 	%rhs, %r1604, 2;
	add.u32 	%r1648, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1607, 30;
	shr.b32 	%rhs, %r1607, 2;
	add.u32 	%r1649, %lhs, %rhs;
	}
	xor.b32  	%r1650, %r123, %r597;
	xor.b32  	%r1651, %r1650, %r601;
	add.s32 	%r1652, %r1570, %r1651;
	xor.b32  	%r1653, %r123, %r596;
	xor.b32  	%r1654, %r1653, %r600;
	add.s32 	%r1655, %r1571, %r1654;
	xor.b32  	%r1656, %r123, %r595;
	xor.b32  	%r1657, %r1656, %r599;
	add.s32 	%r1658, %r1572, %r1657;
	xor.b32  	%r1659, %r123, %r594;
	xor.b32  	%r1660, %r1659, %r598;
	add.s32 	%r1661, %r1573, %r1660;
	xor.b32  	%r1662, %r1634, %r1649;
	xor.b32  	%r1663, %r1637, %r1648;
	xor.b32  	%r1664, %r1640, %r1647;
	xor.b32  	%r1665, %r1643, %r1646;
	xor.b32  	%r1666, %r1665, %r1613;
	xor.b32  	%r1667, %r1664, %r1612;
	xor.b32  	%r1668, %r1663, %r1611;
	xor.b32  	%r1669, %r1662, %r1610;
	add.s32 	%r1670, %r1661, %r1669;
	add.s32 	%r1671, %r1658, %r1668;
	add.s32 	%r1672, %r1655, %r1667;
	add.s32 	%r1673, %r1652, %r1666;
	add.s32 	%r1674, %r1645, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1674, 5;
	shr.b32 	%rhs, %r1674, 27;
	add.u32 	%r1675, %lhs, %rhs;
	}
	add.s32 	%r1676, %r1673, %r1675;
	add.s32 	%r1677, %r1642, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1677, 5;
	shr.b32 	%rhs, %r1677, 27;
	add.u32 	%r1678, %lhs, %rhs;
	}
	add.s32 	%r1679, %r1672, %r1678;
	add.s32 	%r1680, %r1639, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1680, 5;
	shr.b32 	%rhs, %r1680, 27;
	add.u32 	%r1681, %lhs, %rhs;
	}
	add.s32 	%r1682, %r1671, %r1681;
	add.s32 	%r1683, %r1636, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1683, 5;
	shr.b32 	%rhs, %r1683, 27;
	add.u32 	%r1684, %lhs, %rhs;
	}
	add.s32 	%r1685, %r1670, %r1684;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1643, 30;
	shr.b32 	%rhs, %r1643, 2;
	add.u32 	%r1686, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1640, 30;
	shr.b32 	%rhs, %r1640, 2;
	add.u32 	%r1687, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1637, 30;
	shr.b32 	%rhs, %r1637, 2;
	add.u32 	%r1688, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1634, 30;
	shr.b32 	%rhs, %r1634, 2;
	add.u32 	%r1689, %lhs, %rhs;
	}
	xor.b32  	%r1690, %r1683, %r1689;
	xor.b32  	%r1691, %r1680, %r1688;
	xor.b32  	%r1692, %r1677, %r1687;
	xor.b32  	%r1693, %r1674, %r1686;
	xor.b32  	%r1694, %r1693, %r1646;
	xor.b32  	%r1695, %r1692, %r1647;
	xor.b32  	%r1696, %r1691, %r1648;
	xor.b32  	%r1697, %r1690, %r1649;
	add.s32 	%r1698, %r1613, %r127;
	add.s32 	%r1699, %r1612, %r127;
	add.s32 	%r1700, %r1611, %r127;
	add.s32 	%r1701, %r1610, %r127;
	add.s32 	%r1702, %r1701, %r1697;
	add.s32 	%r1703, %r1700, %r1696;
	add.s32 	%r1704, %r1699, %r1695;
	add.s32 	%r1705, %r1698, %r1694;
	add.s32 	%r1706, %r1685, 1859775393;
	add.s32 	%r1707, %r1682, 1859775393;
	add.s32 	%r1708, %r1679, 1859775393;
	add.s32 	%r1709, %r1676, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1706, 5;
	shr.b32 	%rhs, %r1706, 27;
	add.u32 	%r1710, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1707, 5;
	shr.b32 	%rhs, %r1707, 27;
	add.u32 	%r1711, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1708, 5;
	shr.b32 	%rhs, %r1708, 27;
	add.u32 	%r1712, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1709, 5;
	shr.b32 	%rhs, %r1709, 27;
	add.u32 	%r1713, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1674, 30;
	shr.b32 	%rhs, %r1674, 2;
	add.u32 	%r1714, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1677, 30;
	shr.b32 	%rhs, %r1677, 2;
	add.u32 	%r1715, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1680, 30;
	shr.b32 	%rhs, %r1680, 2;
	add.u32 	%r1716, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1683, 30;
	shr.b32 	%rhs, %r1683, 2;
	add.u32 	%r1717, %lhs, %rhs;
	}
	xor.b32  	%r1718, %r131, %r310;
	add.s32 	%r1719, %r1646, %r1718;
	xor.b32  	%r1720, %r131, %r309;
	add.s32 	%r1721, %r1647, %r1720;
	xor.b32  	%r1722, %r131, %r308;
	add.s32 	%r1723, %r1648, %r1722;
	xor.b32  	%r1724, %r131, %r307;
	add.s32 	%r1725, %r1649, %r1724;
	xor.b32  	%r1726, %r1706, %r1717;
	xor.b32  	%r1727, %r1707, %r1716;
	xor.b32  	%r1728, %r1708, %r1715;
	xor.b32  	%r1729, %r1709, %r1714;
	xor.b32  	%r1730, %r1729, %r1686;
	xor.b32  	%r1731, %r1728, %r1687;
	xor.b32  	%r1732, %r1727, %r1688;
	xor.b32  	%r1733, %r1726, %r1689;
	add.s32 	%r1734, %r1725, %r1733;
	add.s32 	%r1735, %r1723, %r1732;
	add.s32 	%r1736, %r1721, %r1731;
	add.s32 	%r1737, %r1719, %r1730;
	add.s32 	%r1738, %r1705, %r1713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1738, 5;
	shr.b32 	%rhs, %r1738, 27;
	add.u32 	%r1739, %lhs, %rhs;
	}
	add.s32 	%r1740, %r1737, %r1739;
	add.s32 	%r1741, %r1704, %r1712;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1741, 5;
	shr.b32 	%rhs, %r1741, 27;
	add.u32 	%r1742, %lhs, %rhs;
	}
	add.s32 	%r1743, %r1736, %r1742;
	add.s32 	%r1744, %r1703, %r1711;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1744, 5;
	shr.b32 	%rhs, %r1744, 27;
	add.u32 	%r1745, %lhs, %rhs;
	}
	add.s32 	%r1746, %r1735, %r1745;
	add.s32 	%r1747, %r1702, %r1710;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1747, 5;
	shr.b32 	%rhs, %r1747, 27;
	add.u32 	%r1748, %lhs, %rhs;
	}
	add.s32 	%r1749, %r1734, %r1748;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1706, 30;
	shr.b32 	%rhs, %r1706, 2;
	add.u32 	%r1750, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1707, 30;
	shr.b32 	%rhs, %r1707, 2;
	add.u32 	%r1751, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1708, 30;
	shr.b32 	%rhs, %r1708, 2;
	add.u32 	%r1752, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1709, 30;
	shr.b32 	%rhs, %r1709, 2;
	add.u32 	%r1753, %lhs, %rhs;
	}
	xor.b32  	%r1754, %r135, %r602;
	add.s32 	%r1755, %r1689, %r1754;
	xor.b32  	%r1756, %r135, %r603;
	add.s32 	%r1757, %r1688, %r1756;
	xor.b32  	%r1758, %r135, %r604;
	add.s32 	%r1759, %r1687, %r1758;
	xor.b32  	%r1760, %r135, %r605;
	add.s32 	%r1761, %r1686, %r1760;
	xor.b32  	%r1762, %r1738, %r1753;
	xor.b32  	%r1763, %r1741, %r1752;
	xor.b32  	%r1764, %r1744, %r1751;
	xor.b32  	%r1765, %r1747, %r1750;
	xor.b32  	%r1766, %r1765, %r1717;
	xor.b32  	%r1767, %r1764, %r1716;
	xor.b32  	%r1768, %r1763, %r1715;
	xor.b32  	%r1769, %r1762, %r1714;
	add.s32 	%r1770, %r1761, %r1769;
	add.s32 	%r1771, %r1759, %r1768;
	add.s32 	%r1772, %r1757, %r1767;
	add.s32 	%r1773, %r1755, %r1766;
	add.s32 	%r1774, %r1749, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1774, 5;
	shr.b32 	%rhs, %r1774, 27;
	add.u32 	%r1775, %lhs, %rhs;
	}
	add.s32 	%r1776, %r1773, %r1775;
	add.s32 	%r1777, %r1746, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1777, 5;
	shr.b32 	%rhs, %r1777, 27;
	add.u32 	%r1778, %lhs, %rhs;
	}
	add.s32 	%r1779, %r1772, %r1778;
	add.s32 	%r1780, %r1743, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1780, 5;
	shr.b32 	%rhs, %r1780, 27;
	add.u32 	%r1781, %lhs, %rhs;
	}
	add.s32 	%r1782, %r1771, %r1781;
	add.s32 	%r1783, %r1740, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1783, 5;
	shr.b32 	%rhs, %r1783, 27;
	add.u32 	%r1784, %lhs, %rhs;
	}
	add.s32 	%r1785, %r1770, %r1784;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1738, 30;
	shr.b32 	%rhs, %r1738, 2;
	add.u32 	%r1786, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1741, 30;
	shr.b32 	%rhs, %r1741, 2;
	add.u32 	%r1787, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1744, 30;
	shr.b32 	%rhs, %r1744, 2;
	add.u32 	%r1788, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1747, 30;
	shr.b32 	%rhs, %r1747, 2;
	add.u32 	%r1789, %lhs, %rhs;
	}
	xor.b32  	%r1790, %r139, %r646;
	add.s32 	%r1791, %r1714, %r1790;
	xor.b32  	%r1792, %r139, %r647;
	add.s32 	%r1793, %r1715, %r1792;
	xor.b32  	%r1794, %r139, %r648;
	add.s32 	%r1795, %r1716, %r1794;
	xor.b32  	%r1796, %r139, %r649;
	add.s32 	%r1797, %r1717, %r1796;
	xor.b32  	%r1798, %r1774, %r1789;
	xor.b32  	%r1799, %r1777, %r1788;
	xor.b32  	%r1800, %r1780, %r1787;
	xor.b32  	%r1801, %r1783, %r1786;
	xor.b32  	%r1802, %r1801, %r1753;
	xor.b32  	%r1803, %r1800, %r1752;
	xor.b32  	%r1804, %r1799, %r1751;
	xor.b32  	%r1805, %r1798, %r1750;
	add.s32 	%r1806, %r1797, %r1805;
	add.s32 	%r1807, %r1795, %r1804;
	add.s32 	%r1808, %r1793, %r1803;
	add.s32 	%r1809, %r1791, %r1802;
	add.s32 	%r1810, %r1785, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1810, 5;
	shr.b32 	%rhs, %r1810, 27;
	add.u32 	%r1811, %lhs, %rhs;
	}
	add.s32 	%r1812, %r1809, %r1811;
	add.s32 	%r1813, %r1782, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1813, 5;
	shr.b32 	%rhs, %r1813, 27;
	add.u32 	%r1814, %lhs, %rhs;
	}
	add.s32 	%r1815, %r1808, %r1814;
	add.s32 	%r1816, %r1779, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1816, 5;
	shr.b32 	%rhs, %r1816, 27;
	add.u32 	%r1817, %lhs, %rhs;
	}
	add.s32 	%r1818, %r1807, %r1817;
	add.s32 	%r1819, %r1776, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1819, 5;
	shr.b32 	%rhs, %r1819, 27;
	add.u32 	%r1820, %lhs, %rhs;
	}
	add.s32 	%r1821, %r1806, %r1820;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1774, 30;
	shr.b32 	%rhs, %r1774, 2;
	add.u32 	%r1822, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1777, 30;
	shr.b32 	%rhs, %r1777, 2;
	add.u32 	%r1823, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1780, 30;
	shr.b32 	%rhs, %r1780, 2;
	add.u32 	%r1824, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1783, 30;
	shr.b32 	%rhs, %r1783, 2;
	add.u32 	%r1825, %lhs, %rhs;
	}
	xor.b32  	%r1826, %r143, %r311;
	add.s32 	%r1827, %r1750, %r1826;
	xor.b32  	%r1828, %r143, %r312;
	add.s32 	%r1829, %r1751, %r1828;
	xor.b32  	%r1830, %r143, %r313;
	add.s32 	%r1831, %r1752, %r1830;
	xor.b32  	%r1832, %r143, %r314;
	add.s32 	%r1833, %r1753, %r1832;
	xor.b32  	%r1834, %r1810, %r1825;
	xor.b32  	%r1835, %r1813, %r1824;
	xor.b32  	%r1836, %r1816, %r1823;
	xor.b32  	%r1837, %r1819, %r1822;
	xor.b32  	%r1838, %r1837, %r1789;
	xor.b32  	%r1839, %r1836, %r1788;
	xor.b32  	%r1840, %r1835, %r1787;
	xor.b32  	%r1841, %r1834, %r1786;
	add.s32 	%r1842, %r1833, %r1841;
	add.s32 	%r1843, %r1831, %r1840;
	add.s32 	%r1844, %r1829, %r1839;
	add.s32 	%r1845, %r1827, %r1838;
	add.s32 	%r1846, %r1821, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1846, 5;
	shr.b32 	%rhs, %r1846, 27;
	add.u32 	%r1847, %lhs, %rhs;
	}
	add.s32 	%r1848, %r1845, %r1847;
	add.s32 	%r1849, %r1818, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1849, 5;
	shr.b32 	%rhs, %r1849, 27;
	add.u32 	%r1850, %lhs, %rhs;
	}
	add.s32 	%r1851, %r1844, %r1850;
	add.s32 	%r1852, %r1815, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1852, 5;
	shr.b32 	%rhs, %r1852, 27;
	add.u32 	%r1853, %lhs, %rhs;
	}
	add.s32 	%r1854, %r1843, %r1853;
	add.s32 	%r1855, %r1812, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1855, 5;
	shr.b32 	%rhs, %r1855, 27;
	add.u32 	%r1856, %lhs, %rhs;
	}
	add.s32 	%r1857, %r1842, %r1856;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1810, 30;
	shr.b32 	%rhs, %r1810, 2;
	add.u32 	%r1858, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1813, 30;
	shr.b32 	%rhs, %r1813, 2;
	add.u32 	%r1859, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1816, 30;
	shr.b32 	%rhs, %r1816, 2;
	add.u32 	%r1860, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1819, 30;
	shr.b32 	%rhs, %r1819, 2;
	add.u32 	%r1861, %lhs, %rhs;
	}
	xor.b32  	%r1862, %r147, %r605;
	add.s32 	%r1863, %r1786, %r1862;
	xor.b32  	%r1864, %r147, %r604;
	add.s32 	%r1865, %r1787, %r1864;
	xor.b32  	%r1866, %r147, %r603;
	add.s32 	%r1867, %r1788, %r1866;
	xor.b32  	%r1868, %r147, %r602;
	add.s32 	%r1869, %r1789, %r1868;
	xor.b32  	%r1870, %r1846, %r1861;
	xor.b32  	%r1871, %r1849, %r1860;
	xor.b32  	%r1872, %r1852, %r1859;
	xor.b32  	%r1873, %r1855, %r1858;
	xor.b32  	%r1874, %r1873, %r1825;
	xor.b32  	%r1875, %r1872, %r1824;
	xor.b32  	%r1876, %r1871, %r1823;
	xor.b32  	%r1877, %r1870, %r1822;
	add.s32 	%r1878, %r1869, %r1877;
	add.s32 	%r1879, %r1867, %r1876;
	add.s32 	%r1880, %r1865, %r1875;
	add.s32 	%r1881, %r1863, %r1874;
	add.s32 	%r1882, %r1857, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1882, 5;
	shr.b32 	%rhs, %r1882, 27;
	add.u32 	%r1883, %lhs, %rhs;
	}
	add.s32 	%r1884, %r1881, %r1883;
	add.s32 	%r1885, %r1854, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1885, 5;
	shr.b32 	%rhs, %r1885, 27;
	add.u32 	%r1886, %lhs, %rhs;
	}
	add.s32 	%r1887, %r1880, %r1886;
	add.s32 	%r1888, %r1851, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1888, 5;
	shr.b32 	%rhs, %r1888, 27;
	add.u32 	%r1889, %lhs, %rhs;
	}
	add.s32 	%r1890, %r1879, %r1889;
	add.s32 	%r1891, %r1848, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1891, 5;
	shr.b32 	%rhs, %r1891, 27;
	add.u32 	%r1892, %lhs, %rhs;
	}
	add.s32 	%r1893, %r1878, %r1892;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1855, 30;
	shr.b32 	%rhs, %r1855, 2;
	add.u32 	%r1894, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1852, 30;
	shr.b32 	%rhs, %r1852, 2;
	add.u32 	%r1895, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1849, 30;
	shr.b32 	%rhs, %r1849, 2;
	add.u32 	%r1896, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1846, 30;
	shr.b32 	%rhs, %r1846, 2;
	add.u32 	%r1897, %lhs, %rhs;
	}
	xor.b32  	%r1898, %r1891, %r1897;
	xor.b32  	%r1899, %r1888, %r1896;
	xor.b32  	%r1900, %r1885, %r1895;
	xor.b32  	%r1901, %r1882, %r1894;
	xor.b32  	%r1902, %r1901, %r1858;
	xor.b32  	%r1903, %r1900, %r1859;
	xor.b32  	%r1904, %r1899, %r1860;
	xor.b32  	%r1905, %r1898, %r1861;
	add.s32 	%r1906, %r1825, %r3619;
	add.s32 	%r1907, %r1824, %r3619;
	add.s32 	%r1908, %r1823, %r3619;
	add.s32 	%r1909, %r1822, %r3619;
	add.s32 	%r1910, %r1909, %r1905;
	add.s32 	%r1911, %r1908, %r1904;
	add.s32 	%r1912, %r1907, %r1903;
	add.s32 	%r1913, %r1906, %r1902;
	add.s32 	%r1914, %r1893, 1859775393;
	add.s32 	%r1915, %r1890, 1859775393;
	add.s32 	%r1916, %r1887, 1859775393;
	add.s32 	%r1917, %r1884, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1914, 5;
	shr.b32 	%rhs, %r1914, 27;
	add.u32 	%r1918, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1915, 5;
	shr.b32 	%rhs, %r1915, 27;
	add.u32 	%r1919, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1916, 5;
	shr.b32 	%rhs, %r1916, 27;
	add.u32 	%r1920, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1917, 5;
	shr.b32 	%rhs, %r1917, 27;
	add.u32 	%r1921, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1891, 30;
	shr.b32 	%rhs, %r1891, 2;
	add.u32 	%r1922, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1888, 30;
	shr.b32 	%rhs, %r1888, 2;
	add.u32 	%r1923, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1885, 30;
	shr.b32 	%rhs, %r1885, 2;
	add.u32 	%r1924, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1882, 30;
	shr.b32 	%rhs, %r1882, 2;
	add.u32 	%r1925, %lhs, %rhs;
	}
	xor.b32  	%r1926, %r155, %r605;
	xor.b32  	%r1927, %r1926, %r617;
	add.s32 	%r1928, %r1858, %r1927;
	xor.b32  	%r1929, %r155, %r604;
	xor.b32  	%r1930, %r1929, %r616;
	add.s32 	%r1931, %r1859, %r1930;
	xor.b32  	%r1932, %r155, %r603;
	xor.b32  	%r1933, %r1932, %r615;
	add.s32 	%r1934, %r1860, %r1933;
	xor.b32  	%r1935, %r155, %r602;
	xor.b32  	%r1936, %r1935, %r614;
	add.s32 	%r1937, %r1861, %r1936;
	xor.b32  	%r1938, %r1917, %r1894;
	xor.b32  	%r1939, %r1916, %r1895;
	xor.b32  	%r1940, %r1915, %r1896;
	xor.b32  	%r1941, %r1914, %r1897;
	xor.b32  	%r1942, %r1917, %r1925;
	xor.b32  	%r1943, %r1916, %r1924;
	xor.b32  	%r1944, %r1915, %r1923;
	xor.b32  	%r1945, %r1914, %r1922;
	and.b32  	%r1946, %r1945, %r1941;
	and.b32  	%r1947, %r1944, %r1940;
	and.b32  	%r1948, %r1943, %r1939;
	and.b32  	%r1949, %r1942, %r1938;
	xor.b32  	%r1950, %r1949, %r1917;
	xor.b32  	%r1951, %r1948, %r1916;
	xor.b32  	%r1952, %r1947, %r1915;
	xor.b32  	%r1953, %r1946, %r1914;
	add.s32 	%r1954, %r1937, %r1953;
	add.s32 	%r1955, %r1934, %r1952;
	add.s32 	%r1956, %r1931, %r1951;
	add.s32 	%r1957, %r1928, %r1950;
	add.s32 	%r1958, %r1913, %r1921;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1958, 5;
	shr.b32 	%rhs, %r1958, 27;
	add.u32 	%r1959, %lhs, %rhs;
	}
	add.s32 	%r1960, %r1957, %r1959;
	add.s32 	%r1961, %r1912, %r1920;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1961, 5;
	shr.b32 	%rhs, %r1961, 27;
	add.u32 	%r1962, %lhs, %rhs;
	}
	add.s32 	%r1963, %r1956, %r1962;
	add.s32 	%r1964, %r1911, %r1919;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1964, 5;
	shr.b32 	%rhs, %r1964, 27;
	add.u32 	%r1965, %lhs, %rhs;
	}
	add.s32 	%r1966, %r1955, %r1965;
	add.s32 	%r1967, %r1910, %r1918;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1967, 5;
	shr.b32 	%rhs, %r1967, 27;
	add.u32 	%r1968, %lhs, %rhs;
	}
	add.s32 	%r1969, %r1954, %r1968;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1914, 30;
	shr.b32 	%rhs, %r1914, 2;
	add.u32 	%r1970, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1915, 30;
	shr.b32 	%rhs, %r1915, 2;
	add.u32 	%r1971, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1916, 30;
	shr.b32 	%rhs, %r1916, 2;
	add.u32 	%r1972, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1917, 30;
	shr.b32 	%rhs, %r1917, 2;
	add.u32 	%r1973, %lhs, %rhs;
	}
	xor.b32  	%r1974, %r1958, %r1925;
	xor.b32  	%r1975, %r1961, %r1924;
	xor.b32  	%r1976, %r1964, %r1923;
	xor.b32  	%r1977, %r1967, %r1922;
	xor.b32  	%r1978, %r1958, %r1973;
	xor.b32  	%r1979, %r1961, %r1972;
	xor.b32  	%r1980, %r1964, %r1971;
	xor.b32  	%r1981, %r1967, %r1970;
	and.b32  	%r1982, %r1981, %r1977;
	and.b32  	%r1983, %r1980, %r1976;
	and.b32  	%r1984, %r1979, %r1975;
	and.b32  	%r1985, %r1978, %r1974;
	xor.b32  	%r1986, %r1985, %r1958;
	xor.b32  	%r1987, %r1984, %r1961;
	xor.b32  	%r1988, %r1983, %r1964;
	xor.b32  	%r1989, %r1982, %r1967;
	add.s32 	%r1990, %r1894, %r3620;
	add.s32 	%r1991, %r1895, %r3620;
	add.s32 	%r1992, %r1896, %r3620;
	add.s32 	%r1993, %r1897, %r3620;
	add.s32 	%r1994, %r1993, %r1989;
	add.s32 	%r1995, %r1992, %r1988;
	add.s32 	%r1996, %r1991, %r1987;
	add.s32 	%r1997, %r1990, %r1986;
	add.s32 	%r1998, %r1969, -1894007588;
	add.s32 	%r1999, %r1966, -1894007588;
	add.s32 	%r2000, %r1963, -1894007588;
	add.s32 	%r2001, %r1960, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1998, 5;
	shr.b32 	%rhs, %r1998, 27;
	add.u32 	%r2002, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1999, 5;
	shr.b32 	%rhs, %r1999, 27;
	add.u32 	%r2003, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2000, 5;
	shr.b32 	%rhs, %r2000, 27;
	add.u32 	%r2004, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2001, 5;
	shr.b32 	%rhs, %r2001, 27;
	add.u32 	%r2005, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1967, 30;
	shr.b32 	%rhs, %r1967, 2;
	add.u32 	%r2006, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1964, 30;
	shr.b32 	%rhs, %r1964, 2;
	add.u32 	%r2007, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1961, 30;
	shr.b32 	%rhs, %r1961, 2;
	add.u32 	%r2008, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1958, 30;
	shr.b32 	%rhs, %r1958, 2;
	add.u32 	%r2009, %lhs, %rhs;
	}
	xor.b32  	%r2010, %r3621, %r613;
	xor.b32  	%r2011, %r2010, %r314;
	add.s32 	%r2012, %r1925, %r2011;
	xor.b32  	%r2013, %r3621, %r612;
	xor.b32  	%r2014, %r2013, %r313;
	add.s32 	%r2015, %r1924, %r2014;
	xor.b32  	%r2016, %r3621, %r611;
	xor.b32  	%r2017, %r2016, %r312;
	add.s32 	%r2018, %r1923, %r2017;
	xor.b32  	%r2019, %r3621, %r610;
	xor.b32  	%r2020, %r2019, %r311;
	add.s32 	%r2021, %r1922, %r2020;
	xor.b32  	%r2022, %r2001, %r1973;
	xor.b32  	%r2023, %r2000, %r1972;
	xor.b32  	%r2024, %r1999, %r1971;
	xor.b32  	%r2025, %r1998, %r1970;
	xor.b32  	%r2026, %r2001, %r2009;
	xor.b32  	%r2027, %r2000, %r2008;
	xor.b32  	%r2028, %r1999, %r2007;
	xor.b32  	%r2029, %r1998, %r2006;
	and.b32  	%r2030, %r2029, %r2025;
	and.b32  	%r2031, %r2028, %r2024;
	and.b32  	%r2032, %r2027, %r2023;
	and.b32  	%r2033, %r2026, %r2022;
	xor.b32  	%r2034, %r2033, %r2001;
	xor.b32  	%r2035, %r2032, %r2000;
	xor.b32  	%r2036, %r2031, %r1999;
	xor.b32  	%r2037, %r2030, %r1998;
	add.s32 	%r2038, %r2021, %r2037;
	add.s32 	%r2039, %r2018, %r2036;
	add.s32 	%r2040, %r2015, %r2035;
	add.s32 	%r2041, %r2012, %r2034;
	add.s32 	%r2042, %r1997, %r2005;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2042, 5;
	shr.b32 	%rhs, %r2042, 27;
	add.u32 	%r2043, %lhs, %rhs;
	}
	add.s32 	%r2044, %r2041, %r2043;
	add.s32 	%r2045, %r1996, %r2004;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2045, 5;
	shr.b32 	%rhs, %r2045, 27;
	add.u32 	%r2046, %lhs, %rhs;
	}
	add.s32 	%r2047, %r2040, %r2046;
	add.s32 	%r2048, %r1995, %r2003;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2048, 5;
	shr.b32 	%rhs, %r2048, 27;
	add.u32 	%r2049, %lhs, %rhs;
	}
	add.s32 	%r2050, %r2039, %r2049;
	add.s32 	%r2051, %r1994, %r2002;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2051, 5;
	shr.b32 	%rhs, %r2051, 27;
	add.u32 	%r2052, %lhs, %rhs;
	}
	add.s32 	%r2053, %r2038, %r2052;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2001, 30;
	shr.b32 	%rhs, %r2001, 2;
	add.u32 	%r2054, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2000, 30;
	shr.b32 	%rhs, %r2000, 2;
	add.u32 	%r2055, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1999, 30;
	shr.b32 	%rhs, %r1999, 2;
	add.u32 	%r2056, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1998, 30;
	shr.b32 	%rhs, %r1998, 2;
	add.u32 	%r2057, %lhs, %rhs;
	}
	xor.b32  	%r2058, %r3623, %r621;
	add.s32 	%r2059, %r1970, %r2058;
	xor.b32  	%r2060, %r3623, %r620;
	add.s32 	%r2061, %r1971, %r2060;
	xor.b32  	%r2062, %r3623, %r619;
	add.s32 	%r2063, %r1972, %r2062;
	xor.b32  	%r2064, %r3623, %r618;
	add.s32 	%r2065, %r1973, %r2064;
	xor.b32  	%r2066, %r2051, %r2006;
	xor.b32  	%r2067, %r2048, %r2007;
	xor.b32  	%r2068, %r2045, %r2008;
	xor.b32  	%r2069, %r2042, %r2009;
	xor.b32  	%r2070, %r2051, %r2057;
	xor.b32  	%r2071, %r2048, %r2056;
	xor.b32  	%r2072, %r2045, %r2055;
	xor.b32  	%r2073, %r2042, %r2054;
	and.b32  	%r2074, %r2073, %r2069;
	and.b32  	%r2075, %r2072, %r2068;
	and.b32  	%r2076, %r2071, %r2067;
	and.b32  	%r2077, %r2070, %r2066;
	xor.b32  	%r2078, %r2077, %r2051;
	xor.b32  	%r2079, %r2076, %r2048;
	xor.b32  	%r2080, %r2075, %r2045;
	xor.b32  	%r2081, %r2074, %r2042;
	add.s32 	%r2082, %r2065, %r2081;
	add.s32 	%r2083, %r2063, %r2080;
	add.s32 	%r2084, %r2061, %r2079;
	add.s32 	%r2085, %r2059, %r2078;
	add.s32 	%r2086, %r2053, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2086, 5;
	shr.b32 	%rhs, %r2086, 27;
	add.u32 	%r2087, %lhs, %rhs;
	}
	add.s32 	%r2088, %r2085, %r2087;
	add.s32 	%r2089, %r2050, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2089, 5;
	shr.b32 	%rhs, %r2089, 27;
	add.u32 	%r2090, %lhs, %rhs;
	}
	add.s32 	%r2091, %r2084, %r2090;
	add.s32 	%r2092, %r2047, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2092, 5;
	shr.b32 	%rhs, %r2092, 27;
	add.u32 	%r2093, %lhs, %rhs;
	}
	add.s32 	%r2094, %r2083, %r2093;
	add.s32 	%r2095, %r2044, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2095, 5;
	shr.b32 	%rhs, %r2095, 27;
	add.u32 	%r2096, %lhs, %rhs;
	}
	add.s32 	%r2097, %r2082, %r2096;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2051, 30;
	shr.b32 	%rhs, %r2051, 2;
	add.u32 	%r2098, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2048, 30;
	shr.b32 	%rhs, %r2048, 2;
	add.u32 	%r2099, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2045, 30;
	shr.b32 	%rhs, %r2045, 2;
	add.u32 	%r2100, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2042, 30;
	shr.b32 	%rhs, %r2042, 2;
	add.u32 	%r2101, %lhs, %rhs;
	}
	xor.b32  	%r2102, %r3625, %r601;
	xor.b32  	%r2103, %r2102, %r613;
	xor.b32  	%r2104, %r2103, %r310;
	add.s32 	%r2105, %r2009, %r2104;
	xor.b32  	%r2106, %r3625, %r600;
	xor.b32  	%r2107, %r2106, %r612;
	xor.b32  	%r2108, %r2107, %r309;
	add.s32 	%r2109, %r2008, %r2108;
	xor.b32  	%r2110, %r3625, %r599;
	xor.b32  	%r2111, %r2110, %r611;
	xor.b32  	%r2112, %r2111, %r308;
	add.s32 	%r2113, %r2007, %r2112;
	xor.b32  	%r2114, %r3625, %r598;
	xor.b32  	%r2115, %r2114, %r610;
	xor.b32  	%r2116, %r2115, %r307;
	add.s32 	%r2117, %r2006, %r2116;
	xor.b32  	%r2118, %r2095, %r2054;
	xor.b32  	%r2119, %r2092, %r2055;
	xor.b32  	%r2120, %r2089, %r2056;
	xor.b32  	%r2121, %r2086, %r2057;
	xor.b32  	%r2122, %r2095, %r2101;
	xor.b32  	%r2123, %r2092, %r2100;
	xor.b32  	%r2124, %r2089, %r2099;
	xor.b32  	%r2125, %r2086, %r2098;
	and.b32  	%r2126, %r2125, %r2121;
	and.b32  	%r2127, %r2124, %r2120;
	and.b32  	%r2128, %r2123, %r2119;
	and.b32  	%r2129, %r2122, %r2118;
	xor.b32  	%r2130, %r2129, %r2095;
	xor.b32  	%r2131, %r2128, %r2092;
	xor.b32  	%r2132, %r2127, %r2089;
	xor.b32  	%r2133, %r2126, %r2086;
	add.s32 	%r2134, %r2117, %r2133;
	add.s32 	%r2135, %r2113, %r2132;
	add.s32 	%r2136, %r2109, %r2131;
	add.s32 	%r2137, %r2105, %r2130;
	add.s32 	%r2138, %r2097, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2138, 5;
	shr.b32 	%rhs, %r2138, 27;
	add.u32 	%r2139, %lhs, %rhs;
	}
	add.s32 	%r2140, %r2137, %r2139;
	add.s32 	%r2141, %r2094, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2141, 5;
	shr.b32 	%rhs, %r2141, 27;
	add.u32 	%r2142, %lhs, %rhs;
	}
	add.s32 	%r2143, %r2136, %r2142;
	add.s32 	%r2144, %r2091, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2144, 5;
	shr.b32 	%rhs, %r2144, 27;
	add.u32 	%r2145, %lhs, %rhs;
	}
	add.s32 	%r2146, %r2135, %r2145;
	add.s32 	%r2147, %r2088, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2147, 5;
	shr.b32 	%rhs, %r2147, 27;
	add.u32 	%r2148, %lhs, %rhs;
	}
	add.s32 	%r2149, %r2134, %r2148;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2086, 30;
	shr.b32 	%rhs, %r2086, 2;
	add.u32 	%r2150, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2089, 30;
	shr.b32 	%rhs, %r2089, 2;
	add.u32 	%r2151, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2092, 30;
	shr.b32 	%rhs, %r2092, 2;
	add.u32 	%r2152, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2095, 30;
	shr.b32 	%rhs, %r2095, 2;
	add.u32 	%r2153, %lhs, %rhs;
	}
	xor.b32  	%r2154, %r2138, %r2101;
	xor.b32  	%r2155, %r2141, %r2100;
	xor.b32  	%r2156, %r2144, %r2099;
	xor.b32  	%r2157, %r2147, %r2098;
	xor.b32  	%r2158, %r2138, %r2153;
	xor.b32  	%r2159, %r2141, %r2152;
	xor.b32  	%r2160, %r2144, %r2151;
	xor.b32  	%r2161, %r2147, %r2150;
	and.b32  	%r2162, %r2161, %r2157;
	and.b32  	%r2163, %r2160, %r2156;
	and.b32  	%r2164, %r2159, %r2155;
	and.b32  	%r2165, %r2158, %r2154;
	xor.b32  	%r2166, %r2165, %r2138;
	xor.b32  	%r2167, %r2164, %r2141;
	xor.b32  	%r2168, %r2163, %r2144;
	xor.b32  	%r2169, %r2162, %r2147;
	add.s32 	%r2170, %r2054, %r175;
	add.s32 	%r2171, %r2055, %r175;
	add.s32 	%r2172, %r2056, %r175;
	add.s32 	%r2173, %r2057, %r175;
	add.s32 	%r2174, %r2173, %r2169;
	add.s32 	%r2175, %r2172, %r2168;
	add.s32 	%r2176, %r2171, %r2167;
	add.s32 	%r2177, %r2170, %r2166;
	add.s32 	%r2178, %r2149, -1894007588;
	add.s32 	%r2179, %r2146, -1894007588;
	add.s32 	%r2180, %r2143, -1894007588;
	add.s32 	%r2181, %r2140, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2178, 5;
	shr.b32 	%rhs, %r2178, 27;
	add.u32 	%r2182, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2179, 5;
	shr.b32 	%rhs, %r2179, 27;
	add.u32 	%r2183, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2180, 5;
	shr.b32 	%rhs, %r2180, 27;
	add.u32 	%r2184, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2181, 5;
	shr.b32 	%rhs, %r2181, 27;
	add.u32 	%r2185, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2147, 30;
	shr.b32 	%rhs, %r2147, 2;
	add.u32 	%r2186, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2144, 30;
	shr.b32 	%rhs, %r2144, 2;
	add.u32 	%r2187, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2141, 30;
	shr.b32 	%rhs, %r2141, 2;
	add.u32 	%r2188, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2138, 30;
	shr.b32 	%rhs, %r2138, 2;
	add.u32 	%r2189, %lhs, %rhs;
	}
	xor.b32  	%r2190, %r179, %r605;
	xor.b32  	%r2191, %r2190, %r625;
	add.s32 	%r2192, %r2101, %r2191;
	xor.b32  	%r2193, %r179, %r604;
	xor.b32  	%r2194, %r2193, %r624;
	add.s32 	%r2195, %r2100, %r2194;
	xor.b32  	%r2196, %r179, %r603;
	xor.b32  	%r2197, %r2196, %r623;
	add.s32 	%r2198, %r2099, %r2197;
	xor.b32  	%r2199, %r179, %r602;
	xor.b32  	%r2200, %r2199, %r622;
	add.s32 	%r2201, %r2098, %r2200;
	xor.b32  	%r2202, %r2181, %r2153;
	xor.b32  	%r2203, %r2180, %r2152;
	xor.b32  	%r2204, %r2179, %r2151;
	xor.b32  	%r2205, %r2178, %r2150;
	xor.b32  	%r2206, %r2181, %r2189;
	xor.b32  	%r2207, %r2180, %r2188;
	xor.b32  	%r2208, %r2179, %r2187;
	xor.b32  	%r2209, %r2178, %r2186;
	and.b32  	%r2210, %r2209, %r2205;
	and.b32  	%r2211, %r2208, %r2204;
	and.b32  	%r2212, %r2207, %r2203;
	and.b32  	%r2213, %r2206, %r2202;
	xor.b32  	%r2214, %r2213, %r2181;
	xor.b32  	%r2215, %r2212, %r2180;
	xor.b32  	%r2216, %r2211, %r2179;
	xor.b32  	%r2217, %r2210, %r2178;
	add.s32 	%r2218, %r2201, %r2217;
	add.s32 	%r2219, %r2198, %r2216;
	add.s32 	%r2220, %r2195, %r2215;
	add.s32 	%r2221, %r2192, %r2214;
	add.s32 	%r2222, %r2177, %r2185;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2222, 5;
	shr.b32 	%rhs, %r2222, 27;
	add.u32 	%r2223, %lhs, %rhs;
	}
	add.s32 	%r2224, %r2221, %r2223;
	add.s32 	%r2225, %r2176, %r2184;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2225, 5;
	shr.b32 	%rhs, %r2225, 27;
	add.u32 	%r2226, %lhs, %rhs;
	}
	add.s32 	%r2227, %r2220, %r2226;
	add.s32 	%r2228, %r2175, %r2183;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2228, 5;
	shr.b32 	%rhs, %r2228, 27;
	add.u32 	%r2229, %lhs, %rhs;
	}
	add.s32 	%r2230, %r2219, %r2229;
	add.s32 	%r2231, %r2174, %r2182;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2231, 5;
	shr.b32 	%rhs, %r2231, 27;
	add.u32 	%r2232, %lhs, %rhs;
	}
	add.s32 	%r2233, %r2218, %r2232;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2181, 30;
	shr.b32 	%rhs, %r2181, 2;
	add.u32 	%r2234, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2180, 30;
	shr.b32 	%rhs, %r2180, 2;
	add.u32 	%r2235, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2179, 30;
	shr.b32 	%rhs, %r2179, 2;
	add.u32 	%r2236, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2178, 30;
	shr.b32 	%rhs, %r2178, 2;
	add.u32 	%r2237, %lhs, %rhs;
	}
	xor.b32  	%r2238, %r183, %r653;
	add.s32 	%r2239, %r2150, %r2238;
	xor.b32  	%r2240, %r183, %r652;
	add.s32 	%r2241, %r2151, %r2240;
	xor.b32  	%r2242, %r183, %r651;
	add.s32 	%r2243, %r2152, %r2242;
	xor.b32  	%r2244, %r183, %r650;
	add.s32 	%r2245, %r2153, %r2244;
	xor.b32  	%r2246, %r2231, %r2186;
	xor.b32  	%r2247, %r2228, %r2187;
	xor.b32  	%r2248, %r2225, %r2188;
	xor.b32  	%r2249, %r2222, %r2189;
	xor.b32  	%r2250, %r2231, %r2237;
	xor.b32  	%r2251, %r2228, %r2236;
	xor.b32  	%r2252, %r2225, %r2235;
	xor.b32  	%r2253, %r2222, %r2234;
	and.b32  	%r2254, %r2253, %r2249;
	and.b32  	%r2255, %r2252, %r2248;
	and.b32  	%r2256, %r2251, %r2247;
	and.b32  	%r2257, %r2250, %r2246;
	xor.b32  	%r2258, %r2257, %r2231;
	xor.b32  	%r2259, %r2256, %r2228;
	xor.b32  	%r2260, %r2255, %r2225;
	xor.b32  	%r2261, %r2254, %r2222;
	add.s32 	%r2262, %r2245, %r2261;
	add.s32 	%r2263, %r2243, %r2260;
	add.s32 	%r2264, %r2241, %r2259;
	add.s32 	%r2265, %r2239, %r2258;
	add.s32 	%r2266, %r2233, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2266, 5;
	shr.b32 	%rhs, %r2266, 27;
	add.u32 	%r2267, %lhs, %rhs;
	}
	add.s32 	%r2268, %r2265, %r2267;
	add.s32 	%r2269, %r2230, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2269, 5;
	shr.b32 	%rhs, %r2269, 27;
	add.u32 	%r2270, %lhs, %rhs;
	}
	add.s32 	%r2271, %r2264, %r2270;
	add.s32 	%r2272, %r2227, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2272, 5;
	shr.b32 	%rhs, %r2272, 27;
	add.u32 	%r2273, %lhs, %rhs;
	}
	add.s32 	%r2274, %r2263, %r2273;
	add.s32 	%r2275, %r2224, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2275, 5;
	shr.b32 	%rhs, %r2275, 27;
	add.u32 	%r2276, %lhs, %rhs;
	}
	add.s32 	%r2277, %r2262, %r2276;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2231, 30;
	shr.b32 	%rhs, %r2231, 2;
	add.u32 	%r2278, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2228, 30;
	shr.b32 	%rhs, %r2228, 2;
	add.u32 	%r2279, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2225, 30;
	shr.b32 	%rhs, %r2225, 2;
	add.u32 	%r2280, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2222, 30;
	shr.b32 	%rhs, %r2222, 2;
	add.u32 	%r2281, %lhs, %rhs;
	}
	xor.b32  	%r2282, %r187, %r601;
	xor.b32  	%r2283, %r2282, %r650;
	xor.b32  	%r2284, %r2283, %r609;
	xor.b32  	%r2285, %r2284, %r618;
	add.s32 	%r2286, %r2189, %r2285;
	xor.b32  	%r2287, %r187, %r600;
	xor.b32  	%r2288, %r2287, %r651;
	xor.b32  	%r2289, %r2288, %r608;
	xor.b32  	%r2290, %r2289, %r619;
	add.s32 	%r2291, %r2188, %r2290;
	xor.b32  	%r2292, %r187, %r599;
	xor.b32  	%r2293, %r2292, %r652;
	xor.b32  	%r2294, %r2293, %r607;
	xor.b32  	%r2295, %r2294, %r620;
	add.s32 	%r2296, %r2187, %r2295;
	xor.b32  	%r2297, %r187, %r598;
	xor.b32  	%r2298, %r2297, %r653;
	xor.b32  	%r2299, %r2298, %r606;
	xor.b32  	%r2300, %r2299, %r621;
	add.s32 	%r2301, %r2186, %r2300;
	xor.b32  	%r2302, %r2275, %r2234;
	xor.b32  	%r2303, %r2272, %r2235;
	xor.b32  	%r2304, %r2269, %r2236;
	xor.b32  	%r2305, %r2266, %r2237;
	xor.b32  	%r2306, %r2275, %r2281;
	xor.b32  	%r2307, %r2272, %r2280;
	xor.b32  	%r2308, %r2269, %r2279;
	xor.b32  	%r2309, %r2266, %r2278;
	and.b32  	%r2310, %r2309, %r2305;
	and.b32  	%r2311, %r2308, %r2304;
	and.b32  	%r2312, %r2307, %r2303;
	and.b32  	%r2313, %r2306, %r2302;
	xor.b32  	%r2314, %r2313, %r2275;
	xor.b32  	%r2315, %r2312, %r2272;
	xor.b32  	%r2316, %r2311, %r2269;
	xor.b32  	%r2317, %r2310, %r2266;
	add.s32 	%r2318, %r2301, %r2317;
	add.s32 	%r2319, %r2296, %r2316;
	add.s32 	%r2320, %r2291, %r2315;
	add.s32 	%r2321, %r2286, %r2314;
	add.s32 	%r2322, %r2277, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2322, 5;
	shr.b32 	%rhs, %r2322, 27;
	add.u32 	%r2323, %lhs, %rhs;
	}
	add.s32 	%r2324, %r2321, %r2323;
	add.s32 	%r2325, %r2274, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2325, 5;
	shr.b32 	%rhs, %r2325, 27;
	add.u32 	%r2326, %lhs, %rhs;
	}
	add.s32 	%r2327, %r2320, %r2326;
	add.s32 	%r2328, %r2271, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2328, 5;
	shr.b32 	%rhs, %r2328, 27;
	add.u32 	%r2329, %lhs, %rhs;
	}
	add.s32 	%r2330, %r2319, %r2329;
	add.s32 	%r2331, %r2268, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2331, 5;
	shr.b32 	%rhs, %r2331, 27;
	add.u32 	%r2332, %lhs, %rhs;
	}
	add.s32 	%r2333, %r2318, %r2332;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2275, 30;
	shr.b32 	%rhs, %r2275, 2;
	add.u32 	%r2334, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2272, 30;
	shr.b32 	%rhs, %r2272, 2;
	add.u32 	%r2335, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2269, 30;
	shr.b32 	%rhs, %r2269, 2;
	add.u32 	%r2336, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2266, 30;
	shr.b32 	%rhs, %r2266, 2;
	add.u32 	%r2337, %lhs, %rhs;
	}
	xor.b32  	%r2338, %r191, %r626;
	add.s32 	%r2339, %r2237, %r2338;
	xor.b32  	%r2340, %r191, %r627;
	add.s32 	%r2341, %r2236, %r2340;
	xor.b32  	%r2342, %r191, %r628;
	add.s32 	%r2343, %r2235, %r2342;
	xor.b32  	%r2344, %r191, %r629;
	add.s32 	%r2345, %r2234, %r2344;
	xor.b32  	%r2346, %r2331, %r2278;
	xor.b32  	%r2347, %r2328, %r2279;
	xor.b32  	%r2348, %r2325, %r2280;
	xor.b32  	%r2349, %r2322, %r2281;
	xor.b32  	%r2350, %r2331, %r2337;
	xor.b32  	%r2351, %r2328, %r2336;
	xor.b32  	%r2352, %r2325, %r2335;
	xor.b32  	%r2353, %r2322, %r2334;
	and.b32  	%r2354, %r2353, %r2349;
	and.b32  	%r2355, %r2352, %r2348;
	and.b32  	%r2356, %r2351, %r2347;
	and.b32  	%r2357, %r2350, %r2346;
	xor.b32  	%r2358, %r2357, %r2331;
	xor.b32  	%r2359, %r2356, %r2328;
	xor.b32  	%r2360, %r2355, %r2325;
	xor.b32  	%r2361, %r2354, %r2322;
	add.s32 	%r2362, %r2345, %r2361;
	add.s32 	%r2363, %r2343, %r2360;
	add.s32 	%r2364, %r2341, %r2359;
	add.s32 	%r2365, %r2339, %r2358;
	add.s32 	%r2366, %r2333, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2366, 5;
	shr.b32 	%rhs, %r2366, 27;
	add.u32 	%r2367, %lhs, %rhs;
	}
	add.s32 	%r2368, %r2365, %r2367;
	add.s32 	%r2369, %r2330, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2369, 5;
	shr.b32 	%rhs, %r2369, 27;
	add.u32 	%r2370, %lhs, %rhs;
	}
	add.s32 	%r2371, %r2364, %r2370;
	add.s32 	%r2372, %r2327, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2372, 5;
	shr.b32 	%rhs, %r2372, 27;
	add.u32 	%r2373, %lhs, %rhs;
	}
	add.s32 	%r2374, %r2363, %r2373;
	add.s32 	%r2375, %r2324, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2375, 5;
	shr.b32 	%rhs, %r2375, 27;
	add.u32 	%r2376, %lhs, %rhs;
	}
	add.s32 	%r2377, %r2362, %r2376;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2331, 30;
	shr.b32 	%rhs, %r2331, 2;
	add.u32 	%r2378, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2328, 30;
	shr.b32 	%rhs, %r2328, 2;
	add.u32 	%r2379, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2325, 30;
	shr.b32 	%rhs, %r2325, 2;
	add.u32 	%r2380, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2322, 30;
	shr.b32 	%rhs, %r2322, 2;
	add.u32 	%r2381, %lhs, %rhs;
	}
	xor.b32  	%r2382, %r195, %r314;
	add.s32 	%r2383, %r2281, %r2382;
	xor.b32  	%r2384, %r195, %r313;
	add.s32 	%r2385, %r2280, %r2384;
	xor.b32  	%r2386, %r195, %r312;
	add.s32 	%r2387, %r2279, %r2386;
	xor.b32  	%r2388, %r195, %r311;
	add.s32 	%r2389, %r2278, %r2388;
	xor.b32  	%r2390, %r2375, %r2334;
	xor.b32  	%r2391, %r2372, %r2335;
	xor.b32  	%r2392, %r2369, %r2336;
	xor.b32  	%r2393, %r2366, %r2337;
	xor.b32  	%r2394, %r2375, %r2381;
	xor.b32  	%r2395, %r2372, %r2380;
	xor.b32  	%r2396, %r2369, %r2379;
	xor.b32  	%r2397, %r2366, %r2378;
	and.b32  	%r2398, %r2397, %r2393;
	and.b32  	%r2399, %r2396, %r2392;
	and.b32  	%r2400, %r2395, %r2391;
	and.b32  	%r2401, %r2394, %r2390;
	xor.b32  	%r2402, %r2401, %r2375;
	xor.b32  	%r2403, %r2400, %r2372;
	xor.b32  	%r2404, %r2399, %r2369;
	xor.b32  	%r2405, %r2398, %r2366;
	add.s32 	%r2406, %r2389, %r2405;
	add.s32 	%r2407, %r2387, %r2404;
	add.s32 	%r2408, %r2385, %r2403;
	add.s32 	%r2409, %r2383, %r2402;
	add.s32 	%r2410, %r2377, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2410, 5;
	shr.b32 	%rhs, %r2410, 27;
	add.u32 	%r2411, %lhs, %rhs;
	}
	add.s32 	%r2412, %r2409, %r2411;
	add.s32 	%r2413, %r2374, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2413, 5;
	shr.b32 	%rhs, %r2413, 27;
	add.u32 	%r2414, %lhs, %rhs;
	}
	add.s32 	%r2415, %r2408, %r2414;
	add.s32 	%r2416, %r2371, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2416, 5;
	shr.b32 	%rhs, %r2416, 27;
	add.u32 	%r2417, %lhs, %rhs;
	}
	add.s32 	%r2418, %r2407, %r2417;
	add.s32 	%r2419, %r2368, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2419, 5;
	shr.b32 	%rhs, %r2419, 27;
	add.u32 	%r2420, %lhs, %rhs;
	}
	add.s32 	%r2421, %r2406, %r2420;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2375, 30;
	shr.b32 	%rhs, %r2375, 2;
	add.u32 	%r2422, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2372, 30;
	shr.b32 	%rhs, %r2372, 2;
	add.u32 	%r2423, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2369, 30;
	shr.b32 	%rhs, %r2369, 2;
	add.u32 	%r2424, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2366, 30;
	shr.b32 	%rhs, %r2366, 2;
	add.u32 	%r2425, %lhs, %rhs;
	}
	xor.b32  	%r2426, %r199, %r649;
	add.s32 	%r2427, %r2337, %r2426;
	xor.b32  	%r2428, %r199, %r648;
	add.s32 	%r2429, %r2336, %r2428;
	xor.b32  	%r2430, %r199, %r647;
	add.s32 	%r2431, %r2335, %r2430;
	xor.b32  	%r2432, %r199, %r646;
	add.s32 	%r2433, %r2334, %r2432;
	xor.b32  	%r2434, %r2419, %r2378;
	xor.b32  	%r2435, %r2416, %r2379;
	xor.b32  	%r2436, %r2413, %r2380;
	xor.b32  	%r2437, %r2410, %r2381;
	xor.b32  	%r2438, %r2419, %r2425;
	xor.b32  	%r2439, %r2416, %r2424;
	xor.b32  	%r2440, %r2413, %r2423;
	xor.b32  	%r2441, %r2410, %r2422;
	and.b32  	%r2442, %r2441, %r2437;
	and.b32  	%r2443, %r2440, %r2436;
	and.b32  	%r2444, %r2439, %r2435;
	and.b32  	%r2445, %r2438, %r2434;
	xor.b32  	%r2446, %r2445, %r2419;
	xor.b32  	%r2447, %r2444, %r2416;
	xor.b32  	%r2448, %r2443, %r2413;
	xor.b32  	%r2449, %r2442, %r2410;
	add.s32 	%r2450, %r2433, %r2449;
	add.s32 	%r2451, %r2431, %r2448;
	add.s32 	%r2452, %r2429, %r2447;
	add.s32 	%r2453, %r2427, %r2446;
	add.s32 	%r2454, %r2421, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2454, 5;
	shr.b32 	%rhs, %r2454, 27;
	add.u32 	%r2455, %lhs, %rhs;
	}
	add.s32 	%r2456, %r2453, %r2455;
	add.s32 	%r2457, %r2418, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2457, 5;
	shr.b32 	%rhs, %r2457, 27;
	add.u32 	%r2458, %lhs, %rhs;
	}
	add.s32 	%r2459, %r2452, %r2458;
	add.s32 	%r2460, %r2415, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2460, 5;
	shr.b32 	%rhs, %r2460, 27;
	add.u32 	%r2461, %lhs, %rhs;
	}
	add.s32 	%r2462, %r2451, %r2461;
	add.s32 	%r2463, %r2412, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2463, 5;
	shr.b32 	%rhs, %r2463, 27;
	add.u32 	%r2464, %lhs, %rhs;
	}
	add.s32 	%r2465, %r2450, %r2464;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2419, 30;
	shr.b32 	%rhs, %r2419, 2;
	add.u32 	%r2466, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2416, 30;
	shr.b32 	%rhs, %r2416, 2;
	add.u32 	%r2467, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2413, 30;
	shr.b32 	%rhs, %r2413, 2;
	add.u32 	%r2468, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2410, 30;
	shr.b32 	%rhs, %r2410, 2;
	add.u32 	%r2469, %lhs, %rhs;
	}
	xor.b32  	%r2470, %r203, %r650;
	xor.b32  	%r2471, %r2470, %r633;
	add.s32 	%r2472, %r2381, %r2471;
	xor.b32  	%r2473, %r203, %r651;
	xor.b32  	%r2474, %r2473, %r632;
	add.s32 	%r2475, %r2380, %r2474;
	xor.b32  	%r2476, %r203, %r652;
	xor.b32  	%r2477, %r2476, %r631;
	add.s32 	%r2478, %r2379, %r2477;
	xor.b32  	%r2479, %r203, %r653;
	xor.b32  	%r2480, %r2479, %r630;
	add.s32 	%r2481, %r2378, %r2480;
	xor.b32  	%r2482, %r2463, %r2422;
	xor.b32  	%r2483, %r2460, %r2423;
	xor.b32  	%r2484, %r2457, %r2424;
	xor.b32  	%r2485, %r2454, %r2425;
	xor.b32  	%r2486, %r2463, %r2469;
	xor.b32  	%r2487, %r2460, %r2468;
	xor.b32  	%r2488, %r2457, %r2467;
	xor.b32  	%r2489, %r2454, %r2466;
	and.b32  	%r2490, %r2489, %r2485;
	and.b32  	%r2491, %r2488, %r2484;
	and.b32  	%r2492, %r2487, %r2483;
	and.b32  	%r2493, %r2486, %r2482;
	xor.b32  	%r2494, %r2493, %r2463;
	xor.b32  	%r2495, %r2492, %r2460;
	xor.b32  	%r2496, %r2491, %r2457;
	xor.b32  	%r2497, %r2490, %r2454;
	add.s32 	%r2498, %r2481, %r2497;
	add.s32 	%r2499, %r2478, %r2496;
	add.s32 	%r2500, %r2475, %r2495;
	add.s32 	%r2501, %r2472, %r2494;
	add.s32 	%r2502, %r2465, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2502, 5;
	shr.b32 	%rhs, %r2502, 27;
	add.u32 	%r2503, %lhs, %rhs;
	}
	add.s32 	%r2504, %r2501, %r2503;
	add.s32 	%r2505, %r2462, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2505, 5;
	shr.b32 	%rhs, %r2505, 27;
	add.u32 	%r2506, %lhs, %rhs;
	}
	add.s32 	%r2507, %r2500, %r2506;
	add.s32 	%r2508, %r2459, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2508, 5;
	shr.b32 	%rhs, %r2508, 27;
	add.u32 	%r2509, %lhs, %rhs;
	}
	add.s32 	%r2510, %r2499, %r2509;
	add.s32 	%r2511, %r2456, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2511, 5;
	shr.b32 	%rhs, %r2511, 27;
	add.u32 	%r2512, %lhs, %rhs;
	}
	add.s32 	%r2513, %r2498, %r2512;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2454, 30;
	shr.b32 	%rhs, %r2454, 2;
	add.u32 	%r2514, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2457, 30;
	shr.b32 	%rhs, %r2457, 2;
	add.u32 	%r2515, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2460, 30;
	shr.b32 	%rhs, %r2460, 2;
	add.u32 	%r2516, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2463, 30;
	shr.b32 	%rhs, %r2463, 2;
	add.u32 	%r2517, %lhs, %rhs;
	}
	xor.b32  	%r2518, %r2502, %r2469;
	xor.b32  	%r2519, %r2505, %r2468;
	xor.b32  	%r2520, %r2508, %r2467;
	xor.b32  	%r2521, %r2511, %r2466;
	xor.b32  	%r2522, %r2502, %r2517;
	xor.b32  	%r2523, %r2505, %r2516;
	xor.b32  	%r2524, %r2508, %r2515;
	xor.b32  	%r2525, %r2511, %r2514;
	and.b32  	%r2526, %r2525, %r2521;
	and.b32  	%r2527, %r2524, %r2520;
	and.b32  	%r2528, %r2523, %r2519;
	and.b32  	%r2529, %r2522, %r2518;
	xor.b32  	%r2530, %r2529, %r2502;
	xor.b32  	%r2531, %r2528, %r2505;
	xor.b32  	%r2532, %r2527, %r2508;
	xor.b32  	%r2533, %r2526, %r2511;
	add.s32 	%r2534, %r2422, %r207;
	add.s32 	%r2535, %r2423, %r207;
	add.s32 	%r2536, %r2424, %r207;
	add.s32 	%r2537, %r2425, %r207;
	add.s32 	%r2538, %r2537, %r2533;
	add.s32 	%r2539, %r2536, %r2532;
	add.s32 	%r2540, %r2535, %r2531;
	add.s32 	%r2541, %r2534, %r2530;
	add.s32 	%r2542, %r2513, -1894007588;
	add.s32 	%r2543, %r2510, -1894007588;
	add.s32 	%r2544, %r2507, -1894007588;
	add.s32 	%r2545, %r2504, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2542, 5;
	shr.b32 	%rhs, %r2542, 27;
	add.u32 	%r2546, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2543, 5;
	shr.b32 	%rhs, %r2543, 27;
	add.u32 	%r2547, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2544, 5;
	shr.b32 	%rhs, %r2544, 27;
	add.u32 	%r2548, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2545, 5;
	shr.b32 	%rhs, %r2545, 27;
	add.u32 	%r2549, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2511, 30;
	shr.b32 	%rhs, %r2511, 2;
	add.u32 	%r2550, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2508, 30;
	shr.b32 	%rhs, %r2508, 2;
	add.u32 	%r2551, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2505, 30;
	shr.b32 	%rhs, %r2505, 2;
	add.u32 	%r2552, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2502, 30;
	shr.b32 	%rhs, %r2502, 2;
	add.u32 	%r2553, %lhs, %rhs;
	}
	xor.b32  	%r2554, %r211, %r310;
	xor.b32  	%r2555, %r2554, %r618;
	xor.b32  	%r2556, %r2555, %r629;
	add.s32 	%r2557, %r2469, %r2556;
	xor.b32  	%r2558, %r211, %r309;
	xor.b32  	%r2559, %r2558, %r619;
	xor.b32  	%r2560, %r2559, %r628;
	add.s32 	%r2561, %r2468, %r2560;
	xor.b32  	%r2562, %r211, %r308;
	xor.b32  	%r2563, %r2562, %r620;
	xor.b32  	%r2564, %r2563, %r627;
	add.s32 	%r2565, %r2467, %r2564;
	xor.b32  	%r2566, %r211, %r307;
	xor.b32  	%r2567, %r2566, %r621;
	xor.b32  	%r2568, %r2567, %r626;
	add.s32 	%r2569, %r2466, %r2568;
	xor.b32  	%r2570, %r2545, %r2517;
	xor.b32  	%r2571, %r2544, %r2516;
	xor.b32  	%r2572, %r2543, %r2515;
	xor.b32  	%r2573, %r2542, %r2514;
	xor.b32  	%r2574, %r2545, %r2553;
	xor.b32  	%r2575, %r2544, %r2552;
	xor.b32  	%r2576, %r2543, %r2551;
	xor.b32  	%r2577, %r2542, %r2550;
	and.b32  	%r2578, %r2577, %r2573;
	and.b32  	%r2579, %r2576, %r2572;
	and.b32  	%r2580, %r2575, %r2571;
	and.b32  	%r2581, %r2574, %r2570;
	xor.b32  	%r2582, %r2581, %r2545;
	xor.b32  	%r2583, %r2580, %r2544;
	xor.b32  	%r2584, %r2579, %r2543;
	xor.b32  	%r2585, %r2578, %r2542;
	add.s32 	%r2586, %r2569, %r2585;
	add.s32 	%r2587, %r2565, %r2584;
	add.s32 	%r2588, %r2561, %r2583;
	add.s32 	%r2589, %r2557, %r2582;
	add.s32 	%r2590, %r2541, %r2549;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2590, 5;
	shr.b32 	%rhs, %r2590, 27;
	add.u32 	%r2591, %lhs, %rhs;
	}
	add.s32 	%r2592, %r2589, %r2591;
	add.s32 	%r2593, %r2540, %r2548;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2593, 5;
	shr.b32 	%rhs, %r2593, 27;
	add.u32 	%r2594, %lhs, %rhs;
	}
	add.s32 	%r2595, %r2588, %r2594;
	add.s32 	%r2596, %r2539, %r2547;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2596, 5;
	shr.b32 	%rhs, %r2596, 27;
	add.u32 	%r2597, %lhs, %rhs;
	}
	add.s32 	%r2598, %r2587, %r2597;
	add.s32 	%r2599, %r2538, %r2546;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2599, 5;
	shr.b32 	%rhs, %r2599, 27;
	add.u32 	%r2600, %lhs, %rhs;
	}
	add.s32 	%r2601, %r2586, %r2600;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2545, 30;
	shr.b32 	%rhs, %r2545, 2;
	add.u32 	%r2602, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2544, 30;
	shr.b32 	%rhs, %r2544, 2;
	add.u32 	%r2603, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2543, 30;
	shr.b32 	%rhs, %r2543, 2;
	add.u32 	%r2604, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2542, 30;
	shr.b32 	%rhs, %r2542, 2;
	add.u32 	%r2605, %lhs, %rhs;
	}
	xor.b32  	%r2606, %r215, %r637;
	add.s32 	%r2607, %r2514, %r2606;
	xor.b32  	%r2608, %r215, %r636;
	add.s32 	%r2609, %r2515, %r2608;
	xor.b32  	%r2610, %r215, %r635;
	add.s32 	%r2611, %r2516, %r2610;
	xor.b32  	%r2612, %r215, %r634;
	add.s32 	%r2613, %r2517, %r2612;
	xor.b32  	%r2614, %r2599, %r2550;
	xor.b32  	%r2615, %r2596, %r2551;
	xor.b32  	%r2616, %r2593, %r2552;
	xor.b32  	%r2617, %r2590, %r2553;
	xor.b32  	%r2618, %r2599, %r2605;
	xor.b32  	%r2619, %r2596, %r2604;
	xor.b32  	%r2620, %r2593, %r2603;
	xor.b32  	%r2621, %r2590, %r2602;
	and.b32  	%r2622, %r2621, %r2617;
	and.b32  	%r2623, %r2620, %r2616;
	and.b32  	%r2624, %r2619, %r2615;
	and.b32  	%r2625, %r2618, %r2614;
	xor.b32  	%r2626, %r2625, %r2599;
	xor.b32  	%r2627, %r2624, %r2596;
	xor.b32  	%r2628, %r2623, %r2593;
	xor.b32  	%r2629, %r2622, %r2590;
	add.s32 	%r2630, %r2613, %r2629;
	add.s32 	%r2631, %r2611, %r2628;
	add.s32 	%r2632, %r2609, %r2627;
	add.s32 	%r2633, %r2607, %r2626;
	add.s32 	%r2634, %r2601, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2634, 5;
	shr.b32 	%rhs, %r2634, 27;
	add.u32 	%r2635, %lhs, %rhs;
	}
	add.s32 	%r2636, %r2633, %r2635;
	add.s32 	%r2637, %r2598, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2637, 5;
	shr.b32 	%rhs, %r2637, 27;
	add.u32 	%r2638, %lhs, %rhs;
	}
	add.s32 	%r2639, %r2632, %r2638;
	add.s32 	%r2640, %r2595, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2640, 5;
	shr.b32 	%rhs, %r2640, 27;
	add.u32 	%r2641, %lhs, %rhs;
	}
	add.s32 	%r2642, %r2631, %r2641;
	add.s32 	%r2643, %r2592, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2643, 5;
	shr.b32 	%rhs, %r2643, 27;
	add.u32 	%r2644, %lhs, %rhs;
	}
	add.s32 	%r2645, %r2630, %r2644;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2599, 30;
	shr.b32 	%rhs, %r2599, 2;
	add.u32 	%r2646, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2596, 30;
	shr.b32 	%rhs, %r2596, 2;
	add.u32 	%r2647, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2593, 30;
	shr.b32 	%rhs, %r2593, 2;
	add.u32 	%r2648, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2590, 30;
	shr.b32 	%rhs, %r2590, 2;
	add.u32 	%r2649, %lhs, %rhs;
	}
	xor.b32  	%r2650, %r219, %r657;
	xor.b32  	%r2651, %r2650, %r618;
	xor.b32  	%r2652, %r2651, %r625;
	add.s32 	%r2653, %r2553, %r2652;
	xor.b32  	%r2654, %r219, %r656;
	xor.b32  	%r2655, %r2654, %r619;
	xor.b32  	%r2656, %r2655, %r624;
	add.s32 	%r2657, %r2552, %r2656;
	xor.b32  	%r2658, %r219, %r655;
	xor.b32  	%r2659, %r2658, %r620;
	xor.b32  	%r2660, %r2659, %r623;
	add.s32 	%r2661, %r2551, %r2660;
	xor.b32  	%r2662, %r219, %r654;
	xor.b32  	%r2663, %r2662, %r621;
	xor.b32  	%r2664, %r2663, %r622;
	add.s32 	%r2665, %r2550, %r2664;
	xor.b32  	%r2666, %r2643, %r2602;
	xor.b32  	%r2667, %r2640, %r2603;
	xor.b32  	%r2668, %r2637, %r2604;
	xor.b32  	%r2669, %r2634, %r2605;
	xor.b32  	%r2670, %r2643, %r2649;
	xor.b32  	%r2671, %r2640, %r2648;
	xor.b32  	%r2672, %r2637, %r2647;
	xor.b32  	%r2673, %r2634, %r2646;
	and.b32  	%r2674, %r2673, %r2669;
	and.b32  	%r2675, %r2672, %r2668;
	and.b32  	%r2676, %r2671, %r2667;
	and.b32  	%r2677, %r2670, %r2666;
	xor.b32  	%r2678, %r2677, %r2643;
	xor.b32  	%r2679, %r2676, %r2640;
	xor.b32  	%r2680, %r2675, %r2637;
	xor.b32  	%r2681, %r2674, %r2634;
	add.s32 	%r2682, %r2665, %r2681;
	add.s32 	%r2683, %r2661, %r2680;
	add.s32 	%r2684, %r2657, %r2679;
	add.s32 	%r2685, %r2653, %r2678;
	add.s32 	%r2686, %r2645, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2686, 5;
	shr.b32 	%rhs, %r2686, 27;
	add.u32 	%r2687, %lhs, %rhs;
	}
	add.s32 	%r2688, %r2685, %r2687;
	add.s32 	%r2689, %r2642, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2689, 5;
	shr.b32 	%rhs, %r2689, 27;
	add.u32 	%r2690, %lhs, %rhs;
	}
	add.s32 	%r2691, %r2684, %r2690;
	add.s32 	%r2692, %r2639, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2692, 5;
	shr.b32 	%rhs, %r2692, 27;
	add.u32 	%r2693, %lhs, %rhs;
	}
	add.s32 	%r2694, %r2683, %r2693;
	add.s32 	%r2695, %r2636, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2695, 5;
	shr.b32 	%rhs, %r2695, 27;
	add.u32 	%r2696, %lhs, %rhs;
	}
	add.s32 	%r2697, %r2682, %r2696;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2643, 30;
	shr.b32 	%rhs, %r2643, 2;
	add.u32 	%r2698, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2640, 30;
	shr.b32 	%rhs, %r2640, 2;
	add.u32 	%r2699, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2637, 30;
	shr.b32 	%rhs, %r2637, 2;
	add.u32 	%r2700, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2634, 30;
	shr.b32 	%rhs, %r2634, 2;
	add.u32 	%r2701, %lhs, %rhs;
	}
	xor.b32  	%r2702, %r223, %r311;
	add.s32 	%r2703, %r2605, %r2702;
	xor.b32  	%r2704, %r223, %r312;
	add.s32 	%r2705, %r2604, %r2704;
	xor.b32  	%r2706, %r223, %r313;
	add.s32 	%r2707, %r2603, %r2706;
	xor.b32  	%r2708, %r223, %r314;
	add.s32 	%r2709, %r2602, %r2708;
	xor.b32  	%r2710, %r2695, %r2646;
	xor.b32  	%r2711, %r2692, %r2647;
	xor.b32  	%r2712, %r2689, %r2648;
	xor.b32  	%r2713, %r2686, %r2649;
	xor.b32  	%r2714, %r2695, %r2701;
	xor.b32  	%r2715, %r2692, %r2700;
	xor.b32  	%r2716, %r2689, %r2699;
	xor.b32  	%r2717, %r2686, %r2698;
	and.b32  	%r2718, %r2717, %r2713;
	and.b32  	%r2719, %r2716, %r2712;
	and.b32  	%r2720, %r2715, %r2711;
	and.b32  	%r2721, %r2714, %r2710;
	xor.b32  	%r2722, %r2721, %r2695;
	xor.b32  	%r2723, %r2720, %r2692;
	xor.b32  	%r2724, %r2719, %r2689;
	xor.b32  	%r2725, %r2718, %r2686;
	add.s32 	%r2726, %r2709, %r2725;
	add.s32 	%r2727, %r2707, %r2724;
	add.s32 	%r2728, %r2705, %r2723;
	add.s32 	%r2729, %r2703, %r2722;
	add.s32 	%r2730, %r2697, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2730, 5;
	shr.b32 	%rhs, %r2730, 27;
	add.u32 	%r2731, %lhs, %rhs;
	}
	add.s32 	%r2732, %r2729, %r2731;
	add.s32 	%r2733, %r2694, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2733, 5;
	shr.b32 	%rhs, %r2733, 27;
	add.u32 	%r2734, %lhs, %rhs;
	}
	add.s32 	%r2735, %r2728, %r2734;
	add.s32 	%r2736, %r2691, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2736, 5;
	shr.b32 	%rhs, %r2736, 27;
	add.u32 	%r2737, %lhs, %rhs;
	}
	add.s32 	%r2738, %r2727, %r2737;
	add.s32 	%r2739, %r2688, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2739, 5;
	shr.b32 	%rhs, %r2739, 27;
	add.u32 	%r2740, %lhs, %rhs;
	}
	add.s32 	%r2741, %r2726, %r2740;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2695, 30;
	shr.b32 	%rhs, %r2695, 2;
	add.u32 	%r2742, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2692, 30;
	shr.b32 	%rhs, %r2692, 2;
	add.u32 	%r2743, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2689, 30;
	shr.b32 	%rhs, %r2689, 2;
	add.u32 	%r2744, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2686, 30;
	shr.b32 	%rhs, %r2686, 2;
	add.u32 	%r2745, %lhs, %rhs;
	}
	xor.b32  	%r2746, %r227, %r650;
	xor.b32  	%r2747, %r2746, %r318;
	add.s32 	%r2748, %r2649, %r2747;
	xor.b32  	%r2749, %r227, %r651;
	xor.b32  	%r2750, %r2749, %r317;
	add.s32 	%r2751, %r2648, %r2750;
	xor.b32  	%r2752, %r227, %r652;
	xor.b32  	%r2753, %r2752, %r316;
	add.s32 	%r2754, %r2647, %r2753;
	xor.b32  	%r2755, %r227, %r653;
	xor.b32  	%r2756, %r2755, %r315;
	add.s32 	%r2757, %r2646, %r2756;
	xor.b32  	%r2758, %r2739, %r2698;
	xor.b32  	%r2759, %r2736, %r2699;
	xor.b32  	%r2760, %r2733, %r2700;
	xor.b32  	%r2761, %r2730, %r2701;
	xor.b32  	%r2762, %r2739, %r2745;
	xor.b32  	%r2763, %r2736, %r2744;
	xor.b32  	%r2764, %r2733, %r2743;
	xor.b32  	%r2765, %r2730, %r2742;
	and.b32  	%r2766, %r2765, %r2761;
	and.b32  	%r2767, %r2764, %r2760;
	and.b32  	%r2768, %r2763, %r2759;
	and.b32  	%r2769, %r2762, %r2758;
	xor.b32  	%r2770, %r2769, %r2739;
	xor.b32  	%r2771, %r2768, %r2736;
	xor.b32  	%r2772, %r2767, %r2733;
	xor.b32  	%r2773, %r2766, %r2730;
	add.s32 	%r2774, %r2757, %r2773;
	add.s32 	%r2775, %r2754, %r2772;
	add.s32 	%r2776, %r2751, %r2771;
	add.s32 	%r2777, %r2748, %r2770;
	add.s32 	%r2778, %r2741, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2778, 5;
	shr.b32 	%rhs, %r2778, 27;
	add.u32 	%r2779, %lhs, %rhs;
	}
	add.s32 	%r2780, %r2777, %r2779;
	add.s32 	%r2781, %r2738, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2781, 5;
	shr.b32 	%rhs, %r2781, 27;
	add.u32 	%r2782, %lhs, %rhs;
	}
	add.s32 	%r2783, %r2776, %r2782;
	add.s32 	%r2784, %r2735, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2784, 5;
	shr.b32 	%rhs, %r2784, 27;
	add.u32 	%r2785, %lhs, %rhs;
	}
	add.s32 	%r2786, %r2775, %r2785;
	add.s32 	%r2787, %r2732, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2787, 5;
	shr.b32 	%rhs, %r2787, 27;
	add.u32 	%r2788, %lhs, %rhs;
	}
	add.s32 	%r2789, %r2774, %r2788;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2739, 30;
	shr.b32 	%rhs, %r2739, 2;
	add.u32 	%r2790, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2736, 30;
	shr.b32 	%rhs, %r2736, 2;
	add.u32 	%r2791, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2733, 30;
	shr.b32 	%rhs, %r2733, 2;
	add.u32 	%r2792, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2730, 30;
	shr.b32 	%rhs, %r2730, 2;
	add.u32 	%r2793, %lhs, %rhs;
	}
	xor.b32  	%r2794, %r231, %r331;
	add.s32 	%r2795, %r2701, %r2794;
	xor.b32  	%r2796, %r231, %r332;
	add.s32 	%r2797, %r2700, %r2796;
	xor.b32  	%r2798, %r231, %r333;
	add.s32 	%r2799, %r2699, %r2798;
	xor.b32  	%r2800, %r231, %r334;
	add.s32 	%r2801, %r2698, %r2800;
	xor.b32  	%r2802, %r2787, %r2742;
	xor.b32  	%r2803, %r2784, %r2743;
	xor.b32  	%r2804, %r2781, %r2744;
	xor.b32  	%r2805, %r2778, %r2745;
	xor.b32  	%r2806, %r2787, %r2793;
	xor.b32  	%r2807, %r2784, %r2792;
	xor.b32  	%r2808, %r2781, %r2791;
	xor.b32  	%r2809, %r2778, %r2790;
	and.b32  	%r2810, %r2809, %r2805;
	and.b32  	%r2811, %r2808, %r2804;
	and.b32  	%r2812, %r2807, %r2803;
	and.b32  	%r2813, %r2806, %r2802;
	xor.b32  	%r2814, %r2813, %r2787;
	xor.b32  	%r2815, %r2812, %r2784;
	xor.b32  	%r2816, %r2811, %r2781;
	xor.b32  	%r2817, %r2810, %r2778;
	add.s32 	%r2818, %r2801, %r2817;
	add.s32 	%r2819, %r2799, %r2816;
	add.s32 	%r2820, %r2797, %r2815;
	add.s32 	%r2821, %r2795, %r2814;
	add.s32 	%r2822, %r2789, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2822, 5;
	shr.b32 	%rhs, %r2822, 27;
	add.u32 	%r2823, %lhs, %rhs;
	}
	add.s32 	%r2824, %r2821, %r2823;
	add.s32 	%r2825, %r2786, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2825, 5;
	shr.b32 	%rhs, %r2825, 27;
	add.u32 	%r2826, %lhs, %rhs;
	}
	add.s32 	%r2827, %r2820, %r2826;
	add.s32 	%r2828, %r2783, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2828, 5;
	shr.b32 	%rhs, %r2828, 27;
	add.u32 	%r2829, %lhs, %rhs;
	}
	add.s32 	%r2830, %r2819, %r2829;
	add.s32 	%r2831, %r2780, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2831, 5;
	shr.b32 	%rhs, %r2831, 27;
	add.u32 	%r2832, %lhs, %rhs;
	}
	add.s32 	%r2833, %r2818, %r2832;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2778, 30;
	shr.b32 	%rhs, %r2778, 2;
	add.u32 	%r2834, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2781, 30;
	shr.b32 	%rhs, %r2781, 2;
	add.u32 	%r2835, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2784, 30;
	shr.b32 	%rhs, %r2784, 2;
	add.u32 	%r2836, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2787, 30;
	shr.b32 	%rhs, %r2787, 2;
	add.u32 	%r2837, %lhs, %rhs;
	}
	xor.b32  	%r2838, %r235, %r605;
	xor.b32  	%r2839, %r2838, %r334;
	xor.b32  	%r2840, %r2839, %r310;
	xor.b32  	%r2841, %r2840, %r634;
	add.s32 	%r2842, %r2745, %r2841;
	xor.b32  	%r2843, %r235, %r604;
	xor.b32  	%r2844, %r2843, %r333;
	xor.b32  	%r2845, %r2844, %r309;
	xor.b32  	%r2846, %r2845, %r635;
	add.s32 	%r2847, %r2744, %r2846;
	xor.b32  	%r2848, %r235, %r603;
	xor.b32  	%r2849, %r2848, %r332;
	xor.b32  	%r2850, %r2849, %r308;
	xor.b32  	%r2851, %r2850, %r636;
	add.s32 	%r2852, %r2743, %r2851;
	xor.b32  	%r2853, %r235, %r602;
	xor.b32  	%r2854, %r2853, %r331;
	xor.b32  	%r2855, %r2854, %r307;
	xor.b32  	%r2856, %r2855, %r637;
	add.s32 	%r2857, %r2742, %r2856;
	xor.b32  	%r2858, %r2822, %r2837;
	xor.b32  	%r2859, %r2825, %r2836;
	xor.b32  	%r2860, %r2828, %r2835;
	xor.b32  	%r2861, %r2831, %r2834;
	xor.b32  	%r2862, %r2861, %r2790;
	xor.b32  	%r2863, %r2860, %r2791;
	xor.b32  	%r2864, %r2859, %r2792;
	xor.b32  	%r2865, %r2858, %r2793;
	add.s32 	%r2866, %r2857, %r2865;
	add.s32 	%r2867, %r2852, %r2864;
	add.s32 	%r2868, %r2847, %r2863;
	add.s32 	%r2869, %r2842, %r2862;
	add.s32 	%r2870, %r2833, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2870, 5;
	shr.b32 	%rhs, %r2870, 27;
	add.u32 	%r2871, %lhs, %rhs;
	}
	add.s32 	%r2872, %r2869, %r2871;
	add.s32 	%r2873, %r2830, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2873, 5;
	shr.b32 	%rhs, %r2873, 27;
	add.u32 	%r2874, %lhs, %rhs;
	}
	add.s32 	%r2875, %r2868, %r2874;
	add.s32 	%r2876, %r2827, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2876, 5;
	shr.b32 	%rhs, %r2876, 27;
	add.u32 	%r2877, %lhs, %rhs;
	}
	add.s32 	%r2878, %r2867, %r2877;
	add.s32 	%r2879, %r2824, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2879, 5;
	shr.b32 	%rhs, %r2879, 27;
	add.u32 	%r2880, %lhs, %rhs;
	}
	add.s32 	%r2881, %r2866, %r2880;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2822, 30;
	shr.b32 	%rhs, %r2822, 2;
	add.u32 	%r2882, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2825, 30;
	shr.b32 	%rhs, %r2825, 2;
	add.u32 	%r2883, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2828, 30;
	shr.b32 	%rhs, %r2828, 2;
	add.u32 	%r2884, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2831, 30;
	shr.b32 	%rhs, %r2831, 2;
	add.u32 	%r2885, %lhs, %rhs;
	}
	xor.b32  	%r2886, %r239, %r319;
	add.s32 	%r2887, %r2793, %r2886;
	xor.b32  	%r2888, %r239, %r320;
	add.s32 	%r2889, %r2792, %r2888;
	xor.b32  	%r2890, %r239, %r321;
	add.s32 	%r2891, %r2791, %r2890;
	xor.b32  	%r2892, %r239, %r322;
	add.s32 	%r2893, %r2790, %r2892;
	xor.b32  	%r2894, %r2870, %r2885;
	xor.b32  	%r2895, %r2873, %r2884;
	xor.b32  	%r2896, %r2876, %r2883;
	xor.b32  	%r2897, %r2879, %r2882;
	xor.b32  	%r2898, %r2897, %r2837;
	xor.b32  	%r2899, %r2896, %r2836;
	xor.b32  	%r2900, %r2895, %r2835;
	xor.b32  	%r2901, %r2894, %r2834;
	add.s32 	%r2902, %r2893, %r2901;
	add.s32 	%r2903, %r2891, %r2900;
	add.s32 	%r2904, %r2889, %r2899;
	add.s32 	%r2905, %r2887, %r2898;
	add.s32 	%r2906, %r2881, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2906, 5;
	shr.b32 	%rhs, %r2906, 27;
	add.u32 	%r2907, %lhs, %rhs;
	}
	add.s32 	%r2908, %r2905, %r2907;
	add.s32 	%r2909, %r2878, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2909, 5;
	shr.b32 	%rhs, %r2909, 27;
	add.u32 	%r2910, %lhs, %rhs;
	}
	add.s32 	%r2911, %r2904, %r2910;
	add.s32 	%r2912, %r2875, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2912, 5;
	shr.b32 	%rhs, %r2912, 27;
	add.u32 	%r2913, %lhs, %rhs;
	}
	add.s32 	%r2914, %r2903, %r2913;
	add.s32 	%r2915, %r2872, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2915, 5;
	shr.b32 	%rhs, %r2915, 27;
	add.u32 	%r2916, %lhs, %rhs;
	}
	add.s32 	%r2917, %r2902, %r2916;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2870, 30;
	shr.b32 	%rhs, %r2870, 2;
	add.u32 	%r2918, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2873, 30;
	shr.b32 	%rhs, %r2873, 2;
	add.u32 	%r2919, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2876, 30;
	shr.b32 	%rhs, %r2876, 2;
	add.u32 	%r2920, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2879, 30;
	shr.b32 	%rhs, %r2879, 2;
	add.u32 	%r2921, %lhs, %rhs;
	}
	xor.b32  	%r2922, %r243, %r646;
	xor.b32  	%r2923, %r2922, %r334;
	add.s32 	%r2924, %r2834, %r2923;
	xor.b32  	%r2925, %r243, %r647;
	xor.b32  	%r2926, %r2925, %r333;
	add.s32 	%r2927, %r2835, %r2926;
	xor.b32  	%r2928, %r243, %r648;
	xor.b32  	%r2929, %r2928, %r332;
	add.s32 	%r2930, %r2836, %r2929;
	xor.b32  	%r2931, %r243, %r649;
	xor.b32  	%r2932, %r2931, %r331;
	add.s32 	%r2933, %r2837, %r2932;
	xor.b32  	%r2934, %r2906, %r2921;
	xor.b32  	%r2935, %r2909, %r2920;
	xor.b32  	%r2936, %r2912, %r2919;
	xor.b32  	%r2937, %r2915, %r2918;
	xor.b32  	%r2938, %r2937, %r2885;
	xor.b32  	%r2939, %r2936, %r2884;
	xor.b32  	%r2940, %r2935, %r2883;
	xor.b32  	%r2941, %r2934, %r2882;
	add.s32 	%r2942, %r2933, %r2941;
	add.s32 	%r2943, %r2930, %r2940;
	add.s32 	%r2944, %r2927, %r2939;
	add.s32 	%r2945, %r2924, %r2938;
	add.s32 	%r2946, %r2917, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2946, 5;
	shr.b32 	%rhs, %r2946, 27;
	add.u32 	%r2947, %lhs, %rhs;
	}
	add.s32 	%r2948, %r2945, %r2947;
	add.s32 	%r2949, %r2914, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2949, 5;
	shr.b32 	%rhs, %r2949, 27;
	add.u32 	%r2950, %lhs, %rhs;
	}
	add.s32 	%r2951, %r2944, %r2950;
	add.s32 	%r2952, %r2911, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2952, 5;
	shr.b32 	%rhs, %r2952, 27;
	add.u32 	%r2953, %lhs, %rhs;
	}
	add.s32 	%r2954, %r2943, %r2953;
	add.s32 	%r2955, %r2908, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2955, 5;
	shr.b32 	%rhs, %r2955, 27;
	add.u32 	%r2956, %lhs, %rhs;
	}
	add.s32 	%r2957, %r2942, %r2956;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2906, 30;
	shr.b32 	%rhs, %r2906, 2;
	add.u32 	%r2958, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2909, 30;
	shr.b32 	%rhs, %r2909, 2;
	add.u32 	%r2959, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2912, 30;
	shr.b32 	%rhs, %r2912, 2;
	add.u32 	%r2960, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2915, 30;
	shr.b32 	%rhs, %r2915, 2;
	add.u32 	%r2961, %lhs, %rhs;
	}
	xor.b32  	%r2962, %r247, %r311;
	add.s32 	%r2963, %r2882, %r2962;
	xor.b32  	%r2964, %r247, %r312;
	add.s32 	%r2965, %r2883, %r2964;
	xor.b32  	%r2966, %r247, %r313;
	add.s32 	%r2967, %r2884, %r2966;
	xor.b32  	%r2968, %r247, %r314;
	add.s32 	%r2969, %r2885, %r2968;
	xor.b32  	%r2970, %r2946, %r2961;
	xor.b32  	%r2971, %r2949, %r2960;
	xor.b32  	%r2972, %r2952, %r2959;
	xor.b32  	%r2973, %r2955, %r2958;
	xor.b32  	%r2974, %r2973, %r2921;
	xor.b32  	%r2975, %r2972, %r2920;
	xor.b32  	%r2976, %r2971, %r2919;
	xor.b32  	%r2977, %r2970, %r2918;
	add.s32 	%r2978, %r2969, %r2977;
	add.s32 	%r2979, %r2967, %r2976;
	add.s32 	%r2980, %r2965, %r2975;
	add.s32 	%r2981, %r2963, %r2974;
	add.s32 	%r2982, %r2957, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2982, 5;
	shr.b32 	%rhs, %r2982, 27;
	add.u32 	%r2983, %lhs, %rhs;
	}
	add.s32 	%r2984, %r2981, %r2983;
	add.s32 	%r2985, %r2954, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2985, 5;
	shr.b32 	%rhs, %r2985, 27;
	add.u32 	%r2986, %lhs, %rhs;
	}
	add.s32 	%r2987, %r2980, %r2986;
	add.s32 	%r2988, %r2951, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2988, 5;
	shr.b32 	%rhs, %r2988, 27;
	add.u32 	%r2989, %lhs, %rhs;
	}
	add.s32 	%r2990, %r2979, %r2989;
	add.s32 	%r2991, %r2948, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2991, 5;
	shr.b32 	%rhs, %r2991, 27;
	add.u32 	%r2992, %lhs, %rhs;
	}
	add.s32 	%r2993, %r2978, %r2992;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2946, 30;
	shr.b32 	%rhs, %r2946, 2;
	add.u32 	%r2994, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2949, 30;
	shr.b32 	%rhs, %r2949, 2;
	add.u32 	%r2995, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2952, 30;
	shr.b32 	%rhs, %r2952, 2;
	add.u32 	%r2996, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2955, 30;
	shr.b32 	%rhs, %r2955, 2;
	add.u32 	%r2997, %lhs, %rhs;
	}
	xor.b32  	%r2998, %r251, %r657;
	xor.b32  	%r2999, %r2998, %r334;
	xor.b32  	%r3000, %r2999, %r641;
	add.s32 	%r3001, %r2918, %r3000;
	xor.b32  	%r3002, %r251, %r656;
	xor.b32  	%r3003, %r3002, %r333;
	xor.b32  	%r3004, %r3003, %r640;
	add.s32 	%r3005, %r2919, %r3004;
	xor.b32  	%r3006, %r251, %r655;
	xor.b32  	%r3007, %r3006, %r332;
	xor.b32  	%r3008, %r3007, %r639;
	add.s32 	%r3009, %r2920, %r3008;
	xor.b32  	%r3010, %r251, %r654;
	xor.b32  	%r3011, %r3010, %r331;
	xor.b32  	%r3012, %r3011, %r638;
	add.s32 	%r3013, %r2921, %r3012;
	xor.b32  	%r3014, %r2982, %r2997;
	xor.b32  	%r3015, %r2985, %r2996;
	xor.b32  	%r3016, %r2988, %r2995;
	xor.b32  	%r3017, %r2991, %r2994;
	xor.b32  	%r3018, %r3017, %r2961;
	xor.b32  	%r3019, %r3016, %r2960;
	xor.b32  	%r3020, %r3015, %r2959;
	xor.b32  	%r3021, %r3014, %r2958;
	add.s32 	%r3022, %r3013, %r3021;
	add.s32 	%r3023, %r3009, %r3020;
	add.s32 	%r3024, %r3005, %r3019;
	add.s32 	%r3025, %r3001, %r3018;
	add.s32 	%r3026, %r2993, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3026, 5;
	shr.b32 	%rhs, %r3026, 27;
	add.u32 	%r3027, %lhs, %rhs;
	}
	add.s32 	%r3028, %r3025, %r3027;
	add.s32 	%r3029, %r2990, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3029, 5;
	shr.b32 	%rhs, %r3029, 27;
	add.u32 	%r3030, %lhs, %rhs;
	}
	add.s32 	%r3031, %r3024, %r3030;
	add.s32 	%r3032, %r2987, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3032, 5;
	shr.b32 	%rhs, %r3032, 27;
	add.u32 	%r3033, %lhs, %rhs;
	}
	add.s32 	%r3034, %r3023, %r3033;
	add.s32 	%r3035, %r2984, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3035, 5;
	shr.b32 	%rhs, %r3035, 27;
	add.u32 	%r3036, %lhs, %rhs;
	}
	add.s32 	%r3037, %r3022, %r3036;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2991, 30;
	shr.b32 	%rhs, %r2991, 2;
	add.u32 	%r3038, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2988, 30;
	shr.b32 	%rhs, %r2988, 2;
	add.u32 	%r3039, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2985, 30;
	shr.b32 	%rhs, %r2985, 2;
	add.u32 	%r3040, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2982, 30;
	shr.b32 	%rhs, %r2982, 2;
	add.u32 	%r3041, %lhs, %rhs;
	}
	xor.b32  	%r3042, %r3035, %r3041;
	xor.b32  	%r3043, %r3032, %r3040;
	xor.b32  	%r3044, %r3029, %r3039;
	xor.b32  	%r3045, %r3026, %r3038;
	xor.b32  	%r3046, %r3045, %r2994;
	xor.b32  	%r3047, %r3044, %r2995;
	xor.b32  	%r3048, %r3043, %r2996;
	xor.b32  	%r3049, %r3042, %r2997;
	add.s32 	%r3050, %r2961, %r255;
	add.s32 	%r3051, %r2960, %r255;
	add.s32 	%r3052, %r2959, %r255;
	add.s32 	%r3053, %r2958, %r255;
	add.s32 	%r3054, %r3053, %r3049;
	add.s32 	%r3055, %r3052, %r3048;
	add.s32 	%r3056, %r3051, %r3047;
	add.s32 	%r3057, %r3050, %r3046;
	add.s32 	%r3058, %r3037, -899497514;
	add.s32 	%r3059, %r3034, -899497514;
	add.s32 	%r3060, %r3031, -899497514;
	add.s32 	%r3061, %r3028, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3058, 5;
	shr.b32 	%rhs, %r3058, 27;
	add.u32 	%r3062, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3059, 5;
	shr.b32 	%rhs, %r3059, 27;
	add.u32 	%r3063, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3060, 5;
	shr.b32 	%rhs, %r3060, 27;
	add.u32 	%r3064, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3061, 5;
	shr.b32 	%rhs, %r3061, 27;
	add.u32 	%r3065, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3026, 30;
	shr.b32 	%rhs, %r3026, 2;
	add.u32 	%r3066, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3029, 30;
	shr.b32 	%rhs, %r3029, 2;
	add.u32 	%r3067, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3032, 30;
	shr.b32 	%rhs, %r3032, 2;
	add.u32 	%r3068, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3035, 30;
	shr.b32 	%rhs, %r3035, 2;
	add.u32 	%r3069, %lhs, %rhs;
	}
	xor.b32  	%r3070, %r259, %r634;
	xor.b32  	%r3071, %r3070, %r322;
	add.s32 	%r3072, %r2994, %r3071;
	xor.b32  	%r3073, %r259, %r635;
	xor.b32  	%r3074, %r3073, %r321;
	add.s32 	%r3075, %r2995, %r3074;
	xor.b32  	%r3076, %r259, %r636;
	xor.b32  	%r3077, %r3076, %r320;
	add.s32 	%r3078, %r2996, %r3077;
	xor.b32  	%r3079, %r259, %r637;
	xor.b32  	%r3080, %r3079, %r319;
	add.s32 	%r3081, %r2997, %r3080;
	xor.b32  	%r3082, %r3058, %r3069;
	xor.b32  	%r3083, %r3059, %r3068;
	xor.b32  	%r3084, %r3060, %r3067;
	xor.b32  	%r3085, %r3061, %r3066;
	xor.b32  	%r3086, %r3085, %r3038;
	xor.b32  	%r3087, %r3084, %r3039;
	xor.b32  	%r3088, %r3083, %r3040;
	xor.b32  	%r3089, %r3082, %r3041;
	add.s32 	%r3090, %r3081, %r3089;
	add.s32 	%r3091, %r3078, %r3088;
	add.s32 	%r3092, %r3075, %r3087;
	add.s32 	%r3093, %r3072, %r3086;
	add.s32 	%r3094, %r3057, %r3065;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3094, 5;
	shr.b32 	%rhs, %r3094, 27;
	add.u32 	%r3095, %lhs, %rhs;
	}
	add.s32 	%r3096, %r3093, %r3095;
	add.s32 	%r3097, %r3056, %r3064;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3097, 5;
	shr.b32 	%rhs, %r3097, 27;
	add.u32 	%r3098, %lhs, %rhs;
	}
	add.s32 	%r3099, %r3092, %r3098;
	add.s32 	%r3100, %r3055, %r3063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3100, 5;
	shr.b32 	%rhs, %r3100, 27;
	add.u32 	%r3101, %lhs, %rhs;
	}
	add.s32 	%r3102, %r3091, %r3101;
	add.s32 	%r3103, %r3054, %r3062;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3103, 5;
	shr.b32 	%rhs, %r3103, 27;
	add.u32 	%r3104, %lhs, %rhs;
	}
	add.s32 	%r3105, %r3090, %r3104;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3058, 30;
	shr.b32 	%rhs, %r3058, 2;
	add.u32 	%r3106, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3059, 30;
	shr.b32 	%rhs, %r3059, 2;
	add.u32 	%r3107, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3060, 30;
	shr.b32 	%rhs, %r3060, 2;
	add.u32 	%r3108, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3061, 30;
	shr.b32 	%rhs, %r3061, 2;
	add.u32 	%r3109, %lhs, %rhs;
	}
	xor.b32  	%r3110, %r263, %r311;
	xor.b32  	%r3111, %r3110, %r323;
	add.s32 	%r3112, %r3041, %r3111;
	xor.b32  	%r3113, %r263, %r312;
	xor.b32  	%r3114, %r3113, %r324;
	add.s32 	%r3115, %r3040, %r3114;
	xor.b32  	%r3116, %r263, %r313;
	xor.b32  	%r3117, %r3116, %r325;
	add.s32 	%r3118, %r3039, %r3117;
	xor.b32  	%r3119, %r263, %r314;
	xor.b32  	%r3120, %r3119, %r326;
	add.s32 	%r3121, %r3038, %r3120;
	xor.b32  	%r3122, %r3094, %r3109;
	xor.b32  	%r3123, %r3097, %r3108;
	xor.b32  	%r3124, %r3100, %r3107;
	xor.b32  	%r3125, %r3103, %r3106;
	xor.b32  	%r3126, %r3125, %r3069;
	xor.b32  	%r3127, %r3124, %r3068;
	xor.b32  	%r3128, %r3123, %r3067;
	xor.b32  	%r3129, %r3122, %r3066;
	add.s32 	%r3130, %r3121, %r3129;
	add.s32 	%r3131, %r3118, %r3128;
	add.s32 	%r3132, %r3115, %r3127;
	add.s32 	%r3133, %r3112, %r3126;
	add.s32 	%r3134, %r3105, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3134, 5;
	shr.b32 	%rhs, %r3134, 27;
	add.u32 	%r3135, %lhs, %rhs;
	}
	add.s32 	%r3136, %r3133, %r3135;
	add.s32 	%r3137, %r3102, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3137, 5;
	shr.b32 	%rhs, %r3137, 27;
	add.u32 	%r3138, %lhs, %rhs;
	}
	add.s32 	%r3139, %r3132, %r3138;
	add.s32 	%r3140, %r3099, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3140, 5;
	shr.b32 	%rhs, %r3140, 27;
	add.u32 	%r3141, %lhs, %rhs;
	}
	add.s32 	%r3142, %r3131, %r3141;
	add.s32 	%r3143, %r3096, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3143, 5;
	shr.b32 	%rhs, %r3143, 27;
	add.u32 	%r3144, %lhs, %rhs;
	}
	add.s32 	%r3145, %r3130, %r3144;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3094, 30;
	shr.b32 	%rhs, %r3094, 2;
	add.u32 	%r3146, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3097, 30;
	shr.b32 	%rhs, %r3097, 2;
	add.u32 	%r3147, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3100, 30;
	shr.b32 	%rhs, %r3100, 2;
	add.u32 	%r3148, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3103, 30;
	shr.b32 	%rhs, %r3103, 2;
	add.u32 	%r3149, %lhs, %rhs;
	}
	xor.b32  	%r3150, %r267, %r625;
	xor.b32  	%r3151, %r3150, %r634;
	xor.b32  	%r3152, %r3151, %r318;
	add.s32 	%r3153, %r3066, %r3152;
	xor.b32  	%r3154, %r267, %r624;
	xor.b32  	%r3155, %r3154, %r635;
	xor.b32  	%r3156, %r3155, %r317;
	add.s32 	%r3157, %r3067, %r3156;
	xor.b32  	%r3158, %r267, %r623;
	xor.b32  	%r3159, %r3158, %r636;
	xor.b32  	%r3160, %r3159, %r316;
	add.s32 	%r3161, %r3068, %r3160;
	xor.b32  	%r3162, %r267, %r622;
	xor.b32  	%r3163, %r3162, %r637;
	xor.b32  	%r3164, %r3163, %r315;
	add.s32 	%r3165, %r3069, %r3164;
	xor.b32  	%r3166, %r3134, %r3149;
	xor.b32  	%r3167, %r3137, %r3148;
	xor.b32  	%r3168, %r3140, %r3147;
	xor.b32  	%r3169, %r3143, %r3146;
	xor.b32  	%r3170, %r3169, %r3109;
	xor.b32  	%r3171, %r3168, %r3108;
	xor.b32  	%r3172, %r3167, %r3107;
	xor.b32  	%r3173, %r3166, %r3106;
	add.s32 	%r3174, %r3165, %r3173;
	add.s32 	%r3175, %r3161, %r3172;
	add.s32 	%r3176, %r3157, %r3171;
	add.s32 	%r3177, %r3153, %r3170;
	add.s32 	%r3178, %r3145, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3178, 5;
	shr.b32 	%rhs, %r3178, 27;
	add.u32 	%r3179, %lhs, %rhs;
	}
	add.s32 	%r3180, %r3177, %r3179;
	add.s32 	%r3181, %r3142, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3181, 5;
	shr.b32 	%rhs, %r3181, 27;
	add.u32 	%r3182, %lhs, %rhs;
	}
	add.s32 	%r3183, %r3176, %r3182;
	add.s32 	%r3184, %r3139, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3184, 5;
	shr.b32 	%rhs, %r3184, 27;
	add.u32 	%r3185, %lhs, %rhs;
	}
	add.s32 	%r3186, %r3175, %r3185;
	add.s32 	%r3187, %r3136, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3187, 5;
	shr.b32 	%rhs, %r3187, 27;
	add.u32 	%r3188, %lhs, %rhs;
	}
	add.s32 	%r3189, %r3174, %r3188;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3134, 30;
	shr.b32 	%rhs, %r3134, 2;
	add.u32 	%r3190, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3137, 30;
	shr.b32 	%rhs, %r3137, 2;
	add.u32 	%r3191, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3140, 30;
	shr.b32 	%rhs, %r3140, 2;
	add.u32 	%r3192, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3143, 30;
	shr.b32 	%rhs, %r3143, 2;
	add.u32 	%r3193, %lhs, %rhs;
	}
	xor.b32  	%r3194, %r3178, %r3193;
	xor.b32  	%r3195, %r3181, %r3192;
	xor.b32  	%r3196, %r3184, %r3191;
	xor.b32  	%r3197, %r3187, %r3190;
	xor.b32  	%r3198, %r3197, %r3149;
	xor.b32  	%r3199, %r3196, %r3148;
	xor.b32  	%r3200, %r3195, %r3147;
	xor.b32  	%r3201, %r3194, %r3146;
	add.s32 	%r3202, %r3106, %r271;
	add.s32 	%r3203, %r3107, %r271;
	add.s32 	%r3204, %r3108, %r271;
	add.s32 	%r3205, %r3109, %r271;
	add.s32 	%r3206, %r3205, %r3201;
	add.s32 	%r3207, %r3204, %r3200;
	add.s32 	%r3208, %r3203, %r3199;
	add.s32 	%r3209, %r3202, %r3198;
	add.s32 	%r3210, %r3189, -899497514;
	add.s32 	%r3211, %r3186, -899497514;
	add.s32 	%r3212, %r3183, -899497514;
	add.s32 	%r3213, %r3180, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3213, 5;
	shr.b32 	%rhs, %r3213, 27;
	add.u32 	%r3214, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3212, 5;
	shr.b32 	%rhs, %r3212, 27;
	add.u32 	%r3215, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3211, 5;
	shr.b32 	%rhs, %r3211, 27;
	add.u32 	%r3216, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3210, 5;
	shr.b32 	%rhs, %r3210, 27;
	add.u32 	%r3217, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3187, 30;
	shr.b32 	%rhs, %r3187, 2;
	add.u32 	%r3218, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3184, 30;
	shr.b32 	%rhs, %r3184, 2;
	add.u32 	%r3219, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3181, 30;
	shr.b32 	%rhs, %r3181, 2;
	add.u32 	%r3220, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3178, 30;
	shr.b32 	%rhs, %r3178, 2;
	add.u32 	%r3221, %lhs, %rhs;
	}
	xor.b32  	%r3222, %r275, %r626;
	xor.b32  	%r3223, %r3222, %r645;
	add.s32 	%r3224, %r3149, %r3223;
	xor.b32  	%r3225, %r275, %r627;
	xor.b32  	%r3226, %r3225, %r644;
	add.s32 	%r3227, %r3148, %r3226;
	xor.b32  	%r3228, %r275, %r628;
	xor.b32  	%r3229, %r3228, %r643;
	add.s32 	%r3230, %r3147, %r3229;
	xor.b32  	%r3231, %r275, %r629;
	xor.b32  	%r3232, %r3231, %r642;
	add.s32 	%r3233, %r3146, %r3232;
	xor.b32  	%r3234, %r3213, %r3221;
	xor.b32  	%r3235, %r3212, %r3220;
	xor.b32  	%r3236, %r3211, %r3219;
	xor.b32  	%r3237, %r3210, %r3218;
	xor.b32  	%r3238, %r3237, %r3190;
	xor.b32  	%r3239, %r3236, %r3191;
	xor.b32  	%r3240, %r3235, %r3192;
	xor.b32  	%r3241, %r3234, %r3193;
	add.s32 	%r3242, %r3233, %r3241;
	add.s32 	%r3243, %r3230, %r3240;
	add.s32 	%r3244, %r3227, %r3239;
	add.s32 	%r3245, %r3224, %r3238;
	add.s32 	%r3246, %r3209, %r3217;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3246, 5;
	shr.b32 	%rhs, %r3246, 27;
	add.u32 	%r3247, %lhs, %rhs;
	}
	add.s32 	%r3248, %r3245, %r3247;
	add.s32 	%r3249, %r3208, %r3216;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3249, 5;
	shr.b32 	%rhs, %r3249, 27;
	add.u32 	%r3250, %lhs, %rhs;
	}
	add.s32 	%r3251, %r3244, %r3250;
	add.s32 	%r3252, %r3207, %r3215;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3252, 5;
	shr.b32 	%rhs, %r3252, 27;
	add.u32 	%r3253, %lhs, %rhs;
	}
	add.s32 	%r3254, %r3243, %r3253;
	add.s32 	%r3255, %r3206, %r3214;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3255, 5;
	shr.b32 	%rhs, %r3255, 27;
	add.u32 	%r3256, %lhs, %rhs;
	}
	add.s32 	%r3257, %r3242, %r3256;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3213, 30;
	shr.b32 	%rhs, %r3213, 2;
	add.u32 	%r3258, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3212, 30;
	shr.b32 	%rhs, %r3212, 2;
	add.u32 	%r3259, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3211, 30;
	shr.b32 	%rhs, %r3211, 2;
	add.u32 	%r3260, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3210, 30;
	shr.b32 	%rhs, %r3210, 2;
	add.u32 	%r3261, %lhs, %rhs;
	}
	xor.b32  	%r3262, %r279, %r629;
	xor.b32  	%r3263, %r3262, %r322;
	add.s32 	%r3264, %r3193, %r3263;
	xor.b32  	%r3265, %r279, %r628;
	xor.b32  	%r3266, %r3265, %r321;
	add.s32 	%r3267, %r3192, %r3266;
	xor.b32  	%r3268, %r279, %r627;
	xor.b32  	%r3269, %r3268, %r320;
	add.s32 	%r3270, %r3191, %r3269;
	xor.b32  	%r3271, %r279, %r626;
	xor.b32  	%r3272, %r3271, %r319;
	add.s32 	%r3273, %r3190, %r3272;
	xor.b32  	%r3274, %r3246, %r3261;
	xor.b32  	%r3275, %r3249, %r3260;
	xor.b32  	%r3276, %r3252, %r3259;
	xor.b32  	%r3277, %r3255, %r3258;
	xor.b32  	%r3278, %r3277, %r3221;
	xor.b32  	%r3279, %r3276, %r3220;
	xor.b32  	%r3280, %r3275, %r3219;
	xor.b32  	%r3281, %r3274, %r3218;
	add.s32 	%r3282, %r3273, %r3281;
	add.s32 	%r3283, %r3270, %r3280;
	add.s32 	%r3284, %r3267, %r3279;
	add.s32 	%r3285, %r3264, %r3278;
	add.s32 	%r3286, %r3257, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3286, 5;
	shr.b32 	%rhs, %r3286, 27;
	add.u32 	%r3287, %lhs, %rhs;
	}
	add.s32 	%r3288, %r3285, %r3287;
	add.s32 	%r3289, %r3254, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3289, 5;
	shr.b32 	%rhs, %r3289, 27;
	add.u32 	%r3290, %lhs, %rhs;
	}
	add.s32 	%r3291, %r3284, %r3290;
	add.s32 	%r3292, %r3251, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3292, 5;
	shr.b32 	%rhs, %r3292, 27;
	add.u32 	%r3293, %lhs, %rhs;
	}
	add.s32 	%r3294, %r3283, %r3293;
	add.s32 	%r3295, %r3248, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3295, 5;
	shr.b32 	%rhs, %r3295, 27;
	add.u32 	%r3296, %lhs, %rhs;
	}
	add.s32 	%r3297, %r3282, %r3296;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3246, 30;
	shr.b32 	%rhs, %r3246, 2;
	add.u32 	%r3298, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3249, 30;
	shr.b32 	%rhs, %r3249, 2;
	add.u32 	%r3299, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3252, 30;
	shr.b32 	%rhs, %r3252, 2;
	add.u32 	%r3300, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3255, 30;
	shr.b32 	%rhs, %r3255, 2;
	add.u32 	%r3301, %lhs, %rhs;
	}
	xor.b32  	%r3302, %r283, %r606;
	xor.b32  	%r3303, %r3302, %r622;
	xor.b32  	%r3304, %r3303, %r626;
	xor.b32  	%r3305, %r3304, %r630;
	xor.b32  	%r3306, %r3305, %r319;
	xor.b32  	%r3307, %r3306, %r323;
	add.s32 	%r3308, %r3218, %r3307;
	xor.b32  	%r3309, %r283, %r607;
	xor.b32  	%r3310, %r3309, %r623;
	xor.b32  	%r3311, %r3310, %r627;
	xor.b32  	%r3312, %r3311, %r631;
	xor.b32  	%r3313, %r3312, %r320;
	xor.b32  	%r3314, %r3313, %r324;
	add.s32 	%r3315, %r3219, %r3314;
	xor.b32  	%r3316, %r283, %r608;
	xor.b32  	%r3317, %r3316, %r624;
	xor.b32  	%r3318, %r3317, %r628;
	xor.b32  	%r3319, %r3318, %r632;
	xor.b32  	%r3320, %r3319, %r321;
	xor.b32  	%r3321, %r3320, %r325;
	add.s32 	%r3322, %r3220, %r3321;
	xor.b32  	%r3323, %r283, %r609;
	xor.b32  	%r3324, %r3323, %r625;
	xor.b32  	%r3325, %r3324, %r629;
	xor.b32  	%r3326, %r3325, %r633;
	xor.b32  	%r3327, %r3326, %r322;
	xor.b32  	%r3328, %r3327, %r326;
	add.s32 	%r3329, %r3221, %r3328;
	xor.b32  	%r3330, %r3286, %r3301;
	xor.b32  	%r3331, %r3289, %r3300;
	xor.b32  	%r3332, %r3292, %r3299;
	xor.b32  	%r3333, %r3295, %r3298;
	xor.b32  	%r3334, %r3333, %r3261;
	xor.b32  	%r3335, %r3332, %r3260;
	xor.b32  	%r3336, %r3331, %r3259;
	xor.b32  	%r3337, %r3330, %r3258;
	add.s32 	%r3338, %r3329, %r3337;
	add.s32 	%r3339, %r3322, %r3336;
	add.s32 	%r3340, %r3315, %r3335;
	add.s32 	%r3341, %r3308, %r3334;
	add.s32 	%r3342, %r3297, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3342, 5;
	shr.b32 	%rhs, %r3342, 27;
	add.u32 	%r3343, %lhs, %rhs;
	}
	add.s32 	%r3344, %r3341, %r3343;
	add.s32 	%r3345, %r3294, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3345, 5;
	shr.b32 	%rhs, %r3345, 27;
	add.u32 	%r3346, %lhs, %rhs;
	}
	add.s32 	%r3347, %r3340, %r3346;
	add.s32 	%r3348, %r3291, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3348, 5;
	shr.b32 	%rhs, %r3348, 27;
	add.u32 	%r3349, %lhs, %rhs;
	}
	add.s32 	%r3350, %r3339, %r3349;
	add.s32 	%r3351, %r3288, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3351, 5;
	shr.b32 	%rhs, %r3351, 27;
	add.u32 	%r3352, %lhs, %rhs;
	}
	add.s32 	%r3353, %r3338, %r3352;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3286, 30;
	shr.b32 	%rhs, %r3286, 2;
	add.u32 	%r3354, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3289, 30;
	shr.b32 	%rhs, %r3289, 2;
	add.u32 	%r3355, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3292, 30;
	shr.b32 	%rhs, %r3292, 2;
	add.u32 	%r3356, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3295, 30;
	shr.b32 	%rhs, %r3295, 2;
	add.u32 	%r3357, %lhs, %rhs;
	}
	xor.b32  	%r3358, %r287, %r330;
	add.s32 	%r3359, %r3258, %r3358;
	xor.b32  	%r3360, %r287, %r329;
	add.s32 	%r3361, %r3259, %r3360;
	xor.b32  	%r3362, %r287, %r328;
	add.s32 	%r3363, %r3260, %r3362;
	xor.b32  	%r3364, %r287, %r327;
	add.s32 	%r3365, %r3261, %r3364;
	xor.b32  	%r3366, %r3342, %r3357;
	xor.b32  	%r3367, %r3345, %r3356;
	xor.b32  	%r3368, %r3348, %r3355;
	xor.b32  	%r3369, %r3351, %r3354;
	xor.b32  	%r3370, %r3369, %r3301;
	xor.b32  	%r3371, %r3368, %r3300;
	xor.b32  	%r3372, %r3367, %r3299;
	xor.b32  	%r3373, %r3366, %r3298;
	add.s32 	%r3374, %r3365, %r3373;
	add.s32 	%r3375, %r3363, %r3372;
	add.s32 	%r3376, %r3361, %r3371;
	add.s32 	%r3377, %r3359, %r3370;
	add.s32 	%r3378, %r3353, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3378, 5;
	shr.b32 	%rhs, %r3378, 27;
	add.u32 	%r3379, %lhs, %rhs;
	}
	add.s32 	%r3380, %r3377, %r3379;
	add.s32 	%r3381, %r3350, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3381, 5;
	shr.b32 	%rhs, %r3381, 27;
	add.u32 	%r3382, %lhs, %rhs;
	}
	add.s32 	%r3383, %r3376, %r3382;
	add.s32 	%r3384, %r3347, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3384, 5;
	shr.b32 	%rhs, %r3384, 27;
	add.u32 	%r3385, %lhs, %rhs;
	}
	add.s32 	%r3386, %r3375, %r3385;
	add.s32 	%r3387, %r3344, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3387, 5;
	shr.b32 	%rhs, %r3387, 27;
	add.u32 	%r3388, %lhs, %rhs;
	}
	add.s32 	%r3389, %r3374, %r3388;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3342, 30;
	shr.b32 	%rhs, %r3342, 2;
	add.u32 	%r335, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3345, 30;
	shr.b32 	%rhs, %r3345, 2;
	add.u32 	%r336, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3348, 30;
	shr.b32 	%rhs, %r3348, 2;
	add.u32 	%r337, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3351, 30;
	shr.b32 	%rhs, %r3351, 2;
	add.u32 	%r338, %lhs, %rhs;
	}
	xor.b32  	%r3390, %r291, %r311;
	xor.b32  	%r3391, %r3390, %r319;
	add.s32 	%r3392, %r3298, %r3391;
	xor.b32  	%r3393, %r291, %r312;
	xor.b32  	%r3394, %r3393, %r320;
	add.s32 	%r3395, %r3299, %r3394;
	xor.b32  	%r3396, %r291, %r313;
	xor.b32  	%r3397, %r3396, %r321;
	add.s32 	%r3398, %r3300, %r3397;
	xor.b32  	%r3399, %r291, %r314;
	xor.b32  	%r3400, %r3399, %r322;
	add.s32 	%r3401, %r3301, %r3400;
	xor.b32  	%r3402, %r3378, %r338;
	xor.b32  	%r3403, %r3381, %r337;
	xor.b32  	%r3404, %r3384, %r336;
	xor.b32  	%r3405, %r3387, %r335;
	xor.b32  	%r3406, %r3405, %r3357;
	xor.b32  	%r3407, %r3404, %r3356;
	xor.b32  	%r3408, %r3403, %r3355;
	xor.b32  	%r3409, %r3402, %r3354;
	add.s32 	%r3410, %r3401, %r3409;
	add.s32 	%r3411, %r3398, %r3408;
	add.s32 	%r3412, %r3395, %r3407;
	add.s32 	%r3413, %r3392, %r3406;
	add.s32 	%r3414, %r3389, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3414, 5;
	shr.b32 	%rhs, %r3414, 27;
	add.u32 	%r3415, %lhs, %rhs;
	}
	add.s32 	%r3416, %r3413, %r3415;
	add.s32 	%r3417, %r3386, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3417, 5;
	shr.b32 	%rhs, %r3417, 27;
	add.u32 	%r3418, %lhs, %rhs;
	}
	add.s32 	%r3419, %r3412, %r3418;
	add.s32 	%r3420, %r3383, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3420, 5;
	shr.b32 	%rhs, %r3420, 27;
	add.u32 	%r3421, %lhs, %rhs;
	}
	add.s32 	%r3422, %r3411, %r3421;
	add.s32 	%r3423, %r3380, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3423, 5;
	shr.b32 	%rhs, %r3423, 27;
	add.u32 	%r3424, %lhs, %rhs;
	}
	add.s32 	%r3425, %r3410, %r3424;
	add.s32 	%r350, %r3425, -899497514;
	add.s32 	%r349, %r3422, -899497514;
	add.s32 	%r348, %r3419, -899497514;
	add.s32 	%r347, %r3416, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3387, 30;
	shr.b32 	%rhs, %r3387, 2;
	add.u32 	%r343, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3384, 30;
	shr.b32 	%rhs, %r3384, 2;
	add.u32 	%r344, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3381, 30;
	shr.b32 	%rhs, %r3381, 2;
	add.u32 	%r345, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3378, 30;
	shr.b32 	%rhs, %r3378, 2;
	add.u32 	%r346, %lhs, %rhs;
	}
	xor.b32  	%r3426, %r295, %r610;
	xor.b32  	%r3427, %r3426, %r626;
	xor.b32  	%r3428, %r3427, %r637;
	add.s32 	%r3429, %r3357, %r3428;
	xor.b32  	%r3430, %r295, %r611;
	xor.b32  	%r3431, %r3430, %r627;
	xor.b32  	%r3432, %r3431, %r636;
	add.s32 	%r3433, %r3356, %r3432;
	xor.b32  	%r3434, %r295, %r612;
	xor.b32  	%r3435, %r3434, %r628;
	xor.b32  	%r3436, %r3435, %r635;
	add.s32 	%r3437, %r3355, %r3436;
	xor.b32  	%r3438, %r295, %r613;
	xor.b32  	%r3439, %r3438, %r629;
	xor.b32  	%r3440, %r3439, %r634;
	add.s32 	%r3441, %r3354, %r3440;
	xor.b32  	%r3442, %r3423, %r346;
	xor.b32  	%r3443, %r3420, %r345;
	xor.b32  	%r3444, %r3417, %r344;
	xor.b32  	%r3445, %r3414, %r343;
	xor.b32  	%r3446, %r3445, %r335;
	xor.b32  	%r3447, %r3444, %r336;
	xor.b32  	%r3448, %r3443, %r337;
	xor.b32  	%r3449, %r3442, %r338;
	add.s32 	%r3450, %r3441, %r3449;
	add.s32 	%r3451, %r3437, %r3448;
	add.s32 	%r3452, %r3433, %r3447;
	add.s32 	%r3453, %r3429, %r3446;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r347, 5;
	shr.b32 	%rhs, %r347, 27;
	add.u32 	%r3454, %lhs, %rhs;
	}
	add.s32 	%r3455, %r3453, %r3454;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r348, 5;
	shr.b32 	%rhs, %r348, 27;
	add.u32 	%r3456, %lhs, %rhs;
	}
	add.s32 	%r3457, %r3452, %r3456;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r349, 5;
	shr.b32 	%rhs, %r349, 27;
	add.u32 	%r3458, %lhs, %rhs;
	}
	add.s32 	%r3459, %r3451, %r3458;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r350, 5;
	shr.b32 	%rhs, %r350, 27;
	add.u32 	%r3460, %lhs, %rhs;
	}
	add.s32 	%r3461, %r3450, %r3460;
	add.s32 	%r362, %r3461, -899497514;
	add.s32 	%r361, %r3459, -899497514;
	add.s32 	%r360, %r3457, -899497514;
	add.s32 	%r359, %r3455, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3414, 30;
	shr.b32 	%rhs, %r3414, 2;
	add.u32 	%r355, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3417, 30;
	shr.b32 	%rhs, %r3417, 2;
	add.u32 	%r356, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3420, 30;
	shr.b32 	%rhs, %r3420, 2;
	add.u32 	%r357, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3423, 30;
	shr.b32 	%rhs, %r3423, 2;
	add.u32 	%r358, %lhs, %rhs;
	}
	setp.ne.s32	%p3, %r359, %r3611;
	setp.ne.s32	%p4, %r360, %r3611;
	and.pred  	%p5, %p3, %p4;
	setp.ne.s32	%p6, %r361, %r3611;
	and.pred  	%p7, %p5, %p6;
	setp.ne.s32	%p8, %r362, %r3611;
	and.pred  	%p9, %p7, %p8;
	@%p9 bra 	BB7_24;

	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r303, 21;
	shr.b32 	%rhs, %r303, 11;
	add.u32 	%r3465, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r306, 21;
	shr.b32 	%rhs, %r306, 11;
	add.u32 	%r3466, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r305, 21;
	shr.b32 	%rhs, %r305, 11;
	add.u32 	%r3467, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r304, 21;
	shr.b32 	%rhs, %r304, 11;
	add.u32 	%r3468, %lhs, %rhs;
	}
	xor.b32  	%r3469, %r3462, %r307;
	xor.b32  	%r3470, %r3462, %r310;
	xor.b32  	%r3471, %r3462, %r309;
	xor.b32  	%r3472, %r3462, %r308;
	xor.b32  	%r3473, %r3472, %r332;
	xor.b32  	%r3474, %r3471, %r333;
	xor.b32  	%r3475, %r3470, %r334;
	xor.b32  	%r3476, %r3469, %r331;
	xor.b32  	%r3477, %r3476, %r319;
	xor.b32  	%r3478, %r3475, %r322;
	xor.b32  	%r3479, %r3474, %r321;
	xor.b32  	%r3480, %r3473, %r320;
	xor.b32  	%r3481, %r3480, %r3468;
	xor.b32  	%r3482, %r3479, %r3467;
	xor.b32  	%r3483, %r3478, %r3466;
	xor.b32  	%r3484, %r3477, %r3465;
	xor.b32  	%r3485, %r348, %r356;
	xor.b32  	%r3486, %r349, %r357;
	xor.b32  	%r3487, %r350, %r358;
	xor.b32  	%r3488, %r347, %r355;
	xor.b32  	%r3489, %r3488, %r343;
	xor.b32  	%r3490, %r3487, %r346;
	xor.b32  	%r3491, %r3486, %r345;
	xor.b32  	%r3492, %r3485, %r344;
	add.s32 	%r3493, %r335, %r3484;
	add.s32 	%r3494, %r338, %r3483;
	add.s32 	%r3495, %r337, %r3482;
	add.s32 	%r3496, %r336, %r3481;
	add.s32 	%r3497, %r3496, %r3492;
	add.s32 	%r3498, %r3495, %r3491;
	add.s32 	%r3499, %r3494, %r3490;
	add.s32 	%r3500, %r3493, %r3489;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r359, 5;
	shr.b32 	%rhs, %r359, 27;
	add.u32 	%r3501, %lhs, %rhs;
	}
	add.s32 	%r3502, %r3500, %r3501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r362, 5;
	shr.b32 	%rhs, %r362, 27;
	add.u32 	%r3503, %lhs, %rhs;
	}
	add.s32 	%r3504, %r3499, %r3503;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r361, 5;
	shr.b32 	%rhs, %r361, 27;
	add.u32 	%r3505, %lhs, %rhs;
	}
	add.s32 	%r3506, %r3498, %r3505;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r360, 5;
	shr.b32 	%rhs, %r360, 27;
	add.u32 	%r3507, %lhs, %rhs;
	}
	add.s32 	%r3508, %r3497, %r3507;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r348, 30;
	shr.b32 	%rhs, %r348, 2;
	add.u32 	%r3509, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r349, 30;
	shr.b32 	%rhs, %r349, 2;
	add.u32 	%r3510, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r350, 30;
	shr.b32 	%rhs, %r350, 2;
	add.u32 	%r3511, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r347, 30;
	shr.b32 	%rhs, %r347, 2;
	add.u32 	%r3512, %lhs, %rhs;
	}
	xor.b32  	%r3513, %r359, %r3512;
	xor.b32  	%r3514, %r362, %r3511;
	xor.b32  	%r3515, %r361, %r3510;
	xor.b32  	%r3516, %r360, %r3509;
	xor.b32  	%r3517, %r3516, %r356;
	xor.b32  	%r3518, %r3515, %r357;
	xor.b32  	%r3519, %r3514, %r358;
	xor.b32  	%r3520, %r3513, %r355;
	add.s32 	%r3521, %r344, %r3463;
	add.s32 	%r3522, %r345, %r3463;
	add.s32 	%r3523, %r346, %r3463;
	add.s32 	%r3524, %r343, %r3463;
	add.s32 	%r3525, %r3524, %r3520;
	add.s32 	%r3526, %r3523, %r3519;
	add.s32 	%r3527, %r3522, %r3518;
	add.s32 	%r3528, %r3521, %r3517;
	add.s32 	%r3529, %r3508, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3529, 5;
	shr.b32 	%rhs, %r3529, 27;
	add.u32 	%r3530, %lhs, %rhs;
	}
	add.s32 	%r3531, %r3528, %r3530;
	add.s32 	%r3532, %r3506, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3532, 5;
	shr.b32 	%rhs, %r3532, 27;
	add.u32 	%r3533, %lhs, %rhs;
	}
	add.s32 	%r3534, %r3527, %r3533;
	add.s32 	%r3535, %r3504, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3535, 5;
	shr.b32 	%rhs, %r3535, 27;
	add.u32 	%r3536, %lhs, %rhs;
	}
	add.s32 	%r3537, %r3526, %r3536;
	add.s32 	%r3538, %r3502, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3538, 5;
	shr.b32 	%rhs, %r3538, 27;
	add.u32 	%r3539, %lhs, %rhs;
	}
	add.s32 	%r3540, %r3525, %r3539;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r360, 30;
	shr.b32 	%rhs, %r360, 2;
	add.u32 	%r363, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r361, 30;
	shr.b32 	%rhs, %r361, 2;
	add.u32 	%r364, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r362, 30;
	shr.b32 	%rhs, %r362, 2;
	add.u32 	%r365, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r359, 30;
	shr.b32 	%rhs, %r359, 2;
	add.u32 	%r3541, %lhs, %rhs;
	}
	xor.b32  	%r3542, %r3464, %r308;
	xor.b32  	%r3543, %r3464, %r309;
	xor.b32  	%r3544, %r3464, %r310;
	xor.b32  	%r3545, %r3464, %r307;
	xor.b32  	%r3546, %r3545, %r311;
	xor.b32  	%r3547, %r3544, %r314;
	xor.b32  	%r3548, %r3543, %r313;
	xor.b32  	%r3549, %r3542, %r312;
	xor.b32  	%r3550, %r3549, %r316;
	xor.b32  	%r3551, %r3548, %r317;
	xor.b32  	%r3552, %r3547, %r318;
	xor.b32  	%r3553, %r3546, %r315;
	xor.b32  	%r3554, %r3553, %r323;
	xor.b32  	%r3555, %r3552, %r326;
	xor.b32  	%r3556, %r3551, %r325;
	xor.b32  	%r3557, %r3550, %r324;
	xor.b32  	%r3558, %r3557, %r328;
	xor.b32  	%r3559, %r3556, %r329;
	xor.b32  	%r3560, %r3555, %r330;
	xor.b32  	%r3561, %r3554, %r327;
	xor.b32  	%r3562, %r3529, %r363;
	xor.b32  	%r3563, %r3532, %r364;
	xor.b32  	%r3564, %r3535, %r365;
	xor.b32  	%r3565, %r3538, %r3541;
	xor.b32  	%r3566, %r3565, %r3512;
	xor.b32  	%r3567, %r3564, %r3511;
	xor.b32  	%r3568, %r3563, %r3510;
	xor.b32  	%r3569, %r3562, %r3509;
	add.s32 	%r3570, %r355, %r3561;
	add.s32 	%r3571, %r358, %r3560;
	add.s32 	%r3572, %r357, %r3559;
	add.s32 	%r3573, %r356, %r3558;
	add.s32 	%r3574, %r3573, %r3569;
	add.s32 	%r3575, %r3572, %r3568;
	add.s32 	%r3576, %r3571, %r3567;
	add.s32 	%r3577, %r3570, %r3566;
	add.s32 	%r3578, %r3540, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3578, 5;
	shr.b32 	%rhs, %r3578, 27;
	add.u32 	%r3579, %lhs, %rhs;
	}
	add.s32 	%r3580, %r3577, %r3579;
	add.s32 	%r3581, %r3537, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3581, 5;
	shr.b32 	%rhs, %r3581, 27;
	add.u32 	%r3582, %lhs, %rhs;
	}
	add.s32 	%r3583, %r3576, %r3582;
	add.s32 	%r3584, %r3534, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3584, 5;
	shr.b32 	%rhs, %r3584, 27;
	add.u32 	%r3585, %lhs, %rhs;
	}
	add.s32 	%r3586, %r3575, %r3585;
	add.s32 	%r3587, %r3531, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3587, 5;
	shr.b32 	%rhs, %r3587, 27;
	add.u32 	%r3588, %lhs, %rhs;
	}
	add.s32 	%r3589, %r3574, %r3588;
	add.s32 	%r367, %r3589, -899497514;
	add.s32 	%r368, %r3586, -899497514;
	add.s32 	%r369, %r3583, -899497514;
	add.s32 	%r366, %r3580, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3538, 30;
	shr.b32 	%rhs, %r3538, 2;
	add.u32 	%r3590, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3529, 30;
	shr.b32 	%rhs, %r3529, 2;
	add.u32 	%r370, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3532, 30;
	shr.b32 	%rhs, %r3532, 2;
	add.u32 	%r371, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3535, 30;
	shr.b32 	%rhs, %r3535, 2;
	add.u32 	%r372, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3578, 30;
	shr.b32 	%rhs, %r3578, 2;
	add.u32 	%r3591, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3587, 30;
	shr.b32 	%rhs, %r3587, 2;
	add.u32 	%r373, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3584, 30;
	shr.b32 	%rhs, %r3584, 2;
	add.u32 	%r374, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3581, 30;
	shr.b32 	%rhs, %r3581, 2;
	add.u32 	%r375, %lhs, %rhs;
	}
	setp.ne.s32	%p10, %r3590, %r2;
	setp.ne.s32	%p11, %r3541, %r5;
	or.pred  	%p12, %p10, %p11;
	setp.ne.s32	%p13, %r3591, %r3;
	or.pred  	%p14, %p12, %p13;
	setp.ne.s32	%p15, %r366, %r4;
	or.pred  	%p16, %p14, %p15;
	@%p16 bra 	BB7_9;

	mul.wide.u32 	%rd15, %r387, 4;
	add.s64 	%rd16, %rd6, %rd15;
	atom.global.add.u32 	%r3592, [%rd16], 1;
	setp.ne.s32	%p17, %r3592, 0;
	@%p17 bra 	BB7_9;

	atom.global.add.u32 	%r376, [%rd7], 1;
	setp.lt.u32	%p18, %r376, %r386;
	@%p18 bra 	BB7_8;
	bra.uni 	BB7_7;

BB7_8:
	mul.wide.u32 	%rd17, %r376, 24;
	mov.u32 	%r3594, 0;
	add.s64 	%rd18, %rd4, %rd17;
	st.global.v2.u32 	[%rd18+16], {%r3594, %r387};
	st.global.v2.u32 	[%rd18+8], {%r3628, %r384};
	st.global.u64 	[%rd18], %rd1;
	bra.uni 	BB7_9;

BB7_7:
	atom.global.add.u32 	%r3593, [%rd7], -1;

BB7_9:
	setp.eq.s32	%p19, %r370, %r2;
	setp.eq.s32	%p20, %r363, %r5;
	and.pred  	%p21, %p19, %p20;
	setp.eq.s32	%p22, %r373, %r3;
	and.pred  	%p23, %p21, %p22;
	setp.eq.s32	%p24, %r367, %r4;
	and.pred  	%p25, %p23, %p24;
	add.s32 	%r377, %r3628, 1;
	setp.lt.u32	%p26, %r377, %r385;
	and.pred  	%p27, %p25, %p26;
	@!%p27 bra 	BB7_14;
	bra.uni 	BB7_10;

BB7_10:
	mul.wide.u32 	%rd19, %r387, 4;
	add.s64 	%rd20, %rd6, %rd19;
	atom.global.add.u32 	%r3595, [%rd20], 1;
	setp.ne.s32	%p28, %r3595, 0;
	@%p28 bra 	BB7_14;

	atom.global.add.u32 	%r378, [%rd7], 1;
	setp.lt.u32	%p29, %r378, %r386;
	@%p29 bra 	BB7_13;
	bra.uni 	BB7_12;

BB7_13:
	mul.wide.u32 	%rd21, %r378, 24;
	mov.u32 	%r3597, 0;
	add.s64 	%rd22, %rd4, %rd21;
	st.global.v2.u32 	[%rd22+16], {%r3597, %r387};
	add.s32 	%r3604, %r3628, 1;
	st.global.v2.u32 	[%rd22+8], {%r3604, %r384};
	st.global.u64 	[%rd22], %rd1;
	bra.uni 	BB7_14;

BB7_12:
	atom.global.add.u32 	%r3596, [%rd7], -1;

BB7_14:
	setp.eq.s32	%p30, %r371, %r2;
	setp.eq.s32	%p31, %r364, %r5;
	and.pred  	%p32, %p30, %p31;
	setp.eq.s32	%p33, %r374, %r3;
	and.pred  	%p34, %p32, %p33;
	setp.eq.s32	%p35, %r368, %r4;
	and.pred  	%p36, %p34, %p35;
	add.s32 	%r379, %r3628, 2;
	setp.lt.u32	%p37, %r379, %r385;
	and.pred  	%p38, %p36, %p37;
	@!%p38 bra 	BB7_19;
	bra.uni 	BB7_15;

BB7_15:
	mul.wide.u32 	%rd23, %r387, 4;
	add.s64 	%rd24, %rd6, %rd23;
	atom.global.add.u32 	%r3598, [%rd24], 1;
	setp.ne.s32	%p39, %r3598, 0;
	@%p39 bra 	BB7_19;

	atom.global.add.u32 	%r380, [%rd7], 1;
	setp.lt.u32	%p40, %r380, %r386;
	@%p40 bra 	BB7_18;
	bra.uni 	BB7_17;

BB7_18:
	mul.wide.u32 	%rd25, %r380, 24;
	mov.u32 	%r3600, 0;
	add.s64 	%rd26, %rd4, %rd25;
	st.global.v2.u32 	[%rd26+16], {%r3600, %r387};
	add.s32 	%r3605, %r3628, 2;
	st.global.v2.u32 	[%rd26+8], {%r3605, %r384};
	st.global.u64 	[%rd26], %rd1;
	bra.uni 	BB7_19;

BB7_17:
	atom.global.add.u32 	%r3599, [%rd7], -1;

BB7_19:
	setp.eq.s32	%p41, %r372, %r2;
	setp.eq.s32	%p42, %r365, %r5;
	and.pred  	%p43, %p41, %p42;
	setp.eq.s32	%p44, %r375, %r3;
	and.pred  	%p45, %p43, %p44;
	setp.eq.s32	%p46, %r369, %r4;
	and.pred  	%p47, %p45, %p46;
	add.s32 	%r381, %r3628, 3;
	setp.lt.u32	%p48, %r381, %r385;
	and.pred  	%p49, %p47, %p48;
	@!%p49 bra 	BB7_24;
	bra.uni 	BB7_20;

BB7_20:
	mul.wide.u32 	%rd27, %r387, 4;
	add.s64 	%rd28, %rd6, %rd27;
	atom.global.add.u32 	%r3601, [%rd28], 1;
	setp.ne.s32	%p50, %r3601, 0;
	@%p50 bra 	BB7_24;

	atom.global.add.u32 	%r382, [%rd7], 1;
	setp.lt.u32	%p51, %r382, %r386;
	@%p51 bra 	BB7_23;
	bra.uni 	BB7_22;

BB7_23:
	mul.wide.u32 	%rd29, %r382, 24;
	mov.u32 	%r3603, 0;
	add.s64 	%rd30, %rd4, %rd29;
	st.global.v2.u32 	[%rd30+16], {%r3603, %r387};
	add.s32 	%r3606, %r3628, 3;
	st.global.v2.u32 	[%rd30+8], {%r3606, %r384};
	st.global.u64 	[%rd30], %rd1;
	bra.uni 	BB7_24;

BB7_22:
	atom.global.add.u32 	%r3602, [%rd7], -1;

BB7_24:
	add.s32 	%r3628, %r3628, 4;
	setp.lt.u32	%p52, %r3628, %r385;
	@%p52 bra 	BB7_3;

BB7_25:
	ret;
}

	// .globl	m00100_s16
.entry m00100_s16(
	.param .u64 .ptr .global .align 4 m00100_s16_param_0,
	.param .u64 .ptr .global .align 4 m00100_s16_param_1,
	.param .u64 .ptr .global .align 4 m00100_s16_param_2,
	.param .u64 .ptr .const .align 16 m00100_s16_param_3,
	.param .u64 .ptr .global .align 1 m00100_s16_param_4,
	.param .u64 .ptr .global .align 1 m00100_s16_param_5,
	.param .u64 .ptr .global .align 4 m00100_s16_param_6,
	.param .u64 .ptr .global .align 4 m00100_s16_param_7,
	.param .u64 .ptr .global .align 4 m00100_s16_param_8,
	.param .u64 .ptr .global .align 4 m00100_s16_param_9,
	.param .u64 .ptr .global .align 4 m00100_s16_param_10,
	.param .u64 .ptr .global .align 4 m00100_s16_param_11,
	.param .u64 .ptr .global .align 4 m00100_s16_param_12,
	.param .u64 .ptr .global .align 4 m00100_s16_param_13,
	.param .u64 .ptr .global .align 8 m00100_s16_param_14,
	.param .u64 .ptr .global .align 4 m00100_s16_param_15,
	.param .u64 .ptr .global .align 4 m00100_s16_param_16,
	.param .u64 .ptr .global .align 4 m00100_s16_param_17,
	.param .u64 .ptr .global .align 1 m00100_s16_param_18,
	.param .u64 .ptr .global .align 4 m00100_s16_param_19,
	.param .u64 .ptr .global .align 16 m00100_s16_param_20,
	.param .u64 .ptr .global .align 16 m00100_s16_param_21,
	.param .u64 .ptr .global .align 16 m00100_s16_param_22,
	.param .u64 .ptr .global .align 16 m00100_s16_param_23,
	.param .u32 m00100_s16_param_24,
	.param .u32 m00100_s16_param_25,
	.param .u32 m00100_s16_param_26,
	.param .u32 m00100_s16_param_27,
	.param .u32 m00100_s16_param_28,
	.param .u32 m00100_s16_param_29,
	.param .u32 m00100_s16_param_30,
	.param .u32 m00100_s16_param_31,
	.param .u32 m00100_s16_param_32,
	.param .u32 m00100_s16_param_33,
	.param .u64 m00100_s16_param_34
)
{
	.reg .pred 	%p<53>;
	.reg .b32 	%r<3703>;
	.reg .b64 	%rd<32>;


	ld.param.u64 	%rd2, [m00100_s16_param_0];
	ld.param.u64 	%rd4, [m00100_s16_param_14];
	ld.param.u64 	%rd5, [m00100_s16_param_15];
	ld.param.u64 	%rd6, [m00100_s16_param_16];
	ld.param.u64 	%rd7, [m00100_s16_param_19];
	ld.param.u32 	%r412, [m00100_s16_param_27];
	ld.param.u32 	%r413, [m00100_s16_param_30];
	ld.param.u32 	%r414, [m00100_s16_param_31];
	ld.param.u32 	%r415, [m00100_s16_param_32];
	ld.param.u64 	%rd8, [m00100_s16_param_34];
	mov.b32	%r416, %envreg3;
	mov.u32 	%r417, %ctaid.x;
	mov.u32 	%r418, %ntid.x;
	mad.lo.s32 	%r419, %r417, %r418, %r416;
	mov.u32 	%r420, %tid.x;
	add.s32 	%r1, %r419, %r420;
	cvt.s64.s32	%rd1, %r1;
	setp.ge.u64	%p1, %rd1, %rd8;
	@%p1 bra 	BB8_25;

	mul.wide.u32 	%rd9, %r415, 20;
	add.s64 	%rd10, %rd5, %rd9;
	ld.global.u32 	%r2, [%rd10+12];
	ld.global.u32 	%r3, [%rd10+8];
	ld.global.u32 	%r4, [%rd10+4];
	ld.global.u32 	%r5, [%rd10+16];
	setp.eq.s32	%p2, %r413, 0;
	@%p2 bra 	BB8_25;

	mul.wide.s32 	%rd11, %r1, 260;
	add.s64 	%rd12, %rd2, %rd11;
	ld.global.u32 	%r422, [%rd12+8];
	ld.global.u32 	%r58, [%rd12+32];
	xor.b32  	%r423, %r58, %r422;
	ld.global.u32 	%r78, [%rd12+52];
	xor.b32  	%r424, %r423, %r78;
	ld.global.u32 	%r425, [%rd12+4];
	ld.global.u32 	%r426, [%rd12+12];
	xor.b32  	%r427, %r426, %r425;
	ld.global.u32 	%r62, [%rd12+36];
	xor.b32  	%r428, %r427, %r62;
	ld.global.u32 	%r82, [%rd12+56];
	xor.b32  	%r429, %r428, %r82;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r429, 1;
	shr.b32 	%rhs, %r429, 31;
	add.u32 	%r430, %lhs, %rhs;
	}
	ld.global.u32 	%r431, [%rd12+16];
	xor.b32  	%r432, %r431, %r422;
	ld.global.u32 	%r66, [%rd12+40];
	xor.b32  	%r433, %r432, %r66;
	ld.global.u32 	%r86, [%rd12+60];
	xor.b32  	%r434, %r433, %r86;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r434, 1;
	shr.b32 	%rhs, %r434, 31;
	add.u32 	%r435, %lhs, %rhs;
	}
	ld.global.u32 	%r46, [%rd12+20];
	xor.b32  	%r436, %r46, %r426;
	ld.global.u32 	%r70, [%rd12+44];
	xor.b32  	%r437, %r436, %r70;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r424, 1;
	shr.b32 	%rhs, %r424, 31;
	add.u32 	%r87, %lhs, %rhs;
	}
	xor.b32  	%r438, %r437, %r87;
	ld.global.u32 	%r50, [%rd12+24];
	xor.b32  	%r439, %r50, %r431;
	ld.global.u32 	%r74, [%rd12+48];
	xor.b32  	%r440, %r439, %r74;
	xor.b32  	%r441, %r440, %r430;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r441, 1;
	shr.b32 	%rhs, %r441, 31;
	add.u32 	%r442, %lhs, %rhs;
	}
	ld.global.u32 	%r54, [%rd12+28];
	xor.b32  	%r443, %r54, %r46;
	xor.b32  	%r444, %r443, %r78;
	xor.b32  	%r445, %r444, %r435;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r445, 1;
	shr.b32 	%rhs, %r445, 31;
	add.u32 	%r446, %lhs, %rhs;
	}
	xor.b32  	%r447, %r58, %r50;
	xor.b32  	%r448, %r447, %r82;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r438, 1;
	shr.b32 	%rhs, %r438, 31;
	add.u32 	%r99, %lhs, %rhs;
	}
	xor.b32  	%r449, %r448, %r99;
	xor.b32  	%r450, %r62, %r54;
	xor.b32  	%r451, %r450, %r86;
	xor.b32  	%r452, %r451, %r442;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r452, 1;
	shr.b32 	%rhs, %r452, 31;
	add.u32 	%r453, %lhs, %rhs;
	}
	xor.b32  	%r454, %r66, %r58;
	xor.b32  	%r455, %r454, %r87;
	xor.b32  	%r456, %r455, %r446;
	xor.b32  	%r457, %r70, %r62;
	xor.b32  	%r458, %r457, %r430;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r449, 1;
	shr.b32 	%rhs, %r449, 31;
	add.u32 	%r111, %lhs, %rhs;
	}
	xor.b32  	%r459, %r458, %r111;
	xor.b32  	%r460, %r74, %r66;
	xor.b32  	%r461, %r460, %r435;
	xor.b32  	%r462, %r461, %r453;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r462, 1;
	shr.b32 	%rhs, %r462, 31;
	add.u32 	%r463, %lhs, %rhs;
	}
	xor.b32  	%r464, %r78, %r70;
	xor.b32  	%r465, %r464, %r99;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r456, 1;
	shr.b32 	%rhs, %r456, 31;
	add.u32 	%r119, %lhs, %rhs;
	}
	xor.b32  	%r466, %r465, %r119;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r466, 1;
	shr.b32 	%rhs, %r466, 31;
	add.u32 	%r467, %lhs, %rhs;
	}
	xor.b32  	%r468, %r82, %r74;
	xor.b32  	%r469, %r468, %r442;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r459, 1;
	shr.b32 	%rhs, %r459, 31;
	add.u32 	%r123, %lhs, %rhs;
	}
	xor.b32  	%r470, %r469, %r123;
	xor.b32  	%r471, %r86, %r78;
	xor.b32  	%r472, %r471, %r446;
	xor.b32  	%r473, %r472, %r463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r473, 1;
	shr.b32 	%rhs, %r473, 31;
	add.u32 	%r474, %lhs, %rhs;
	}
	xor.b32  	%r475, %r87, %r82;
	xor.b32  	%r476, %r475, %r111;
	xor.b32  	%r477, %r476, %r467;
	xor.b32  	%r478, %r430, %r86;
	xor.b32  	%r479, %r478, %r453;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r470, 1;
	shr.b32 	%rhs, %r470, 31;
	add.u32 	%r135, %lhs, %rhs;
	}
	xor.b32  	%r480, %r479, %r135;
	xor.b32  	%r481, %r435, %r87;
	xor.b32  	%r482, %r481, %r119;
	xor.b32  	%r483, %r482, %r474;
	xor.b32  	%r484, %r99, %r430;
	xor.b32  	%r485, %r484, %r123;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r477, 1;
	shr.b32 	%rhs, %r477, 31;
	add.u32 	%r143, %lhs, %rhs;
	}
	xor.b32  	%r486, %r485, %r143;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r486, 1;
	shr.b32 	%rhs, %r486, 31;
	add.u32 	%r487, %lhs, %rhs;
	}
	xor.b32  	%r488, %r442, %r435;
	xor.b32  	%r489, %r488, %r463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r480, 1;
	shr.b32 	%rhs, %r480, 31;
	add.u32 	%r147, %lhs, %rhs;
	}
	xor.b32  	%r490, %r489, %r147;
	xor.b32  	%r491, %r446, %r99;
	xor.b32  	%r492, %r491, %r467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r483, 1;
	shr.b32 	%rhs, %r483, 31;
	add.u32 	%r151, %lhs, %rhs;
	}
	xor.b32  	%r493, %r492, %r151;
	xor.b32  	%r494, %r111, %r442;
	xor.b32  	%r495, %r494, %r135;
	xor.b32  	%r496, %r495, %r487;
	xor.b32  	%r497, %r453, %r446;
	xor.b32  	%r498, %r497, %r474;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r490, 1;
	shr.b32 	%rhs, %r490, 31;
	add.u32 	%r159, %lhs, %rhs;
	}
	xor.b32  	%r499, %r498, %r159;
	xor.b32  	%r500, %r119, %r111;
	xor.b32  	%r501, %r500, %r143;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r493, 1;
	shr.b32 	%rhs, %r493, 31;
	add.u32 	%r163, %lhs, %rhs;
	}
	xor.b32  	%r502, %r501, %r163;
	xor.b32  	%r503, %r123, %r453;
	xor.b32  	%r504, %r503, %r147;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r496, 1;
	shr.b32 	%rhs, %r496, 31;
	add.u32 	%r167, %lhs, %rhs;
	}
	xor.b32  	%r505, %r504, %r167;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r505, 1;
	shr.b32 	%rhs, %r505, 31;
	add.u32 	%r506, %lhs, %rhs;
	}
	xor.b32  	%r507, %r463, %r119;
	xor.b32  	%r508, %r507, %r151;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r499, 1;
	shr.b32 	%rhs, %r499, 31;
	add.u32 	%r171, %lhs, %rhs;
	}
	xor.b32  	%r509, %r508, %r171;
	xor.b32  	%r510, %r467, %r123;
	xor.b32  	%r511, %r510, %r487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r502, 1;
	shr.b32 	%rhs, %r502, 31;
	add.u32 	%r175, %lhs, %rhs;
	}
	xor.b32  	%r512, %r511, %r175;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r512, 1;
	shr.b32 	%rhs, %r512, 31;
	add.u32 	%r513, %lhs, %rhs;
	}
	xor.b32  	%r514, %r135, %r463;
	xor.b32  	%r515, %r514, %r159;
	xor.b32  	%r516, %r515, %r506;
	xor.b32  	%r517, %r474, %r467;
	xor.b32  	%r518, %r517, %r163;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r509, 1;
	shr.b32 	%rhs, %r509, 31;
	add.u32 	%r183, %lhs, %rhs;
	}
	xor.b32  	%r519, %r518, %r183;
	xor.b32  	%r520, %r143, %r135;
	xor.b32  	%r521, %r520, %r167;
	xor.b32  	%r522, %r521, %r513;
	xor.b32  	%r523, %r147, %r474;
	xor.b32  	%r524, %r523, %r171;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r516, 1;
	shr.b32 	%rhs, %r516, 31;
	add.u32 	%r191, %lhs, %rhs;
	}
	xor.b32  	%r525, %r524, %r191;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r525, 1;
	shr.b32 	%rhs, %r525, 31;
	add.u32 	%r526, %lhs, %rhs;
	}
	xor.b32  	%r527, %r151, %r143;
	xor.b32  	%r528, %r527, %r175;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r519, 1;
	shr.b32 	%rhs, %r519, 31;
	add.u32 	%r195, %lhs, %rhs;
	}
	xor.b32  	%r529, %r528, %r195;
	xor.b32  	%r530, %r487, %r147;
	xor.b32  	%r531, %r530, %r506;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r522, 1;
	shr.b32 	%rhs, %r522, 31;
	add.u32 	%r199, %lhs, %rhs;
	}
	xor.b32  	%r532, %r531, %r199;
	xor.b32  	%r533, %r159, %r151;
	xor.b32  	%r534, %r533, %r183;
	xor.b32  	%r535, %r534, %r526;
	xor.b32  	%r536, %r163, %r487;
	xor.b32  	%r537, %r536, %r513;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r529, 1;
	shr.b32 	%rhs, %r529, 31;
	add.u32 	%r207, %lhs, %rhs;
	}
	xor.b32  	%r538, %r537, %r207;
	xor.b32  	%r539, %r167, %r159;
	xor.b32  	%r540, %r539, %r191;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r532, 1;
	shr.b32 	%rhs, %r532, 31;
	add.u32 	%r211, %lhs, %rhs;
	}
	xor.b32  	%r541, %r540, %r211;
	xor.b32  	%r542, %r171, %r163;
	xor.b32  	%r543, %r542, %r195;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r535, 1;
	shr.b32 	%rhs, %r535, 31;
	add.u32 	%r215, %lhs, %rhs;
	}
	xor.b32  	%r544, %r543, %r215;
	xor.b32  	%r545, %r175, %r167;
	xor.b32  	%r546, %r545, %r199;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r538, 1;
	shr.b32 	%rhs, %r538, 31;
	add.u32 	%r219, %lhs, %rhs;
	}
	xor.b32  	%r547, %r546, %r219;
	xor.b32  	%r548, %r506, %r171;
	xor.b32  	%r549, %r548, %r526;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r541, 1;
	shr.b32 	%rhs, %r541, 31;
	add.u32 	%r223, %lhs, %rhs;
	}
	xor.b32  	%r550, %r549, %r223;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r550, 1;
	shr.b32 	%rhs, %r550, 31;
	add.u32 	%r551, %lhs, %rhs;
	}
	xor.b32  	%r552, %r183, %r175;
	xor.b32  	%r553, %r552, %r207;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r544, 1;
	shr.b32 	%rhs, %r544, 31;
	add.u32 	%r227, %lhs, %rhs;
	}
	xor.b32  	%r554, %r553, %r227;
	xor.b32  	%r555, %r513, %r506;
	xor.b32  	%r556, %r555, %r211;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r547, 1;
	shr.b32 	%rhs, %r547, 31;
	add.u32 	%r231, %lhs, %rhs;
	}
	xor.b32  	%r557, %r556, %r231;
	xor.b32  	%r558, %r191, %r183;
	xor.b32  	%r559, %r558, %r215;
	xor.b32  	%r560, %r559, %r551;
	xor.b32  	%r561, %r195, %r513;
	xor.b32  	%r562, %r561, %r219;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r554, 1;
	shr.b32 	%rhs, %r554, 31;
	add.u32 	%r239, %lhs, %rhs;
	}
	xor.b32  	%r563, %r562, %r239;
	xor.b32  	%r564, %r199, %r191;
	xor.b32  	%r565, %r564, %r223;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r557, 1;
	shr.b32 	%rhs, %r557, 31;
	add.u32 	%r243, %lhs, %rhs;
	}
	xor.b32  	%r566, %r565, %r243;
	xor.b32  	%r567, %r526, %r195;
	xor.b32  	%r568, %r567, %r227;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r560, 1;
	shr.b32 	%rhs, %r560, 31;
	add.u32 	%r247, %lhs, %rhs;
	}
	xor.b32  	%r569, %r568, %r247;
	xor.b32  	%r570, %r207, %r199;
	xor.b32  	%r571, %r570, %r231;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r563, 1;
	shr.b32 	%rhs, %r563, 31;
	add.u32 	%r251, %lhs, %rhs;
	}
	xor.b32  	%r572, %r571, %r251;
	xor.b32  	%r573, %r211, %r526;
	xor.b32  	%r574, %r573, %r551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r566, 1;
	shr.b32 	%rhs, %r566, 31;
	add.u32 	%r255, %lhs, %rhs;
	}
	xor.b32  	%r575, %r574, %r255;
	xor.b32  	%r576, %r215, %r207;
	xor.b32  	%r577, %r576, %r239;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r569, 1;
	shr.b32 	%rhs, %r569, 31;
	add.u32 	%r259, %lhs, %rhs;
	}
	xor.b32  	%r578, %r577, %r259;
	xor.b32  	%r579, %r219, %r211;
	xor.b32  	%r580, %r579, %r243;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r572, 1;
	shr.b32 	%rhs, %r572, 31;
	add.u32 	%r263, %lhs, %rhs;
	}
	xor.b32  	%r581, %r580, %r263;
	xor.b32  	%r582, %r223, %r215;
	xor.b32  	%r583, %r582, %r247;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r575, 1;
	shr.b32 	%rhs, %r575, 31;
	add.u32 	%r267, %lhs, %rhs;
	}
	xor.b32  	%r584, %r583, %r267;
	xor.b32  	%r585, %r227, %r219;
	xor.b32  	%r586, %r585, %r251;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r578, 1;
	shr.b32 	%rhs, %r578, 31;
	add.u32 	%r271, %lhs, %rhs;
	}
	xor.b32  	%r587, %r586, %r271;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r587, 1;
	shr.b32 	%rhs, %r587, 31;
	add.u32 	%r588, %lhs, %rhs;
	}
	xor.b32  	%r589, %r231, %r223;
	xor.b32  	%r590, %r589, %r255;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r581, 1;
	shr.b32 	%rhs, %r581, 31;
	add.u32 	%r275, %lhs, %rhs;
	}
	xor.b32  	%r591, %r590, %r275;
	xor.b32  	%r592, %r551, %r227;
	xor.b32  	%r593, %r592, %r259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r584, 1;
	shr.b32 	%rhs, %r584, 31;
	add.u32 	%r279, %lhs, %rhs;
	}
	xor.b32  	%r594, %r593, %r279;
	xor.b32  	%r595, %r239, %r231;
	xor.b32  	%r596, %r595, %r263;
	xor.b32  	%r597, %r596, %r588;
	xor.b32  	%r598, %r243, %r551;
	xor.b32  	%r599, %r598, %r267;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r591, 1;
	shr.b32 	%rhs, %r591, 31;
	add.u32 	%r287, %lhs, %rhs;
	}
	xor.b32  	%r600, %r599, %r287;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r600, 1;
	shr.b32 	%rhs, %r600, 31;
	add.u32 	%r601, %lhs, %rhs;
	}
	xor.b32  	%r602, %r247, %r239;
	xor.b32  	%r603, %r602, %r271;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r594, 1;
	shr.b32 	%rhs, %r594, 31;
	add.u32 	%r291, %lhs, %rhs;
	}
	xor.b32  	%r604, %r603, %r291;
	xor.b32  	%r605, %r251, %r243;
	xor.b32  	%r606, %r605, %r275;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r597, 1;
	shr.b32 	%rhs, %r597, 31;
	add.u32 	%r295, %lhs, %rhs;
	}
	xor.b32  	%r607, %r606, %r295;
	xor.b32  	%r608, %r255, %r247;
	xor.b32  	%r609, %r608, %r279;
	xor.b32  	%r610, %r609, %r601;
	xor.b32  	%r611, %r259, %r251;
	xor.b32  	%r612, %r611, %r588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r604, 1;
	shr.b32 	%rhs, %r604, 31;
	add.u32 	%r303, %lhs, %rhs;
	}
	xor.b32  	%r613, %r612, %r303;
	xor.b32  	%r614, %r263, %r255;
	xor.b32  	%r615, %r614, %r287;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r607, 1;
	shr.b32 	%rhs, %r607, 31;
	add.u32 	%r307, %lhs, %rhs;
	}
	xor.b32  	%r616, %r615, %r307;
	xor.b32  	%r617, %r267, %r259;
	xor.b32  	%r618, %r617, %r291;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r610, 1;
	shr.b32 	%rhs, %r610, 31;
	add.u32 	%r311, %lhs, %rhs;
	}
	xor.b32  	%r619, %r618, %r311;
	ld.global.u32 	%r10, [%rd12];
	mov.u32 	%r620, 1732584193;
	mov.u32 	%r621, -271733879;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r621, 30;
	shr.b32 	%rhs, %r621, 2;
	add.u32 	%r18, %lhs, %rhs;
	}
	or.b32  	%r622, %r18, -1732584194;
	add.s32 	%r623, %r425, %r622;
	add.s32 	%r20, %r623, 1790234127;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r620, 30;
	shr.b32 	%rhs, %r620, 2;
	add.u32 	%r26, %lhs, %rhs;
	}
	xor.b32  	%r28, %r18, %r26;
	add.s32 	%r624, %r18, %r426;
	add.s32 	%r36, %r624, 1518500249;
	add.s32 	%r625, %r26, %r431;
	add.s32 	%r40, %r625, 1518500249;
	add.s32 	%r91, %r430, 1518500249;
	add.s32 	%r95, %r435, 1518500249;
	add.s32 	%r107, %r446, 1859775393;
	add.s32 	%r115, %r453, 1859775393;
	add.s32 	%r127, %r463, 1859775393;
	add.s32 	%r131, %r467, 1859775393;
	add.s32 	%r139, %r474, 1859775393;
	add.s32 	%r155, %r487, 1859775393;
	add.s32 	%r203, %r526, -1894007588;
	add.s32 	%r235, %r551, -1894007588;
	add.s32 	%r283, %r588, -899497514;
	add.s32 	%r299, %r601, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r613, 1;
	shr.b32 	%rhs, %r613, 31;
	add.u32 	%r315, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r616, 1;
	shr.b32 	%rhs, %r616, 31;
	add.u32 	%r319, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r619, 1;
	shr.b32 	%rhs, %r619, 31;
	add.u32 	%r323, %lhs, %rhs;
	}
	xor.b32  	%r626, %r271, %r263;
	xor.b32  	%r627, %r626, %r295;
	xor.b32  	%r327, %r627, %r315;
	xor.b32  	%r628, %r275, %r267;
	xor.b32  	%r629, %r628, %r601;
	xor.b32  	%r328, %r629, %r319;
	xor.b32  	%r630, %r279, %r271;
	xor.b32  	%r631, %r630, %r303;
	xor.b32  	%r329, %r631, %r323;
	mov.u32 	%r3702, 0;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r327, 1;
	shr.b32 	%rhs, %r327, 31;
	add.u32 	%r3541, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r328, 1;
	shr.b32 	%rhs, %r328, 31;
	add.u32 	%r3542, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r329, 1;
	shr.b32 	%rhs, %r329, 31;
	add.u32 	%r3543, %lhs, %rhs;
	}

BB8_3:
	mov.u32 	%r3701, 1732584193;
	xor.b32  	%r3700, %r521, %r513;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3700, 1;
	shr.b32 	%rhs, %r3700, 31;
	add.u32 	%r3699, %lhs, %rhs;
	}
	xor.b32  	%r3698, %r518, %r183;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3698, 1;
	shr.b32 	%rhs, %r3698, 31;
	add.u32 	%r3697, %lhs, %rhs;
	}
	xor.b32  	%r3696, %r515, %r506;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3696, 1;
	shr.b32 	%rhs, %r3696, 31;
	add.u32 	%r3695, %lhs, %rhs;
	}
	add.s32 	%r3694, %r513, -1894007588;
	add.s32 	%r3693, %r506, 1859775393;
	add.s32 	%r3692, %r442, 1859775393;
	add.s32 	%r3691, %r422, -214083945;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5, 2;
	shr.b32 	%rhs, %r5, 30;
	add.u32 	%r3690, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3701, 30;
	shr.b32 	%rhs, %r3701, 2;
	add.u32 	%r3689, %lhs, %rhs;
	}
	mov.u32 	%r3688, -271733879;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3688, 30;
	shr.b32 	%rhs, %r3688, 2;
	add.u32 	%r3687, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3701, 5;
	shr.b32 	%rhs, %r3701, 27;
	add.u32 	%r3686, %lhs, %rhs;
	}
	ld.param.u64 	%rd31, [m00100_s16_param_3];
	shr.u32 	%r632, %r3702, 2;
	mul.wide.u32 	%rd13, %r632, 16;
	add.s64 	%rd14, %rd31, %rd13;
	ld.const.v4.u32 	{%r633, %r634, %r635, %r636}, [%rd14];
	or.b32  	%r331, %r10, %r633;
	or.b32  	%r332, %r10, %r634;
	or.b32  	%r333, %r10, %r635;
	or.b32  	%r334, %r10, %r636;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r331, 1;
	shr.b32 	%rhs, %r331, 31;
	add.u32 	%r641, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r332, 1;
	shr.b32 	%rhs, %r332, 31;
	add.u32 	%r642, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r333, 1;
	shr.b32 	%rhs, %r333, 31;
	add.u32 	%r643, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r334, 1;
	shr.b32 	%rhs, %r334, 31;
	add.u32 	%r644, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r331, 2;
	shr.b32 	%rhs, %r331, 30;
	add.u32 	%r645, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r332, 2;
	shr.b32 	%rhs, %r332, 30;
	add.u32 	%r646, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r333, 2;
	shr.b32 	%rhs, %r333, 30;
	add.u32 	%r647, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r334, 2;
	shr.b32 	%rhs, %r334, 30;
	add.u32 	%r648, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r331, 3;
	shr.b32 	%rhs, %r331, 29;
	add.u32 	%r649, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r332, 3;
	shr.b32 	%rhs, %r332, 29;
	add.u32 	%r650, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r333, 3;
	shr.b32 	%rhs, %r333, 29;
	add.u32 	%r651, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r334, 3;
	shr.b32 	%rhs, %r334, 29;
	add.u32 	%r652, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r331, 4;
	shr.b32 	%rhs, %r331, 28;
	add.u32 	%r653, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r332, 4;
	shr.b32 	%rhs, %r332, 28;
	add.u32 	%r654, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r333, 4;
	shr.b32 	%rhs, %r333, 28;
	add.u32 	%r655, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r334, 4;
	shr.b32 	%rhs, %r334, 28;
	add.u32 	%r656, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r331, 5;
	shr.b32 	%rhs, %r331, 27;
	add.u32 	%r657, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r332, 5;
	shr.b32 	%rhs, %r332, 27;
	add.u32 	%r658, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r333, 5;
	shr.b32 	%rhs, %r333, 27;
	add.u32 	%r659, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r334, 5;
	shr.b32 	%rhs, %r334, 27;
	add.u32 	%r660, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r331, 6;
	shr.b32 	%rhs, %r331, 26;
	add.u32 	%r661, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r332, 6;
	shr.b32 	%rhs, %r332, 26;
	add.u32 	%r662, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r333, 6;
	shr.b32 	%rhs, %r333, 26;
	add.u32 	%r663, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r334, 6;
	shr.b32 	%rhs, %r334, 26;
	add.u32 	%r664, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r334, 7;
	shr.b32 	%rhs, %r334, 25;
	add.u32 	%r338, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r333, 7;
	shr.b32 	%rhs, %r333, 25;
	add.u32 	%r337, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r332, 7;
	shr.b32 	%rhs, %r332, 25;
	add.u32 	%r336, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r331, 7;
	shr.b32 	%rhs, %r331, 25;
	add.u32 	%r335, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r331, 8;
	shr.b32 	%rhs, %r331, 24;
	add.u32 	%r339, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r332, 8;
	shr.b32 	%rhs, %r332, 24;
	add.u32 	%r340, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r333, 8;
	shr.b32 	%rhs, %r333, 24;
	add.u32 	%r341, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r334, 8;
	shr.b32 	%rhs, %r334, 24;
	add.u32 	%r342, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r331, 9;
	shr.b32 	%rhs, %r331, 23;
	add.u32 	%r665, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r332, 9;
	shr.b32 	%rhs, %r332, 23;
	add.u32 	%r666, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r333, 9;
	shr.b32 	%rhs, %r333, 23;
	add.u32 	%r667, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r334, 9;
	shr.b32 	%rhs, %r334, 23;
	add.u32 	%r668, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r334, 10;
	shr.b32 	%rhs, %r334, 22;
	add.u32 	%r669, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r333, 10;
	shr.b32 	%rhs, %r333, 22;
	add.u32 	%r670, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r332, 10;
	shr.b32 	%rhs, %r332, 22;
	add.u32 	%r671, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r331, 10;
	shr.b32 	%rhs, %r331, 22;
	add.u32 	%r672, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r331, 11;
	shr.b32 	%rhs, %r331, 21;
	add.u32 	%r673, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r332, 11;
	shr.b32 	%rhs, %r332, 21;
	add.u32 	%r674, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r333, 11;
	shr.b32 	%rhs, %r333, 21;
	add.u32 	%r675, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r334, 11;
	shr.b32 	%rhs, %r334, 21;
	add.u32 	%r676, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r331, 12;
	shr.b32 	%rhs, %r331, 20;
	add.u32 	%r677, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r332, 12;
	shr.b32 	%rhs, %r332, 20;
	add.u32 	%r678, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r333, 12;
	shr.b32 	%rhs, %r333, 20;
	add.u32 	%r679, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r334, 12;
	shr.b32 	%rhs, %r334, 20;
	add.u32 	%r680, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r331, 13;
	shr.b32 	%rhs, %r331, 19;
	add.u32 	%r681, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r332, 13;
	shr.b32 	%rhs, %r332, 19;
	add.u32 	%r682, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r333, 13;
	shr.b32 	%rhs, %r333, 19;
	add.u32 	%r683, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r334, 13;
	shr.b32 	%rhs, %r334, 19;
	add.u32 	%r684, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r334, 14;
	shr.b32 	%rhs, %r334, 18;
	add.u32 	%r685, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r333, 14;
	shr.b32 	%rhs, %r333, 18;
	add.u32 	%r686, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r332, 14;
	shr.b32 	%rhs, %r332, 18;
	add.u32 	%r687, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r331, 14;
	shr.b32 	%rhs, %r331, 18;
	add.u32 	%r688, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r331, 15;
	shr.b32 	%rhs, %r331, 17;
	add.u32 	%r343, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r332, 15;
	shr.b32 	%rhs, %r332, 17;
	add.u32 	%r344, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r333, 15;
	shr.b32 	%rhs, %r333, 17;
	add.u32 	%r345, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r334, 15;
	shr.b32 	%rhs, %r334, 17;
	add.u32 	%r346, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r334, 16;
	shr.b32 	%rhs, %r334, 16;
	add.u32 	%r350, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r333, 16;
	shr.b32 	%rhs, %r333, 16;
	add.u32 	%r349, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r332, 16;
	shr.b32 	%rhs, %r332, 16;
	add.u32 	%r348, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r331, 16;
	shr.b32 	%rhs, %r331, 16;
	add.u32 	%r347, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r331, 17;
	shr.b32 	%rhs, %r331, 15;
	add.u32 	%r689, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r332, 17;
	shr.b32 	%rhs, %r332, 15;
	add.u32 	%r690, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r333, 17;
	shr.b32 	%rhs, %r333, 15;
	add.u32 	%r691, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r334, 17;
	shr.b32 	%rhs, %r334, 15;
	add.u32 	%r692, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r334, 18;
	shr.b32 	%rhs, %r334, 14;
	add.u32 	%r354, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r333, 18;
	shr.b32 	%rhs, %r333, 14;
	add.u32 	%r353, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r332, 18;
	shr.b32 	%rhs, %r332, 14;
	add.u32 	%r352, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r331, 18;
	shr.b32 	%rhs, %r331, 14;
	add.u32 	%r351, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r334, 19;
	shr.b32 	%rhs, %r334, 13;
	add.u32 	%r693, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r333, 19;
	shr.b32 	%rhs, %r333, 13;
	add.u32 	%r694, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r332, 19;
	shr.b32 	%rhs, %r332, 13;
	add.u32 	%r695, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r331, 19;
	shr.b32 	%rhs, %r331, 13;
	add.u32 	%r696, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r331, 20;
	shr.b32 	%rhs, %r331, 12;
	add.u32 	%r355, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r332, 20;
	shr.b32 	%rhs, %r332, 12;
	add.u32 	%r356, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r333, 20;
	shr.b32 	%rhs, %r333, 12;
	add.u32 	%r357, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r334, 20;
	shr.b32 	%rhs, %r334, 12;
	add.u32 	%r358, %lhs, %rhs;
	}
	xor.b32  	%r697, %r656, %r664;
	xor.b32  	%r698, %r655, %r663;
	xor.b32  	%r699, %r654, %r662;
	xor.b32  	%r700, %r653, %r661;
	xor.b32  	%r701, %r656, %r342;
	xor.b32  	%r702, %r655, %r341;
	xor.b32  	%r703, %r654, %r340;
	xor.b32  	%r704, %r653, %r339;
	xor.b32  	%r362, %r342, %r680;
	xor.b32  	%r361, %r341, %r679;
	xor.b32  	%r360, %r340, %r678;
	xor.b32  	%r359, %r339, %r677;
	xor.b32  	%r705, %r700, %r335;
	xor.b32  	%r706, %r699, %r336;
	xor.b32  	%r707, %r698, %r337;
	xor.b32  	%r708, %r697, %r338;
	add.s32 	%r709, %r334, %r3686;
	add.s32 	%r710, %r333, %r3686;
	add.s32 	%r711, %r332, %r3686;
	add.s32 	%r712, %r331, %r3686;
	add.s32 	%r713, %r712, -1223673721;
	add.s32 	%r714, %r711, -1223673721;
	add.s32 	%r715, %r710, -1223673721;
	add.s32 	%r716, %r709, -1223673721;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r716, 5;
	shr.b32 	%rhs, %r716, 27;
	add.u32 	%r717, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r715, 5;
	shr.b32 	%rhs, %r715, 27;
	add.u32 	%r718, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r714, 5;
	shr.b32 	%rhs, %r714, 27;
	add.u32 	%r719, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r713, 5;
	shr.b32 	%rhs, %r713, 27;
	add.u32 	%r720, %lhs, %rhs;
	}
	and.b32  	%r721, %r28, %r716;
	and.b32  	%r722, %r28, %r715;
	and.b32  	%r723, %r28, %r714;
	and.b32  	%r724, %r28, %r713;
	xor.b32  	%r725, %r724, %r3687;
	xor.b32  	%r726, %r723, %r3687;
	xor.b32  	%r727, %r722, %r3687;
	xor.b32  	%r728, %r721, %r3687;
	add.s32 	%r729, %r3691, %r728;
	add.s32 	%r730, %r3691, %r727;
	add.s32 	%r731, %r3691, %r726;
	add.s32 	%r732, %r3691, %r725;
	add.s32 	%r733, %r20, %r720;
	add.s32 	%r734, %r20, %r719;
	add.s32 	%r735, %r20, %r718;
	add.s32 	%r736, %r20, %r717;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r736, 5;
	shr.b32 	%rhs, %r736, 27;
	add.u32 	%r737, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r735, 5;
	shr.b32 	%rhs, %r735, 27;
	add.u32 	%r738, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r734, 5;
	shr.b32 	%rhs, %r734, 27;
	add.u32 	%r739, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r733, 5;
	shr.b32 	%rhs, %r733, 27;
	add.u32 	%r740, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r716, 30;
	shr.b32 	%rhs, %r716, 2;
	add.u32 	%r741, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r715, 30;
	shr.b32 	%rhs, %r715, 2;
	add.u32 	%r742, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r714, 30;
	shr.b32 	%rhs, %r714, 2;
	add.u32 	%r743, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r713, 30;
	shr.b32 	%rhs, %r713, 2;
	add.u32 	%r744, %lhs, %rhs;
	}
	xor.b32  	%r745, %r3689, %r744;
	xor.b32  	%r746, %r3689, %r743;
	xor.b32  	%r747, %r3689, %r742;
	xor.b32  	%r748, %r3689, %r741;
	and.b32  	%r749, %r748, %r736;
	and.b32  	%r750, %r747, %r735;
	and.b32  	%r751, %r746, %r734;
	and.b32  	%r752, %r745, %r733;
	xor.b32  	%r753, %r752, %r3689;
	xor.b32  	%r754, %r751, %r3689;
	xor.b32  	%r755, %r750, %r3689;
	xor.b32  	%r756, %r749, %r3689;
	add.s32 	%r757, %r36, %r756;
	add.s32 	%r758, %r36, %r755;
	add.s32 	%r759, %r36, %r754;
	add.s32 	%r760, %r36, %r753;
	add.s32 	%r761, %r732, %r740;
	add.s32 	%r762, %r731, %r739;
	add.s32 	%r763, %r730, %r738;
	add.s32 	%r764, %r729, %r737;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r764, 5;
	shr.b32 	%rhs, %r764, 27;
	add.u32 	%r765, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r763, 5;
	shr.b32 	%rhs, %r763, 27;
	add.u32 	%r766, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r762, 5;
	shr.b32 	%rhs, %r762, 27;
	add.u32 	%r767, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r761, 5;
	shr.b32 	%rhs, %r761, 27;
	add.u32 	%r768, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r736, 30;
	shr.b32 	%rhs, %r736, 2;
	add.u32 	%r769, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r735, 30;
	shr.b32 	%rhs, %r735, 2;
	add.u32 	%r770, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r734, 30;
	shr.b32 	%rhs, %r734, 2;
	add.u32 	%r771, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r733, 30;
	shr.b32 	%rhs, %r733, 2;
	add.u32 	%r772, %lhs, %rhs;
	}
	xor.b32  	%r773, %r744, %r772;
	xor.b32  	%r774, %r743, %r771;
	xor.b32  	%r775, %r742, %r770;
	xor.b32  	%r776, %r741, %r769;
	and.b32  	%r777, %r776, %r764;
	and.b32  	%r778, %r775, %r763;
	and.b32  	%r779, %r774, %r762;
	and.b32  	%r780, %r773, %r761;
	xor.b32  	%r781, %r780, %r744;
	xor.b32  	%r782, %r779, %r743;
	xor.b32  	%r783, %r778, %r742;
	xor.b32  	%r784, %r777, %r741;
	add.s32 	%r785, %r40, %r784;
	add.s32 	%r786, %r40, %r783;
	add.s32 	%r787, %r40, %r782;
	add.s32 	%r788, %r40, %r781;
	add.s32 	%r789, %r760, %r768;
	add.s32 	%r790, %r759, %r767;
	add.s32 	%r791, %r758, %r766;
	add.s32 	%r792, %r757, %r765;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r792, 5;
	shr.b32 	%rhs, %r792, 27;
	add.u32 	%r793, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r791, 5;
	shr.b32 	%rhs, %r791, 27;
	add.u32 	%r794, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r790, 5;
	shr.b32 	%rhs, %r790, 27;
	add.u32 	%r795, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r789, 5;
	shr.b32 	%rhs, %r789, 27;
	add.u32 	%r796, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r764, 30;
	shr.b32 	%rhs, %r764, 2;
	add.u32 	%r797, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r763, 30;
	shr.b32 	%rhs, %r763, 2;
	add.u32 	%r798, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r762, 30;
	shr.b32 	%rhs, %r762, 2;
	add.u32 	%r799, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r761, 30;
	shr.b32 	%rhs, %r761, 2;
	add.u32 	%r800, %lhs, %rhs;
	}
	add.s32 	%r801, %r744, %r46;
	add.s32 	%r802, %r743, %r46;
	add.s32 	%r803, %r742, %r46;
	add.s32 	%r804, %r741, %r46;
	xor.b32  	%r805, %r772, %r800;
	xor.b32  	%r806, %r771, %r799;
	xor.b32  	%r807, %r770, %r798;
	xor.b32  	%r808, %r769, %r797;
	and.b32  	%r809, %r808, %r792;
	and.b32  	%r810, %r807, %r791;
	and.b32  	%r811, %r806, %r790;
	and.b32  	%r812, %r805, %r789;
	xor.b32  	%r813, %r812, %r772;
	xor.b32  	%r814, %r811, %r771;
	xor.b32  	%r815, %r810, %r770;
	xor.b32  	%r816, %r809, %r769;
	add.s32 	%r817, %r804, %r816;
	add.s32 	%r818, %r803, %r815;
	add.s32 	%r819, %r802, %r814;
	add.s32 	%r820, %r801, %r813;
	add.s32 	%r821, %r788, %r796;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r821, 5;
	shr.b32 	%rhs, %r821, 27;
	add.u32 	%r822, %lhs, %rhs;
	}
	add.s32 	%r823, %r820, %r822;
	add.s32 	%r824, %r787, %r795;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r824, 5;
	shr.b32 	%rhs, %r824, 27;
	add.u32 	%r825, %lhs, %rhs;
	}
	add.s32 	%r826, %r819, %r825;
	add.s32 	%r827, %r786, %r794;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r827, 5;
	shr.b32 	%rhs, %r827, 27;
	add.u32 	%r828, %lhs, %rhs;
	}
	add.s32 	%r829, %r818, %r828;
	add.s32 	%r830, %r785, %r793;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r830, 5;
	shr.b32 	%rhs, %r830, 27;
	add.u32 	%r831, %lhs, %rhs;
	}
	add.s32 	%r832, %r817, %r831;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r789, 30;
	shr.b32 	%rhs, %r789, 2;
	add.u32 	%r833, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r790, 30;
	shr.b32 	%rhs, %r790, 2;
	add.u32 	%r834, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r791, 30;
	shr.b32 	%rhs, %r791, 2;
	add.u32 	%r835, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r792, 30;
	shr.b32 	%rhs, %r792, 2;
	add.u32 	%r836, %lhs, %rhs;
	}
	add.s32 	%r837, %r769, %r50;
	add.s32 	%r838, %r770, %r50;
	add.s32 	%r839, %r771, %r50;
	add.s32 	%r840, %r772, %r50;
	xor.b32  	%r841, %r797, %r836;
	xor.b32  	%r842, %r798, %r835;
	xor.b32  	%r843, %r799, %r834;
	xor.b32  	%r844, %r800, %r833;
	and.b32  	%r845, %r844, %r821;
	and.b32  	%r846, %r843, %r824;
	and.b32  	%r847, %r842, %r827;
	and.b32  	%r848, %r841, %r830;
	xor.b32  	%r849, %r848, %r797;
	xor.b32  	%r850, %r847, %r798;
	xor.b32  	%r851, %r846, %r799;
	xor.b32  	%r852, %r845, %r800;
	add.s32 	%r853, %r840, %r852;
	add.s32 	%r854, %r839, %r851;
	add.s32 	%r855, %r838, %r850;
	add.s32 	%r856, %r837, %r849;
	add.s32 	%r857, %r832, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r857, 5;
	shr.b32 	%rhs, %r857, 27;
	add.u32 	%r858, %lhs, %rhs;
	}
	add.s32 	%r859, %r856, %r858;
	add.s32 	%r860, %r829, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r860, 5;
	shr.b32 	%rhs, %r860, 27;
	add.u32 	%r861, %lhs, %rhs;
	}
	add.s32 	%r862, %r855, %r861;
	add.s32 	%r863, %r826, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r863, 5;
	shr.b32 	%rhs, %r863, 27;
	add.u32 	%r864, %lhs, %rhs;
	}
	add.s32 	%r865, %r854, %r864;
	add.s32 	%r866, %r823, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r866, 5;
	shr.b32 	%rhs, %r866, 27;
	add.u32 	%r867, %lhs, %rhs;
	}
	add.s32 	%r868, %r853, %r867;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r830, 30;
	shr.b32 	%rhs, %r830, 2;
	add.u32 	%r869, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r827, 30;
	shr.b32 	%rhs, %r827, 2;
	add.u32 	%r870, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r824, 30;
	shr.b32 	%rhs, %r824, 2;
	add.u32 	%r871, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r821, 30;
	shr.b32 	%rhs, %r821, 2;
	add.u32 	%r872, %lhs, %rhs;
	}
	add.s32 	%r873, %r800, %r54;
	add.s32 	%r874, %r799, %r54;
	add.s32 	%r875, %r798, %r54;
	add.s32 	%r876, %r797, %r54;
	xor.b32  	%r877, %r833, %r872;
	xor.b32  	%r878, %r834, %r871;
	xor.b32  	%r879, %r835, %r870;
	xor.b32  	%r880, %r836, %r869;
	and.b32  	%r881, %r880, %r857;
	and.b32  	%r882, %r879, %r860;
	and.b32  	%r883, %r878, %r863;
	and.b32  	%r884, %r877, %r866;
	xor.b32  	%r885, %r884, %r833;
	xor.b32  	%r886, %r883, %r834;
	xor.b32  	%r887, %r882, %r835;
	xor.b32  	%r888, %r881, %r836;
	add.s32 	%r889, %r876, %r888;
	add.s32 	%r890, %r875, %r887;
	add.s32 	%r891, %r874, %r886;
	add.s32 	%r892, %r873, %r885;
	add.s32 	%r893, %r868, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r893, 5;
	shr.b32 	%rhs, %r893, 27;
	add.u32 	%r894, %lhs, %rhs;
	}
	add.s32 	%r895, %r892, %r894;
	add.s32 	%r896, %r865, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r896, 5;
	shr.b32 	%rhs, %r896, 27;
	add.u32 	%r897, %lhs, %rhs;
	}
	add.s32 	%r898, %r891, %r897;
	add.s32 	%r899, %r862, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r899, 5;
	shr.b32 	%rhs, %r899, 27;
	add.u32 	%r900, %lhs, %rhs;
	}
	add.s32 	%r901, %r890, %r900;
	add.s32 	%r902, %r859, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r902, 5;
	shr.b32 	%rhs, %r902, 27;
	add.u32 	%r903, %lhs, %rhs;
	}
	add.s32 	%r904, %r889, %r903;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r866, 30;
	shr.b32 	%rhs, %r866, 2;
	add.u32 	%r905, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r863, 30;
	shr.b32 	%rhs, %r863, 2;
	add.u32 	%r906, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r860, 30;
	shr.b32 	%rhs, %r860, 2;
	add.u32 	%r907, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r857, 30;
	shr.b32 	%rhs, %r857, 2;
	add.u32 	%r908, %lhs, %rhs;
	}
	add.s32 	%r909, %r836, %r58;
	add.s32 	%r910, %r835, %r58;
	add.s32 	%r911, %r834, %r58;
	add.s32 	%r912, %r833, %r58;
	xor.b32  	%r913, %r869, %r908;
	xor.b32  	%r914, %r870, %r907;
	xor.b32  	%r915, %r871, %r906;
	xor.b32  	%r916, %r872, %r905;
	and.b32  	%r917, %r916, %r893;
	and.b32  	%r918, %r915, %r896;
	and.b32  	%r919, %r914, %r899;
	and.b32  	%r920, %r913, %r902;
	xor.b32  	%r921, %r920, %r869;
	xor.b32  	%r922, %r919, %r870;
	xor.b32  	%r923, %r918, %r871;
	xor.b32  	%r924, %r917, %r872;
	add.s32 	%r925, %r912, %r924;
	add.s32 	%r926, %r911, %r923;
	add.s32 	%r927, %r910, %r922;
	add.s32 	%r928, %r909, %r921;
	add.s32 	%r929, %r904, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r929, 5;
	shr.b32 	%rhs, %r929, 27;
	add.u32 	%r930, %lhs, %rhs;
	}
	add.s32 	%r931, %r928, %r930;
	add.s32 	%r932, %r901, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r932, 5;
	shr.b32 	%rhs, %r932, 27;
	add.u32 	%r933, %lhs, %rhs;
	}
	add.s32 	%r934, %r927, %r933;
	add.s32 	%r935, %r898, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r935, 5;
	shr.b32 	%rhs, %r935, 27;
	add.u32 	%r936, %lhs, %rhs;
	}
	add.s32 	%r937, %r926, %r936;
	add.s32 	%r938, %r895, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r938, 5;
	shr.b32 	%rhs, %r938, 27;
	add.u32 	%r939, %lhs, %rhs;
	}
	add.s32 	%r940, %r925, %r939;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r902, 30;
	shr.b32 	%rhs, %r902, 2;
	add.u32 	%r941, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r899, 30;
	shr.b32 	%rhs, %r899, 2;
	add.u32 	%r942, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r896, 30;
	shr.b32 	%rhs, %r896, 2;
	add.u32 	%r943, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r893, 30;
	shr.b32 	%rhs, %r893, 2;
	add.u32 	%r944, %lhs, %rhs;
	}
	add.s32 	%r945, %r872, %r62;
	add.s32 	%r946, %r871, %r62;
	add.s32 	%r947, %r870, %r62;
	add.s32 	%r948, %r869, %r62;
	xor.b32  	%r949, %r905, %r944;
	xor.b32  	%r950, %r906, %r943;
	xor.b32  	%r951, %r907, %r942;
	xor.b32  	%r952, %r908, %r941;
	and.b32  	%r953, %r952, %r929;
	and.b32  	%r954, %r951, %r932;
	and.b32  	%r955, %r950, %r935;
	and.b32  	%r956, %r949, %r938;
	xor.b32  	%r957, %r956, %r905;
	xor.b32  	%r958, %r955, %r906;
	xor.b32  	%r959, %r954, %r907;
	xor.b32  	%r960, %r953, %r908;
	add.s32 	%r961, %r948, %r960;
	add.s32 	%r962, %r947, %r959;
	add.s32 	%r963, %r946, %r958;
	add.s32 	%r964, %r945, %r957;
	add.s32 	%r965, %r940, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r965, 5;
	shr.b32 	%rhs, %r965, 27;
	add.u32 	%r966, %lhs, %rhs;
	}
	add.s32 	%r967, %r964, %r966;
	add.s32 	%r968, %r937, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r968, 5;
	shr.b32 	%rhs, %r968, 27;
	add.u32 	%r969, %lhs, %rhs;
	}
	add.s32 	%r970, %r963, %r969;
	add.s32 	%r971, %r934, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r971, 5;
	shr.b32 	%rhs, %r971, 27;
	add.u32 	%r972, %lhs, %rhs;
	}
	add.s32 	%r973, %r962, %r972;
	add.s32 	%r974, %r931, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r974, 5;
	shr.b32 	%rhs, %r974, 27;
	add.u32 	%r975, %lhs, %rhs;
	}
	add.s32 	%r976, %r961, %r975;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r938, 30;
	shr.b32 	%rhs, %r938, 2;
	add.u32 	%r977, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r935, 30;
	shr.b32 	%rhs, %r935, 2;
	add.u32 	%r978, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r932, 30;
	shr.b32 	%rhs, %r932, 2;
	add.u32 	%r979, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r929, 30;
	shr.b32 	%rhs, %r929, 2;
	add.u32 	%r980, %lhs, %rhs;
	}
	add.s32 	%r981, %r908, %r66;
	add.s32 	%r982, %r907, %r66;
	add.s32 	%r983, %r906, %r66;
	add.s32 	%r984, %r905, %r66;
	xor.b32  	%r985, %r941, %r980;
	xor.b32  	%r986, %r942, %r979;
	xor.b32  	%r987, %r943, %r978;
	xor.b32  	%r988, %r944, %r977;
	and.b32  	%r989, %r988, %r965;
	and.b32  	%r990, %r987, %r968;
	and.b32  	%r991, %r986, %r971;
	and.b32  	%r992, %r985, %r974;
	xor.b32  	%r993, %r992, %r941;
	xor.b32  	%r994, %r991, %r942;
	xor.b32  	%r995, %r990, %r943;
	xor.b32  	%r996, %r989, %r944;
	add.s32 	%r997, %r984, %r996;
	add.s32 	%r998, %r983, %r995;
	add.s32 	%r999, %r982, %r994;
	add.s32 	%r1000, %r981, %r993;
	add.s32 	%r1001, %r976, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1001, 5;
	shr.b32 	%rhs, %r1001, 27;
	add.u32 	%r1002, %lhs, %rhs;
	}
	add.s32 	%r1003, %r1000, %r1002;
	add.s32 	%r1004, %r973, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1004, 5;
	shr.b32 	%rhs, %r1004, 27;
	add.u32 	%r1005, %lhs, %rhs;
	}
	add.s32 	%r1006, %r999, %r1005;
	add.s32 	%r1007, %r970, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1007, 5;
	shr.b32 	%rhs, %r1007, 27;
	add.u32 	%r1008, %lhs, %rhs;
	}
	add.s32 	%r1009, %r998, %r1008;
	add.s32 	%r1010, %r967, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1010, 5;
	shr.b32 	%rhs, %r1010, 27;
	add.u32 	%r1011, %lhs, %rhs;
	}
	add.s32 	%r1012, %r997, %r1011;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r974, 30;
	shr.b32 	%rhs, %r974, 2;
	add.u32 	%r1013, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r971, 30;
	shr.b32 	%rhs, %r971, 2;
	add.u32 	%r1014, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r968, 30;
	shr.b32 	%rhs, %r968, 2;
	add.u32 	%r1015, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r965, 30;
	shr.b32 	%rhs, %r965, 2;
	add.u32 	%r1016, %lhs, %rhs;
	}
	add.s32 	%r1017, %r944, %r70;
	add.s32 	%r1018, %r943, %r70;
	add.s32 	%r1019, %r942, %r70;
	add.s32 	%r1020, %r941, %r70;
	xor.b32  	%r1021, %r977, %r1016;
	xor.b32  	%r1022, %r978, %r1015;
	xor.b32  	%r1023, %r979, %r1014;
	xor.b32  	%r1024, %r980, %r1013;
	and.b32  	%r1025, %r1024, %r1001;
	and.b32  	%r1026, %r1023, %r1004;
	and.b32  	%r1027, %r1022, %r1007;
	and.b32  	%r1028, %r1021, %r1010;
	xor.b32  	%r1029, %r1028, %r977;
	xor.b32  	%r1030, %r1027, %r978;
	xor.b32  	%r1031, %r1026, %r979;
	xor.b32  	%r1032, %r1025, %r980;
	add.s32 	%r1033, %r1020, %r1032;
	add.s32 	%r1034, %r1019, %r1031;
	add.s32 	%r1035, %r1018, %r1030;
	add.s32 	%r1036, %r1017, %r1029;
	add.s32 	%r1037, %r1012, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1037, 5;
	shr.b32 	%rhs, %r1037, 27;
	add.u32 	%r1038, %lhs, %rhs;
	}
	add.s32 	%r1039, %r1036, %r1038;
	add.s32 	%r1040, %r1009, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1040, 5;
	shr.b32 	%rhs, %r1040, 27;
	add.u32 	%r1041, %lhs, %rhs;
	}
	add.s32 	%r1042, %r1035, %r1041;
	add.s32 	%r1043, %r1006, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1043, 5;
	shr.b32 	%rhs, %r1043, 27;
	add.u32 	%r1044, %lhs, %rhs;
	}
	add.s32 	%r1045, %r1034, %r1044;
	add.s32 	%r1046, %r1003, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1046, 5;
	shr.b32 	%rhs, %r1046, 27;
	add.u32 	%r1047, %lhs, %rhs;
	}
	add.s32 	%r1048, %r1033, %r1047;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1010, 30;
	shr.b32 	%rhs, %r1010, 2;
	add.u32 	%r1049, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1007, 30;
	shr.b32 	%rhs, %r1007, 2;
	add.u32 	%r1050, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1004, 30;
	shr.b32 	%rhs, %r1004, 2;
	add.u32 	%r1051, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1001, 30;
	shr.b32 	%rhs, %r1001, 2;
	add.u32 	%r1052, %lhs, %rhs;
	}
	add.s32 	%r1053, %r980, %r74;
	add.s32 	%r1054, %r979, %r74;
	add.s32 	%r1055, %r978, %r74;
	add.s32 	%r1056, %r977, %r74;
	xor.b32  	%r1057, %r1013, %r1052;
	xor.b32  	%r1058, %r1014, %r1051;
	xor.b32  	%r1059, %r1015, %r1050;
	xor.b32  	%r1060, %r1016, %r1049;
	and.b32  	%r1061, %r1060, %r1037;
	and.b32  	%r1062, %r1059, %r1040;
	and.b32  	%r1063, %r1058, %r1043;
	and.b32  	%r1064, %r1057, %r1046;
	xor.b32  	%r1065, %r1064, %r1013;
	xor.b32  	%r1066, %r1063, %r1014;
	xor.b32  	%r1067, %r1062, %r1015;
	xor.b32  	%r1068, %r1061, %r1016;
	add.s32 	%r1069, %r1056, %r1068;
	add.s32 	%r1070, %r1055, %r1067;
	add.s32 	%r1071, %r1054, %r1066;
	add.s32 	%r1072, %r1053, %r1065;
	add.s32 	%r1073, %r1048, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1073, 5;
	shr.b32 	%rhs, %r1073, 27;
	add.u32 	%r1074, %lhs, %rhs;
	}
	add.s32 	%r1075, %r1072, %r1074;
	add.s32 	%r1076, %r1045, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1076, 5;
	shr.b32 	%rhs, %r1076, 27;
	add.u32 	%r1077, %lhs, %rhs;
	}
	add.s32 	%r1078, %r1071, %r1077;
	add.s32 	%r1079, %r1042, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1079, 5;
	shr.b32 	%rhs, %r1079, 27;
	add.u32 	%r1080, %lhs, %rhs;
	}
	add.s32 	%r1081, %r1070, %r1080;
	add.s32 	%r1082, %r1039, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1082, 5;
	shr.b32 	%rhs, %r1082, 27;
	add.u32 	%r1083, %lhs, %rhs;
	}
	add.s32 	%r1084, %r1069, %r1083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1046, 30;
	shr.b32 	%rhs, %r1046, 2;
	add.u32 	%r1085, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1043, 30;
	shr.b32 	%rhs, %r1043, 2;
	add.u32 	%r1086, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1040, 30;
	shr.b32 	%rhs, %r1040, 2;
	add.u32 	%r1087, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1037, 30;
	shr.b32 	%rhs, %r1037, 2;
	add.u32 	%r1088, %lhs, %rhs;
	}
	add.s32 	%r1089, %r1016, %r78;
	add.s32 	%r1090, %r1015, %r78;
	add.s32 	%r1091, %r1014, %r78;
	add.s32 	%r1092, %r1013, %r78;
	xor.b32  	%r1093, %r1049, %r1088;
	xor.b32  	%r1094, %r1050, %r1087;
	xor.b32  	%r1095, %r1051, %r1086;
	xor.b32  	%r1096, %r1052, %r1085;
	and.b32  	%r1097, %r1096, %r1073;
	and.b32  	%r1098, %r1095, %r1076;
	and.b32  	%r1099, %r1094, %r1079;
	and.b32  	%r1100, %r1093, %r1082;
	xor.b32  	%r1101, %r1100, %r1049;
	xor.b32  	%r1102, %r1099, %r1050;
	xor.b32  	%r1103, %r1098, %r1051;
	xor.b32  	%r1104, %r1097, %r1052;
	add.s32 	%r1105, %r1092, %r1104;
	add.s32 	%r1106, %r1091, %r1103;
	add.s32 	%r1107, %r1090, %r1102;
	add.s32 	%r1108, %r1089, %r1101;
	add.s32 	%r1109, %r1084, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1109, 5;
	shr.b32 	%rhs, %r1109, 27;
	add.u32 	%r1110, %lhs, %rhs;
	}
	add.s32 	%r1111, %r1108, %r1110;
	add.s32 	%r1112, %r1081, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1112, 5;
	shr.b32 	%rhs, %r1112, 27;
	add.u32 	%r1113, %lhs, %rhs;
	}
	add.s32 	%r1114, %r1107, %r1113;
	add.s32 	%r1115, %r1078, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1115, 5;
	shr.b32 	%rhs, %r1115, 27;
	add.u32 	%r1116, %lhs, %rhs;
	}
	add.s32 	%r1117, %r1106, %r1116;
	add.s32 	%r1118, %r1075, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1118, 5;
	shr.b32 	%rhs, %r1118, 27;
	add.u32 	%r1119, %lhs, %rhs;
	}
	add.s32 	%r1120, %r1105, %r1119;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1082, 30;
	shr.b32 	%rhs, %r1082, 2;
	add.u32 	%r1121, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1079, 30;
	shr.b32 	%rhs, %r1079, 2;
	add.u32 	%r1122, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1076, 30;
	shr.b32 	%rhs, %r1076, 2;
	add.u32 	%r1123, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1073, 30;
	shr.b32 	%rhs, %r1073, 2;
	add.u32 	%r1124, %lhs, %rhs;
	}
	add.s32 	%r1125, %r1052, %r82;
	add.s32 	%r1126, %r1051, %r82;
	add.s32 	%r1127, %r1050, %r82;
	add.s32 	%r1128, %r1049, %r82;
	xor.b32  	%r1129, %r1085, %r1124;
	xor.b32  	%r1130, %r1086, %r1123;
	xor.b32  	%r1131, %r1087, %r1122;
	xor.b32  	%r1132, %r1088, %r1121;
	and.b32  	%r1133, %r1132, %r1109;
	and.b32  	%r1134, %r1131, %r1112;
	and.b32  	%r1135, %r1130, %r1115;
	and.b32  	%r1136, %r1129, %r1118;
	xor.b32  	%r1137, %r1136, %r1085;
	xor.b32  	%r1138, %r1135, %r1086;
	xor.b32  	%r1139, %r1134, %r1087;
	xor.b32  	%r1140, %r1133, %r1088;
	add.s32 	%r1141, %r1128, %r1140;
	add.s32 	%r1142, %r1127, %r1139;
	add.s32 	%r1143, %r1126, %r1138;
	add.s32 	%r1144, %r1125, %r1137;
	add.s32 	%r1145, %r1120, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1145, 5;
	shr.b32 	%rhs, %r1145, 27;
	add.u32 	%r1146, %lhs, %rhs;
	}
	add.s32 	%r1147, %r1144, %r1146;
	add.s32 	%r1148, %r1117, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1148, 5;
	shr.b32 	%rhs, %r1148, 27;
	add.u32 	%r1149, %lhs, %rhs;
	}
	add.s32 	%r1150, %r1143, %r1149;
	add.s32 	%r1151, %r1114, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1151, 5;
	shr.b32 	%rhs, %r1151, 27;
	add.u32 	%r1152, %lhs, %rhs;
	}
	add.s32 	%r1153, %r1142, %r1152;
	add.s32 	%r1154, %r1111, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1154, 5;
	shr.b32 	%rhs, %r1154, 27;
	add.u32 	%r1155, %lhs, %rhs;
	}
	add.s32 	%r1156, %r1141, %r1155;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1118, 30;
	shr.b32 	%rhs, %r1118, 2;
	add.u32 	%r1157, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1115, 30;
	shr.b32 	%rhs, %r1115, 2;
	add.u32 	%r1158, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1112, 30;
	shr.b32 	%rhs, %r1112, 2;
	add.u32 	%r1159, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1109, 30;
	shr.b32 	%rhs, %r1109, 2;
	add.u32 	%r1160, %lhs, %rhs;
	}
	add.s32 	%r1161, %r1088, %r86;
	add.s32 	%r1162, %r1087, %r86;
	add.s32 	%r1163, %r1086, %r86;
	add.s32 	%r1164, %r1085, %r86;
	xor.b32  	%r1165, %r1121, %r1160;
	xor.b32  	%r1166, %r1122, %r1159;
	xor.b32  	%r1167, %r1123, %r1158;
	xor.b32  	%r1168, %r1124, %r1157;
	and.b32  	%r1169, %r1168, %r1145;
	and.b32  	%r1170, %r1167, %r1148;
	and.b32  	%r1171, %r1166, %r1151;
	and.b32  	%r1172, %r1165, %r1154;
	xor.b32  	%r1173, %r1172, %r1121;
	xor.b32  	%r1174, %r1171, %r1122;
	xor.b32  	%r1175, %r1170, %r1123;
	xor.b32  	%r1176, %r1169, %r1124;
	add.s32 	%r1177, %r1164, %r1176;
	add.s32 	%r1178, %r1163, %r1175;
	add.s32 	%r1179, %r1162, %r1174;
	add.s32 	%r1180, %r1161, %r1173;
	add.s32 	%r1181, %r1156, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1181, 5;
	shr.b32 	%rhs, %r1181, 27;
	add.u32 	%r1182, %lhs, %rhs;
	}
	add.s32 	%r1183, %r1180, %r1182;
	add.s32 	%r1184, %r1153, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1184, 5;
	shr.b32 	%rhs, %r1184, 27;
	add.u32 	%r1185, %lhs, %rhs;
	}
	add.s32 	%r1186, %r1179, %r1185;
	add.s32 	%r1187, %r1150, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1187, 5;
	shr.b32 	%rhs, %r1187, 27;
	add.u32 	%r1188, %lhs, %rhs;
	}
	add.s32 	%r1189, %r1178, %r1188;
	add.s32 	%r1190, %r1147, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1190, 5;
	shr.b32 	%rhs, %r1190, 27;
	add.u32 	%r1191, %lhs, %rhs;
	}
	add.s32 	%r1192, %r1177, %r1191;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1154, 30;
	shr.b32 	%rhs, %r1154, 2;
	add.u32 	%r1193, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1151, 30;
	shr.b32 	%rhs, %r1151, 2;
	add.u32 	%r1194, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1148, 30;
	shr.b32 	%rhs, %r1148, 2;
	add.u32 	%r1195, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1145, 30;
	shr.b32 	%rhs, %r1145, 2;
	add.u32 	%r1196, %lhs, %rhs;
	}
	xor.b32  	%r1197, %r87, %r644;
	add.s32 	%r1198, %r1124, %r1197;
	xor.b32  	%r1199, %r87, %r643;
	add.s32 	%r1200, %r1123, %r1199;
	xor.b32  	%r1201, %r87, %r642;
	add.s32 	%r1202, %r1122, %r1201;
	xor.b32  	%r1203, %r87, %r641;
	add.s32 	%r1204, %r1121, %r1203;
	xor.b32  	%r1205, %r1157, %r1196;
	xor.b32  	%r1206, %r1158, %r1195;
	xor.b32  	%r1207, %r1159, %r1194;
	xor.b32  	%r1208, %r1160, %r1193;
	and.b32  	%r1209, %r1208, %r1181;
	and.b32  	%r1210, %r1207, %r1184;
	and.b32  	%r1211, %r1206, %r1187;
	and.b32  	%r1212, %r1205, %r1190;
	xor.b32  	%r1213, %r1212, %r1157;
	xor.b32  	%r1214, %r1211, %r1158;
	xor.b32  	%r1215, %r1210, %r1159;
	xor.b32  	%r1216, %r1209, %r1160;
	add.s32 	%r1217, %r1204, %r1216;
	add.s32 	%r1218, %r1202, %r1215;
	add.s32 	%r1219, %r1200, %r1214;
	add.s32 	%r1220, %r1198, %r1213;
	add.s32 	%r1221, %r1192, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1221, 5;
	shr.b32 	%rhs, %r1221, 27;
	add.u32 	%r1222, %lhs, %rhs;
	}
	add.s32 	%r1223, %r1220, %r1222;
	add.s32 	%r1224, %r1189, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1224, 5;
	shr.b32 	%rhs, %r1224, 27;
	add.u32 	%r1225, %lhs, %rhs;
	}
	add.s32 	%r1226, %r1219, %r1225;
	add.s32 	%r1227, %r1186, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1227, 5;
	shr.b32 	%rhs, %r1227, 27;
	add.u32 	%r1228, %lhs, %rhs;
	}
	add.s32 	%r1229, %r1218, %r1228;
	add.s32 	%r1230, %r1183, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1230, 5;
	shr.b32 	%rhs, %r1230, 27;
	add.u32 	%r1231, %lhs, %rhs;
	}
	add.s32 	%r1232, %r1217, %r1231;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1190, 30;
	shr.b32 	%rhs, %r1190, 2;
	add.u32 	%r1233, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1187, 30;
	shr.b32 	%rhs, %r1187, 2;
	add.u32 	%r1234, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1184, 30;
	shr.b32 	%rhs, %r1184, 2;
	add.u32 	%r1235, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1181, 30;
	shr.b32 	%rhs, %r1181, 2;
	add.u32 	%r1236, %lhs, %rhs;
	}
	xor.b32  	%r1237, %r1193, %r1236;
	xor.b32  	%r1238, %r1194, %r1235;
	xor.b32  	%r1239, %r1195, %r1234;
	xor.b32  	%r1240, %r1196, %r1233;
	and.b32  	%r1241, %r1240, %r1221;
	and.b32  	%r1242, %r1239, %r1224;
	and.b32  	%r1243, %r1238, %r1227;
	and.b32  	%r1244, %r1237, %r1230;
	xor.b32  	%r1245, %r1244, %r1193;
	xor.b32  	%r1246, %r1243, %r1194;
	xor.b32  	%r1247, %r1242, %r1195;
	xor.b32  	%r1248, %r1241, %r1196;
	add.s32 	%r1249, %r1160, %r91;
	add.s32 	%r1250, %r1159, %r91;
	add.s32 	%r1251, %r1158, %r91;
	add.s32 	%r1252, %r1157, %r91;
	add.s32 	%r1253, %r1252, %r1248;
	add.s32 	%r1254, %r1251, %r1247;
	add.s32 	%r1255, %r1250, %r1246;
	add.s32 	%r1256, %r1249, %r1245;
	add.s32 	%r1257, %r1232, 1518500249;
	add.s32 	%r1258, %r1229, 1518500249;
	add.s32 	%r1259, %r1226, 1518500249;
	add.s32 	%r1260, %r1223, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1260, 5;
	shr.b32 	%rhs, %r1260, 27;
	add.u32 	%r1261, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1259, 5;
	shr.b32 	%rhs, %r1259, 27;
	add.u32 	%r1262, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1258, 5;
	shr.b32 	%rhs, %r1258, 27;
	add.u32 	%r1263, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1257, 5;
	shr.b32 	%rhs, %r1257, 27;
	add.u32 	%r1264, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1230, 30;
	shr.b32 	%rhs, %r1230, 2;
	add.u32 	%r1265, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1227, 30;
	shr.b32 	%rhs, %r1227, 2;
	add.u32 	%r1266, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1224, 30;
	shr.b32 	%rhs, %r1224, 2;
	add.u32 	%r1267, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1221, 30;
	shr.b32 	%rhs, %r1221, 2;
	add.u32 	%r1268, %lhs, %rhs;
	}
	xor.b32  	%r1269, %r1233, %r1268;
	xor.b32  	%r1270, %r1234, %r1267;
	xor.b32  	%r1271, %r1235, %r1266;
	xor.b32  	%r1272, %r1236, %r1265;
	and.b32  	%r1273, %r1272, %r1257;
	and.b32  	%r1274, %r1271, %r1258;
	and.b32  	%r1275, %r1270, %r1259;
	and.b32  	%r1276, %r1269, %r1260;
	xor.b32  	%r1277, %r1276, %r1233;
	xor.b32  	%r1278, %r1275, %r1234;
	xor.b32  	%r1279, %r1274, %r1235;
	xor.b32  	%r1280, %r1273, %r1236;
	add.s32 	%r1281, %r1196, %r95;
	add.s32 	%r1282, %r1195, %r95;
	add.s32 	%r1283, %r1194, %r95;
	add.s32 	%r1284, %r1193, %r95;
	add.s32 	%r1285, %r1284, %r1280;
	add.s32 	%r1286, %r1283, %r1279;
	add.s32 	%r1287, %r1282, %r1278;
	add.s32 	%r1288, %r1281, %r1277;
	add.s32 	%r1289, %r1256, %r1264;
	add.s32 	%r1290, %r1255, %r1263;
	add.s32 	%r1291, %r1254, %r1262;
	add.s32 	%r1292, %r1253, %r1261;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1289, 5;
	shr.b32 	%rhs, %r1289, 27;
	add.u32 	%r1293, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1290, 5;
	shr.b32 	%rhs, %r1290, 27;
	add.u32 	%r1294, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1291, 5;
	shr.b32 	%rhs, %r1291, 27;
	add.u32 	%r1295, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1292, 5;
	shr.b32 	%rhs, %r1292, 27;
	add.u32 	%r1296, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1257, 30;
	shr.b32 	%rhs, %r1257, 2;
	add.u32 	%r1297, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1258, 30;
	shr.b32 	%rhs, %r1258, 2;
	add.u32 	%r1298, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1259, 30;
	shr.b32 	%rhs, %r1259, 2;
	add.u32 	%r1299, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1260, 30;
	shr.b32 	%rhs, %r1260, 2;
	add.u32 	%r1300, %lhs, %rhs;
	}
	xor.b32  	%r1301, %r99, %r648;
	add.s32 	%r1302, %r1233, %r1301;
	xor.b32  	%r1303, %r99, %r647;
	add.s32 	%r1304, %r1234, %r1303;
	xor.b32  	%r1305, %r99, %r646;
	add.s32 	%r1306, %r1235, %r1305;
	xor.b32  	%r1307, %r99, %r645;
	add.s32 	%r1308, %r1236, %r1307;
	xor.b32  	%r1309, %r1268, %r1300;
	xor.b32  	%r1310, %r1267, %r1299;
	xor.b32  	%r1311, %r1266, %r1298;
	xor.b32  	%r1312, %r1265, %r1297;
	and.b32  	%r1313, %r1312, %r1289;
	and.b32  	%r1314, %r1311, %r1290;
	and.b32  	%r1315, %r1310, %r1291;
	and.b32  	%r1316, %r1309, %r1292;
	xor.b32  	%r1317, %r1316, %r1268;
	xor.b32  	%r1318, %r1315, %r1267;
	xor.b32  	%r1319, %r1314, %r1266;
	xor.b32  	%r1320, %r1313, %r1265;
	add.s32 	%r1321, %r1308, %r1320;
	add.s32 	%r1322, %r1306, %r1319;
	add.s32 	%r1323, %r1304, %r1318;
	add.s32 	%r1324, %r1302, %r1317;
	add.s32 	%r1325, %r1288, %r1296;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1325, 5;
	shr.b32 	%rhs, %r1325, 27;
	add.u32 	%r1326, %lhs, %rhs;
	}
	add.s32 	%r1327, %r1324, %r1326;
	add.s32 	%r1328, %r1287, %r1295;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1328, 5;
	shr.b32 	%rhs, %r1328, 27;
	add.u32 	%r1329, %lhs, %rhs;
	}
	add.s32 	%r1330, %r1323, %r1329;
	add.s32 	%r1331, %r1286, %r1294;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1331, 5;
	shr.b32 	%rhs, %r1331, 27;
	add.u32 	%r1332, %lhs, %rhs;
	}
	add.s32 	%r1333, %r1322, %r1332;
	add.s32 	%r1334, %r1285, %r1293;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1334, 5;
	shr.b32 	%rhs, %r1334, 27;
	add.u32 	%r1335, %lhs, %rhs;
	}
	add.s32 	%r1336, %r1321, %r1335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1289, 30;
	shr.b32 	%rhs, %r1289, 2;
	add.u32 	%r1337, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1290, 30;
	shr.b32 	%rhs, %r1290, 2;
	add.u32 	%r1338, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1291, 30;
	shr.b32 	%rhs, %r1291, 2;
	add.u32 	%r1339, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1292, 30;
	shr.b32 	%rhs, %r1292, 2;
	add.u32 	%r1340, %lhs, %rhs;
	}
	xor.b32  	%r1341, %r1325, %r1340;
	xor.b32  	%r1342, %r1328, %r1339;
	xor.b32  	%r1343, %r1331, %r1338;
	xor.b32  	%r1344, %r1334, %r1337;
	xor.b32  	%r1345, %r1344, %r1297;
	xor.b32  	%r1346, %r1343, %r1298;
	xor.b32  	%r1347, %r1342, %r1299;
	xor.b32  	%r1348, %r1341, %r1300;
	add.s32 	%r1349, %r1265, %r3692;
	add.s32 	%r1350, %r1266, %r3692;
	add.s32 	%r1351, %r1267, %r3692;
	add.s32 	%r1352, %r1268, %r3692;
	add.s32 	%r1353, %r1352, %r1348;
	add.s32 	%r1354, %r1351, %r1347;
	add.s32 	%r1355, %r1350, %r1346;
	add.s32 	%r1356, %r1349, %r1345;
	add.s32 	%r1357, %r1336, 1518500249;
	add.s32 	%r1358, %r1333, 1518500249;
	add.s32 	%r1359, %r1330, 1518500249;
	add.s32 	%r1360, %r1327, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1360, 5;
	shr.b32 	%rhs, %r1360, 27;
	add.u32 	%r1361, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1359, 5;
	shr.b32 	%rhs, %r1359, 27;
	add.u32 	%r1362, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1358, 5;
	shr.b32 	%rhs, %r1358, 27;
	add.u32 	%r1363, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1357, 5;
	shr.b32 	%rhs, %r1357, 27;
	add.u32 	%r1364, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1325, 30;
	shr.b32 	%rhs, %r1325, 2;
	add.u32 	%r1365, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1328, 30;
	shr.b32 	%rhs, %r1328, 2;
	add.u32 	%r1366, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1331, 30;
	shr.b32 	%rhs, %r1331, 2;
	add.u32 	%r1367, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1334, 30;
	shr.b32 	%rhs, %r1334, 2;
	add.u32 	%r1368, %lhs, %rhs;
	}
	xor.b32  	%r1369, %r1357, %r1368;
	xor.b32  	%r1370, %r1358, %r1367;
	xor.b32  	%r1371, %r1359, %r1366;
	xor.b32  	%r1372, %r1360, %r1365;
	xor.b32  	%r1373, %r1372, %r1340;
	xor.b32  	%r1374, %r1371, %r1339;
	xor.b32  	%r1375, %r1370, %r1338;
	xor.b32  	%r1376, %r1369, %r1337;
	add.s32 	%r1377, %r1300, %r107;
	add.s32 	%r1378, %r1299, %r107;
	add.s32 	%r1379, %r1298, %r107;
	add.s32 	%r1380, %r1297, %r107;
	add.s32 	%r1381, %r1380, %r1376;
	add.s32 	%r1382, %r1379, %r1375;
	add.s32 	%r1383, %r1378, %r1374;
	add.s32 	%r1384, %r1377, %r1373;
	add.s32 	%r1385, %r1356, %r1364;
	add.s32 	%r1386, %r1355, %r1363;
	add.s32 	%r1387, %r1354, %r1362;
	add.s32 	%r1388, %r1353, %r1361;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1385, 5;
	shr.b32 	%rhs, %r1385, 27;
	add.u32 	%r1389, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1386, 5;
	shr.b32 	%rhs, %r1386, 27;
	add.u32 	%r1390, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1387, 5;
	shr.b32 	%rhs, %r1387, 27;
	add.u32 	%r1391, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1388, 5;
	shr.b32 	%rhs, %r1388, 27;
	add.u32 	%r1392, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1360, 30;
	shr.b32 	%rhs, %r1360, 2;
	add.u32 	%r1393, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1359, 30;
	shr.b32 	%rhs, %r1359, 2;
	add.u32 	%r1394, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1358, 30;
	shr.b32 	%rhs, %r1358, 2;
	add.u32 	%r1395, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1357, 30;
	shr.b32 	%rhs, %r1357, 2;
	add.u32 	%r1396, %lhs, %rhs;
	}
	xor.b32  	%r1397, %r111, %r652;
	add.s32 	%r1398, %r1340, %r1397;
	xor.b32  	%r1399, %r111, %r651;
	add.s32 	%r1400, %r1339, %r1399;
	xor.b32  	%r1401, %r111, %r650;
	add.s32 	%r1402, %r1338, %r1401;
	xor.b32  	%r1403, %r111, %r649;
	add.s32 	%r1404, %r1337, %r1403;
	xor.b32  	%r1405, %r1385, %r1396;
	xor.b32  	%r1406, %r1386, %r1395;
	xor.b32  	%r1407, %r1387, %r1394;
	xor.b32  	%r1408, %r1388, %r1393;
	xor.b32  	%r1409, %r1408, %r1365;
	xor.b32  	%r1410, %r1407, %r1366;
	xor.b32  	%r1411, %r1406, %r1367;
	xor.b32  	%r1412, %r1405, %r1368;
	add.s32 	%r1413, %r1404, %r1412;
	add.s32 	%r1414, %r1402, %r1411;
	add.s32 	%r1415, %r1400, %r1410;
	add.s32 	%r1416, %r1398, %r1409;
	add.s32 	%r1417, %r1384, %r1392;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1417, 5;
	shr.b32 	%rhs, %r1417, 27;
	add.u32 	%r1418, %lhs, %rhs;
	}
	add.s32 	%r1419, %r1416, %r1418;
	add.s32 	%r1420, %r1383, %r1391;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1420, 5;
	shr.b32 	%rhs, %r1420, 27;
	add.u32 	%r1421, %lhs, %rhs;
	}
	add.s32 	%r1422, %r1415, %r1421;
	add.s32 	%r1423, %r1382, %r1390;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1423, 5;
	shr.b32 	%rhs, %r1423, 27;
	add.u32 	%r1424, %lhs, %rhs;
	}
	add.s32 	%r1425, %r1414, %r1424;
	add.s32 	%r1426, %r1381, %r1389;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1426, 5;
	shr.b32 	%rhs, %r1426, 27;
	add.u32 	%r1427, %lhs, %rhs;
	}
	add.s32 	%r1428, %r1413, %r1427;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1385, 30;
	shr.b32 	%rhs, %r1385, 2;
	add.u32 	%r1429, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1386, 30;
	shr.b32 	%rhs, %r1386, 2;
	add.u32 	%r1430, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1387, 30;
	shr.b32 	%rhs, %r1387, 2;
	add.u32 	%r1431, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1388, 30;
	shr.b32 	%rhs, %r1388, 2;
	add.u32 	%r1432, %lhs, %rhs;
	}
	xor.b32  	%r1433, %r1417, %r1432;
	xor.b32  	%r1434, %r1420, %r1431;
	xor.b32  	%r1435, %r1423, %r1430;
	xor.b32  	%r1436, %r1426, %r1429;
	xor.b32  	%r1437, %r1436, %r1396;
	xor.b32  	%r1438, %r1435, %r1395;
	xor.b32  	%r1439, %r1434, %r1394;
	xor.b32  	%r1440, %r1433, %r1393;
	add.s32 	%r1441, %r1368, %r115;
	add.s32 	%r1442, %r1367, %r115;
	add.s32 	%r1443, %r1366, %r115;
	add.s32 	%r1444, %r1365, %r115;
	add.s32 	%r1445, %r1444, %r1440;
	add.s32 	%r1446, %r1443, %r1439;
	add.s32 	%r1447, %r1442, %r1438;
	add.s32 	%r1448, %r1441, %r1437;
	add.s32 	%r1449, %r1428, 1859775393;
	add.s32 	%r1450, %r1425, 1859775393;
	add.s32 	%r1451, %r1422, 1859775393;
	add.s32 	%r1452, %r1419, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1452, 5;
	shr.b32 	%rhs, %r1452, 27;
	add.u32 	%r1453, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1451, 5;
	shr.b32 	%rhs, %r1451, 27;
	add.u32 	%r1454, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1450, 5;
	shr.b32 	%rhs, %r1450, 27;
	add.u32 	%r1455, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1449, 5;
	shr.b32 	%rhs, %r1449, 27;
	add.u32 	%r1456, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1426, 30;
	shr.b32 	%rhs, %r1426, 2;
	add.u32 	%r1457, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1423, 30;
	shr.b32 	%rhs, %r1423, 2;
	add.u32 	%r1458, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1420, 30;
	shr.b32 	%rhs, %r1420, 2;
	add.u32 	%r1459, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1417, 30;
	shr.b32 	%rhs, %r1417, 2;
	add.u32 	%r1460, %lhs, %rhs;
	}
	xor.b32  	%r1461, %r119, %r645;
	add.s32 	%r1462, %r1396, %r1461;
	xor.b32  	%r1463, %r119, %r646;
	add.s32 	%r1464, %r1395, %r1463;
	xor.b32  	%r1465, %r119, %r647;
	add.s32 	%r1466, %r1394, %r1465;
	xor.b32  	%r1467, %r119, %r648;
	add.s32 	%r1468, %r1393, %r1467;
	xor.b32  	%r1469, %r1452, %r1460;
	xor.b32  	%r1470, %r1451, %r1459;
	xor.b32  	%r1471, %r1450, %r1458;
	xor.b32  	%r1472, %r1449, %r1457;
	xor.b32  	%r1473, %r1472, %r1429;
	xor.b32  	%r1474, %r1471, %r1430;
	xor.b32  	%r1475, %r1470, %r1431;
	xor.b32  	%r1476, %r1469, %r1432;
	add.s32 	%r1477, %r1468, %r1476;
	add.s32 	%r1478, %r1466, %r1475;
	add.s32 	%r1479, %r1464, %r1474;
	add.s32 	%r1480, %r1462, %r1473;
	add.s32 	%r1481, %r1448, %r1456;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1481, 5;
	shr.b32 	%rhs, %r1481, 27;
	add.u32 	%r1482, %lhs, %rhs;
	}
	add.s32 	%r1483, %r1480, %r1482;
	add.s32 	%r1484, %r1447, %r1455;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1484, 5;
	shr.b32 	%rhs, %r1484, 27;
	add.u32 	%r1485, %lhs, %rhs;
	}
	add.s32 	%r1486, %r1479, %r1485;
	add.s32 	%r1487, %r1446, %r1454;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1487, 5;
	shr.b32 	%rhs, %r1487, 27;
	add.u32 	%r1488, %lhs, %rhs;
	}
	add.s32 	%r1489, %r1478, %r1488;
	add.s32 	%r1490, %r1445, %r1453;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1490, 5;
	shr.b32 	%rhs, %r1490, 27;
	add.u32 	%r1491, %lhs, %rhs;
	}
	add.s32 	%r1492, %r1477, %r1491;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1452, 30;
	shr.b32 	%rhs, %r1452, 2;
	add.u32 	%r1493, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1451, 30;
	shr.b32 	%rhs, %r1451, 2;
	add.u32 	%r1494, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1450, 30;
	shr.b32 	%rhs, %r1450, 2;
	add.u32 	%r1495, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1449, 30;
	shr.b32 	%rhs, %r1449, 2;
	add.u32 	%r1496, %lhs, %rhs;
	}
	xor.b32  	%r1497, %r123, %r656;
	add.s32 	%r1498, %r1432, %r1497;
	xor.b32  	%r1499, %r123, %r655;
	add.s32 	%r1500, %r1431, %r1499;
	xor.b32  	%r1501, %r123, %r654;
	add.s32 	%r1502, %r1430, %r1501;
	xor.b32  	%r1503, %r123, %r653;
	add.s32 	%r1504, %r1429, %r1503;
	xor.b32  	%r1505, %r1481, %r1496;
	xor.b32  	%r1506, %r1484, %r1495;
	xor.b32  	%r1507, %r1487, %r1494;
	xor.b32  	%r1508, %r1490, %r1493;
	xor.b32  	%r1509, %r1508, %r1460;
	xor.b32  	%r1510, %r1507, %r1459;
	xor.b32  	%r1511, %r1506, %r1458;
	xor.b32  	%r1512, %r1505, %r1457;
	add.s32 	%r1513, %r1504, %r1512;
	add.s32 	%r1514, %r1502, %r1511;
	add.s32 	%r1515, %r1500, %r1510;
	add.s32 	%r1516, %r1498, %r1509;
	add.s32 	%r1517, %r1492, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1517, 5;
	shr.b32 	%rhs, %r1517, 27;
	add.u32 	%r1518, %lhs, %rhs;
	}
	add.s32 	%r1519, %r1516, %r1518;
	add.s32 	%r1520, %r1489, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1520, 5;
	shr.b32 	%rhs, %r1520, 27;
	add.u32 	%r1521, %lhs, %rhs;
	}
	add.s32 	%r1522, %r1515, %r1521;
	add.s32 	%r1523, %r1486, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1523, 5;
	shr.b32 	%rhs, %r1523, 27;
	add.u32 	%r1524, %lhs, %rhs;
	}
	add.s32 	%r1525, %r1514, %r1524;
	add.s32 	%r1526, %r1483, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1526, 5;
	shr.b32 	%rhs, %r1526, 27;
	add.u32 	%r1527, %lhs, %rhs;
	}
	add.s32 	%r1528, %r1513, %r1527;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1481, 30;
	shr.b32 	%rhs, %r1481, 2;
	add.u32 	%r1529, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1484, 30;
	shr.b32 	%rhs, %r1484, 2;
	add.u32 	%r1530, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1487, 30;
	shr.b32 	%rhs, %r1487, 2;
	add.u32 	%r1531, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1490, 30;
	shr.b32 	%rhs, %r1490, 2;
	add.u32 	%r1532, %lhs, %rhs;
	}
	xor.b32  	%r1533, %r1517, %r1532;
	xor.b32  	%r1534, %r1520, %r1531;
	xor.b32  	%r1535, %r1523, %r1530;
	xor.b32  	%r1536, %r1526, %r1529;
	xor.b32  	%r1537, %r1536, %r1496;
	xor.b32  	%r1538, %r1535, %r1495;
	xor.b32  	%r1539, %r1534, %r1494;
	xor.b32  	%r1540, %r1533, %r1493;
	add.s32 	%r1541, %r1457, %r127;
	add.s32 	%r1542, %r1458, %r127;
	add.s32 	%r1543, %r1459, %r127;
	add.s32 	%r1544, %r1460, %r127;
	add.s32 	%r1545, %r1544, %r1540;
	add.s32 	%r1546, %r1543, %r1539;
	add.s32 	%r1547, %r1542, %r1538;
	add.s32 	%r1548, %r1541, %r1537;
	add.s32 	%r1549, %r1528, 1859775393;
	add.s32 	%r1550, %r1525, 1859775393;
	add.s32 	%r1551, %r1522, 1859775393;
	add.s32 	%r1552, %r1519, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1552, 5;
	shr.b32 	%rhs, %r1552, 27;
	add.u32 	%r1553, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1551, 5;
	shr.b32 	%rhs, %r1551, 27;
	add.u32 	%r1554, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1550, 5;
	shr.b32 	%rhs, %r1550, 27;
	add.u32 	%r1555, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1549, 5;
	shr.b32 	%rhs, %r1549, 27;
	add.u32 	%r1556, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1517, 30;
	shr.b32 	%rhs, %r1517, 2;
	add.u32 	%r1557, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1520, 30;
	shr.b32 	%rhs, %r1520, 2;
	add.u32 	%r1558, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1523, 30;
	shr.b32 	%rhs, %r1523, 2;
	add.u32 	%r1559, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1526, 30;
	shr.b32 	%rhs, %r1526, 2;
	add.u32 	%r1560, %lhs, %rhs;
	}
	xor.b32  	%r1561, %r1549, %r1560;
	xor.b32  	%r1562, %r1550, %r1559;
	xor.b32  	%r1563, %r1551, %r1558;
	xor.b32  	%r1564, %r1552, %r1557;
	xor.b32  	%r1565, %r1564, %r1532;
	xor.b32  	%r1566, %r1563, %r1531;
	xor.b32  	%r1567, %r1562, %r1530;
	xor.b32  	%r1568, %r1561, %r1529;
	add.s32 	%r1569, %r1493, %r131;
	add.s32 	%r1570, %r1494, %r131;
	add.s32 	%r1571, %r1495, %r131;
	add.s32 	%r1572, %r1496, %r131;
	add.s32 	%r1573, %r1572, %r1568;
	add.s32 	%r1574, %r1571, %r1567;
	add.s32 	%r1575, %r1570, %r1566;
	add.s32 	%r1576, %r1569, %r1565;
	add.s32 	%r1577, %r1548, %r1556;
	add.s32 	%r1578, %r1547, %r1555;
	add.s32 	%r1579, %r1546, %r1554;
	add.s32 	%r1580, %r1545, %r1553;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1577, 5;
	shr.b32 	%rhs, %r1577, 27;
	add.u32 	%r1581, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1578, 5;
	shr.b32 	%rhs, %r1578, 27;
	add.u32 	%r1582, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1579, 5;
	shr.b32 	%rhs, %r1579, 27;
	add.u32 	%r1583, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1580, 5;
	shr.b32 	%rhs, %r1580, 27;
	add.u32 	%r1584, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1552, 30;
	shr.b32 	%rhs, %r1552, 2;
	add.u32 	%r1585, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1551, 30;
	shr.b32 	%rhs, %r1551, 2;
	add.u32 	%r1586, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1550, 30;
	shr.b32 	%rhs, %r1550, 2;
	add.u32 	%r1587, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1549, 30;
	shr.b32 	%rhs, %r1549, 2;
	add.u32 	%r1588, %lhs, %rhs;
	}
	xor.b32  	%r1589, %r135, %r660;
	add.s32 	%r1590, %r1532, %r1589;
	xor.b32  	%r1591, %r135, %r659;
	add.s32 	%r1592, %r1531, %r1591;
	xor.b32  	%r1593, %r135, %r658;
	add.s32 	%r1594, %r1530, %r1593;
	xor.b32  	%r1595, %r135, %r657;
	add.s32 	%r1596, %r1529, %r1595;
	xor.b32  	%r1597, %r1577, %r1588;
	xor.b32  	%r1598, %r1578, %r1587;
	xor.b32  	%r1599, %r1579, %r1586;
	xor.b32  	%r1600, %r1580, %r1585;
	xor.b32  	%r1601, %r1600, %r1557;
	xor.b32  	%r1602, %r1599, %r1558;
	xor.b32  	%r1603, %r1598, %r1559;
	xor.b32  	%r1604, %r1597, %r1560;
	add.s32 	%r1605, %r1596, %r1604;
	add.s32 	%r1606, %r1594, %r1603;
	add.s32 	%r1607, %r1592, %r1602;
	add.s32 	%r1608, %r1590, %r1601;
	add.s32 	%r1609, %r1576, %r1584;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1609, 5;
	shr.b32 	%rhs, %r1609, 27;
	add.u32 	%r1610, %lhs, %rhs;
	}
	add.s32 	%r1611, %r1608, %r1610;
	add.s32 	%r1612, %r1575, %r1583;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1612, 5;
	shr.b32 	%rhs, %r1612, 27;
	add.u32 	%r1613, %lhs, %rhs;
	}
	add.s32 	%r1614, %r1607, %r1613;
	add.s32 	%r1615, %r1574, %r1582;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1615, 5;
	shr.b32 	%rhs, %r1615, 27;
	add.u32 	%r1616, %lhs, %rhs;
	}
	add.s32 	%r1617, %r1606, %r1616;
	add.s32 	%r1618, %r1573, %r1581;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1618, 5;
	shr.b32 	%rhs, %r1618, 27;
	add.u32 	%r1619, %lhs, %rhs;
	}
	add.s32 	%r1620, %r1605, %r1619;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1580, 30;
	shr.b32 	%rhs, %r1580, 2;
	add.u32 	%r1621, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1579, 30;
	shr.b32 	%rhs, %r1579, 2;
	add.u32 	%r1622, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1578, 30;
	shr.b32 	%rhs, %r1578, 2;
	add.u32 	%r1623, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1577, 30;
	shr.b32 	%rhs, %r1577, 2;
	add.u32 	%r1624, %lhs, %rhs;
	}
	xor.b32  	%r1625, %r1618, %r1624;
	xor.b32  	%r1626, %r1615, %r1623;
	xor.b32  	%r1627, %r1612, %r1622;
	xor.b32  	%r1628, %r1609, %r1621;
	xor.b32  	%r1629, %r1628, %r1585;
	xor.b32  	%r1630, %r1627, %r1586;
	xor.b32  	%r1631, %r1626, %r1587;
	xor.b32  	%r1632, %r1625, %r1588;
	add.s32 	%r1633, %r1557, %r139;
	add.s32 	%r1634, %r1558, %r139;
	add.s32 	%r1635, %r1559, %r139;
	add.s32 	%r1636, %r1560, %r139;
	add.s32 	%r1637, %r1636, %r1632;
	add.s32 	%r1638, %r1635, %r1631;
	add.s32 	%r1639, %r1634, %r1630;
	add.s32 	%r1640, %r1633, %r1629;
	add.s32 	%r1641, %r1620, 1859775393;
	add.s32 	%r1642, %r1617, 1859775393;
	add.s32 	%r1643, %r1614, 1859775393;
	add.s32 	%r1644, %r1611, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1641, 5;
	shr.b32 	%rhs, %r1641, 27;
	add.u32 	%r1645, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1642, 5;
	shr.b32 	%rhs, %r1642, 27;
	add.u32 	%r1646, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1643, 5;
	shr.b32 	%rhs, %r1643, 27;
	add.u32 	%r1647, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1644, 5;
	shr.b32 	%rhs, %r1644, 27;
	add.u32 	%r1648, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1609, 30;
	shr.b32 	%rhs, %r1609, 2;
	add.u32 	%r1649, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1612, 30;
	shr.b32 	%rhs, %r1612, 2;
	add.u32 	%r1650, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1615, 30;
	shr.b32 	%rhs, %r1615, 2;
	add.u32 	%r1651, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1618, 30;
	shr.b32 	%rhs, %r1618, 2;
	add.u32 	%r1652, %lhs, %rhs;
	}
	xor.b32  	%r1653, %r143, %r648;
	xor.b32  	%r1654, %r1653, %r656;
	add.s32 	%r1655, %r1585, %r1654;
	xor.b32  	%r1656, %r143, %r647;
	xor.b32  	%r1657, %r1656, %r655;
	add.s32 	%r1658, %r1586, %r1657;
	xor.b32  	%r1659, %r143, %r646;
	xor.b32  	%r1660, %r1659, %r654;
	add.s32 	%r1661, %r1587, %r1660;
	xor.b32  	%r1662, %r143, %r645;
	xor.b32  	%r1663, %r1662, %r653;
	add.s32 	%r1664, %r1588, %r1663;
	xor.b32  	%r1665, %r1641, %r1652;
	xor.b32  	%r1666, %r1642, %r1651;
	xor.b32  	%r1667, %r1643, %r1650;
	xor.b32  	%r1668, %r1644, %r1649;
	xor.b32  	%r1669, %r1668, %r1621;
	xor.b32  	%r1670, %r1667, %r1622;
	xor.b32  	%r1671, %r1666, %r1623;
	xor.b32  	%r1672, %r1665, %r1624;
	add.s32 	%r1673, %r1664, %r1672;
	add.s32 	%r1674, %r1661, %r1671;
	add.s32 	%r1675, %r1658, %r1670;
	add.s32 	%r1676, %r1655, %r1669;
	add.s32 	%r1677, %r1640, %r1648;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1677, 5;
	shr.b32 	%rhs, %r1677, 27;
	add.u32 	%r1678, %lhs, %rhs;
	}
	add.s32 	%r1679, %r1676, %r1678;
	add.s32 	%r1680, %r1639, %r1647;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1680, 5;
	shr.b32 	%rhs, %r1680, 27;
	add.u32 	%r1681, %lhs, %rhs;
	}
	add.s32 	%r1682, %r1675, %r1681;
	add.s32 	%r1683, %r1638, %r1646;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1683, 5;
	shr.b32 	%rhs, %r1683, 27;
	add.u32 	%r1684, %lhs, %rhs;
	}
	add.s32 	%r1685, %r1674, %r1684;
	add.s32 	%r1686, %r1637, %r1645;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1686, 5;
	shr.b32 	%rhs, %r1686, 27;
	add.u32 	%r1687, %lhs, %rhs;
	}
	add.s32 	%r1688, %r1673, %r1687;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1641, 30;
	shr.b32 	%rhs, %r1641, 2;
	add.u32 	%r1689, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1642, 30;
	shr.b32 	%rhs, %r1642, 2;
	add.u32 	%r1690, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1643, 30;
	shr.b32 	%rhs, %r1643, 2;
	add.u32 	%r1691, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1644, 30;
	shr.b32 	%rhs, %r1644, 2;
	add.u32 	%r1692, %lhs, %rhs;
	}
	xor.b32  	%r1693, %r147, %r661;
	add.s32 	%r1694, %r1624, %r1693;
	xor.b32  	%r1695, %r147, %r662;
	add.s32 	%r1696, %r1623, %r1695;
	xor.b32  	%r1697, %r147, %r663;
	add.s32 	%r1698, %r1622, %r1697;
	xor.b32  	%r1699, %r147, %r664;
	add.s32 	%r1700, %r1621, %r1699;
	xor.b32  	%r1701, %r1677, %r1692;
	xor.b32  	%r1702, %r1680, %r1691;
	xor.b32  	%r1703, %r1683, %r1690;
	xor.b32  	%r1704, %r1686, %r1689;
	xor.b32  	%r1705, %r1704, %r1652;
	xor.b32  	%r1706, %r1703, %r1651;
	xor.b32  	%r1707, %r1702, %r1650;
	xor.b32  	%r1708, %r1701, %r1649;
	add.s32 	%r1709, %r1700, %r1708;
	add.s32 	%r1710, %r1698, %r1707;
	add.s32 	%r1711, %r1696, %r1706;
	add.s32 	%r1712, %r1694, %r1705;
	add.s32 	%r1713, %r1688, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1713, 5;
	shr.b32 	%rhs, %r1713, 27;
	add.u32 	%r1714, %lhs, %rhs;
	}
	add.s32 	%r1715, %r1712, %r1714;
	add.s32 	%r1716, %r1685, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1716, 5;
	shr.b32 	%rhs, %r1716, 27;
	add.u32 	%r1717, %lhs, %rhs;
	}
	add.s32 	%r1718, %r1711, %r1717;
	add.s32 	%r1719, %r1682, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1719, 5;
	shr.b32 	%rhs, %r1719, 27;
	add.u32 	%r1720, %lhs, %rhs;
	}
	add.s32 	%r1721, %r1710, %r1720;
	add.s32 	%r1722, %r1679, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1722, 5;
	shr.b32 	%rhs, %r1722, 27;
	add.u32 	%r1723, %lhs, %rhs;
	}
	add.s32 	%r1724, %r1709, %r1723;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1677, 30;
	shr.b32 	%rhs, %r1677, 2;
	add.u32 	%r1725, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1680, 30;
	shr.b32 	%rhs, %r1680, 2;
	add.u32 	%r1726, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1683, 30;
	shr.b32 	%rhs, %r1683, 2;
	add.u32 	%r1727, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1686, 30;
	shr.b32 	%rhs, %r1686, 2;
	add.u32 	%r1728, %lhs, %rhs;
	}
	xor.b32  	%r1729, %r151, %r648;
	xor.b32  	%r1730, %r1729, %r652;
	add.s32 	%r1731, %r1649, %r1730;
	xor.b32  	%r1732, %r151, %r647;
	xor.b32  	%r1733, %r1732, %r651;
	add.s32 	%r1734, %r1650, %r1733;
	xor.b32  	%r1735, %r151, %r646;
	xor.b32  	%r1736, %r1735, %r650;
	add.s32 	%r1737, %r1651, %r1736;
	xor.b32  	%r1738, %r151, %r645;
	xor.b32  	%r1739, %r1738, %r649;
	add.s32 	%r1740, %r1652, %r1739;
	xor.b32  	%r1741, %r1713, %r1728;
	xor.b32  	%r1742, %r1716, %r1727;
	xor.b32  	%r1743, %r1719, %r1726;
	xor.b32  	%r1744, %r1722, %r1725;
	xor.b32  	%r1745, %r1744, %r1692;
	xor.b32  	%r1746, %r1743, %r1691;
	xor.b32  	%r1747, %r1742, %r1690;
	xor.b32  	%r1748, %r1741, %r1689;
	add.s32 	%r1749, %r1740, %r1748;
	add.s32 	%r1750, %r1737, %r1747;
	add.s32 	%r1751, %r1734, %r1746;
	add.s32 	%r1752, %r1731, %r1745;
	add.s32 	%r1753, %r1724, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1753, 5;
	shr.b32 	%rhs, %r1753, 27;
	add.u32 	%r1754, %lhs, %rhs;
	}
	add.s32 	%r1755, %r1752, %r1754;
	add.s32 	%r1756, %r1721, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1756, 5;
	shr.b32 	%rhs, %r1756, 27;
	add.u32 	%r1757, %lhs, %rhs;
	}
	add.s32 	%r1758, %r1751, %r1757;
	add.s32 	%r1759, %r1718, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1759, 5;
	shr.b32 	%rhs, %r1759, 27;
	add.u32 	%r1760, %lhs, %rhs;
	}
	add.s32 	%r1761, %r1750, %r1760;
	add.s32 	%r1762, %r1715, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1762, 5;
	shr.b32 	%rhs, %r1762, 27;
	add.u32 	%r1763, %lhs, %rhs;
	}
	add.s32 	%r1764, %r1749, %r1763;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1722, 30;
	shr.b32 	%rhs, %r1722, 2;
	add.u32 	%r1765, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1719, 30;
	shr.b32 	%rhs, %r1719, 2;
	add.u32 	%r1766, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1716, 30;
	shr.b32 	%rhs, %r1716, 2;
	add.u32 	%r1767, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1713, 30;
	shr.b32 	%rhs, %r1713, 2;
	add.u32 	%r1768, %lhs, %rhs;
	}
	xor.b32  	%r1769, %r1762, %r1768;
	xor.b32  	%r1770, %r1759, %r1767;
	xor.b32  	%r1771, %r1756, %r1766;
	xor.b32  	%r1772, %r1753, %r1765;
	xor.b32  	%r1773, %r1772, %r1725;
	xor.b32  	%r1774, %r1771, %r1726;
	xor.b32  	%r1775, %r1770, %r1727;
	xor.b32  	%r1776, %r1769, %r1728;
	add.s32 	%r1777, %r1692, %r155;
	add.s32 	%r1778, %r1691, %r155;
	add.s32 	%r1779, %r1690, %r155;
	add.s32 	%r1780, %r1689, %r155;
	add.s32 	%r1781, %r1780, %r1776;
	add.s32 	%r1782, %r1779, %r1775;
	add.s32 	%r1783, %r1778, %r1774;
	add.s32 	%r1784, %r1777, %r1773;
	add.s32 	%r1785, %r1764, 1859775393;
	add.s32 	%r1786, %r1761, 1859775393;
	add.s32 	%r1787, %r1758, 1859775393;
	add.s32 	%r1788, %r1755, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1785, 5;
	shr.b32 	%rhs, %r1785, 27;
	add.u32 	%r1789, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1786, 5;
	shr.b32 	%rhs, %r1786, 27;
	add.u32 	%r1790, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1787, 5;
	shr.b32 	%rhs, %r1787, 27;
	add.u32 	%r1791, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1788, 5;
	shr.b32 	%rhs, %r1788, 27;
	add.u32 	%r1792, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1753, 30;
	shr.b32 	%rhs, %r1753, 2;
	add.u32 	%r1793, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1756, 30;
	shr.b32 	%rhs, %r1756, 2;
	add.u32 	%r1794, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1759, 30;
	shr.b32 	%rhs, %r1759, 2;
	add.u32 	%r1795, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1762, 30;
	shr.b32 	%rhs, %r1762, 2;
	add.u32 	%r1796, %lhs, %rhs;
	}
	xor.b32  	%r1797, %r159, %r338;
	add.s32 	%r1798, %r1725, %r1797;
	xor.b32  	%r1799, %r159, %r337;
	add.s32 	%r1800, %r1726, %r1799;
	xor.b32  	%r1801, %r159, %r336;
	add.s32 	%r1802, %r1727, %r1801;
	xor.b32  	%r1803, %r159, %r335;
	add.s32 	%r1804, %r1728, %r1803;
	xor.b32  	%r1805, %r1785, %r1796;
	xor.b32  	%r1806, %r1786, %r1795;
	xor.b32  	%r1807, %r1787, %r1794;
	xor.b32  	%r1808, %r1788, %r1793;
	xor.b32  	%r1809, %r1808, %r1765;
	xor.b32  	%r1810, %r1807, %r1766;
	xor.b32  	%r1811, %r1806, %r1767;
	xor.b32  	%r1812, %r1805, %r1768;
	add.s32 	%r1813, %r1804, %r1812;
	add.s32 	%r1814, %r1802, %r1811;
	add.s32 	%r1815, %r1800, %r1810;
	add.s32 	%r1816, %r1798, %r1809;
	add.s32 	%r1817, %r1784, %r1792;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1817, 5;
	shr.b32 	%rhs, %r1817, 27;
	add.u32 	%r1818, %lhs, %rhs;
	}
	add.s32 	%r1819, %r1816, %r1818;
	add.s32 	%r1820, %r1783, %r1791;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1820, 5;
	shr.b32 	%rhs, %r1820, 27;
	add.u32 	%r1821, %lhs, %rhs;
	}
	add.s32 	%r1822, %r1815, %r1821;
	add.s32 	%r1823, %r1782, %r1790;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1823, 5;
	shr.b32 	%rhs, %r1823, 27;
	add.u32 	%r1824, %lhs, %rhs;
	}
	add.s32 	%r1825, %r1814, %r1824;
	add.s32 	%r1826, %r1781, %r1789;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1826, 5;
	shr.b32 	%rhs, %r1826, 27;
	add.u32 	%r1827, %lhs, %rhs;
	}
	add.s32 	%r1828, %r1813, %r1827;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1785, 30;
	shr.b32 	%rhs, %r1785, 2;
	add.u32 	%r1829, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1786, 30;
	shr.b32 	%rhs, %r1786, 2;
	add.u32 	%r1830, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1787, 30;
	shr.b32 	%rhs, %r1787, 2;
	add.u32 	%r1831, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1788, 30;
	shr.b32 	%rhs, %r1788, 2;
	add.u32 	%r1832, %lhs, %rhs;
	}
	xor.b32  	%r1833, %r163, %r653;
	add.s32 	%r1834, %r1768, %r1833;
	xor.b32  	%r1835, %r163, %r654;
	add.s32 	%r1836, %r1767, %r1835;
	xor.b32  	%r1837, %r163, %r655;
	add.s32 	%r1838, %r1766, %r1837;
	xor.b32  	%r1839, %r163, %r656;
	add.s32 	%r1840, %r1765, %r1839;
	xor.b32  	%r1841, %r1817, %r1832;
	xor.b32  	%r1842, %r1820, %r1831;
	xor.b32  	%r1843, %r1823, %r1830;
	xor.b32  	%r1844, %r1826, %r1829;
	xor.b32  	%r1845, %r1844, %r1796;
	xor.b32  	%r1846, %r1843, %r1795;
	xor.b32  	%r1847, %r1842, %r1794;
	xor.b32  	%r1848, %r1841, %r1793;
	add.s32 	%r1849, %r1840, %r1848;
	add.s32 	%r1850, %r1838, %r1847;
	add.s32 	%r1851, %r1836, %r1846;
	add.s32 	%r1852, %r1834, %r1845;
	add.s32 	%r1853, %r1828, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1853, 5;
	shr.b32 	%rhs, %r1853, 27;
	add.u32 	%r1854, %lhs, %rhs;
	}
	add.s32 	%r1855, %r1852, %r1854;
	add.s32 	%r1856, %r1825, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1856, 5;
	shr.b32 	%rhs, %r1856, 27;
	add.u32 	%r1857, %lhs, %rhs;
	}
	add.s32 	%r1858, %r1851, %r1857;
	add.s32 	%r1859, %r1822, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1859, 5;
	shr.b32 	%rhs, %r1859, 27;
	add.u32 	%r1860, %lhs, %rhs;
	}
	add.s32 	%r1861, %r1850, %r1860;
	add.s32 	%r1862, %r1819, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1862, 5;
	shr.b32 	%rhs, %r1862, 27;
	add.u32 	%r1863, %lhs, %rhs;
	}
	add.s32 	%r1864, %r1849, %r1863;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1817, 30;
	shr.b32 	%rhs, %r1817, 2;
	add.u32 	%r1865, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1820, 30;
	shr.b32 	%rhs, %r1820, 2;
	add.u32 	%r1866, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1823, 30;
	shr.b32 	%rhs, %r1823, 2;
	add.u32 	%r1867, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1826, 30;
	shr.b32 	%rhs, %r1826, 2;
	add.u32 	%r1868, %lhs, %rhs;
	}
	xor.b32  	%r1869, %r167, %r697;
	add.s32 	%r1870, %r1793, %r1869;
	xor.b32  	%r1871, %r167, %r698;
	add.s32 	%r1872, %r1794, %r1871;
	xor.b32  	%r1873, %r167, %r699;
	add.s32 	%r1874, %r1795, %r1873;
	xor.b32  	%r1875, %r167, %r700;
	add.s32 	%r1876, %r1796, %r1875;
	xor.b32  	%r1877, %r1853, %r1868;
	xor.b32  	%r1878, %r1856, %r1867;
	xor.b32  	%r1879, %r1859, %r1866;
	xor.b32  	%r1880, %r1862, %r1865;
	xor.b32  	%r1881, %r1880, %r1832;
	xor.b32  	%r1882, %r1879, %r1831;
	xor.b32  	%r1883, %r1878, %r1830;
	xor.b32  	%r1884, %r1877, %r1829;
	add.s32 	%r1885, %r1876, %r1884;
	add.s32 	%r1886, %r1874, %r1883;
	add.s32 	%r1887, %r1872, %r1882;
	add.s32 	%r1888, %r1870, %r1881;
	add.s32 	%r1889, %r1864, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1889, 5;
	shr.b32 	%rhs, %r1889, 27;
	add.u32 	%r1890, %lhs, %rhs;
	}
	add.s32 	%r1891, %r1888, %r1890;
	add.s32 	%r1892, %r1861, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1892, 5;
	shr.b32 	%rhs, %r1892, 27;
	add.u32 	%r1893, %lhs, %rhs;
	}
	add.s32 	%r1894, %r1887, %r1893;
	add.s32 	%r1895, %r1858, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1895, 5;
	shr.b32 	%rhs, %r1895, 27;
	add.u32 	%r1896, %lhs, %rhs;
	}
	add.s32 	%r1897, %r1886, %r1896;
	add.s32 	%r1898, %r1855, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1898, 5;
	shr.b32 	%rhs, %r1898, 27;
	add.u32 	%r1899, %lhs, %rhs;
	}
	add.s32 	%r1900, %r1885, %r1899;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1853, 30;
	shr.b32 	%rhs, %r1853, 2;
	add.u32 	%r1901, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1856, 30;
	shr.b32 	%rhs, %r1856, 2;
	add.u32 	%r1902, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1859, 30;
	shr.b32 	%rhs, %r1859, 2;
	add.u32 	%r1903, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1862, 30;
	shr.b32 	%rhs, %r1862, 2;
	add.u32 	%r1904, %lhs, %rhs;
	}
	xor.b32  	%r1905, %r171, %r339;
	add.s32 	%r1906, %r1829, %r1905;
	xor.b32  	%r1907, %r171, %r340;
	add.s32 	%r1908, %r1830, %r1907;
	xor.b32  	%r1909, %r171, %r341;
	add.s32 	%r1910, %r1831, %r1909;
	xor.b32  	%r1911, %r171, %r342;
	add.s32 	%r1912, %r1832, %r1911;
	xor.b32  	%r1913, %r1889, %r1904;
	xor.b32  	%r1914, %r1892, %r1903;
	xor.b32  	%r1915, %r1895, %r1902;
	xor.b32  	%r1916, %r1898, %r1901;
	xor.b32  	%r1917, %r1916, %r1868;
	xor.b32  	%r1918, %r1915, %r1867;
	xor.b32  	%r1919, %r1914, %r1866;
	xor.b32  	%r1920, %r1913, %r1865;
	add.s32 	%r1921, %r1912, %r1920;
	add.s32 	%r1922, %r1910, %r1919;
	add.s32 	%r1923, %r1908, %r1918;
	add.s32 	%r1924, %r1906, %r1917;
	add.s32 	%r1925, %r1900, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1925, 5;
	shr.b32 	%rhs, %r1925, 27;
	add.u32 	%r1926, %lhs, %rhs;
	}
	add.s32 	%r1927, %r1924, %r1926;
	add.s32 	%r1928, %r1897, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1928, 5;
	shr.b32 	%rhs, %r1928, 27;
	add.u32 	%r1929, %lhs, %rhs;
	}
	add.s32 	%r1930, %r1923, %r1929;
	add.s32 	%r1931, %r1894, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1931, 5;
	shr.b32 	%rhs, %r1931, 27;
	add.u32 	%r1932, %lhs, %rhs;
	}
	add.s32 	%r1933, %r1922, %r1932;
	add.s32 	%r1934, %r1891, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1934, 5;
	shr.b32 	%rhs, %r1934, 27;
	add.u32 	%r1935, %lhs, %rhs;
	}
	add.s32 	%r1936, %r1921, %r1935;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1889, 30;
	shr.b32 	%rhs, %r1889, 2;
	add.u32 	%r1937, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1892, 30;
	shr.b32 	%rhs, %r1892, 2;
	add.u32 	%r1938, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1895, 30;
	shr.b32 	%rhs, %r1895, 2;
	add.u32 	%r1939, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1898, 30;
	shr.b32 	%rhs, %r1898, 2;
	add.u32 	%r1940, %lhs, %rhs;
	}
	xor.b32  	%r1941, %r175, %r656;
	add.s32 	%r1942, %r1865, %r1941;
	xor.b32  	%r1943, %r175, %r655;
	add.s32 	%r1944, %r1866, %r1943;
	xor.b32  	%r1945, %r175, %r654;
	add.s32 	%r1946, %r1867, %r1945;
	xor.b32  	%r1947, %r175, %r653;
	add.s32 	%r1948, %r1868, %r1947;
	xor.b32  	%r1949, %r1925, %r1940;
	xor.b32  	%r1950, %r1928, %r1939;
	xor.b32  	%r1951, %r1931, %r1938;
	xor.b32  	%r1952, %r1934, %r1937;
	xor.b32  	%r1953, %r1952, %r1904;
	xor.b32  	%r1954, %r1951, %r1903;
	xor.b32  	%r1955, %r1950, %r1902;
	xor.b32  	%r1956, %r1949, %r1901;
	add.s32 	%r1957, %r1948, %r1956;
	add.s32 	%r1958, %r1946, %r1955;
	add.s32 	%r1959, %r1944, %r1954;
	add.s32 	%r1960, %r1942, %r1953;
	add.s32 	%r1961, %r1936, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1961, 5;
	shr.b32 	%rhs, %r1961, 27;
	add.u32 	%r1962, %lhs, %rhs;
	}
	add.s32 	%r1963, %r1960, %r1962;
	add.s32 	%r1964, %r1933, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1964, 5;
	shr.b32 	%rhs, %r1964, 27;
	add.u32 	%r1965, %lhs, %rhs;
	}
	add.s32 	%r1966, %r1959, %r1965;
	add.s32 	%r1967, %r1930, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1967, 5;
	shr.b32 	%rhs, %r1967, 27;
	add.u32 	%r1968, %lhs, %rhs;
	}
	add.s32 	%r1969, %r1958, %r1968;
	add.s32 	%r1970, %r1927, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1970, 5;
	shr.b32 	%rhs, %r1970, 27;
	add.u32 	%r1971, %lhs, %rhs;
	}
	add.s32 	%r1972, %r1957, %r1971;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1934, 30;
	shr.b32 	%rhs, %r1934, 2;
	add.u32 	%r1973, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1931, 30;
	shr.b32 	%rhs, %r1931, 2;
	add.u32 	%r1974, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1928, 30;
	shr.b32 	%rhs, %r1928, 2;
	add.u32 	%r1975, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1925, 30;
	shr.b32 	%rhs, %r1925, 2;
	add.u32 	%r1976, %lhs, %rhs;
	}
	xor.b32  	%r1977, %r1970, %r1976;
	xor.b32  	%r1978, %r1967, %r1975;
	xor.b32  	%r1979, %r1964, %r1974;
	xor.b32  	%r1980, %r1961, %r1973;
	xor.b32  	%r1981, %r1980, %r1937;
	xor.b32  	%r1982, %r1979, %r1938;
	xor.b32  	%r1983, %r1978, %r1939;
	xor.b32  	%r1984, %r1977, %r1940;
	add.s32 	%r1985, %r1904, %r3693;
	add.s32 	%r1986, %r1903, %r3693;
	add.s32 	%r1987, %r1902, %r3693;
	add.s32 	%r1988, %r1901, %r3693;
	add.s32 	%r1989, %r1988, %r1984;
	add.s32 	%r1990, %r1987, %r1983;
	add.s32 	%r1991, %r1986, %r1982;
	add.s32 	%r1992, %r1985, %r1981;
	add.s32 	%r1993, %r1972, 1859775393;
	add.s32 	%r1994, %r1969, 1859775393;
	add.s32 	%r1995, %r1966, 1859775393;
	add.s32 	%r1996, %r1963, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1993, 5;
	shr.b32 	%rhs, %r1993, 27;
	add.u32 	%r1997, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1994, 5;
	shr.b32 	%rhs, %r1994, 27;
	add.u32 	%r1998, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1995, 5;
	shr.b32 	%rhs, %r1995, 27;
	add.u32 	%r1999, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1996, 5;
	shr.b32 	%rhs, %r1996, 27;
	add.u32 	%r2000, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1970, 30;
	shr.b32 	%rhs, %r1970, 2;
	add.u32 	%r2001, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1967, 30;
	shr.b32 	%rhs, %r1967, 2;
	add.u32 	%r2002, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1964, 30;
	shr.b32 	%rhs, %r1964, 2;
	add.u32 	%r2003, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1961, 30;
	shr.b32 	%rhs, %r1961, 2;
	add.u32 	%r2004, %lhs, %rhs;
	}
	xor.b32  	%r2005, %r183, %r656;
	xor.b32  	%r2006, %r2005, %r668;
	add.s32 	%r2007, %r1937, %r2006;
	xor.b32  	%r2008, %r183, %r655;
	xor.b32  	%r2009, %r2008, %r667;
	add.s32 	%r2010, %r1938, %r2009;
	xor.b32  	%r2011, %r183, %r654;
	xor.b32  	%r2012, %r2011, %r666;
	add.s32 	%r2013, %r1939, %r2012;
	xor.b32  	%r2014, %r183, %r653;
	xor.b32  	%r2015, %r2014, %r665;
	add.s32 	%r2016, %r1940, %r2015;
	xor.b32  	%r2017, %r1996, %r1973;
	xor.b32  	%r2018, %r1995, %r1974;
	xor.b32  	%r2019, %r1994, %r1975;
	xor.b32  	%r2020, %r1993, %r1976;
	xor.b32  	%r2021, %r1996, %r2004;
	xor.b32  	%r2022, %r1995, %r2003;
	xor.b32  	%r2023, %r1994, %r2002;
	xor.b32  	%r2024, %r1993, %r2001;
	and.b32  	%r2025, %r2024, %r2020;
	and.b32  	%r2026, %r2023, %r2019;
	and.b32  	%r2027, %r2022, %r2018;
	and.b32  	%r2028, %r2021, %r2017;
	xor.b32  	%r2029, %r2028, %r1996;
	xor.b32  	%r2030, %r2027, %r1995;
	xor.b32  	%r2031, %r2026, %r1994;
	xor.b32  	%r2032, %r2025, %r1993;
	add.s32 	%r2033, %r2016, %r2032;
	add.s32 	%r2034, %r2013, %r2031;
	add.s32 	%r2035, %r2010, %r2030;
	add.s32 	%r2036, %r2007, %r2029;
	add.s32 	%r2037, %r1992, %r2000;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2037, 5;
	shr.b32 	%rhs, %r2037, 27;
	add.u32 	%r2038, %lhs, %rhs;
	}
	add.s32 	%r2039, %r2036, %r2038;
	add.s32 	%r2040, %r1991, %r1999;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2040, 5;
	shr.b32 	%rhs, %r2040, 27;
	add.u32 	%r2041, %lhs, %rhs;
	}
	add.s32 	%r2042, %r2035, %r2041;
	add.s32 	%r2043, %r1990, %r1998;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2043, 5;
	shr.b32 	%rhs, %r2043, 27;
	add.u32 	%r2044, %lhs, %rhs;
	}
	add.s32 	%r2045, %r2034, %r2044;
	add.s32 	%r2046, %r1989, %r1997;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2046, 5;
	shr.b32 	%rhs, %r2046, 27;
	add.u32 	%r2047, %lhs, %rhs;
	}
	add.s32 	%r2048, %r2033, %r2047;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1993, 30;
	shr.b32 	%rhs, %r1993, 2;
	add.u32 	%r2049, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1994, 30;
	shr.b32 	%rhs, %r1994, 2;
	add.u32 	%r2050, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1995, 30;
	shr.b32 	%rhs, %r1995, 2;
	add.u32 	%r2051, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1996, 30;
	shr.b32 	%rhs, %r1996, 2;
	add.u32 	%r2052, %lhs, %rhs;
	}
	xor.b32  	%r2053, %r2037, %r2004;
	xor.b32  	%r2054, %r2040, %r2003;
	xor.b32  	%r2055, %r2043, %r2002;
	xor.b32  	%r2056, %r2046, %r2001;
	xor.b32  	%r2057, %r2037, %r2052;
	xor.b32  	%r2058, %r2040, %r2051;
	xor.b32  	%r2059, %r2043, %r2050;
	xor.b32  	%r2060, %r2046, %r2049;
	and.b32  	%r2061, %r2060, %r2056;
	and.b32  	%r2062, %r2059, %r2055;
	and.b32  	%r2063, %r2058, %r2054;
	and.b32  	%r2064, %r2057, %r2053;
	xor.b32  	%r2065, %r2064, %r2037;
	xor.b32  	%r2066, %r2063, %r2040;
	xor.b32  	%r2067, %r2062, %r2043;
	xor.b32  	%r2068, %r2061, %r2046;
	add.s32 	%r2069, %r1973, %r3694;
	add.s32 	%r2070, %r1974, %r3694;
	add.s32 	%r2071, %r1975, %r3694;
	add.s32 	%r2072, %r1976, %r3694;
	add.s32 	%r2073, %r2072, %r2068;
	add.s32 	%r2074, %r2071, %r2067;
	add.s32 	%r2075, %r2070, %r2066;
	add.s32 	%r2076, %r2069, %r2065;
	add.s32 	%r2077, %r2048, -1894007588;
	add.s32 	%r2078, %r2045, -1894007588;
	add.s32 	%r2079, %r2042, -1894007588;
	add.s32 	%r2080, %r2039, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2077, 5;
	shr.b32 	%rhs, %r2077, 27;
	add.u32 	%r2081, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2078, 5;
	shr.b32 	%rhs, %r2078, 27;
	add.u32 	%r2082, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2079, 5;
	shr.b32 	%rhs, %r2079, 27;
	add.u32 	%r2083, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2080, 5;
	shr.b32 	%rhs, %r2080, 27;
	add.u32 	%r2084, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2046, 30;
	shr.b32 	%rhs, %r2046, 2;
	add.u32 	%r2085, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2043, 30;
	shr.b32 	%rhs, %r2043, 2;
	add.u32 	%r2086, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2040, 30;
	shr.b32 	%rhs, %r2040, 2;
	add.u32 	%r2087, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2037, 30;
	shr.b32 	%rhs, %r2037, 2;
	add.u32 	%r2088, %lhs, %rhs;
	}
	xor.b32  	%r2089, %r3695, %r664;
	xor.b32  	%r2090, %r2089, %r342;
	add.s32 	%r2091, %r2004, %r2090;
	xor.b32  	%r2092, %r3695, %r663;
	xor.b32  	%r2093, %r2092, %r341;
	add.s32 	%r2094, %r2003, %r2093;
	xor.b32  	%r2095, %r3695, %r662;
	xor.b32  	%r2096, %r2095, %r340;
	add.s32 	%r2097, %r2002, %r2096;
	xor.b32  	%r2098, %r3695, %r661;
	xor.b32  	%r2099, %r2098, %r339;
	add.s32 	%r2100, %r2001, %r2099;
	xor.b32  	%r2101, %r2080, %r2052;
	xor.b32  	%r2102, %r2079, %r2051;
	xor.b32  	%r2103, %r2078, %r2050;
	xor.b32  	%r2104, %r2077, %r2049;
	xor.b32  	%r2105, %r2080, %r2088;
	xor.b32  	%r2106, %r2079, %r2087;
	xor.b32  	%r2107, %r2078, %r2086;
	xor.b32  	%r2108, %r2077, %r2085;
	and.b32  	%r2109, %r2108, %r2104;
	and.b32  	%r2110, %r2107, %r2103;
	and.b32  	%r2111, %r2106, %r2102;
	and.b32  	%r2112, %r2105, %r2101;
	xor.b32  	%r2113, %r2112, %r2080;
	xor.b32  	%r2114, %r2111, %r2079;
	xor.b32  	%r2115, %r2110, %r2078;
	xor.b32  	%r2116, %r2109, %r2077;
	add.s32 	%r2117, %r2100, %r2116;
	add.s32 	%r2118, %r2097, %r2115;
	add.s32 	%r2119, %r2094, %r2114;
	add.s32 	%r2120, %r2091, %r2113;
	add.s32 	%r2121, %r2076, %r2084;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2121, 5;
	shr.b32 	%rhs, %r2121, 27;
	add.u32 	%r2122, %lhs, %rhs;
	}
	add.s32 	%r2123, %r2120, %r2122;
	add.s32 	%r2124, %r2075, %r2083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2124, 5;
	shr.b32 	%rhs, %r2124, 27;
	add.u32 	%r2125, %lhs, %rhs;
	}
	add.s32 	%r2126, %r2119, %r2125;
	add.s32 	%r2127, %r2074, %r2082;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2127, 5;
	shr.b32 	%rhs, %r2127, 27;
	add.u32 	%r2128, %lhs, %rhs;
	}
	add.s32 	%r2129, %r2118, %r2128;
	add.s32 	%r2130, %r2073, %r2081;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2130, 5;
	shr.b32 	%rhs, %r2130, 27;
	add.u32 	%r2131, %lhs, %rhs;
	}
	add.s32 	%r2132, %r2117, %r2131;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2080, 30;
	shr.b32 	%rhs, %r2080, 2;
	add.u32 	%r2133, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2079, 30;
	shr.b32 	%rhs, %r2079, 2;
	add.u32 	%r2134, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2078, 30;
	shr.b32 	%rhs, %r2078, 2;
	add.u32 	%r2135, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2077, 30;
	shr.b32 	%rhs, %r2077, 2;
	add.u32 	%r2136, %lhs, %rhs;
	}
	xor.b32  	%r2137, %r3697, %r672;
	add.s32 	%r2138, %r2049, %r2137;
	xor.b32  	%r2139, %r3697, %r671;
	add.s32 	%r2140, %r2050, %r2139;
	xor.b32  	%r2141, %r3697, %r670;
	add.s32 	%r2142, %r2051, %r2141;
	xor.b32  	%r2143, %r3697, %r669;
	add.s32 	%r2144, %r2052, %r2143;
	xor.b32  	%r2145, %r2130, %r2085;
	xor.b32  	%r2146, %r2127, %r2086;
	xor.b32  	%r2147, %r2124, %r2087;
	xor.b32  	%r2148, %r2121, %r2088;
	xor.b32  	%r2149, %r2130, %r2136;
	xor.b32  	%r2150, %r2127, %r2135;
	xor.b32  	%r2151, %r2124, %r2134;
	xor.b32  	%r2152, %r2121, %r2133;
	and.b32  	%r2153, %r2152, %r2148;
	and.b32  	%r2154, %r2151, %r2147;
	and.b32  	%r2155, %r2150, %r2146;
	and.b32  	%r2156, %r2149, %r2145;
	xor.b32  	%r2157, %r2156, %r2130;
	xor.b32  	%r2158, %r2155, %r2127;
	xor.b32  	%r2159, %r2154, %r2124;
	xor.b32  	%r2160, %r2153, %r2121;
	add.s32 	%r2161, %r2144, %r2160;
	add.s32 	%r2162, %r2142, %r2159;
	add.s32 	%r2163, %r2140, %r2158;
	add.s32 	%r2164, %r2138, %r2157;
	add.s32 	%r2165, %r2132, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2165, 5;
	shr.b32 	%rhs, %r2165, 27;
	add.u32 	%r2166, %lhs, %rhs;
	}
	add.s32 	%r2167, %r2164, %r2166;
	add.s32 	%r2168, %r2129, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2168, 5;
	shr.b32 	%rhs, %r2168, 27;
	add.u32 	%r2169, %lhs, %rhs;
	}
	add.s32 	%r2170, %r2163, %r2169;
	add.s32 	%r2171, %r2126, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2171, 5;
	shr.b32 	%rhs, %r2171, 27;
	add.u32 	%r2172, %lhs, %rhs;
	}
	add.s32 	%r2173, %r2162, %r2172;
	add.s32 	%r2174, %r2123, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2174, 5;
	shr.b32 	%rhs, %r2174, 27;
	add.u32 	%r2175, %lhs, %rhs;
	}
	add.s32 	%r2176, %r2161, %r2175;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2130, 30;
	shr.b32 	%rhs, %r2130, 2;
	add.u32 	%r2177, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2127, 30;
	shr.b32 	%rhs, %r2127, 2;
	add.u32 	%r2178, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2124, 30;
	shr.b32 	%rhs, %r2124, 2;
	add.u32 	%r2179, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2121, 30;
	shr.b32 	%rhs, %r2121, 2;
	add.u32 	%r2180, %lhs, %rhs;
	}
	xor.b32  	%r2181, %r3699, %r652;
	xor.b32  	%r2182, %r2181, %r664;
	xor.b32  	%r2183, %r2182, %r338;
	add.s32 	%r2184, %r2088, %r2183;
	xor.b32  	%r2185, %r3699, %r651;
	xor.b32  	%r2186, %r2185, %r663;
	xor.b32  	%r2187, %r2186, %r337;
	add.s32 	%r2188, %r2087, %r2187;
	xor.b32  	%r2189, %r3699, %r650;
	xor.b32  	%r2190, %r2189, %r662;
	xor.b32  	%r2191, %r2190, %r336;
	add.s32 	%r2192, %r2086, %r2191;
	xor.b32  	%r2193, %r3699, %r649;
	xor.b32  	%r2194, %r2193, %r661;
	xor.b32  	%r2195, %r2194, %r335;
	add.s32 	%r2196, %r2085, %r2195;
	xor.b32  	%r2197, %r2174, %r2133;
	xor.b32  	%r2198, %r2171, %r2134;
	xor.b32  	%r2199, %r2168, %r2135;
	xor.b32  	%r2200, %r2165, %r2136;
	xor.b32  	%r2201, %r2174, %r2180;
	xor.b32  	%r2202, %r2171, %r2179;
	xor.b32  	%r2203, %r2168, %r2178;
	xor.b32  	%r2204, %r2165, %r2177;
	and.b32  	%r2205, %r2204, %r2200;
	and.b32  	%r2206, %r2203, %r2199;
	and.b32  	%r2207, %r2202, %r2198;
	and.b32  	%r2208, %r2201, %r2197;
	xor.b32  	%r2209, %r2208, %r2174;
	xor.b32  	%r2210, %r2207, %r2171;
	xor.b32  	%r2211, %r2206, %r2168;
	xor.b32  	%r2212, %r2205, %r2165;
	add.s32 	%r2213, %r2196, %r2212;
	add.s32 	%r2214, %r2192, %r2211;
	add.s32 	%r2215, %r2188, %r2210;
	add.s32 	%r2216, %r2184, %r2209;
	add.s32 	%r2217, %r2176, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2217, 5;
	shr.b32 	%rhs, %r2217, 27;
	add.u32 	%r2218, %lhs, %rhs;
	}
	add.s32 	%r2219, %r2216, %r2218;
	add.s32 	%r2220, %r2173, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2220, 5;
	shr.b32 	%rhs, %r2220, 27;
	add.u32 	%r2221, %lhs, %rhs;
	}
	add.s32 	%r2222, %r2215, %r2221;
	add.s32 	%r2223, %r2170, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2223, 5;
	shr.b32 	%rhs, %r2223, 27;
	add.u32 	%r2224, %lhs, %rhs;
	}
	add.s32 	%r2225, %r2214, %r2224;
	add.s32 	%r2226, %r2167, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2226, 5;
	shr.b32 	%rhs, %r2226, 27;
	add.u32 	%r2227, %lhs, %rhs;
	}
	add.s32 	%r2228, %r2213, %r2227;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2165, 30;
	shr.b32 	%rhs, %r2165, 2;
	add.u32 	%r2229, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2168, 30;
	shr.b32 	%rhs, %r2168, 2;
	add.u32 	%r2230, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2171, 30;
	shr.b32 	%rhs, %r2171, 2;
	add.u32 	%r2231, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2174, 30;
	shr.b32 	%rhs, %r2174, 2;
	add.u32 	%r2232, %lhs, %rhs;
	}
	xor.b32  	%r2233, %r2217, %r2180;
	xor.b32  	%r2234, %r2220, %r2179;
	xor.b32  	%r2235, %r2223, %r2178;
	xor.b32  	%r2236, %r2226, %r2177;
	xor.b32  	%r2237, %r2217, %r2232;
	xor.b32  	%r2238, %r2220, %r2231;
	xor.b32  	%r2239, %r2223, %r2230;
	xor.b32  	%r2240, %r2226, %r2229;
	and.b32  	%r2241, %r2240, %r2236;
	and.b32  	%r2242, %r2239, %r2235;
	and.b32  	%r2243, %r2238, %r2234;
	and.b32  	%r2244, %r2237, %r2233;
	xor.b32  	%r2245, %r2244, %r2217;
	xor.b32  	%r2246, %r2243, %r2220;
	xor.b32  	%r2247, %r2242, %r2223;
	xor.b32  	%r2248, %r2241, %r2226;
	add.s32 	%r2249, %r2133, %r203;
	add.s32 	%r2250, %r2134, %r203;
	add.s32 	%r2251, %r2135, %r203;
	add.s32 	%r2252, %r2136, %r203;
	add.s32 	%r2253, %r2252, %r2248;
	add.s32 	%r2254, %r2251, %r2247;
	add.s32 	%r2255, %r2250, %r2246;
	add.s32 	%r2256, %r2249, %r2245;
	add.s32 	%r2257, %r2228, -1894007588;
	add.s32 	%r2258, %r2225, -1894007588;
	add.s32 	%r2259, %r2222, -1894007588;
	add.s32 	%r2260, %r2219, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2257, 5;
	shr.b32 	%rhs, %r2257, 27;
	add.u32 	%r2261, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2258, 5;
	shr.b32 	%rhs, %r2258, 27;
	add.u32 	%r2262, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2259, 5;
	shr.b32 	%rhs, %r2259, 27;
	add.u32 	%r2263, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2260, 5;
	shr.b32 	%rhs, %r2260, 27;
	add.u32 	%r2264, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2226, 30;
	shr.b32 	%rhs, %r2226, 2;
	add.u32 	%r2265, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2223, 30;
	shr.b32 	%rhs, %r2223, 2;
	add.u32 	%r2266, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2220, 30;
	shr.b32 	%rhs, %r2220, 2;
	add.u32 	%r2267, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2217, 30;
	shr.b32 	%rhs, %r2217, 2;
	add.u32 	%r2268, %lhs, %rhs;
	}
	xor.b32  	%r2269, %r207, %r656;
	xor.b32  	%r2270, %r2269, %r676;
	add.s32 	%r2271, %r2180, %r2270;
	xor.b32  	%r2272, %r207, %r655;
	xor.b32  	%r2273, %r2272, %r675;
	add.s32 	%r2274, %r2179, %r2273;
	xor.b32  	%r2275, %r207, %r654;
	xor.b32  	%r2276, %r2275, %r674;
	add.s32 	%r2277, %r2178, %r2276;
	xor.b32  	%r2278, %r207, %r653;
	xor.b32  	%r2279, %r2278, %r673;
	add.s32 	%r2280, %r2177, %r2279;
	xor.b32  	%r2281, %r2260, %r2232;
	xor.b32  	%r2282, %r2259, %r2231;
	xor.b32  	%r2283, %r2258, %r2230;
	xor.b32  	%r2284, %r2257, %r2229;
	xor.b32  	%r2285, %r2260, %r2268;
	xor.b32  	%r2286, %r2259, %r2267;
	xor.b32  	%r2287, %r2258, %r2266;
	xor.b32  	%r2288, %r2257, %r2265;
	and.b32  	%r2289, %r2288, %r2284;
	and.b32  	%r2290, %r2287, %r2283;
	and.b32  	%r2291, %r2286, %r2282;
	and.b32  	%r2292, %r2285, %r2281;
	xor.b32  	%r2293, %r2292, %r2260;
	xor.b32  	%r2294, %r2291, %r2259;
	xor.b32  	%r2295, %r2290, %r2258;
	xor.b32  	%r2296, %r2289, %r2257;
	add.s32 	%r2297, %r2280, %r2296;
	add.s32 	%r2298, %r2277, %r2295;
	add.s32 	%r2299, %r2274, %r2294;
	add.s32 	%r2300, %r2271, %r2293;
	add.s32 	%r2301, %r2256, %r2264;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2301, 5;
	shr.b32 	%rhs, %r2301, 27;
	add.u32 	%r2302, %lhs, %rhs;
	}
	add.s32 	%r2303, %r2300, %r2302;
	add.s32 	%r2304, %r2255, %r2263;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2304, 5;
	shr.b32 	%rhs, %r2304, 27;
	add.u32 	%r2305, %lhs, %rhs;
	}
	add.s32 	%r2306, %r2299, %r2305;
	add.s32 	%r2307, %r2254, %r2262;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2307, 5;
	shr.b32 	%rhs, %r2307, 27;
	add.u32 	%r2308, %lhs, %rhs;
	}
	add.s32 	%r2309, %r2298, %r2308;
	add.s32 	%r2310, %r2253, %r2261;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2310, 5;
	shr.b32 	%rhs, %r2310, 27;
	add.u32 	%r2311, %lhs, %rhs;
	}
	add.s32 	%r2312, %r2297, %r2311;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2260, 30;
	shr.b32 	%rhs, %r2260, 2;
	add.u32 	%r2313, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2259, 30;
	shr.b32 	%rhs, %r2259, 2;
	add.u32 	%r2314, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2258, 30;
	shr.b32 	%rhs, %r2258, 2;
	add.u32 	%r2315, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2257, 30;
	shr.b32 	%rhs, %r2257, 2;
	add.u32 	%r2316, %lhs, %rhs;
	}
	xor.b32  	%r2317, %r211, %r704;
	add.s32 	%r2318, %r2229, %r2317;
	xor.b32  	%r2319, %r211, %r703;
	add.s32 	%r2320, %r2230, %r2319;
	xor.b32  	%r2321, %r211, %r702;
	add.s32 	%r2322, %r2231, %r2321;
	xor.b32  	%r2323, %r211, %r701;
	add.s32 	%r2324, %r2232, %r2323;
	xor.b32  	%r2325, %r2310, %r2265;
	xor.b32  	%r2326, %r2307, %r2266;
	xor.b32  	%r2327, %r2304, %r2267;
	xor.b32  	%r2328, %r2301, %r2268;
	xor.b32  	%r2329, %r2310, %r2316;
	xor.b32  	%r2330, %r2307, %r2315;
	xor.b32  	%r2331, %r2304, %r2314;
	xor.b32  	%r2332, %r2301, %r2313;
	and.b32  	%r2333, %r2332, %r2328;
	and.b32  	%r2334, %r2331, %r2327;
	and.b32  	%r2335, %r2330, %r2326;
	and.b32  	%r2336, %r2329, %r2325;
	xor.b32  	%r2337, %r2336, %r2310;
	xor.b32  	%r2338, %r2335, %r2307;
	xor.b32  	%r2339, %r2334, %r2304;
	xor.b32  	%r2340, %r2333, %r2301;
	add.s32 	%r2341, %r2324, %r2340;
	add.s32 	%r2342, %r2322, %r2339;
	add.s32 	%r2343, %r2320, %r2338;
	add.s32 	%r2344, %r2318, %r2337;
	add.s32 	%r2345, %r2312, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2345, 5;
	shr.b32 	%rhs, %r2345, 27;
	add.u32 	%r2346, %lhs, %rhs;
	}
	add.s32 	%r2347, %r2344, %r2346;
	add.s32 	%r2348, %r2309, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2348, 5;
	shr.b32 	%rhs, %r2348, 27;
	add.u32 	%r2349, %lhs, %rhs;
	}
	add.s32 	%r2350, %r2343, %r2349;
	add.s32 	%r2351, %r2306, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2351, 5;
	shr.b32 	%rhs, %r2351, 27;
	add.u32 	%r2352, %lhs, %rhs;
	}
	add.s32 	%r2353, %r2342, %r2352;
	add.s32 	%r2354, %r2303, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2354, 5;
	shr.b32 	%rhs, %r2354, 27;
	add.u32 	%r2355, %lhs, %rhs;
	}
	add.s32 	%r2356, %r2341, %r2355;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2310, 30;
	shr.b32 	%rhs, %r2310, 2;
	add.u32 	%r2357, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2307, 30;
	shr.b32 	%rhs, %r2307, 2;
	add.u32 	%r2358, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2304, 30;
	shr.b32 	%rhs, %r2304, 2;
	add.u32 	%r2359, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2301, 30;
	shr.b32 	%rhs, %r2301, 2;
	add.u32 	%r2360, %lhs, %rhs;
	}
	xor.b32  	%r2361, %r215, %r652;
	xor.b32  	%r2362, %r2361, %r701;
	xor.b32  	%r2363, %r2362, %r660;
	xor.b32  	%r2364, %r2363, %r669;
	add.s32 	%r2365, %r2268, %r2364;
	xor.b32  	%r2366, %r215, %r651;
	xor.b32  	%r2367, %r2366, %r702;
	xor.b32  	%r2368, %r2367, %r659;
	xor.b32  	%r2369, %r2368, %r670;
	add.s32 	%r2370, %r2267, %r2369;
	xor.b32  	%r2371, %r215, %r650;
	xor.b32  	%r2372, %r2371, %r703;
	xor.b32  	%r2373, %r2372, %r658;
	xor.b32  	%r2374, %r2373, %r671;
	add.s32 	%r2375, %r2266, %r2374;
	xor.b32  	%r2376, %r215, %r649;
	xor.b32  	%r2377, %r2376, %r704;
	xor.b32  	%r2378, %r2377, %r657;
	xor.b32  	%r2379, %r2378, %r672;
	add.s32 	%r2380, %r2265, %r2379;
	xor.b32  	%r2381, %r2354, %r2313;
	xor.b32  	%r2382, %r2351, %r2314;
	xor.b32  	%r2383, %r2348, %r2315;
	xor.b32  	%r2384, %r2345, %r2316;
	xor.b32  	%r2385, %r2354, %r2360;
	xor.b32  	%r2386, %r2351, %r2359;
	xor.b32  	%r2387, %r2348, %r2358;
	xor.b32  	%r2388, %r2345, %r2357;
	and.b32  	%r2389, %r2388, %r2384;
	and.b32  	%r2390, %r2387, %r2383;
	and.b32  	%r2391, %r2386, %r2382;
	and.b32  	%r2392, %r2385, %r2381;
	xor.b32  	%r2393, %r2392, %r2354;
	xor.b32  	%r2394, %r2391, %r2351;
	xor.b32  	%r2395, %r2390, %r2348;
	xor.b32  	%r2396, %r2389, %r2345;
	add.s32 	%r2397, %r2380, %r2396;
	add.s32 	%r2398, %r2375, %r2395;
	add.s32 	%r2399, %r2370, %r2394;
	add.s32 	%r2400, %r2365, %r2393;
	add.s32 	%r2401, %r2356, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2401, 5;
	shr.b32 	%rhs, %r2401, 27;
	add.u32 	%r2402, %lhs, %rhs;
	}
	add.s32 	%r2403, %r2400, %r2402;
	add.s32 	%r2404, %r2353, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2404, 5;
	shr.b32 	%rhs, %r2404, 27;
	add.u32 	%r2405, %lhs, %rhs;
	}
	add.s32 	%r2406, %r2399, %r2405;
	add.s32 	%r2407, %r2350, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2407, 5;
	shr.b32 	%rhs, %r2407, 27;
	add.u32 	%r2408, %lhs, %rhs;
	}
	add.s32 	%r2409, %r2398, %r2408;
	add.s32 	%r2410, %r2347, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2410, 5;
	shr.b32 	%rhs, %r2410, 27;
	add.u32 	%r2411, %lhs, %rhs;
	}
	add.s32 	%r2412, %r2397, %r2411;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2354, 30;
	shr.b32 	%rhs, %r2354, 2;
	add.u32 	%r2413, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2351, 30;
	shr.b32 	%rhs, %r2351, 2;
	add.u32 	%r2414, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2348, 30;
	shr.b32 	%rhs, %r2348, 2;
	add.u32 	%r2415, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2345, 30;
	shr.b32 	%rhs, %r2345, 2;
	add.u32 	%r2416, %lhs, %rhs;
	}
	xor.b32  	%r2417, %r219, %r677;
	add.s32 	%r2418, %r2316, %r2417;
	xor.b32  	%r2419, %r219, %r678;
	add.s32 	%r2420, %r2315, %r2419;
	xor.b32  	%r2421, %r219, %r679;
	add.s32 	%r2422, %r2314, %r2421;
	xor.b32  	%r2423, %r219, %r680;
	add.s32 	%r2424, %r2313, %r2423;
	xor.b32  	%r2425, %r2410, %r2357;
	xor.b32  	%r2426, %r2407, %r2358;
	xor.b32  	%r2427, %r2404, %r2359;
	xor.b32  	%r2428, %r2401, %r2360;
	xor.b32  	%r2429, %r2410, %r2416;
	xor.b32  	%r2430, %r2407, %r2415;
	xor.b32  	%r2431, %r2404, %r2414;
	xor.b32  	%r2432, %r2401, %r2413;
	and.b32  	%r2433, %r2432, %r2428;
	and.b32  	%r2434, %r2431, %r2427;
	and.b32  	%r2435, %r2430, %r2426;
	and.b32  	%r2436, %r2429, %r2425;
	xor.b32  	%r2437, %r2436, %r2410;
	xor.b32  	%r2438, %r2435, %r2407;
	xor.b32  	%r2439, %r2434, %r2404;
	xor.b32  	%r2440, %r2433, %r2401;
	add.s32 	%r2441, %r2424, %r2440;
	add.s32 	%r2442, %r2422, %r2439;
	add.s32 	%r2443, %r2420, %r2438;
	add.s32 	%r2444, %r2418, %r2437;
	add.s32 	%r2445, %r2412, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2445, 5;
	shr.b32 	%rhs, %r2445, 27;
	add.u32 	%r2446, %lhs, %rhs;
	}
	add.s32 	%r2447, %r2444, %r2446;
	add.s32 	%r2448, %r2409, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2448, 5;
	shr.b32 	%rhs, %r2448, 27;
	add.u32 	%r2449, %lhs, %rhs;
	}
	add.s32 	%r2450, %r2443, %r2449;
	add.s32 	%r2451, %r2406, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2451, 5;
	shr.b32 	%rhs, %r2451, 27;
	add.u32 	%r2452, %lhs, %rhs;
	}
	add.s32 	%r2453, %r2442, %r2452;
	add.s32 	%r2454, %r2403, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2454, 5;
	shr.b32 	%rhs, %r2454, 27;
	add.u32 	%r2455, %lhs, %rhs;
	}
	add.s32 	%r2456, %r2441, %r2455;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2410, 30;
	shr.b32 	%rhs, %r2410, 2;
	add.u32 	%r2457, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2407, 30;
	shr.b32 	%rhs, %r2407, 2;
	add.u32 	%r2458, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2404, 30;
	shr.b32 	%rhs, %r2404, 2;
	add.u32 	%r2459, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2401, 30;
	shr.b32 	%rhs, %r2401, 2;
	add.u32 	%r2460, %lhs, %rhs;
	}
	xor.b32  	%r2461, %r223, %r342;
	add.s32 	%r2462, %r2360, %r2461;
	xor.b32  	%r2463, %r223, %r341;
	add.s32 	%r2464, %r2359, %r2463;
	xor.b32  	%r2465, %r223, %r340;
	add.s32 	%r2466, %r2358, %r2465;
	xor.b32  	%r2467, %r223, %r339;
	add.s32 	%r2468, %r2357, %r2467;
	xor.b32  	%r2469, %r2454, %r2413;
	xor.b32  	%r2470, %r2451, %r2414;
	xor.b32  	%r2471, %r2448, %r2415;
	xor.b32  	%r2472, %r2445, %r2416;
	xor.b32  	%r2473, %r2454, %r2460;
	xor.b32  	%r2474, %r2451, %r2459;
	xor.b32  	%r2475, %r2448, %r2458;
	xor.b32  	%r2476, %r2445, %r2457;
	and.b32  	%r2477, %r2476, %r2472;
	and.b32  	%r2478, %r2475, %r2471;
	and.b32  	%r2479, %r2474, %r2470;
	and.b32  	%r2480, %r2473, %r2469;
	xor.b32  	%r2481, %r2480, %r2454;
	xor.b32  	%r2482, %r2479, %r2451;
	xor.b32  	%r2483, %r2478, %r2448;
	xor.b32  	%r2484, %r2477, %r2445;
	add.s32 	%r2485, %r2468, %r2484;
	add.s32 	%r2486, %r2466, %r2483;
	add.s32 	%r2487, %r2464, %r2482;
	add.s32 	%r2488, %r2462, %r2481;
	add.s32 	%r2489, %r2456, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2489, 5;
	shr.b32 	%rhs, %r2489, 27;
	add.u32 	%r2490, %lhs, %rhs;
	}
	add.s32 	%r2491, %r2488, %r2490;
	add.s32 	%r2492, %r2453, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2492, 5;
	shr.b32 	%rhs, %r2492, 27;
	add.u32 	%r2493, %lhs, %rhs;
	}
	add.s32 	%r2494, %r2487, %r2493;
	add.s32 	%r2495, %r2450, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2495, 5;
	shr.b32 	%rhs, %r2495, 27;
	add.u32 	%r2496, %lhs, %rhs;
	}
	add.s32 	%r2497, %r2486, %r2496;
	add.s32 	%r2498, %r2447, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2498, 5;
	shr.b32 	%rhs, %r2498, 27;
	add.u32 	%r2499, %lhs, %rhs;
	}
	add.s32 	%r2500, %r2485, %r2499;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2454, 30;
	shr.b32 	%rhs, %r2454, 2;
	add.u32 	%r2501, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2451, 30;
	shr.b32 	%rhs, %r2451, 2;
	add.u32 	%r2502, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2448, 30;
	shr.b32 	%rhs, %r2448, 2;
	add.u32 	%r2503, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2445, 30;
	shr.b32 	%rhs, %r2445, 2;
	add.u32 	%r2504, %lhs, %rhs;
	}
	xor.b32  	%r2505, %r227, %r700;
	add.s32 	%r2506, %r2416, %r2505;
	xor.b32  	%r2507, %r227, %r699;
	add.s32 	%r2508, %r2415, %r2507;
	xor.b32  	%r2509, %r227, %r698;
	add.s32 	%r2510, %r2414, %r2509;
	xor.b32  	%r2511, %r227, %r697;
	add.s32 	%r2512, %r2413, %r2511;
	xor.b32  	%r2513, %r2498, %r2457;
	xor.b32  	%r2514, %r2495, %r2458;
	xor.b32  	%r2515, %r2492, %r2459;
	xor.b32  	%r2516, %r2489, %r2460;
	xor.b32  	%r2517, %r2498, %r2504;
	xor.b32  	%r2518, %r2495, %r2503;
	xor.b32  	%r2519, %r2492, %r2502;
	xor.b32  	%r2520, %r2489, %r2501;
	and.b32  	%r2521, %r2520, %r2516;
	and.b32  	%r2522, %r2519, %r2515;
	and.b32  	%r2523, %r2518, %r2514;
	and.b32  	%r2524, %r2517, %r2513;
	xor.b32  	%r2525, %r2524, %r2498;
	xor.b32  	%r2526, %r2523, %r2495;
	xor.b32  	%r2527, %r2522, %r2492;
	xor.b32  	%r2528, %r2521, %r2489;
	add.s32 	%r2529, %r2512, %r2528;
	add.s32 	%r2530, %r2510, %r2527;
	add.s32 	%r2531, %r2508, %r2526;
	add.s32 	%r2532, %r2506, %r2525;
	add.s32 	%r2533, %r2500, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2533, 5;
	shr.b32 	%rhs, %r2533, 27;
	add.u32 	%r2534, %lhs, %rhs;
	}
	add.s32 	%r2535, %r2532, %r2534;
	add.s32 	%r2536, %r2497, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2536, 5;
	shr.b32 	%rhs, %r2536, 27;
	add.u32 	%r2537, %lhs, %rhs;
	}
	add.s32 	%r2538, %r2531, %r2537;
	add.s32 	%r2539, %r2494, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2539, 5;
	shr.b32 	%rhs, %r2539, 27;
	add.u32 	%r2540, %lhs, %rhs;
	}
	add.s32 	%r2541, %r2530, %r2540;
	add.s32 	%r2542, %r2491, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2542, 5;
	shr.b32 	%rhs, %r2542, 27;
	add.u32 	%r2543, %lhs, %rhs;
	}
	add.s32 	%r2544, %r2529, %r2543;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2498, 30;
	shr.b32 	%rhs, %r2498, 2;
	add.u32 	%r2545, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2495, 30;
	shr.b32 	%rhs, %r2495, 2;
	add.u32 	%r2546, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2492, 30;
	shr.b32 	%rhs, %r2492, 2;
	add.u32 	%r2547, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2489, 30;
	shr.b32 	%rhs, %r2489, 2;
	add.u32 	%r2548, %lhs, %rhs;
	}
	xor.b32  	%r2549, %r231, %r701;
	xor.b32  	%r2550, %r2549, %r684;
	add.s32 	%r2551, %r2460, %r2550;
	xor.b32  	%r2552, %r231, %r702;
	xor.b32  	%r2553, %r2552, %r683;
	add.s32 	%r2554, %r2459, %r2553;
	xor.b32  	%r2555, %r231, %r703;
	xor.b32  	%r2556, %r2555, %r682;
	add.s32 	%r2557, %r2458, %r2556;
	xor.b32  	%r2558, %r231, %r704;
	xor.b32  	%r2559, %r2558, %r681;
	add.s32 	%r2560, %r2457, %r2559;
	xor.b32  	%r2561, %r2542, %r2501;
	xor.b32  	%r2562, %r2539, %r2502;
	xor.b32  	%r2563, %r2536, %r2503;
	xor.b32  	%r2564, %r2533, %r2504;
	xor.b32  	%r2565, %r2542, %r2548;
	xor.b32  	%r2566, %r2539, %r2547;
	xor.b32  	%r2567, %r2536, %r2546;
	xor.b32  	%r2568, %r2533, %r2545;
	and.b32  	%r2569, %r2568, %r2564;
	and.b32  	%r2570, %r2567, %r2563;
	and.b32  	%r2571, %r2566, %r2562;
	and.b32  	%r2572, %r2565, %r2561;
	xor.b32  	%r2573, %r2572, %r2542;
	xor.b32  	%r2574, %r2571, %r2539;
	xor.b32  	%r2575, %r2570, %r2536;
	xor.b32  	%r2576, %r2569, %r2533;
	add.s32 	%r2577, %r2560, %r2576;
	add.s32 	%r2578, %r2557, %r2575;
	add.s32 	%r2579, %r2554, %r2574;
	add.s32 	%r2580, %r2551, %r2573;
	add.s32 	%r2581, %r2544, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2581, 5;
	shr.b32 	%rhs, %r2581, 27;
	add.u32 	%r2582, %lhs, %rhs;
	}
	add.s32 	%r2583, %r2580, %r2582;
	add.s32 	%r2584, %r2541, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2584, 5;
	shr.b32 	%rhs, %r2584, 27;
	add.u32 	%r2585, %lhs, %rhs;
	}
	add.s32 	%r2586, %r2579, %r2585;
	add.s32 	%r2587, %r2538, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2587, 5;
	shr.b32 	%rhs, %r2587, 27;
	add.u32 	%r2588, %lhs, %rhs;
	}
	add.s32 	%r2589, %r2578, %r2588;
	add.s32 	%r2590, %r2535, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2590, 5;
	shr.b32 	%rhs, %r2590, 27;
	add.u32 	%r2591, %lhs, %rhs;
	}
	add.s32 	%r2592, %r2577, %r2591;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2533, 30;
	shr.b32 	%rhs, %r2533, 2;
	add.u32 	%r2593, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2536, 30;
	shr.b32 	%rhs, %r2536, 2;
	add.u32 	%r2594, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2539, 30;
	shr.b32 	%rhs, %r2539, 2;
	add.u32 	%r2595, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2542, 30;
	shr.b32 	%rhs, %r2542, 2;
	add.u32 	%r2596, %lhs, %rhs;
	}
	xor.b32  	%r2597, %r2581, %r2548;
	xor.b32  	%r2598, %r2584, %r2547;
	xor.b32  	%r2599, %r2587, %r2546;
	xor.b32  	%r2600, %r2590, %r2545;
	xor.b32  	%r2601, %r2581, %r2596;
	xor.b32  	%r2602, %r2584, %r2595;
	xor.b32  	%r2603, %r2587, %r2594;
	xor.b32  	%r2604, %r2590, %r2593;
	and.b32  	%r2605, %r2604, %r2600;
	and.b32  	%r2606, %r2603, %r2599;
	and.b32  	%r2607, %r2602, %r2598;
	and.b32  	%r2608, %r2601, %r2597;
	xor.b32  	%r2609, %r2608, %r2581;
	xor.b32  	%r2610, %r2607, %r2584;
	xor.b32  	%r2611, %r2606, %r2587;
	xor.b32  	%r2612, %r2605, %r2590;
	add.s32 	%r2613, %r2501, %r235;
	add.s32 	%r2614, %r2502, %r235;
	add.s32 	%r2615, %r2503, %r235;
	add.s32 	%r2616, %r2504, %r235;
	add.s32 	%r2617, %r2616, %r2612;
	add.s32 	%r2618, %r2615, %r2611;
	add.s32 	%r2619, %r2614, %r2610;
	add.s32 	%r2620, %r2613, %r2609;
	add.s32 	%r2621, %r2592, -1894007588;
	add.s32 	%r2622, %r2589, -1894007588;
	add.s32 	%r2623, %r2586, -1894007588;
	add.s32 	%r2624, %r2583, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2621, 5;
	shr.b32 	%rhs, %r2621, 27;
	add.u32 	%r2625, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2622, 5;
	shr.b32 	%rhs, %r2622, 27;
	add.u32 	%r2626, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2623, 5;
	shr.b32 	%rhs, %r2623, 27;
	add.u32 	%r2627, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2624, 5;
	shr.b32 	%rhs, %r2624, 27;
	add.u32 	%r2628, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2590, 30;
	shr.b32 	%rhs, %r2590, 2;
	add.u32 	%r2629, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2587, 30;
	shr.b32 	%rhs, %r2587, 2;
	add.u32 	%r2630, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2584, 30;
	shr.b32 	%rhs, %r2584, 2;
	add.u32 	%r2631, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2581, 30;
	shr.b32 	%rhs, %r2581, 2;
	add.u32 	%r2632, %lhs, %rhs;
	}
	xor.b32  	%r2633, %r239, %r338;
	xor.b32  	%r2634, %r2633, %r669;
	xor.b32  	%r2635, %r2634, %r680;
	add.s32 	%r2636, %r2548, %r2635;
	xor.b32  	%r2637, %r239, %r337;
	xor.b32  	%r2638, %r2637, %r670;
	xor.b32  	%r2639, %r2638, %r679;
	add.s32 	%r2640, %r2547, %r2639;
	xor.b32  	%r2641, %r239, %r336;
	xor.b32  	%r2642, %r2641, %r671;
	xor.b32  	%r2643, %r2642, %r678;
	add.s32 	%r2644, %r2546, %r2643;
	xor.b32  	%r2645, %r239, %r335;
	xor.b32  	%r2646, %r2645, %r672;
	xor.b32  	%r2647, %r2646, %r677;
	add.s32 	%r2648, %r2545, %r2647;
	xor.b32  	%r2649, %r2624, %r2596;
	xor.b32  	%r2650, %r2623, %r2595;
	xor.b32  	%r2651, %r2622, %r2594;
	xor.b32  	%r2652, %r2621, %r2593;
	xor.b32  	%r2653, %r2624, %r2632;
	xor.b32  	%r2654, %r2623, %r2631;
	xor.b32  	%r2655, %r2622, %r2630;
	xor.b32  	%r2656, %r2621, %r2629;
	and.b32  	%r2657, %r2656, %r2652;
	and.b32  	%r2658, %r2655, %r2651;
	and.b32  	%r2659, %r2654, %r2650;
	and.b32  	%r2660, %r2653, %r2649;
	xor.b32  	%r2661, %r2660, %r2624;
	xor.b32  	%r2662, %r2659, %r2623;
	xor.b32  	%r2663, %r2658, %r2622;
	xor.b32  	%r2664, %r2657, %r2621;
	add.s32 	%r2665, %r2648, %r2664;
	add.s32 	%r2666, %r2644, %r2663;
	add.s32 	%r2667, %r2640, %r2662;
	add.s32 	%r2668, %r2636, %r2661;
	add.s32 	%r2669, %r2620, %r2628;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2669, 5;
	shr.b32 	%rhs, %r2669, 27;
	add.u32 	%r2670, %lhs, %rhs;
	}
	add.s32 	%r2671, %r2668, %r2670;
	add.s32 	%r2672, %r2619, %r2627;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2672, 5;
	shr.b32 	%rhs, %r2672, 27;
	add.u32 	%r2673, %lhs, %rhs;
	}
	add.s32 	%r2674, %r2667, %r2673;
	add.s32 	%r2675, %r2618, %r2626;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2675, 5;
	shr.b32 	%rhs, %r2675, 27;
	add.u32 	%r2676, %lhs, %rhs;
	}
	add.s32 	%r2677, %r2666, %r2676;
	add.s32 	%r2678, %r2617, %r2625;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2678, 5;
	shr.b32 	%rhs, %r2678, 27;
	add.u32 	%r2679, %lhs, %rhs;
	}
	add.s32 	%r2680, %r2665, %r2679;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2624, 30;
	shr.b32 	%rhs, %r2624, 2;
	add.u32 	%r2681, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2623, 30;
	shr.b32 	%rhs, %r2623, 2;
	add.u32 	%r2682, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2622, 30;
	shr.b32 	%rhs, %r2622, 2;
	add.u32 	%r2683, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2621, 30;
	shr.b32 	%rhs, %r2621, 2;
	add.u32 	%r2684, %lhs, %rhs;
	}
	xor.b32  	%r2685, %r243, %r688;
	add.s32 	%r2686, %r2593, %r2685;
	xor.b32  	%r2687, %r243, %r687;
	add.s32 	%r2688, %r2594, %r2687;
	xor.b32  	%r2689, %r243, %r686;
	add.s32 	%r2690, %r2595, %r2689;
	xor.b32  	%r2691, %r243, %r685;
	add.s32 	%r2692, %r2596, %r2691;
	xor.b32  	%r2693, %r2678, %r2629;
	xor.b32  	%r2694, %r2675, %r2630;
	xor.b32  	%r2695, %r2672, %r2631;
	xor.b32  	%r2696, %r2669, %r2632;
	xor.b32  	%r2697, %r2678, %r2684;
	xor.b32  	%r2698, %r2675, %r2683;
	xor.b32  	%r2699, %r2672, %r2682;
	xor.b32  	%r2700, %r2669, %r2681;
	and.b32  	%r2701, %r2700, %r2696;
	and.b32  	%r2702, %r2699, %r2695;
	and.b32  	%r2703, %r2698, %r2694;
	and.b32  	%r2704, %r2697, %r2693;
	xor.b32  	%r2705, %r2704, %r2678;
	xor.b32  	%r2706, %r2703, %r2675;
	xor.b32  	%r2707, %r2702, %r2672;
	xor.b32  	%r2708, %r2701, %r2669;
	add.s32 	%r2709, %r2692, %r2708;
	add.s32 	%r2710, %r2690, %r2707;
	add.s32 	%r2711, %r2688, %r2706;
	add.s32 	%r2712, %r2686, %r2705;
	add.s32 	%r2713, %r2680, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2713, 5;
	shr.b32 	%rhs, %r2713, 27;
	add.u32 	%r2714, %lhs, %rhs;
	}
	add.s32 	%r2715, %r2712, %r2714;
	add.s32 	%r2716, %r2677, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2716, 5;
	shr.b32 	%rhs, %r2716, 27;
	add.u32 	%r2717, %lhs, %rhs;
	}
	add.s32 	%r2718, %r2711, %r2717;
	add.s32 	%r2719, %r2674, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2719, 5;
	shr.b32 	%rhs, %r2719, 27;
	add.u32 	%r2720, %lhs, %rhs;
	}
	add.s32 	%r2721, %r2710, %r2720;
	add.s32 	%r2722, %r2671, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2722, 5;
	shr.b32 	%rhs, %r2722, 27;
	add.u32 	%r2723, %lhs, %rhs;
	}
	add.s32 	%r2724, %r2709, %r2723;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2678, 30;
	shr.b32 	%rhs, %r2678, 2;
	add.u32 	%r2725, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2675, 30;
	shr.b32 	%rhs, %r2675, 2;
	add.u32 	%r2726, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2672, 30;
	shr.b32 	%rhs, %r2672, 2;
	add.u32 	%r2727, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2669, 30;
	shr.b32 	%rhs, %r2669, 2;
	add.u32 	%r2728, %lhs, %rhs;
	}
	xor.b32  	%r2729, %r247, %r708;
	xor.b32  	%r2730, %r2729, %r669;
	xor.b32  	%r2731, %r2730, %r676;
	add.s32 	%r2732, %r2632, %r2731;
	xor.b32  	%r2733, %r247, %r707;
	xor.b32  	%r2734, %r2733, %r670;
	xor.b32  	%r2735, %r2734, %r675;
	add.s32 	%r2736, %r2631, %r2735;
	xor.b32  	%r2737, %r247, %r706;
	xor.b32  	%r2738, %r2737, %r671;
	xor.b32  	%r2739, %r2738, %r674;
	add.s32 	%r2740, %r2630, %r2739;
	xor.b32  	%r2741, %r247, %r705;
	xor.b32  	%r2742, %r2741, %r672;
	xor.b32  	%r2743, %r2742, %r673;
	add.s32 	%r2744, %r2629, %r2743;
	xor.b32  	%r2745, %r2722, %r2681;
	xor.b32  	%r2746, %r2719, %r2682;
	xor.b32  	%r2747, %r2716, %r2683;
	xor.b32  	%r2748, %r2713, %r2684;
	xor.b32  	%r2749, %r2722, %r2728;
	xor.b32  	%r2750, %r2719, %r2727;
	xor.b32  	%r2751, %r2716, %r2726;
	xor.b32  	%r2752, %r2713, %r2725;
	and.b32  	%r2753, %r2752, %r2748;
	and.b32  	%r2754, %r2751, %r2747;
	and.b32  	%r2755, %r2750, %r2746;
	and.b32  	%r2756, %r2749, %r2745;
	xor.b32  	%r2757, %r2756, %r2722;
	xor.b32  	%r2758, %r2755, %r2719;
	xor.b32  	%r2759, %r2754, %r2716;
	xor.b32  	%r2760, %r2753, %r2713;
	add.s32 	%r2761, %r2744, %r2760;
	add.s32 	%r2762, %r2740, %r2759;
	add.s32 	%r2763, %r2736, %r2758;
	add.s32 	%r2764, %r2732, %r2757;
	add.s32 	%r2765, %r2724, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2765, 5;
	shr.b32 	%rhs, %r2765, 27;
	add.u32 	%r2766, %lhs, %rhs;
	}
	add.s32 	%r2767, %r2764, %r2766;
	add.s32 	%r2768, %r2721, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2768, 5;
	shr.b32 	%rhs, %r2768, 27;
	add.u32 	%r2769, %lhs, %rhs;
	}
	add.s32 	%r2770, %r2763, %r2769;
	add.s32 	%r2771, %r2718, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2771, 5;
	shr.b32 	%rhs, %r2771, 27;
	add.u32 	%r2772, %lhs, %rhs;
	}
	add.s32 	%r2773, %r2762, %r2772;
	add.s32 	%r2774, %r2715, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2774, 5;
	shr.b32 	%rhs, %r2774, 27;
	add.u32 	%r2775, %lhs, %rhs;
	}
	add.s32 	%r2776, %r2761, %r2775;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2722, 30;
	shr.b32 	%rhs, %r2722, 2;
	add.u32 	%r2777, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2719, 30;
	shr.b32 	%rhs, %r2719, 2;
	add.u32 	%r2778, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2716, 30;
	shr.b32 	%rhs, %r2716, 2;
	add.u32 	%r2779, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2713, 30;
	shr.b32 	%rhs, %r2713, 2;
	add.u32 	%r2780, %lhs, %rhs;
	}
	xor.b32  	%r2781, %r251, %r339;
	add.s32 	%r2782, %r2684, %r2781;
	xor.b32  	%r2783, %r251, %r340;
	add.s32 	%r2784, %r2683, %r2783;
	xor.b32  	%r2785, %r251, %r341;
	add.s32 	%r2786, %r2682, %r2785;
	xor.b32  	%r2787, %r251, %r342;
	add.s32 	%r2788, %r2681, %r2787;
	xor.b32  	%r2789, %r2774, %r2725;
	xor.b32  	%r2790, %r2771, %r2726;
	xor.b32  	%r2791, %r2768, %r2727;
	xor.b32  	%r2792, %r2765, %r2728;
	xor.b32  	%r2793, %r2774, %r2780;
	xor.b32  	%r2794, %r2771, %r2779;
	xor.b32  	%r2795, %r2768, %r2778;
	xor.b32  	%r2796, %r2765, %r2777;
	and.b32  	%r2797, %r2796, %r2792;
	and.b32  	%r2798, %r2795, %r2791;
	and.b32  	%r2799, %r2794, %r2790;
	and.b32  	%r2800, %r2793, %r2789;
	xor.b32  	%r2801, %r2800, %r2774;
	xor.b32  	%r2802, %r2799, %r2771;
	xor.b32  	%r2803, %r2798, %r2768;
	xor.b32  	%r2804, %r2797, %r2765;
	add.s32 	%r2805, %r2788, %r2804;
	add.s32 	%r2806, %r2786, %r2803;
	add.s32 	%r2807, %r2784, %r2802;
	add.s32 	%r2808, %r2782, %r2801;
	add.s32 	%r2809, %r2776, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2809, 5;
	shr.b32 	%rhs, %r2809, 27;
	add.u32 	%r2810, %lhs, %rhs;
	}
	add.s32 	%r2811, %r2808, %r2810;
	add.s32 	%r2812, %r2773, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2812, 5;
	shr.b32 	%rhs, %r2812, 27;
	add.u32 	%r2813, %lhs, %rhs;
	}
	add.s32 	%r2814, %r2807, %r2813;
	add.s32 	%r2815, %r2770, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2815, 5;
	shr.b32 	%rhs, %r2815, 27;
	add.u32 	%r2816, %lhs, %rhs;
	}
	add.s32 	%r2817, %r2806, %r2816;
	add.s32 	%r2818, %r2767, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2818, 5;
	shr.b32 	%rhs, %r2818, 27;
	add.u32 	%r2819, %lhs, %rhs;
	}
	add.s32 	%r2820, %r2805, %r2819;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2774, 30;
	shr.b32 	%rhs, %r2774, 2;
	add.u32 	%r2821, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2771, 30;
	shr.b32 	%rhs, %r2771, 2;
	add.u32 	%r2822, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2768, 30;
	shr.b32 	%rhs, %r2768, 2;
	add.u32 	%r2823, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2765, 30;
	shr.b32 	%rhs, %r2765, 2;
	add.u32 	%r2824, %lhs, %rhs;
	}
	xor.b32  	%r2825, %r255, %r701;
	xor.b32  	%r2826, %r2825, %r346;
	add.s32 	%r2827, %r2728, %r2826;
	xor.b32  	%r2828, %r255, %r702;
	xor.b32  	%r2829, %r2828, %r345;
	add.s32 	%r2830, %r2727, %r2829;
	xor.b32  	%r2831, %r255, %r703;
	xor.b32  	%r2832, %r2831, %r344;
	add.s32 	%r2833, %r2726, %r2832;
	xor.b32  	%r2834, %r255, %r704;
	xor.b32  	%r2835, %r2834, %r343;
	add.s32 	%r2836, %r2725, %r2835;
	xor.b32  	%r2837, %r2818, %r2777;
	xor.b32  	%r2838, %r2815, %r2778;
	xor.b32  	%r2839, %r2812, %r2779;
	xor.b32  	%r2840, %r2809, %r2780;
	xor.b32  	%r2841, %r2818, %r2824;
	xor.b32  	%r2842, %r2815, %r2823;
	xor.b32  	%r2843, %r2812, %r2822;
	xor.b32  	%r2844, %r2809, %r2821;
	and.b32  	%r2845, %r2844, %r2840;
	and.b32  	%r2846, %r2843, %r2839;
	and.b32  	%r2847, %r2842, %r2838;
	and.b32  	%r2848, %r2841, %r2837;
	xor.b32  	%r2849, %r2848, %r2818;
	xor.b32  	%r2850, %r2847, %r2815;
	xor.b32  	%r2851, %r2846, %r2812;
	xor.b32  	%r2852, %r2845, %r2809;
	add.s32 	%r2853, %r2836, %r2852;
	add.s32 	%r2854, %r2833, %r2851;
	add.s32 	%r2855, %r2830, %r2850;
	add.s32 	%r2856, %r2827, %r2849;
	add.s32 	%r2857, %r2820, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2857, 5;
	shr.b32 	%rhs, %r2857, 27;
	add.u32 	%r2858, %lhs, %rhs;
	}
	add.s32 	%r2859, %r2856, %r2858;
	add.s32 	%r2860, %r2817, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2860, 5;
	shr.b32 	%rhs, %r2860, 27;
	add.u32 	%r2861, %lhs, %rhs;
	}
	add.s32 	%r2862, %r2855, %r2861;
	add.s32 	%r2863, %r2814, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2863, 5;
	shr.b32 	%rhs, %r2863, 27;
	add.u32 	%r2864, %lhs, %rhs;
	}
	add.s32 	%r2865, %r2854, %r2864;
	add.s32 	%r2866, %r2811, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2866, 5;
	shr.b32 	%rhs, %r2866, 27;
	add.u32 	%r2867, %lhs, %rhs;
	}
	add.s32 	%r2868, %r2853, %r2867;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2818, 30;
	shr.b32 	%rhs, %r2818, 2;
	add.u32 	%r2869, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2815, 30;
	shr.b32 	%rhs, %r2815, 2;
	add.u32 	%r2870, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2812, 30;
	shr.b32 	%rhs, %r2812, 2;
	add.u32 	%r2871, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2809, 30;
	shr.b32 	%rhs, %r2809, 2;
	add.u32 	%r2872, %lhs, %rhs;
	}
	xor.b32  	%r2873, %r259, %r359;
	add.s32 	%r2874, %r2780, %r2873;
	xor.b32  	%r2875, %r259, %r360;
	add.s32 	%r2876, %r2779, %r2875;
	xor.b32  	%r2877, %r259, %r361;
	add.s32 	%r2878, %r2778, %r2877;
	xor.b32  	%r2879, %r259, %r362;
	add.s32 	%r2880, %r2777, %r2879;
	xor.b32  	%r2881, %r2866, %r2821;
	xor.b32  	%r2882, %r2863, %r2822;
	xor.b32  	%r2883, %r2860, %r2823;
	xor.b32  	%r2884, %r2857, %r2824;
	xor.b32  	%r2885, %r2866, %r2872;
	xor.b32  	%r2886, %r2863, %r2871;
	xor.b32  	%r2887, %r2860, %r2870;
	xor.b32  	%r2888, %r2857, %r2869;
	and.b32  	%r2889, %r2888, %r2884;
	and.b32  	%r2890, %r2887, %r2883;
	and.b32  	%r2891, %r2886, %r2882;
	and.b32  	%r2892, %r2885, %r2881;
	xor.b32  	%r2893, %r2892, %r2866;
	xor.b32  	%r2894, %r2891, %r2863;
	xor.b32  	%r2895, %r2890, %r2860;
	xor.b32  	%r2896, %r2889, %r2857;
	add.s32 	%r2897, %r2880, %r2896;
	add.s32 	%r2898, %r2878, %r2895;
	add.s32 	%r2899, %r2876, %r2894;
	add.s32 	%r2900, %r2874, %r2893;
	add.s32 	%r2901, %r2868, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2901, 5;
	shr.b32 	%rhs, %r2901, 27;
	add.u32 	%r2902, %lhs, %rhs;
	}
	add.s32 	%r2903, %r2900, %r2902;
	add.s32 	%r2904, %r2865, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2904, 5;
	shr.b32 	%rhs, %r2904, 27;
	add.u32 	%r2905, %lhs, %rhs;
	}
	add.s32 	%r2906, %r2899, %r2905;
	add.s32 	%r2907, %r2862, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2907, 5;
	shr.b32 	%rhs, %r2907, 27;
	add.u32 	%r2908, %lhs, %rhs;
	}
	add.s32 	%r2909, %r2898, %r2908;
	add.s32 	%r2910, %r2859, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2910, 5;
	shr.b32 	%rhs, %r2910, 27;
	add.u32 	%r2911, %lhs, %rhs;
	}
	add.s32 	%r2912, %r2897, %r2911;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2857, 30;
	shr.b32 	%rhs, %r2857, 2;
	add.u32 	%r2913, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2860, 30;
	shr.b32 	%rhs, %r2860, 2;
	add.u32 	%r2914, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2863, 30;
	shr.b32 	%rhs, %r2863, 2;
	add.u32 	%r2915, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2866, 30;
	shr.b32 	%rhs, %r2866, 2;
	add.u32 	%r2916, %lhs, %rhs;
	}
	xor.b32  	%r2917, %r263, %r656;
	xor.b32  	%r2918, %r2917, %r362;
	xor.b32  	%r2919, %r2918, %r338;
	xor.b32  	%r2920, %r2919, %r685;
	add.s32 	%r2921, %r2824, %r2920;
	xor.b32  	%r2922, %r263, %r655;
	xor.b32  	%r2923, %r2922, %r361;
	xor.b32  	%r2924, %r2923, %r337;
	xor.b32  	%r2925, %r2924, %r686;
	add.s32 	%r2926, %r2823, %r2925;
	xor.b32  	%r2927, %r263, %r654;
	xor.b32  	%r2928, %r2927, %r360;
	xor.b32  	%r2929, %r2928, %r336;
	xor.b32  	%r2930, %r2929, %r687;
	add.s32 	%r2931, %r2822, %r2930;
	xor.b32  	%r2932, %r263, %r653;
	xor.b32  	%r2933, %r2932, %r359;
	xor.b32  	%r2934, %r2933, %r335;
	xor.b32  	%r2935, %r2934, %r688;
	add.s32 	%r2936, %r2821, %r2935;
	xor.b32  	%r2937, %r2901, %r2916;
	xor.b32  	%r2938, %r2904, %r2915;
	xor.b32  	%r2939, %r2907, %r2914;
	xor.b32  	%r2940, %r2910, %r2913;
	xor.b32  	%r2941, %r2940, %r2869;
	xor.b32  	%r2942, %r2939, %r2870;
	xor.b32  	%r2943, %r2938, %r2871;
	xor.b32  	%r2944, %r2937, %r2872;
	add.s32 	%r2945, %r2936, %r2944;
	add.s32 	%r2946, %r2931, %r2943;
	add.s32 	%r2947, %r2926, %r2942;
	add.s32 	%r2948, %r2921, %r2941;
	add.s32 	%r2949, %r2912, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2949, 5;
	shr.b32 	%rhs, %r2949, 27;
	add.u32 	%r2950, %lhs, %rhs;
	}
	add.s32 	%r2951, %r2948, %r2950;
	add.s32 	%r2952, %r2909, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2952, 5;
	shr.b32 	%rhs, %r2952, 27;
	add.u32 	%r2953, %lhs, %rhs;
	}
	add.s32 	%r2954, %r2947, %r2953;
	add.s32 	%r2955, %r2906, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2955, 5;
	shr.b32 	%rhs, %r2955, 27;
	add.u32 	%r2956, %lhs, %rhs;
	}
	add.s32 	%r2957, %r2946, %r2956;
	add.s32 	%r2958, %r2903, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2958, 5;
	shr.b32 	%rhs, %r2958, 27;
	add.u32 	%r2959, %lhs, %rhs;
	}
	add.s32 	%r2960, %r2945, %r2959;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2901, 30;
	shr.b32 	%rhs, %r2901, 2;
	add.u32 	%r2961, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2904, 30;
	shr.b32 	%rhs, %r2904, 2;
	add.u32 	%r2962, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2907, 30;
	shr.b32 	%rhs, %r2907, 2;
	add.u32 	%r2963, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2910, 30;
	shr.b32 	%rhs, %r2910, 2;
	add.u32 	%r2964, %lhs, %rhs;
	}
	xor.b32  	%r2965, %r267, %r347;
	add.s32 	%r2966, %r2872, %r2965;
	xor.b32  	%r2967, %r267, %r348;
	add.s32 	%r2968, %r2871, %r2967;
	xor.b32  	%r2969, %r267, %r349;
	add.s32 	%r2970, %r2870, %r2969;
	xor.b32  	%r2971, %r267, %r350;
	add.s32 	%r2972, %r2869, %r2971;
	xor.b32  	%r2973, %r2949, %r2964;
	xor.b32  	%r2974, %r2952, %r2963;
	xor.b32  	%r2975, %r2955, %r2962;
	xor.b32  	%r2976, %r2958, %r2961;
	xor.b32  	%r2977, %r2976, %r2916;
	xor.b32  	%r2978, %r2975, %r2915;
	xor.b32  	%r2979, %r2974, %r2914;
	xor.b32  	%r2980, %r2973, %r2913;
	add.s32 	%r2981, %r2972, %r2980;
	add.s32 	%r2982, %r2970, %r2979;
	add.s32 	%r2983, %r2968, %r2978;
	add.s32 	%r2984, %r2966, %r2977;
	add.s32 	%r2985, %r2960, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2985, 5;
	shr.b32 	%rhs, %r2985, 27;
	add.u32 	%r2986, %lhs, %rhs;
	}
	add.s32 	%r2987, %r2984, %r2986;
	add.s32 	%r2988, %r2957, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2988, 5;
	shr.b32 	%rhs, %r2988, 27;
	add.u32 	%r2989, %lhs, %rhs;
	}
	add.s32 	%r2990, %r2983, %r2989;
	add.s32 	%r2991, %r2954, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2991, 5;
	shr.b32 	%rhs, %r2991, 27;
	add.u32 	%r2992, %lhs, %rhs;
	}
	add.s32 	%r2993, %r2982, %r2992;
	add.s32 	%r2994, %r2951, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2994, 5;
	shr.b32 	%rhs, %r2994, 27;
	add.u32 	%r2995, %lhs, %rhs;
	}
	add.s32 	%r2996, %r2981, %r2995;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2949, 30;
	shr.b32 	%rhs, %r2949, 2;
	add.u32 	%r2997, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2952, 30;
	shr.b32 	%rhs, %r2952, 2;
	add.u32 	%r2998, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2955, 30;
	shr.b32 	%rhs, %r2955, 2;
	add.u32 	%r2999, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2958, 30;
	shr.b32 	%rhs, %r2958, 2;
	add.u32 	%r3000, %lhs, %rhs;
	}
	xor.b32  	%r3001, %r271, %r697;
	xor.b32  	%r3002, %r3001, %r362;
	add.s32 	%r3003, %r2913, %r3002;
	xor.b32  	%r3004, %r271, %r698;
	xor.b32  	%r3005, %r3004, %r361;
	add.s32 	%r3006, %r2914, %r3005;
	xor.b32  	%r3007, %r271, %r699;
	xor.b32  	%r3008, %r3007, %r360;
	add.s32 	%r3009, %r2915, %r3008;
	xor.b32  	%r3010, %r271, %r700;
	xor.b32  	%r3011, %r3010, %r359;
	add.s32 	%r3012, %r2916, %r3011;
	xor.b32  	%r3013, %r2985, %r3000;
	xor.b32  	%r3014, %r2988, %r2999;
	xor.b32  	%r3015, %r2991, %r2998;
	xor.b32  	%r3016, %r2994, %r2997;
	xor.b32  	%r3017, %r3016, %r2964;
	xor.b32  	%r3018, %r3015, %r2963;
	xor.b32  	%r3019, %r3014, %r2962;
	xor.b32  	%r3020, %r3013, %r2961;
	add.s32 	%r3021, %r3012, %r3020;
	add.s32 	%r3022, %r3009, %r3019;
	add.s32 	%r3023, %r3006, %r3018;
	add.s32 	%r3024, %r3003, %r3017;
	add.s32 	%r3025, %r2996, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3025, 5;
	shr.b32 	%rhs, %r3025, 27;
	add.u32 	%r3026, %lhs, %rhs;
	}
	add.s32 	%r3027, %r3024, %r3026;
	add.s32 	%r3028, %r2993, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3028, 5;
	shr.b32 	%rhs, %r3028, 27;
	add.u32 	%r3029, %lhs, %rhs;
	}
	add.s32 	%r3030, %r3023, %r3029;
	add.s32 	%r3031, %r2990, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3031, 5;
	shr.b32 	%rhs, %r3031, 27;
	add.u32 	%r3032, %lhs, %rhs;
	}
	add.s32 	%r3033, %r3022, %r3032;
	add.s32 	%r3034, %r2987, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3034, 5;
	shr.b32 	%rhs, %r3034, 27;
	add.u32 	%r3035, %lhs, %rhs;
	}
	add.s32 	%r3036, %r3021, %r3035;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2985, 30;
	shr.b32 	%rhs, %r2985, 2;
	add.u32 	%r3037, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2988, 30;
	shr.b32 	%rhs, %r2988, 2;
	add.u32 	%r3038, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2991, 30;
	shr.b32 	%rhs, %r2991, 2;
	add.u32 	%r3039, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2994, 30;
	shr.b32 	%rhs, %r2994, 2;
	add.u32 	%r3040, %lhs, %rhs;
	}
	xor.b32  	%r3041, %r275, %r339;
	add.s32 	%r3042, %r2961, %r3041;
	xor.b32  	%r3043, %r275, %r340;
	add.s32 	%r3044, %r2962, %r3043;
	xor.b32  	%r3045, %r275, %r341;
	add.s32 	%r3046, %r2963, %r3045;
	xor.b32  	%r3047, %r275, %r342;
	add.s32 	%r3048, %r2964, %r3047;
	xor.b32  	%r3049, %r3025, %r3040;
	xor.b32  	%r3050, %r3028, %r3039;
	xor.b32  	%r3051, %r3031, %r3038;
	xor.b32  	%r3052, %r3034, %r3037;
	xor.b32  	%r3053, %r3052, %r3000;
	xor.b32  	%r3054, %r3051, %r2999;
	xor.b32  	%r3055, %r3050, %r2998;
	xor.b32  	%r3056, %r3049, %r2997;
	add.s32 	%r3057, %r3048, %r3056;
	add.s32 	%r3058, %r3046, %r3055;
	add.s32 	%r3059, %r3044, %r3054;
	add.s32 	%r3060, %r3042, %r3053;
	add.s32 	%r3061, %r3036, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3061, 5;
	shr.b32 	%rhs, %r3061, 27;
	add.u32 	%r3062, %lhs, %rhs;
	}
	add.s32 	%r3063, %r3060, %r3062;
	add.s32 	%r3064, %r3033, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3064, 5;
	shr.b32 	%rhs, %r3064, 27;
	add.u32 	%r3065, %lhs, %rhs;
	}
	add.s32 	%r3066, %r3059, %r3065;
	add.s32 	%r3067, %r3030, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3067, 5;
	shr.b32 	%rhs, %r3067, 27;
	add.u32 	%r3068, %lhs, %rhs;
	}
	add.s32 	%r3069, %r3058, %r3068;
	add.s32 	%r3070, %r3027, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3070, 5;
	shr.b32 	%rhs, %r3070, 27;
	add.u32 	%r3071, %lhs, %rhs;
	}
	add.s32 	%r3072, %r3057, %r3071;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3025, 30;
	shr.b32 	%rhs, %r3025, 2;
	add.u32 	%r3073, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3028, 30;
	shr.b32 	%rhs, %r3028, 2;
	add.u32 	%r3074, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3031, 30;
	shr.b32 	%rhs, %r3031, 2;
	add.u32 	%r3075, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3034, 30;
	shr.b32 	%rhs, %r3034, 2;
	add.u32 	%r3076, %lhs, %rhs;
	}
	xor.b32  	%r3077, %r279, %r708;
	xor.b32  	%r3078, %r3077, %r362;
	xor.b32  	%r3079, %r3078, %r692;
	add.s32 	%r3080, %r2997, %r3079;
	xor.b32  	%r3081, %r279, %r707;
	xor.b32  	%r3082, %r3081, %r361;
	xor.b32  	%r3083, %r3082, %r691;
	add.s32 	%r3084, %r2998, %r3083;
	xor.b32  	%r3085, %r279, %r706;
	xor.b32  	%r3086, %r3085, %r360;
	xor.b32  	%r3087, %r3086, %r690;
	add.s32 	%r3088, %r2999, %r3087;
	xor.b32  	%r3089, %r279, %r705;
	xor.b32  	%r3090, %r3089, %r359;
	xor.b32  	%r3091, %r3090, %r689;
	add.s32 	%r3092, %r3000, %r3091;
	xor.b32  	%r3093, %r3061, %r3076;
	xor.b32  	%r3094, %r3064, %r3075;
	xor.b32  	%r3095, %r3067, %r3074;
	xor.b32  	%r3096, %r3070, %r3073;
	xor.b32  	%r3097, %r3096, %r3040;
	xor.b32  	%r3098, %r3095, %r3039;
	xor.b32  	%r3099, %r3094, %r3038;
	xor.b32  	%r3100, %r3093, %r3037;
	add.s32 	%r3101, %r3092, %r3100;
	add.s32 	%r3102, %r3088, %r3099;
	add.s32 	%r3103, %r3084, %r3098;
	add.s32 	%r3104, %r3080, %r3097;
	add.s32 	%r3105, %r3072, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3105, 5;
	shr.b32 	%rhs, %r3105, 27;
	add.u32 	%r3106, %lhs, %rhs;
	}
	add.s32 	%r3107, %r3104, %r3106;
	add.s32 	%r3108, %r3069, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3108, 5;
	shr.b32 	%rhs, %r3108, 27;
	add.u32 	%r3109, %lhs, %rhs;
	}
	add.s32 	%r3110, %r3103, %r3109;
	add.s32 	%r3111, %r3066, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3111, 5;
	shr.b32 	%rhs, %r3111, 27;
	add.u32 	%r3112, %lhs, %rhs;
	}
	add.s32 	%r3113, %r3102, %r3112;
	add.s32 	%r3114, %r3063, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3114, 5;
	shr.b32 	%rhs, %r3114, 27;
	add.u32 	%r3115, %lhs, %rhs;
	}
	add.s32 	%r3116, %r3101, %r3115;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3070, 30;
	shr.b32 	%rhs, %r3070, 2;
	add.u32 	%r3117, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3067, 30;
	shr.b32 	%rhs, %r3067, 2;
	add.u32 	%r3118, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3064, 30;
	shr.b32 	%rhs, %r3064, 2;
	add.u32 	%r3119, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3061, 30;
	shr.b32 	%rhs, %r3061, 2;
	add.u32 	%r3120, %lhs, %rhs;
	}
	xor.b32  	%r3121, %r3114, %r3120;
	xor.b32  	%r3122, %r3111, %r3119;
	xor.b32  	%r3123, %r3108, %r3118;
	xor.b32  	%r3124, %r3105, %r3117;
	xor.b32  	%r3125, %r3124, %r3073;
	xor.b32  	%r3126, %r3123, %r3074;
	xor.b32  	%r3127, %r3122, %r3075;
	xor.b32  	%r3128, %r3121, %r3076;
	add.s32 	%r3129, %r3040, %r283;
	add.s32 	%r3130, %r3039, %r283;
	add.s32 	%r3131, %r3038, %r283;
	add.s32 	%r3132, %r3037, %r283;
	add.s32 	%r3133, %r3132, %r3128;
	add.s32 	%r3134, %r3131, %r3127;
	add.s32 	%r3135, %r3130, %r3126;
	add.s32 	%r3136, %r3129, %r3125;
	add.s32 	%r3137, %r3116, -899497514;
	add.s32 	%r3138, %r3113, -899497514;
	add.s32 	%r3139, %r3110, -899497514;
	add.s32 	%r3140, %r3107, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3137, 5;
	shr.b32 	%rhs, %r3137, 27;
	add.u32 	%r3141, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3138, 5;
	shr.b32 	%rhs, %r3138, 27;
	add.u32 	%r3142, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3139, 5;
	shr.b32 	%rhs, %r3139, 27;
	add.u32 	%r3143, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3140, 5;
	shr.b32 	%rhs, %r3140, 27;
	add.u32 	%r3144, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3105, 30;
	shr.b32 	%rhs, %r3105, 2;
	add.u32 	%r3145, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3108, 30;
	shr.b32 	%rhs, %r3108, 2;
	add.u32 	%r3146, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3111, 30;
	shr.b32 	%rhs, %r3111, 2;
	add.u32 	%r3147, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3114, 30;
	shr.b32 	%rhs, %r3114, 2;
	add.u32 	%r3148, %lhs, %rhs;
	}
	xor.b32  	%r3149, %r287, %r685;
	xor.b32  	%r3150, %r3149, %r350;
	add.s32 	%r3151, %r3073, %r3150;
	xor.b32  	%r3152, %r287, %r686;
	xor.b32  	%r3153, %r3152, %r349;
	add.s32 	%r3154, %r3074, %r3153;
	xor.b32  	%r3155, %r287, %r687;
	xor.b32  	%r3156, %r3155, %r348;
	add.s32 	%r3157, %r3075, %r3156;
	xor.b32  	%r3158, %r287, %r688;
	xor.b32  	%r3159, %r3158, %r347;
	add.s32 	%r3160, %r3076, %r3159;
	xor.b32  	%r3161, %r3137, %r3148;
	xor.b32  	%r3162, %r3138, %r3147;
	xor.b32  	%r3163, %r3139, %r3146;
	xor.b32  	%r3164, %r3140, %r3145;
	xor.b32  	%r3165, %r3164, %r3117;
	xor.b32  	%r3166, %r3163, %r3118;
	xor.b32  	%r3167, %r3162, %r3119;
	xor.b32  	%r3168, %r3161, %r3120;
	add.s32 	%r3169, %r3160, %r3168;
	add.s32 	%r3170, %r3157, %r3167;
	add.s32 	%r3171, %r3154, %r3166;
	add.s32 	%r3172, %r3151, %r3165;
	add.s32 	%r3173, %r3136, %r3144;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3173, 5;
	shr.b32 	%rhs, %r3173, 27;
	add.u32 	%r3174, %lhs, %rhs;
	}
	add.s32 	%r3175, %r3172, %r3174;
	add.s32 	%r3176, %r3135, %r3143;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3176, 5;
	shr.b32 	%rhs, %r3176, 27;
	add.u32 	%r3177, %lhs, %rhs;
	}
	add.s32 	%r3178, %r3171, %r3177;
	add.s32 	%r3179, %r3134, %r3142;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3179, 5;
	shr.b32 	%rhs, %r3179, 27;
	add.u32 	%r3180, %lhs, %rhs;
	}
	add.s32 	%r3181, %r3170, %r3180;
	add.s32 	%r3182, %r3133, %r3141;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3182, 5;
	shr.b32 	%rhs, %r3182, 27;
	add.u32 	%r3183, %lhs, %rhs;
	}
	add.s32 	%r3184, %r3169, %r3183;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3137, 30;
	shr.b32 	%rhs, %r3137, 2;
	add.u32 	%r3185, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3138, 30;
	shr.b32 	%rhs, %r3138, 2;
	add.u32 	%r3186, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3139, 30;
	shr.b32 	%rhs, %r3139, 2;
	add.u32 	%r3187, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3140, 30;
	shr.b32 	%rhs, %r3140, 2;
	add.u32 	%r3188, %lhs, %rhs;
	}
	xor.b32  	%r3189, %r291, %r339;
	xor.b32  	%r3190, %r3189, %r351;
	add.s32 	%r3191, %r3120, %r3190;
	xor.b32  	%r3192, %r291, %r340;
	xor.b32  	%r3193, %r3192, %r352;
	add.s32 	%r3194, %r3119, %r3193;
	xor.b32  	%r3195, %r291, %r341;
	xor.b32  	%r3196, %r3195, %r353;
	add.s32 	%r3197, %r3118, %r3196;
	xor.b32  	%r3198, %r291, %r342;
	xor.b32  	%r3199, %r3198, %r354;
	add.s32 	%r3200, %r3117, %r3199;
	xor.b32  	%r3201, %r3173, %r3188;
	xor.b32  	%r3202, %r3176, %r3187;
	xor.b32  	%r3203, %r3179, %r3186;
	xor.b32  	%r3204, %r3182, %r3185;
	xor.b32  	%r3205, %r3204, %r3148;
	xor.b32  	%r3206, %r3203, %r3147;
	xor.b32  	%r3207, %r3202, %r3146;
	xor.b32  	%r3208, %r3201, %r3145;
	add.s32 	%r3209, %r3200, %r3208;
	add.s32 	%r3210, %r3197, %r3207;
	add.s32 	%r3211, %r3194, %r3206;
	add.s32 	%r3212, %r3191, %r3205;
	add.s32 	%r3213, %r3184, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3213, 5;
	shr.b32 	%rhs, %r3213, 27;
	add.u32 	%r3214, %lhs, %rhs;
	}
	add.s32 	%r3215, %r3212, %r3214;
	add.s32 	%r3216, %r3181, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3216, 5;
	shr.b32 	%rhs, %r3216, 27;
	add.u32 	%r3217, %lhs, %rhs;
	}
	add.s32 	%r3218, %r3211, %r3217;
	add.s32 	%r3219, %r3178, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3219, 5;
	shr.b32 	%rhs, %r3219, 27;
	add.u32 	%r3220, %lhs, %rhs;
	}
	add.s32 	%r3221, %r3210, %r3220;
	add.s32 	%r3222, %r3175, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3222, 5;
	shr.b32 	%rhs, %r3222, 27;
	add.u32 	%r3223, %lhs, %rhs;
	}
	add.s32 	%r3224, %r3209, %r3223;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3173, 30;
	shr.b32 	%rhs, %r3173, 2;
	add.u32 	%r3225, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3176, 30;
	shr.b32 	%rhs, %r3176, 2;
	add.u32 	%r3226, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3179, 30;
	shr.b32 	%rhs, %r3179, 2;
	add.u32 	%r3227, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3182, 30;
	shr.b32 	%rhs, %r3182, 2;
	add.u32 	%r3228, %lhs, %rhs;
	}
	xor.b32  	%r3229, %r295, %r676;
	xor.b32  	%r3230, %r3229, %r685;
	xor.b32  	%r3231, %r3230, %r346;
	add.s32 	%r3232, %r3145, %r3231;
	xor.b32  	%r3233, %r295, %r675;
	xor.b32  	%r3234, %r3233, %r686;
	xor.b32  	%r3235, %r3234, %r345;
	add.s32 	%r3236, %r3146, %r3235;
	xor.b32  	%r3237, %r295, %r674;
	xor.b32  	%r3238, %r3237, %r687;
	xor.b32  	%r3239, %r3238, %r344;
	add.s32 	%r3240, %r3147, %r3239;
	xor.b32  	%r3241, %r295, %r673;
	xor.b32  	%r3242, %r3241, %r688;
	xor.b32  	%r3243, %r3242, %r343;
	add.s32 	%r3244, %r3148, %r3243;
	xor.b32  	%r3245, %r3213, %r3228;
	xor.b32  	%r3246, %r3216, %r3227;
	xor.b32  	%r3247, %r3219, %r3226;
	xor.b32  	%r3248, %r3222, %r3225;
	xor.b32  	%r3249, %r3248, %r3188;
	xor.b32  	%r3250, %r3247, %r3187;
	xor.b32  	%r3251, %r3246, %r3186;
	xor.b32  	%r3252, %r3245, %r3185;
	add.s32 	%r3253, %r3244, %r3252;
	add.s32 	%r3254, %r3240, %r3251;
	add.s32 	%r3255, %r3236, %r3250;
	add.s32 	%r3256, %r3232, %r3249;
	add.s32 	%r3257, %r3224, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3257, 5;
	shr.b32 	%rhs, %r3257, 27;
	add.u32 	%r3258, %lhs, %rhs;
	}
	add.s32 	%r3259, %r3256, %r3258;
	add.s32 	%r3260, %r3221, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3260, 5;
	shr.b32 	%rhs, %r3260, 27;
	add.u32 	%r3261, %lhs, %rhs;
	}
	add.s32 	%r3262, %r3255, %r3261;
	add.s32 	%r3263, %r3218, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3263, 5;
	shr.b32 	%rhs, %r3263, 27;
	add.u32 	%r3264, %lhs, %rhs;
	}
	add.s32 	%r3265, %r3254, %r3264;
	add.s32 	%r3266, %r3215, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3266, 5;
	shr.b32 	%rhs, %r3266, 27;
	add.u32 	%r3267, %lhs, %rhs;
	}
	add.s32 	%r3268, %r3253, %r3267;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3213, 30;
	shr.b32 	%rhs, %r3213, 2;
	add.u32 	%r3269, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3216, 30;
	shr.b32 	%rhs, %r3216, 2;
	add.u32 	%r3270, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3219, 30;
	shr.b32 	%rhs, %r3219, 2;
	add.u32 	%r3271, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3222, 30;
	shr.b32 	%rhs, %r3222, 2;
	add.u32 	%r3272, %lhs, %rhs;
	}
	xor.b32  	%r3273, %r3257, %r3272;
	xor.b32  	%r3274, %r3260, %r3271;
	xor.b32  	%r3275, %r3263, %r3270;
	xor.b32  	%r3276, %r3266, %r3269;
	xor.b32  	%r3277, %r3276, %r3228;
	xor.b32  	%r3278, %r3275, %r3227;
	xor.b32  	%r3279, %r3274, %r3226;
	xor.b32  	%r3280, %r3273, %r3225;
	add.s32 	%r3281, %r3185, %r299;
	add.s32 	%r3282, %r3186, %r299;
	add.s32 	%r3283, %r3187, %r299;
	add.s32 	%r3284, %r3188, %r299;
	add.s32 	%r3285, %r3284, %r3280;
	add.s32 	%r3286, %r3283, %r3279;
	add.s32 	%r3287, %r3282, %r3278;
	add.s32 	%r3288, %r3281, %r3277;
	add.s32 	%r3289, %r3268, -899497514;
	add.s32 	%r3290, %r3265, -899497514;
	add.s32 	%r3291, %r3262, -899497514;
	add.s32 	%r3292, %r3259, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3292, 5;
	shr.b32 	%rhs, %r3292, 27;
	add.u32 	%r3293, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3291, 5;
	shr.b32 	%rhs, %r3291, 27;
	add.u32 	%r3294, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3290, 5;
	shr.b32 	%rhs, %r3290, 27;
	add.u32 	%r3295, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3289, 5;
	shr.b32 	%rhs, %r3289, 27;
	add.u32 	%r3296, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3266, 30;
	shr.b32 	%rhs, %r3266, 2;
	add.u32 	%r3297, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3263, 30;
	shr.b32 	%rhs, %r3263, 2;
	add.u32 	%r3298, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3260, 30;
	shr.b32 	%rhs, %r3260, 2;
	add.u32 	%r3299, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3257, 30;
	shr.b32 	%rhs, %r3257, 2;
	add.u32 	%r3300, %lhs, %rhs;
	}
	xor.b32  	%r3301, %r303, %r677;
	xor.b32  	%r3302, %r3301, %r696;
	add.s32 	%r3303, %r3228, %r3302;
	xor.b32  	%r3304, %r303, %r678;
	xor.b32  	%r3305, %r3304, %r695;
	add.s32 	%r3306, %r3227, %r3305;
	xor.b32  	%r3307, %r303, %r679;
	xor.b32  	%r3308, %r3307, %r694;
	add.s32 	%r3309, %r3226, %r3308;
	xor.b32  	%r3310, %r303, %r680;
	xor.b32  	%r3311, %r3310, %r693;
	add.s32 	%r3312, %r3225, %r3311;
	xor.b32  	%r3313, %r3292, %r3300;
	xor.b32  	%r3314, %r3291, %r3299;
	xor.b32  	%r3315, %r3290, %r3298;
	xor.b32  	%r3316, %r3289, %r3297;
	xor.b32  	%r3317, %r3316, %r3269;
	xor.b32  	%r3318, %r3315, %r3270;
	xor.b32  	%r3319, %r3314, %r3271;
	xor.b32  	%r3320, %r3313, %r3272;
	add.s32 	%r3321, %r3312, %r3320;
	add.s32 	%r3322, %r3309, %r3319;
	add.s32 	%r3323, %r3306, %r3318;
	add.s32 	%r3324, %r3303, %r3317;
	add.s32 	%r3325, %r3288, %r3296;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3325, 5;
	shr.b32 	%rhs, %r3325, 27;
	add.u32 	%r3326, %lhs, %rhs;
	}
	add.s32 	%r3327, %r3324, %r3326;
	add.s32 	%r3328, %r3287, %r3295;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3328, 5;
	shr.b32 	%rhs, %r3328, 27;
	add.u32 	%r3329, %lhs, %rhs;
	}
	add.s32 	%r3330, %r3323, %r3329;
	add.s32 	%r3331, %r3286, %r3294;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3331, 5;
	shr.b32 	%rhs, %r3331, 27;
	add.u32 	%r3332, %lhs, %rhs;
	}
	add.s32 	%r3333, %r3322, %r3332;
	add.s32 	%r3334, %r3285, %r3293;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3334, 5;
	shr.b32 	%rhs, %r3334, 27;
	add.u32 	%r3335, %lhs, %rhs;
	}
	add.s32 	%r3336, %r3321, %r3335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3292, 30;
	shr.b32 	%rhs, %r3292, 2;
	add.u32 	%r3337, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3291, 30;
	shr.b32 	%rhs, %r3291, 2;
	add.u32 	%r3338, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3290, 30;
	shr.b32 	%rhs, %r3290, 2;
	add.u32 	%r3339, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3289, 30;
	shr.b32 	%rhs, %r3289, 2;
	add.u32 	%r3340, %lhs, %rhs;
	}
	xor.b32  	%r3341, %r307, %r680;
	xor.b32  	%r3342, %r3341, %r350;
	add.s32 	%r3343, %r3272, %r3342;
	xor.b32  	%r3344, %r307, %r679;
	xor.b32  	%r3345, %r3344, %r349;
	add.s32 	%r3346, %r3271, %r3345;
	xor.b32  	%r3347, %r307, %r678;
	xor.b32  	%r3348, %r3347, %r348;
	add.s32 	%r3349, %r3270, %r3348;
	xor.b32  	%r3350, %r307, %r677;
	xor.b32  	%r3351, %r3350, %r347;
	add.s32 	%r3352, %r3269, %r3351;
	xor.b32  	%r3353, %r3325, %r3340;
	xor.b32  	%r3354, %r3328, %r3339;
	xor.b32  	%r3355, %r3331, %r3338;
	xor.b32  	%r3356, %r3334, %r3337;
	xor.b32  	%r3357, %r3356, %r3300;
	xor.b32  	%r3358, %r3355, %r3299;
	xor.b32  	%r3359, %r3354, %r3298;
	xor.b32  	%r3360, %r3353, %r3297;
	add.s32 	%r3361, %r3352, %r3360;
	add.s32 	%r3362, %r3349, %r3359;
	add.s32 	%r3363, %r3346, %r3358;
	add.s32 	%r3364, %r3343, %r3357;
	add.s32 	%r3365, %r3336, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3365, 5;
	shr.b32 	%rhs, %r3365, 27;
	add.u32 	%r3366, %lhs, %rhs;
	}
	add.s32 	%r3367, %r3364, %r3366;
	add.s32 	%r3368, %r3333, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3368, 5;
	shr.b32 	%rhs, %r3368, 27;
	add.u32 	%r3369, %lhs, %rhs;
	}
	add.s32 	%r3370, %r3363, %r3369;
	add.s32 	%r3371, %r3330, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3371, 5;
	shr.b32 	%rhs, %r3371, 27;
	add.u32 	%r3372, %lhs, %rhs;
	}
	add.s32 	%r3373, %r3362, %r3372;
	add.s32 	%r3374, %r3327, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3374, 5;
	shr.b32 	%rhs, %r3374, 27;
	add.u32 	%r3375, %lhs, %rhs;
	}
	add.s32 	%r3376, %r3361, %r3375;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3325, 30;
	shr.b32 	%rhs, %r3325, 2;
	add.u32 	%r3377, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3328, 30;
	shr.b32 	%rhs, %r3328, 2;
	add.u32 	%r3378, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3331, 30;
	shr.b32 	%rhs, %r3331, 2;
	add.u32 	%r3379, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3334, 30;
	shr.b32 	%rhs, %r3334, 2;
	add.u32 	%r3380, %lhs, %rhs;
	}
	xor.b32  	%r3381, %r311, %r657;
	xor.b32  	%r3382, %r3381, %r673;
	xor.b32  	%r3383, %r3382, %r677;
	xor.b32  	%r3384, %r3383, %r681;
	xor.b32  	%r3385, %r3384, %r347;
	xor.b32  	%r3386, %r3385, %r351;
	add.s32 	%r3387, %r3297, %r3386;
	xor.b32  	%r3388, %r311, %r658;
	xor.b32  	%r3389, %r3388, %r674;
	xor.b32  	%r3390, %r3389, %r678;
	xor.b32  	%r3391, %r3390, %r682;
	xor.b32  	%r3392, %r3391, %r348;
	xor.b32  	%r3393, %r3392, %r352;
	add.s32 	%r3394, %r3298, %r3393;
	xor.b32  	%r3395, %r311, %r659;
	xor.b32  	%r3396, %r3395, %r675;
	xor.b32  	%r3397, %r3396, %r679;
	xor.b32  	%r3398, %r3397, %r683;
	xor.b32  	%r3399, %r3398, %r349;
	xor.b32  	%r3400, %r3399, %r353;
	add.s32 	%r3401, %r3299, %r3400;
	xor.b32  	%r3402, %r311, %r660;
	xor.b32  	%r3403, %r3402, %r676;
	xor.b32  	%r3404, %r3403, %r680;
	xor.b32  	%r3405, %r3404, %r684;
	xor.b32  	%r3406, %r3405, %r350;
	xor.b32  	%r3407, %r3406, %r354;
	add.s32 	%r3408, %r3300, %r3407;
	xor.b32  	%r3409, %r3365, %r3380;
	xor.b32  	%r3410, %r3368, %r3379;
	xor.b32  	%r3411, %r3371, %r3378;
	xor.b32  	%r3412, %r3374, %r3377;
	xor.b32  	%r3413, %r3412, %r3340;
	xor.b32  	%r3414, %r3411, %r3339;
	xor.b32  	%r3415, %r3410, %r3338;
	xor.b32  	%r3416, %r3409, %r3337;
	add.s32 	%r3417, %r3408, %r3416;
	add.s32 	%r3418, %r3401, %r3415;
	add.s32 	%r3419, %r3394, %r3414;
	add.s32 	%r3420, %r3387, %r3413;
	add.s32 	%r3421, %r3376, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3421, 5;
	shr.b32 	%rhs, %r3421, 27;
	add.u32 	%r3422, %lhs, %rhs;
	}
	add.s32 	%r3423, %r3420, %r3422;
	add.s32 	%r3424, %r3373, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3424, 5;
	shr.b32 	%rhs, %r3424, 27;
	add.u32 	%r3425, %lhs, %rhs;
	}
	add.s32 	%r3426, %r3419, %r3425;
	add.s32 	%r3427, %r3370, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3427, 5;
	shr.b32 	%rhs, %r3427, 27;
	add.u32 	%r3428, %lhs, %rhs;
	}
	add.s32 	%r3429, %r3418, %r3428;
	add.s32 	%r3430, %r3367, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3430, 5;
	shr.b32 	%rhs, %r3430, 27;
	add.u32 	%r3431, %lhs, %rhs;
	}
	add.s32 	%r3432, %r3417, %r3431;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3365, 30;
	shr.b32 	%rhs, %r3365, 2;
	add.u32 	%r3433, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3368, 30;
	shr.b32 	%rhs, %r3368, 2;
	add.u32 	%r3434, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3371, 30;
	shr.b32 	%rhs, %r3371, 2;
	add.u32 	%r3435, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3374, 30;
	shr.b32 	%rhs, %r3374, 2;
	add.u32 	%r3436, %lhs, %rhs;
	}
	xor.b32  	%r3437, %r315, %r358;
	add.s32 	%r3438, %r3337, %r3437;
	xor.b32  	%r3439, %r315, %r357;
	add.s32 	%r3440, %r3338, %r3439;
	xor.b32  	%r3441, %r315, %r356;
	add.s32 	%r3442, %r3339, %r3441;
	xor.b32  	%r3443, %r315, %r355;
	add.s32 	%r3444, %r3340, %r3443;
	xor.b32  	%r3445, %r3421, %r3436;
	xor.b32  	%r3446, %r3424, %r3435;
	xor.b32  	%r3447, %r3427, %r3434;
	xor.b32  	%r3448, %r3430, %r3433;
	xor.b32  	%r3449, %r3448, %r3380;
	xor.b32  	%r3450, %r3447, %r3379;
	xor.b32  	%r3451, %r3446, %r3378;
	xor.b32  	%r3452, %r3445, %r3377;
	add.s32 	%r3453, %r3444, %r3452;
	add.s32 	%r3454, %r3442, %r3451;
	add.s32 	%r3455, %r3440, %r3450;
	add.s32 	%r3456, %r3438, %r3449;
	add.s32 	%r3457, %r3432, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3457, 5;
	shr.b32 	%rhs, %r3457, 27;
	add.u32 	%r3458, %lhs, %rhs;
	}
	add.s32 	%r3459, %r3456, %r3458;
	add.s32 	%r3460, %r3429, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3460, 5;
	shr.b32 	%rhs, %r3460, 27;
	add.u32 	%r3461, %lhs, %rhs;
	}
	add.s32 	%r3462, %r3455, %r3461;
	add.s32 	%r3463, %r3426, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3463, 5;
	shr.b32 	%rhs, %r3463, 27;
	add.u32 	%r3464, %lhs, %rhs;
	}
	add.s32 	%r3465, %r3454, %r3464;
	add.s32 	%r3466, %r3423, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3466, 5;
	shr.b32 	%rhs, %r3466, 27;
	add.u32 	%r3467, %lhs, %rhs;
	}
	add.s32 	%r3468, %r3453, %r3467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3421, 30;
	shr.b32 	%rhs, %r3421, 2;
	add.u32 	%r363, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3424, 30;
	shr.b32 	%rhs, %r3424, 2;
	add.u32 	%r364, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3427, 30;
	shr.b32 	%rhs, %r3427, 2;
	add.u32 	%r365, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3430, 30;
	shr.b32 	%rhs, %r3430, 2;
	add.u32 	%r366, %lhs, %rhs;
	}
	xor.b32  	%r3469, %r319, %r339;
	xor.b32  	%r3470, %r3469, %r347;
	add.s32 	%r3471, %r3377, %r3470;
	xor.b32  	%r3472, %r319, %r340;
	xor.b32  	%r3473, %r3472, %r348;
	add.s32 	%r3474, %r3378, %r3473;
	xor.b32  	%r3475, %r319, %r341;
	xor.b32  	%r3476, %r3475, %r349;
	add.s32 	%r3477, %r3379, %r3476;
	xor.b32  	%r3478, %r319, %r342;
	xor.b32  	%r3479, %r3478, %r350;
	add.s32 	%r3480, %r3380, %r3479;
	xor.b32  	%r3481, %r3457, %r366;
	xor.b32  	%r3482, %r3460, %r365;
	xor.b32  	%r3483, %r3463, %r364;
	xor.b32  	%r3484, %r3466, %r363;
	xor.b32  	%r3485, %r3484, %r3436;
	xor.b32  	%r3486, %r3483, %r3435;
	xor.b32  	%r3487, %r3482, %r3434;
	xor.b32  	%r3488, %r3481, %r3433;
	add.s32 	%r3489, %r3480, %r3488;
	add.s32 	%r3490, %r3477, %r3487;
	add.s32 	%r3491, %r3474, %r3486;
	add.s32 	%r3492, %r3471, %r3485;
	add.s32 	%r3493, %r3468, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3493, 5;
	shr.b32 	%rhs, %r3493, 27;
	add.u32 	%r3494, %lhs, %rhs;
	}
	add.s32 	%r3495, %r3492, %r3494;
	add.s32 	%r3496, %r3465, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3496, 5;
	shr.b32 	%rhs, %r3496, 27;
	add.u32 	%r3497, %lhs, %rhs;
	}
	add.s32 	%r3498, %r3491, %r3497;
	add.s32 	%r3499, %r3462, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3499, 5;
	shr.b32 	%rhs, %r3499, 27;
	add.u32 	%r3500, %lhs, %rhs;
	}
	add.s32 	%r3501, %r3490, %r3500;
	add.s32 	%r3502, %r3459, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3502, 5;
	shr.b32 	%rhs, %r3502, 27;
	add.u32 	%r3503, %lhs, %rhs;
	}
	add.s32 	%r3504, %r3489, %r3503;
	add.s32 	%r378, %r3504, -899497514;
	add.s32 	%r377, %r3501, -899497514;
	add.s32 	%r376, %r3498, -899497514;
	add.s32 	%r375, %r3495, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3466, 30;
	shr.b32 	%rhs, %r3466, 2;
	add.u32 	%r371, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3463, 30;
	shr.b32 	%rhs, %r3463, 2;
	add.u32 	%r372, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3460, 30;
	shr.b32 	%rhs, %r3460, 2;
	add.u32 	%r373, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3457, 30;
	shr.b32 	%rhs, %r3457, 2;
	add.u32 	%r374, %lhs, %rhs;
	}
	xor.b32  	%r3505, %r323, %r661;
	xor.b32  	%r3506, %r3505, %r677;
	xor.b32  	%r3507, %r3506, %r688;
	add.s32 	%r3508, %r3436, %r3507;
	xor.b32  	%r3509, %r323, %r662;
	xor.b32  	%r3510, %r3509, %r678;
	xor.b32  	%r3511, %r3510, %r687;
	add.s32 	%r3512, %r3435, %r3511;
	xor.b32  	%r3513, %r323, %r663;
	xor.b32  	%r3514, %r3513, %r679;
	xor.b32  	%r3515, %r3514, %r686;
	add.s32 	%r3516, %r3434, %r3515;
	xor.b32  	%r3517, %r323, %r664;
	xor.b32  	%r3518, %r3517, %r680;
	xor.b32  	%r3519, %r3518, %r685;
	add.s32 	%r3520, %r3433, %r3519;
	xor.b32  	%r3521, %r3502, %r374;
	xor.b32  	%r3522, %r3499, %r373;
	xor.b32  	%r3523, %r3496, %r372;
	xor.b32  	%r3524, %r3493, %r371;
	xor.b32  	%r3525, %r3524, %r363;
	xor.b32  	%r3526, %r3523, %r364;
	xor.b32  	%r3527, %r3522, %r365;
	xor.b32  	%r3528, %r3521, %r366;
	add.s32 	%r3529, %r3520, %r3528;
	add.s32 	%r3530, %r3516, %r3527;
	add.s32 	%r3531, %r3512, %r3526;
	add.s32 	%r3532, %r3508, %r3525;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r375, 5;
	shr.b32 	%rhs, %r375, 27;
	add.u32 	%r3533, %lhs, %rhs;
	}
	add.s32 	%r3534, %r3532, %r3533;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r376, 5;
	shr.b32 	%rhs, %r376, 27;
	add.u32 	%r3535, %lhs, %rhs;
	}
	add.s32 	%r3536, %r3531, %r3535;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r377, 5;
	shr.b32 	%rhs, %r377, 27;
	add.u32 	%r3537, %lhs, %rhs;
	}
	add.s32 	%r3538, %r3530, %r3537;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r378, 5;
	shr.b32 	%rhs, %r378, 27;
	add.u32 	%r3539, %lhs, %rhs;
	}
	add.s32 	%r3540, %r3529, %r3539;
	add.s32 	%r390, %r3540, -899497514;
	add.s32 	%r389, %r3538, -899497514;
	add.s32 	%r388, %r3536, -899497514;
	add.s32 	%r387, %r3534, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3493, 30;
	shr.b32 	%rhs, %r3493, 2;
	add.u32 	%r383, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3496, 30;
	shr.b32 	%rhs, %r3496, 2;
	add.u32 	%r384, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3499, 30;
	shr.b32 	%rhs, %r3499, 2;
	add.u32 	%r385, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3502, 30;
	shr.b32 	%rhs, %r3502, 2;
	add.u32 	%r386, %lhs, %rhs;
	}
	setp.ne.s32	%p3, %r387, %r3690;
	setp.ne.s32	%p4, %r388, %r3690;
	and.pred  	%p5, %p3, %p4;
	setp.ne.s32	%p6, %r389, %r3690;
	and.pred  	%p7, %p5, %p6;
	setp.ne.s32	%p8, %r390, %r3690;
	and.pred  	%p9, %p7, %p8;
	@%p9 bra 	BB8_24;

	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r331, 21;
	shr.b32 	%rhs, %r331, 11;
	add.u32 	%r3544, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r334, 21;
	shr.b32 	%rhs, %r334, 11;
	add.u32 	%r3545, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r333, 21;
	shr.b32 	%rhs, %r333, 11;
	add.u32 	%r3546, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r332, 21;
	shr.b32 	%rhs, %r332, 11;
	add.u32 	%r3547, %lhs, %rhs;
	}
	xor.b32  	%r3548, %r3541, %r335;
	xor.b32  	%r3549, %r3541, %r338;
	xor.b32  	%r3550, %r3541, %r337;
	xor.b32  	%r3551, %r3541, %r336;
	xor.b32  	%r3552, %r3551, %r360;
	xor.b32  	%r3553, %r3550, %r361;
	xor.b32  	%r3554, %r3549, %r362;
	xor.b32  	%r3555, %r3548, %r359;
	xor.b32  	%r3556, %r3555, %r347;
	xor.b32  	%r3557, %r3554, %r350;
	xor.b32  	%r3558, %r3553, %r349;
	xor.b32  	%r3559, %r3552, %r348;
	xor.b32  	%r3560, %r3559, %r3547;
	xor.b32  	%r3561, %r3558, %r3546;
	xor.b32  	%r3562, %r3557, %r3545;
	xor.b32  	%r3563, %r3556, %r3544;
	xor.b32  	%r3564, %r376, %r384;
	xor.b32  	%r3565, %r377, %r385;
	xor.b32  	%r3566, %r378, %r386;
	xor.b32  	%r3567, %r375, %r383;
	xor.b32  	%r3568, %r3567, %r371;
	xor.b32  	%r3569, %r3566, %r374;
	xor.b32  	%r3570, %r3565, %r373;
	xor.b32  	%r3571, %r3564, %r372;
	add.s32 	%r3572, %r363, %r3563;
	add.s32 	%r3573, %r366, %r3562;
	add.s32 	%r3574, %r365, %r3561;
	add.s32 	%r3575, %r364, %r3560;
	add.s32 	%r3576, %r3575, %r3571;
	add.s32 	%r3577, %r3574, %r3570;
	add.s32 	%r3578, %r3573, %r3569;
	add.s32 	%r3579, %r3572, %r3568;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r387, 5;
	shr.b32 	%rhs, %r387, 27;
	add.u32 	%r3580, %lhs, %rhs;
	}
	add.s32 	%r3581, %r3579, %r3580;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r390, 5;
	shr.b32 	%rhs, %r390, 27;
	add.u32 	%r3582, %lhs, %rhs;
	}
	add.s32 	%r3583, %r3578, %r3582;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r389, 5;
	shr.b32 	%rhs, %r389, 27;
	add.u32 	%r3584, %lhs, %rhs;
	}
	add.s32 	%r3585, %r3577, %r3584;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r388, 5;
	shr.b32 	%rhs, %r388, 27;
	add.u32 	%r3586, %lhs, %rhs;
	}
	add.s32 	%r3587, %r3576, %r3586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r376, 30;
	shr.b32 	%rhs, %r376, 2;
	add.u32 	%r3588, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r377, 30;
	shr.b32 	%rhs, %r377, 2;
	add.u32 	%r3589, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r378, 30;
	shr.b32 	%rhs, %r378, 2;
	add.u32 	%r3590, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r375, 30;
	shr.b32 	%rhs, %r375, 2;
	add.u32 	%r3591, %lhs, %rhs;
	}
	xor.b32  	%r3592, %r387, %r3591;
	xor.b32  	%r3593, %r390, %r3590;
	xor.b32  	%r3594, %r389, %r3589;
	xor.b32  	%r3595, %r388, %r3588;
	xor.b32  	%r3596, %r3595, %r384;
	xor.b32  	%r3597, %r3594, %r385;
	xor.b32  	%r3598, %r3593, %r386;
	xor.b32  	%r3599, %r3592, %r383;
	add.s32 	%r3600, %r372, %r3542;
	add.s32 	%r3601, %r373, %r3542;
	add.s32 	%r3602, %r374, %r3542;
	add.s32 	%r3603, %r371, %r3542;
	add.s32 	%r3604, %r3603, %r3599;
	add.s32 	%r3605, %r3602, %r3598;
	add.s32 	%r3606, %r3601, %r3597;
	add.s32 	%r3607, %r3600, %r3596;
	add.s32 	%r3608, %r3587, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3608, 5;
	shr.b32 	%rhs, %r3608, 27;
	add.u32 	%r3609, %lhs, %rhs;
	}
	add.s32 	%r3610, %r3607, %r3609;
	add.s32 	%r3611, %r3585, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3611, 5;
	shr.b32 	%rhs, %r3611, 27;
	add.u32 	%r3612, %lhs, %rhs;
	}
	add.s32 	%r3613, %r3606, %r3612;
	add.s32 	%r3614, %r3583, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3614, 5;
	shr.b32 	%rhs, %r3614, 27;
	add.u32 	%r3615, %lhs, %rhs;
	}
	add.s32 	%r3616, %r3605, %r3615;
	add.s32 	%r3617, %r3581, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3617, 5;
	shr.b32 	%rhs, %r3617, 27;
	add.u32 	%r3618, %lhs, %rhs;
	}
	add.s32 	%r3619, %r3604, %r3618;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r388, 30;
	shr.b32 	%rhs, %r388, 2;
	add.u32 	%r391, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r389, 30;
	shr.b32 	%rhs, %r389, 2;
	add.u32 	%r392, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r390, 30;
	shr.b32 	%rhs, %r390, 2;
	add.u32 	%r393, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r387, 30;
	shr.b32 	%rhs, %r387, 2;
	add.u32 	%r3620, %lhs, %rhs;
	}
	xor.b32  	%r3621, %r3543, %r336;
	xor.b32  	%r3622, %r3543, %r337;
	xor.b32  	%r3623, %r3543, %r338;
	xor.b32  	%r3624, %r3543, %r335;
	xor.b32  	%r3625, %r3624, %r339;
	xor.b32  	%r3626, %r3623, %r342;
	xor.b32  	%r3627, %r3622, %r341;
	xor.b32  	%r3628, %r3621, %r340;
	xor.b32  	%r3629, %r3628, %r344;
	xor.b32  	%r3630, %r3627, %r345;
	xor.b32  	%r3631, %r3626, %r346;
	xor.b32  	%r3632, %r3625, %r343;
	xor.b32  	%r3633, %r3632, %r351;
	xor.b32  	%r3634, %r3631, %r354;
	xor.b32  	%r3635, %r3630, %r353;
	xor.b32  	%r3636, %r3629, %r352;
	xor.b32  	%r3637, %r3636, %r356;
	xor.b32  	%r3638, %r3635, %r357;
	xor.b32  	%r3639, %r3634, %r358;
	xor.b32  	%r3640, %r3633, %r355;
	xor.b32  	%r3641, %r3608, %r391;
	xor.b32  	%r3642, %r3611, %r392;
	xor.b32  	%r3643, %r3614, %r393;
	xor.b32  	%r3644, %r3617, %r3620;
	xor.b32  	%r3645, %r3644, %r3591;
	xor.b32  	%r3646, %r3643, %r3590;
	xor.b32  	%r3647, %r3642, %r3589;
	xor.b32  	%r3648, %r3641, %r3588;
	add.s32 	%r3649, %r383, %r3640;
	add.s32 	%r3650, %r386, %r3639;
	add.s32 	%r3651, %r385, %r3638;
	add.s32 	%r3652, %r384, %r3637;
	add.s32 	%r3653, %r3652, %r3648;
	add.s32 	%r3654, %r3651, %r3647;
	add.s32 	%r3655, %r3650, %r3646;
	add.s32 	%r3656, %r3649, %r3645;
	add.s32 	%r3657, %r3619, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3657, 5;
	shr.b32 	%rhs, %r3657, 27;
	add.u32 	%r3658, %lhs, %rhs;
	}
	add.s32 	%r3659, %r3656, %r3658;
	add.s32 	%r3660, %r3616, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3660, 5;
	shr.b32 	%rhs, %r3660, 27;
	add.u32 	%r3661, %lhs, %rhs;
	}
	add.s32 	%r3662, %r3655, %r3661;
	add.s32 	%r3663, %r3613, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3663, 5;
	shr.b32 	%rhs, %r3663, 27;
	add.u32 	%r3664, %lhs, %rhs;
	}
	add.s32 	%r3665, %r3654, %r3664;
	add.s32 	%r3666, %r3610, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3666, 5;
	shr.b32 	%rhs, %r3666, 27;
	add.u32 	%r3667, %lhs, %rhs;
	}
	add.s32 	%r3668, %r3653, %r3667;
	add.s32 	%r395, %r3668, -899497514;
	add.s32 	%r396, %r3665, -899497514;
	add.s32 	%r397, %r3662, -899497514;
	add.s32 	%r394, %r3659, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3617, 30;
	shr.b32 	%rhs, %r3617, 2;
	add.u32 	%r3669, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3608, 30;
	shr.b32 	%rhs, %r3608, 2;
	add.u32 	%r398, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3611, 30;
	shr.b32 	%rhs, %r3611, 2;
	add.u32 	%r399, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3614, 30;
	shr.b32 	%rhs, %r3614, 2;
	add.u32 	%r400, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3657, 30;
	shr.b32 	%rhs, %r3657, 2;
	add.u32 	%r3670, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3666, 30;
	shr.b32 	%rhs, %r3666, 2;
	add.u32 	%r401, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3663, 30;
	shr.b32 	%rhs, %r3663, 2;
	add.u32 	%r402, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3660, 30;
	shr.b32 	%rhs, %r3660, 2;
	add.u32 	%r403, %lhs, %rhs;
	}
	setp.ne.s32	%p10, %r3669, %r2;
	setp.ne.s32	%p11, %r3620, %r5;
	or.pred  	%p12, %p10, %p11;
	setp.ne.s32	%p13, %r3670, %r3;
	or.pred  	%p14, %p12, %p13;
	setp.ne.s32	%p15, %r394, %r4;
	or.pred  	%p16, %p14, %p15;
	@%p16 bra 	BB8_9;

	mul.wide.u32 	%rd15, %r415, 4;
	add.s64 	%rd16, %rd6, %rd15;
	atom.global.add.u32 	%r3671, [%rd16], 1;
	setp.ne.s32	%p17, %r3671, 0;
	@%p17 bra 	BB8_9;

	atom.global.add.u32 	%r404, [%rd7], 1;
	setp.lt.u32	%p18, %r404, %r414;
	@%p18 bra 	BB8_8;
	bra.uni 	BB8_7;

BB8_8:
	mul.wide.u32 	%rd17, %r404, 24;
	mov.u32 	%r3673, 0;
	add.s64 	%rd18, %rd4, %rd17;
	st.global.v2.u32 	[%rd18+16], {%r3673, %r415};
	st.global.v2.u32 	[%rd18+8], {%r3702, %r412};
	st.global.u64 	[%rd18], %rd1;
	bra.uni 	BB8_9;

BB8_7:
	atom.global.add.u32 	%r3672, [%rd7], -1;

BB8_9:
	setp.eq.s32	%p19, %r398, %r2;
	setp.eq.s32	%p20, %r391, %r5;
	and.pred  	%p21, %p19, %p20;
	setp.eq.s32	%p22, %r401, %r3;
	and.pred  	%p23, %p21, %p22;
	setp.eq.s32	%p24, %r395, %r4;
	and.pred  	%p25, %p23, %p24;
	add.s32 	%r405, %r3702, 1;
	setp.lt.u32	%p26, %r405, %r413;
	and.pred  	%p27, %p25, %p26;
	@!%p27 bra 	BB8_14;
	bra.uni 	BB8_10;

BB8_10:
	mul.wide.u32 	%rd19, %r415, 4;
	add.s64 	%rd20, %rd6, %rd19;
	atom.global.add.u32 	%r3674, [%rd20], 1;
	setp.ne.s32	%p28, %r3674, 0;
	@%p28 bra 	BB8_14;

	atom.global.add.u32 	%r406, [%rd7], 1;
	setp.lt.u32	%p29, %r406, %r414;
	@%p29 bra 	BB8_13;
	bra.uni 	BB8_12;

BB8_13:
	mul.wide.u32 	%rd21, %r406, 24;
	mov.u32 	%r3676, 0;
	add.s64 	%rd22, %rd4, %rd21;
	st.global.v2.u32 	[%rd22+16], {%r3676, %r415};
	add.s32 	%r3683, %r3702, 1;
	st.global.v2.u32 	[%rd22+8], {%r3683, %r412};
	st.global.u64 	[%rd22], %rd1;
	bra.uni 	BB8_14;

BB8_12:
	atom.global.add.u32 	%r3675, [%rd7], -1;

BB8_14:
	setp.eq.s32	%p30, %r399, %r2;
	setp.eq.s32	%p31, %r392, %r5;
	and.pred  	%p32, %p30, %p31;
	setp.eq.s32	%p33, %r402, %r3;
	and.pred  	%p34, %p32, %p33;
	setp.eq.s32	%p35, %r396, %r4;
	and.pred  	%p36, %p34, %p35;
	add.s32 	%r407, %r3702, 2;
	setp.lt.u32	%p37, %r407, %r413;
	and.pred  	%p38, %p36, %p37;
	@!%p38 bra 	BB8_19;
	bra.uni 	BB8_15;

BB8_15:
	mul.wide.u32 	%rd23, %r415, 4;
	add.s64 	%rd24, %rd6, %rd23;
	atom.global.add.u32 	%r3677, [%rd24], 1;
	setp.ne.s32	%p39, %r3677, 0;
	@%p39 bra 	BB8_19;

	atom.global.add.u32 	%r408, [%rd7], 1;
	setp.lt.u32	%p40, %r408, %r414;
	@%p40 bra 	BB8_18;
	bra.uni 	BB8_17;

BB8_18:
	mul.wide.u32 	%rd25, %r408, 24;
	mov.u32 	%r3679, 0;
	add.s64 	%rd26, %rd4, %rd25;
	st.global.v2.u32 	[%rd26+16], {%r3679, %r415};
	add.s32 	%r3684, %r3702, 2;
	st.global.v2.u32 	[%rd26+8], {%r3684, %r412};
	st.global.u64 	[%rd26], %rd1;
	bra.uni 	BB8_19;

BB8_17:
	atom.global.add.u32 	%r3678, [%rd7], -1;

BB8_19:
	setp.eq.s32	%p41, %r400, %r2;
	setp.eq.s32	%p42, %r393, %r5;
	and.pred  	%p43, %p41, %p42;
	setp.eq.s32	%p44, %r403, %r3;
	and.pred  	%p45, %p43, %p44;
	setp.eq.s32	%p46, %r397, %r4;
	and.pred  	%p47, %p45, %p46;
	add.s32 	%r409, %r3702, 3;
	setp.lt.u32	%p48, %r409, %r413;
	and.pred  	%p49, %p47, %p48;
	@!%p49 bra 	BB8_24;
	bra.uni 	BB8_20;

BB8_20:
	mul.wide.u32 	%rd27, %r415, 4;
	add.s64 	%rd28, %rd6, %rd27;
	atom.global.add.u32 	%r3680, [%rd28], 1;
	setp.ne.s32	%p50, %r3680, 0;
	@%p50 bra 	BB8_24;

	atom.global.add.u32 	%r410, [%rd7], 1;
	setp.lt.u32	%p51, %r410, %r414;
	@%p51 bra 	BB8_23;
	bra.uni 	BB8_22;

BB8_23:
	mul.wide.u32 	%rd29, %r410, 24;
	mov.u32 	%r3682, 0;
	add.s64 	%rd30, %rd4, %rd29;
	st.global.v2.u32 	[%rd30+16], {%r3682, %r415};
	add.s32 	%r3685, %r3702, 3;
	st.global.v2.u32 	[%rd30+8], {%r3685, %r412};
	st.global.u64 	[%rd30], %rd1;
	bra.uni 	BB8_24;

BB8_22:
	atom.global.add.u32 	%r3681, [%rd7], -1;

BB8_24:
	add.s32 	%r3702, %r3702, 4;
	setp.lt.u32	%p52, %r3702, %r413;
	@%p52 bra 	BB8_3;

BB8_25:
	ret;
}


  