Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'keyboard_data' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/game.v:43]
WARNING: [VRFC 10-5021] port 'PS2C' is not connected on this instance [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sim_1/new/top_sim.v:40]
WARNING: [VRFC 10-5021] port 'keyboard_data' is not connected on this instance [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/top.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.VGA
Compiling module xil_defaultlib.tetris_logic
Compiling module xil_defaultlib.game
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.Mux4to1
Compiling module xil_defaultlib.Mux4to1b4
Compiling module xil_defaultlib.MyMC14495
Compiling module xil_defaultlib.Enabler
Compiling module xil_defaultlib.DispNum
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
