{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647324390987 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647324390987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 15 00:06:30 2022 " "Processing started: Tue Mar 15 00:06:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647324390987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647324390987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rest1 -c rest1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off rest1 -c rest1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647324390988 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647324391586 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647324391586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rest1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rest1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rest1std_logic-structural " "Found design unit 1: rest1std_logic-structural" {  } { { "rest1bit.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/rest1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647324407085 ""} { "Info" "ISGN_ENTITY_NAME" "1 rest1std_logic " "Found entity 1: rest1std_logic" {  } { { "rest1bit.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/rest1bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647324407085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647324407085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rest1bit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rest1bit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rest1std_logic_tb-arch " "Found design unit 1: rest1std_logic_tb-arch" {  } { { "rest1bit_tb.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/rest1bit_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647324407087 ""} { "Info" "ISGN_ENTITY_NAME" "1 rest1std_logic_tb " "Found entity 1: rest1std_logic_tb" {  } { { "rest1bit_tb.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/rest1bit_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647324407087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647324407087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rest4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rest4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rest4std_logic-structural " "Found design unit 1: rest4std_logic-structural" {  } { { "rest4bit.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/rest4bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647324407089 ""} { "Info" "ISGN_ENTITY_NAME" "1 rest4std_logic " "Found entity 1: rest4std_logic" {  } { { "rest4bit.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/rest4bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647324407089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647324407089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rest4bit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rest4bit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rest4std_logic_tb-arch " "Found design unit 1: rest4std_logic_tb-arch" {  } { { "rest4bit_tb.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/rest4bit_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647324407091 ""} { "Info" "ISGN_ENTITY_NAME" "1 rest4std_logic_tb " "Found entity 1: rest4std_logic_tb" {  } { { "rest4bit_tb.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/rest4bit_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647324407091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647324407091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoBCD-arch " "Found design unit 1: decoBCD-arch" {  } { { "decoBCD.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/decoBCD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647324407093 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoBCD " "Found entity 1: decoBCD" {  } { { "decoBCD.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/decoBCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647324407093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647324407093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD7seg-arch " "Found design unit 1: BCD7seg-arch" {  } { { "BCD7seg.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/BCD7seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647324407095 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD7seg " "Found entity 1: BCD7seg" {  } { { "BCD7seg.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/BCD7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647324407095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647324407095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-structural " "Found design unit 1: main-structural" {  } { { "main.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/main.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647324407097 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/main.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647324407097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647324407097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complemento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file complemento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 complemento-arch " "Found design unit 1: complemento-arch" {  } { { "complemento.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/complemento.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647324407099 ""} { "Info" "ISGN_ENTITY_NAME" "1 complemento " "Found entity 1: complemento" {  } { { "complemento.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/complemento.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647324407099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647324407099 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647324407146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rest4std_logic rest4std_logic:rest4 " "Elaborating entity \"rest4std_logic\" for hierarchy \"rest4std_logic:rest4\"" {  } { { "main.vhd" "rest4" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/main.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647324407148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rest1std_logic rest4std_logic:rest4\|rest1std_logic:rest0 " "Elaborating entity \"rest1std_logic\" for hierarchy \"rest4std_logic:rest4\|rest1std_logic:rest0\"" {  } { { "rest4bit.vhd" "rest0" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/rest4bit.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647324407150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complemento complemento:compA2 " "Elaborating entity \"complemento\" for hierarchy \"complemento:compA2\"" {  } { { "main.vhd" "compA2" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/main.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647324407152 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "borrowOut complemento.vhd(27) " "VHDL Process Statement warning at complemento.vhd(27): signal \"borrowOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "complemento.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/complemento.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647324407156 "|main|complemento:compA2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restaAux1 complemento.vhd(29) " "VHDL Process Statement warning at complemento.vhd(29): signal \"restaAux1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "complemento.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/complemento.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647324407156 "|main|complemento:compA2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restaAux complemento.vhd(30) " "VHDL Process Statement warning at complemento.vhd(30): signal \"restaAux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "complemento.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/complemento.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647324407156 "|main|complemento:compA2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restaAux complemento.vhd(31) " "VHDL Process Statement warning at complemento.vhd(31): signal \"restaAux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "complemento.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/complemento.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647324407156 "|main|complemento:compA2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "borrowOut complemento.vhd(32) " "VHDL Process Statement warning at complemento.vhd(32): signal \"borrowOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "complemento.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/complemento.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647324407158 "|main|complemento:compA2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restaAux complemento.vhd(32) " "VHDL Process Statement warning at complemento.vhd(32): signal \"restaAux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "complemento.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/complemento.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647324407159 "|main|complemento:compA2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restaAux1 complemento.vhd(35) " "VHDL Process Statement warning at complemento.vhd(35): signal \"restaAux1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "complemento.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/complemento.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647324407159 "|main|complemento:compA2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "restaAux complemento.vhd(20) " "VHDL Process Statement warning at complemento.vhd(20): inferring latch(es) for signal or variable \"restaAux\", which holds its previous value in one or more paths through the process" {  } { { "complemento.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/complemento.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647324407159 "|main|complemento:compA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restaAux\[0\] complemento.vhd(20) " "Inferred latch for \"restaAux\[0\]\" at complemento.vhd(20)" {  } { { "complemento.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/complemento.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647324407159 "|main|complemento:compA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restaAux\[1\] complemento.vhd(20) " "Inferred latch for \"restaAux\[1\]\" at complemento.vhd(20)" {  } { { "complemento.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/complemento.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647324407159 "|main|complemento:compA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restaAux\[2\] complemento.vhd(20) " "Inferred latch for \"restaAux\[2\]\" at complemento.vhd(20)" {  } { { "complemento.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/complemento.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647324407159 "|main|complemento:compA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restaAux\[3\] complemento.vhd(20) " "Inferred latch for \"restaAux\[3\]\" at complemento.vhd(20)" {  } { { "complemento.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/complemento.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647324407159 "|main|complemento:compA2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoBCD decoBCD:decoBCDD " "Elaborating entity \"decoBCD\" for hierarchy \"decoBCD:decoBCDD\"" {  } { { "main.vhd" "decoBCDD" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/main.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647324407169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD7seg BCD7seg:BCD7seg1 " "Elaborating entity \"BCD7seg\" for hierarchy \"BCD7seg:BCD7seg1\"" {  } { { "main.vhd" "BCD7seg1" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/main.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647324407171 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Display2\[0\] VCC " "Pin \"Display2\[0\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/main.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647324407926 "|main|Display2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display2\[4\] GND " "Pin \"Display2\[4\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/main.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647324407926 "|main|Display2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display2\[5\] GND " "Pin \"Display2\[5\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/main.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647324407926 "|main|Display2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display3\[1\] VCC " "Pin \"Display3\[1\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/main.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647324407926 "|main|Display3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display3\[2\] VCC " "Pin \"Display3\[2\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/main.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647324407926 "|main|Display3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display3\[3\] VCC " "Pin \"Display3\[3\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/main.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647324407926 "|main|Display3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display3\[4\] VCC " "Pin \"Display3\[4\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/main.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647324407926 "|main|Display3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display3\[5\] VCC " "Pin \"Display3\[5\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/main.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647324407926 "|main|Display3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display3\[6\] VCC " "Pin \"Display3\[6\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/USUARIO/Desktop/Laboratorio2/Experimento2/main.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647324407926 "|main|Display3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1647324407926 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1647324408038 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647324408776 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647324408776 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647324408830 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647324408830 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647324408830 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647324408830 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647324408859 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 15 00:06:48 2022 " "Processing ended: Tue Mar 15 00:06:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647324408859 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647324408859 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647324408859 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647324408859 ""}
