<stg><name>matrix2axi</name>


<trans_list>

<trans id="62" from="1" to="2">
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="2" to="3">
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="3" to="4">
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="4" to="5">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="5" to="6">
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="6" to="7">
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="7" to="8">
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="8" to="9">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %state_data_V_addr = getelementptr [16 x i8]* %state_data_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="state_data_V_addr"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %state_data_V_addr_31 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="state_data_V_addr_31"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="4">
<![CDATA[
:17  %state_data_V_load = load i8* %state_data_V_addr, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="4">
<![CDATA[
:18  %state_data_V_load_31 = load i8* %state_data_V_addr_31, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_31"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %state_data_V_addr_32 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="state_data_V_addr_32"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %state_data_V_addr_33 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="state_data_V_addr_33"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="4">
<![CDATA[
:17  %state_data_V_load = load i8* %state_data_V_addr, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="4">
<![CDATA[
:18  %state_data_V_load_31 = load i8* %state_data_V_addr_31, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_31"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="4">
<![CDATA[
:19  %state_data_V_load_32 = load i8* %state_data_V_addr_32, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_32"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="4">
<![CDATA[
:20  %state_data_V_load_33 = load i8* %state_data_V_addr_33, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_33"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %state_data_V_addr_34 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="state_data_V_addr_34"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %state_data_V_addr_35 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="state_data_V_addr_35"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="4">
<![CDATA[
:19  %state_data_V_load_32 = load i8* %state_data_V_addr_32, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_32"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="4">
<![CDATA[
:20  %state_data_V_load_33 = load i8* %state_data_V_addr_33, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_33"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="4">
<![CDATA[
:21  %state_data_V_load_34 = load i8* %state_data_V_addr_34, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_34"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="4">
<![CDATA[
:22  %state_data_V_load_35 = load i8* %state_data_V_addr_35, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_35"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %state_data_V_addr_36 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="state_data_V_addr_36"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %state_data_V_addr_37 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="state_data_V_addr_37"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="4">
<![CDATA[
:21  %state_data_V_load_34 = load i8* %state_data_V_addr_34, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_34"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="4">
<![CDATA[
:22  %state_data_V_load_35 = load i8* %state_data_V_addr_35, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_35"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="4">
<![CDATA[
:23  %state_data_V_load_36 = load i8* %state_data_V_addr_36, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_36"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="4">
<![CDATA[
:24  %state_data_V_load_37 = load i8* %state_data_V_addr_37, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_37"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %state_data_V_addr_38 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="state_data_V_addr_38"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %state_data_V_addr_39 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="state_data_V_addr_39"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="4">
<![CDATA[
:23  %state_data_V_load_36 = load i8* %state_data_V_addr_36, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_36"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="4">
<![CDATA[
:24  %state_data_V_load_37 = load i8* %state_data_V_addr_37, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_37"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="4">
<![CDATA[
:25  %state_data_V_load_38 = load i8* %state_data_V_addr_38, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_38"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="4">
<![CDATA[
:26  %state_data_V_load_39 = load i8* %state_data_V_addr_39, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_39"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="38" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %state_data_V_addr_40 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="state_data_V_addr_40"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %state_data_V_addr_41 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="state_data_V_addr_41"/></StgValue>
</operation>

<operation id="40" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="4">
<![CDATA[
:25  %state_data_V_load_38 = load i8* %state_data_V_addr_38, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_38"/></StgValue>
</operation>

<operation id="41" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="4">
<![CDATA[
:26  %state_data_V_load_39 = load i8* %state_data_V_addr_39, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_39"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="4">
<![CDATA[
:27  %state_data_V_load_40 = load i8* %state_data_V_addr_40, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_40"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="4">
<![CDATA[
:28  %state_data_V_load_41 = load i8* %state_data_V_addr_41, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_41"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="44" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %state_data_V_addr_42 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="state_data_V_addr_42"/></StgValue>
</operation>

<operation id="45" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %state_data_V_addr_43 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="state_data_V_addr_43"/></StgValue>
</operation>

<operation id="46" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="4">
<![CDATA[
:27  %state_data_V_load_40 = load i8* %state_data_V_addr_40, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_40"/></StgValue>
</operation>

<operation id="47" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="4">
<![CDATA[
:28  %state_data_V_load_41 = load i8* %state_data_V_addr_41, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_41"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="4">
<![CDATA[
:29  %state_data_V_load_42 = load i8* %state_data_V_addr_42, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_42"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="4">
<![CDATA[
:30  %state_data_V_load_43 = load i8* %state_data_V_addr_43, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_43"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="50" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %state_data_V_addr_44 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="state_data_V_addr_44"/></StgValue>
</operation>

<operation id="51" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %state_data_V_addr_45 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="state_data_V_addr_45"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="4">
<![CDATA[
:29  %state_data_V_load_42 = load i8* %state_data_V_addr_42, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_42"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="4">
<![CDATA[
:30  %state_data_V_load_43 = load i8* %state_data_V_addr_43, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_43"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="4">
<![CDATA[
:31  %state_data_V_load_44 = load i8* %state_data_V_addr_44, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_44"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="4">
<![CDATA[
:32  %state_data_V_load_45 = load i8* %state_data_V_addr_45, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_45"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="56" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="16" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecInterface(i128* %stream_out_V_data_V, i16* %stream_out_V_keep_V, i16* %stream_out_V_strb_V, i1* %stream_out_V_user_V, i1* %stream_out_V_last_V, i1* %stream_out_V_id_V, i1* %stream_out_V_dest_V, [5 x i8]* @p_str17, i32 0, i32 0, [5 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="4">
<![CDATA[
:31  %state_data_V_load_44 = load i8* %state_data_V_addr_44, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_44"/></StgValue>
</operation>

<operation id="58" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="4">
<![CDATA[
:32  %state_data_V_load_45 = load i8* %state_data_V_addr_45, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_45"/></StgValue>
</operation>

<operation id="59" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="128" op_0_bw="128" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8">
<![CDATA[
:33  %tmp_data_V = call i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8(i8 %state_data_V_load, i8 %state_data_V_load_31, i8 %state_data_V_load_32, i8 %state_data_V_load_33, i8 %state_data_V_load_34, i8 %state_data_V_load_35, i8 %state_data_V_load_36, i8 %state_data_V_load_37, i8 %state_data_V_load_38, i8 %state_data_V_load_39, i8 %state_data_V_load_40, i8 %state_data_V_load_41, i8 %state_data_V_load_42, i8 %state_data_V_load_43, i8 %state_data_V_load_44, i8 %state_data_V_load_45)

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="60" st_id="9" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="16" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="128" op_9_bw="16" op_10_bw="16" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
:34  call void @_ssdm_op_Write.axis.volatile.i128P.i16P.i16P.i1P.i1P.i1P.i1P(i128* %stream_out_V_data_V, i16* %stream_out_V_keep_V, i16* %stream_out_V_strb_V, i1* %stream_out_V_user_V, i1* %stream_out_V_last_V, i1* %stream_out_V_id_V, i1* %stream_out_V_dest_V, i128 %tmp_data_V, i16 -1, i16 undef, i1 undef, i1 true, i1 undef, i1 undef)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0">
<![CDATA[
:35  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="70" name="state_data_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="state_data_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="71" name="stream_out_V_data_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="stream_out_V_data_V"/></StgValue>
</port>
<port id="72" name="stream_out_V_keep_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="stream_out_V_keep_V"/></StgValue>
</port>
<port id="73" name="stream_out_V_strb_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="stream_out_V_strb_V"/></StgValue>
</port>
<port id="74" name="stream_out_V_user_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="stream_out_V_user_V"/></StgValue>
</port>
<port id="75" name="stream_out_V_last_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="stream_out_V_last_V"/></StgValue>
</port>
<port id="76" name="stream_out_V_id_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="stream_out_V_id_V"/></StgValue>
</port>
<port id="77" name="stream_out_V_dest_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="stream_out_V_dest_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="78" from="state_data_V" to="state_data_V_addr" fromId="70" toId="10">
</dataflow>
<dataflow id="80" from="StgValue_79" to="state_data_V_addr" fromId="79" toId="10">
</dataflow>
<dataflow id="81" from="StgValue_79" to="state_data_V_addr" fromId="79" toId="10">
</dataflow>
<dataflow id="82" from="state_data_V" to="state_data_V_addr_31" fromId="70" toId="11">
</dataflow>
<dataflow id="83" from="StgValue_79" to="state_data_V_addr_31" fromId="79" toId="11">
</dataflow>
<dataflow id="85" from="StgValue_84" to="state_data_V_addr_31" fromId="84" toId="11">
</dataflow>
<dataflow id="86" from="state_data_V_addr" to="state_data_V_load" fromId="10" toId="12">
</dataflow>
<dataflow id="87" from="state_data_V_addr_31" to="state_data_V_load_31" fromId="11" toId="13">
</dataflow>
<dataflow id="88" from="state_data_V" to="state_data_V_addr_32" fromId="70" toId="14">
</dataflow>
<dataflow id="89" from="StgValue_79" to="state_data_V_addr_32" fromId="79" toId="14">
</dataflow>
<dataflow id="91" from="StgValue_90" to="state_data_V_addr_32" fromId="90" toId="14">
</dataflow>
<dataflow id="92" from="state_data_V" to="state_data_V_addr_33" fromId="70" toId="15">
</dataflow>
<dataflow id="93" from="StgValue_79" to="state_data_V_addr_33" fromId="79" toId="15">
</dataflow>
<dataflow id="95" from="StgValue_94" to="state_data_V_addr_33" fromId="94" toId="15">
</dataflow>
<dataflow id="96" from="state_data_V_addr" to="state_data_V_load" fromId="10" toId="16">
</dataflow>
<dataflow id="97" from="state_data_V_addr_31" to="state_data_V_load_31" fromId="11" toId="17">
</dataflow>
<dataflow id="98" from="state_data_V_addr_32" to="state_data_V_load_32" fromId="14" toId="18">
</dataflow>
<dataflow id="99" from="state_data_V_addr_33" to="state_data_V_load_33" fromId="15" toId="19">
</dataflow>
<dataflow id="100" from="state_data_V" to="state_data_V_addr_34" fromId="70" toId="20">
</dataflow>
<dataflow id="101" from="StgValue_79" to="state_data_V_addr_34" fromId="79" toId="20">
</dataflow>
<dataflow id="103" from="StgValue_102" to="state_data_V_addr_34" fromId="102" toId="20">
</dataflow>
<dataflow id="104" from="state_data_V" to="state_data_V_addr_35" fromId="70" toId="21">
</dataflow>
<dataflow id="105" from="StgValue_79" to="state_data_V_addr_35" fromId="79" toId="21">
</dataflow>
<dataflow id="107" from="StgValue_106" to="state_data_V_addr_35" fromId="106" toId="21">
</dataflow>
<dataflow id="108" from="state_data_V_addr_32" to="state_data_V_load_32" fromId="14" toId="22">
</dataflow>
<dataflow id="109" from="state_data_V_addr_33" to="state_data_V_load_33" fromId="15" toId="23">
</dataflow>
<dataflow id="110" from="state_data_V_addr_34" to="state_data_V_load_34" fromId="20" toId="24">
</dataflow>
<dataflow id="111" from="state_data_V_addr_35" to="state_data_V_load_35" fromId="21" toId="25">
</dataflow>
<dataflow id="112" from="state_data_V" to="state_data_V_addr_36" fromId="70" toId="26">
</dataflow>
<dataflow id="113" from="StgValue_79" to="state_data_V_addr_36" fromId="79" toId="26">
</dataflow>
<dataflow id="115" from="StgValue_114" to="state_data_V_addr_36" fromId="114" toId="26">
</dataflow>
<dataflow id="116" from="state_data_V" to="state_data_V_addr_37" fromId="70" toId="27">
</dataflow>
<dataflow id="117" from="StgValue_79" to="state_data_V_addr_37" fromId="79" toId="27">
</dataflow>
<dataflow id="119" from="StgValue_118" to="state_data_V_addr_37" fromId="118" toId="27">
</dataflow>
<dataflow id="120" from="state_data_V_addr_34" to="state_data_V_load_34" fromId="20" toId="28">
</dataflow>
<dataflow id="121" from="state_data_V_addr_35" to="state_data_V_load_35" fromId="21" toId="29">
</dataflow>
<dataflow id="122" from="state_data_V_addr_36" to="state_data_V_load_36" fromId="26" toId="30">
</dataflow>
<dataflow id="123" from="state_data_V_addr_37" to="state_data_V_load_37" fromId="27" toId="31">
</dataflow>
<dataflow id="124" from="state_data_V" to="state_data_V_addr_38" fromId="70" toId="32">
</dataflow>
<dataflow id="125" from="StgValue_79" to="state_data_V_addr_38" fromId="79" toId="32">
</dataflow>
<dataflow id="127" from="StgValue_126" to="state_data_V_addr_38" fromId="126" toId="32">
</dataflow>
<dataflow id="128" from="state_data_V" to="state_data_V_addr_39" fromId="70" toId="33">
</dataflow>
<dataflow id="129" from="StgValue_79" to="state_data_V_addr_39" fromId="79" toId="33">
</dataflow>
<dataflow id="131" from="StgValue_130" to="state_data_V_addr_39" fromId="130" toId="33">
</dataflow>
<dataflow id="132" from="state_data_V_addr_36" to="state_data_V_load_36" fromId="26" toId="34">
</dataflow>
<dataflow id="133" from="state_data_V_addr_37" to="state_data_V_load_37" fromId="27" toId="35">
</dataflow>
<dataflow id="134" from="state_data_V_addr_38" to="state_data_V_load_38" fromId="32" toId="36">
</dataflow>
<dataflow id="135" from="state_data_V_addr_39" to="state_data_V_load_39" fromId="33" toId="37">
</dataflow>
<dataflow id="136" from="state_data_V" to="state_data_V_addr_40" fromId="70" toId="38">
</dataflow>
<dataflow id="137" from="StgValue_79" to="state_data_V_addr_40" fromId="79" toId="38">
</dataflow>
<dataflow id="139" from="StgValue_138" to="state_data_V_addr_40" fromId="138" toId="38">
</dataflow>
<dataflow id="140" from="state_data_V" to="state_data_V_addr_41" fromId="70" toId="39">
</dataflow>
<dataflow id="141" from="StgValue_79" to="state_data_V_addr_41" fromId="79" toId="39">
</dataflow>
<dataflow id="143" from="StgValue_142" to="state_data_V_addr_41" fromId="142" toId="39">
</dataflow>
<dataflow id="144" from="state_data_V_addr_38" to="state_data_V_load_38" fromId="32" toId="40">
</dataflow>
<dataflow id="145" from="state_data_V_addr_39" to="state_data_V_load_39" fromId="33" toId="41">
</dataflow>
<dataflow id="146" from="state_data_V_addr_40" to="state_data_V_load_40" fromId="38" toId="42">
</dataflow>
<dataflow id="147" from="state_data_V_addr_41" to="state_data_V_load_41" fromId="39" toId="43">
</dataflow>
<dataflow id="148" from="state_data_V" to="state_data_V_addr_42" fromId="70" toId="44">
</dataflow>
<dataflow id="149" from="StgValue_79" to="state_data_V_addr_42" fromId="79" toId="44">
</dataflow>
<dataflow id="151" from="StgValue_150" to="state_data_V_addr_42" fromId="150" toId="44">
</dataflow>
<dataflow id="152" from="state_data_V" to="state_data_V_addr_43" fromId="70" toId="45">
</dataflow>
<dataflow id="153" from="StgValue_79" to="state_data_V_addr_43" fromId="79" toId="45">
</dataflow>
<dataflow id="155" from="StgValue_154" to="state_data_V_addr_43" fromId="154" toId="45">
</dataflow>
<dataflow id="156" from="state_data_V_addr_40" to="state_data_V_load_40" fromId="38" toId="46">
</dataflow>
<dataflow id="157" from="state_data_V_addr_41" to="state_data_V_load_41" fromId="39" toId="47">
</dataflow>
<dataflow id="158" from="state_data_V_addr_42" to="state_data_V_load_42" fromId="44" toId="48">
</dataflow>
<dataflow id="159" from="state_data_V_addr_43" to="state_data_V_load_43" fromId="45" toId="49">
</dataflow>
<dataflow id="160" from="state_data_V" to="state_data_V_addr_44" fromId="70" toId="50">
</dataflow>
<dataflow id="161" from="StgValue_79" to="state_data_V_addr_44" fromId="79" toId="50">
</dataflow>
<dataflow id="163" from="StgValue_162" to="state_data_V_addr_44" fromId="162" toId="50">
</dataflow>
<dataflow id="164" from="state_data_V" to="state_data_V_addr_45" fromId="70" toId="51">
</dataflow>
<dataflow id="165" from="StgValue_79" to="state_data_V_addr_45" fromId="79" toId="51">
</dataflow>
<dataflow id="167" from="StgValue_166" to="state_data_V_addr_45" fromId="166" toId="51">
</dataflow>
<dataflow id="168" from="state_data_V_addr_42" to="state_data_V_load_42" fromId="44" toId="52">
</dataflow>
<dataflow id="169" from="state_data_V_addr_43" to="state_data_V_load_43" fromId="45" toId="53">
</dataflow>
<dataflow id="170" from="state_data_V_addr_44" to="state_data_V_load_44" fromId="50" toId="54">
</dataflow>
<dataflow id="171" from="state_data_V_addr_45" to="state_data_V_load_45" fromId="51" toId="55">
</dataflow>
<dataflow id="173" from="_ssdm_op_SpecInterface" to="StgValue_56" fromId="172" toId="56">
</dataflow>
<dataflow id="174" from="stream_out_V_data_V" to="StgValue_56" fromId="71" toId="56">
</dataflow>
<dataflow id="175" from="stream_out_V_keep_V" to="StgValue_56" fromId="72" toId="56">
</dataflow>
<dataflow id="176" from="stream_out_V_strb_V" to="StgValue_56" fromId="73" toId="56">
</dataflow>
<dataflow id="177" from="stream_out_V_user_V" to="StgValue_56" fromId="74" toId="56">
</dataflow>
<dataflow id="178" from="stream_out_V_last_V" to="StgValue_56" fromId="75" toId="56">
</dataflow>
<dataflow id="179" from="stream_out_V_id_V" to="StgValue_56" fromId="76" toId="56">
</dataflow>
<dataflow id="180" from="stream_out_V_dest_V" to="StgValue_56" fromId="77" toId="56">
</dataflow>
<dataflow id="182" from="p_str17" to="StgValue_56" fromId="181" toId="56">
</dataflow>
<dataflow id="184" from="StgValue_183" to="StgValue_56" fromId="183" toId="56">
</dataflow>
<dataflow id="185" from="StgValue_183" to="StgValue_56" fromId="183" toId="56">
</dataflow>
<dataflow id="187" from="p_str18" to="StgValue_56" fromId="186" toId="56">
</dataflow>
<dataflow id="188" from="StgValue_183" to="StgValue_56" fromId="183" toId="56">
</dataflow>
<dataflow id="189" from="StgValue_183" to="StgValue_56" fromId="183" toId="56">
</dataflow>
<dataflow id="191" from="p_str5" to="StgValue_56" fromId="190" toId="56">
</dataflow>
<dataflow id="192" from="p_str5" to="StgValue_56" fromId="190" toId="56">
</dataflow>
<dataflow id="193" from="p_str5" to="StgValue_56" fromId="190" toId="56">
</dataflow>
<dataflow id="194" from="StgValue_183" to="StgValue_56" fromId="183" toId="56">
</dataflow>
<dataflow id="195" from="StgValue_183" to="StgValue_56" fromId="183" toId="56">
</dataflow>
<dataflow id="196" from="StgValue_183" to="StgValue_56" fromId="183" toId="56">
</dataflow>
<dataflow id="197" from="StgValue_183" to="StgValue_56" fromId="183" toId="56">
</dataflow>
<dataflow id="198" from="p_str5" to="StgValue_56" fromId="190" toId="56">
</dataflow>
<dataflow id="199" from="p_str5" to="StgValue_56" fromId="190" toId="56">
</dataflow>
<dataflow id="200" from="state_data_V_addr_44" to="state_data_V_load_44" fromId="50" toId="57">
</dataflow>
<dataflow id="201" from="state_data_V_addr_45" to="state_data_V_load_45" fromId="51" toId="58">
</dataflow>
<dataflow id="203" from="_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8" to="tmp_data_V" fromId="202" toId="59">
</dataflow>
<dataflow id="204" from="state_data_V_load" to="tmp_data_V" fromId="16" toId="59">
</dataflow>
<dataflow id="205" from="state_data_V_load_31" to="tmp_data_V" fromId="17" toId="59">
</dataflow>
<dataflow id="206" from="state_data_V_load_32" to="tmp_data_V" fromId="22" toId="59">
</dataflow>
<dataflow id="207" from="state_data_V_load_33" to="tmp_data_V" fromId="23" toId="59">
</dataflow>
<dataflow id="208" from="state_data_V_load_34" to="tmp_data_V" fromId="28" toId="59">
</dataflow>
<dataflow id="209" from="state_data_V_load_35" to="tmp_data_V" fromId="29" toId="59">
</dataflow>
<dataflow id="210" from="state_data_V_load_36" to="tmp_data_V" fromId="34" toId="59">
</dataflow>
<dataflow id="211" from="state_data_V_load_37" to="tmp_data_V" fromId="35" toId="59">
</dataflow>
<dataflow id="212" from="state_data_V_load_38" to="tmp_data_V" fromId="40" toId="59">
</dataflow>
<dataflow id="213" from="state_data_V_load_39" to="tmp_data_V" fromId="41" toId="59">
</dataflow>
<dataflow id="214" from="state_data_V_load_40" to="tmp_data_V" fromId="46" toId="59">
</dataflow>
<dataflow id="215" from="state_data_V_load_41" to="tmp_data_V" fromId="47" toId="59">
</dataflow>
<dataflow id="216" from="state_data_V_load_42" to="tmp_data_V" fromId="52" toId="59">
</dataflow>
<dataflow id="217" from="state_data_V_load_43" to="tmp_data_V" fromId="53" toId="59">
</dataflow>
<dataflow id="218" from="state_data_V_load_44" to="tmp_data_V" fromId="57" toId="59">
</dataflow>
<dataflow id="219" from="state_data_V_load_45" to="tmp_data_V" fromId="58" toId="59">
</dataflow>
<dataflow id="221" from="_ssdm_op_Write.axis.volatile.i128P.i16P.i16P.i1P.i1P.i1P.i1P" to="StgValue_60" fromId="220" toId="60">
</dataflow>
<dataflow id="222" from="stream_out_V_data_V" to="StgValue_60" fromId="71" toId="60">
</dataflow>
<dataflow id="223" from="stream_out_V_keep_V" to="StgValue_60" fromId="72" toId="60">
</dataflow>
<dataflow id="224" from="stream_out_V_strb_V" to="StgValue_60" fromId="73" toId="60">
</dataflow>
<dataflow id="225" from="stream_out_V_user_V" to="StgValue_60" fromId="74" toId="60">
</dataflow>
<dataflow id="226" from="stream_out_V_last_V" to="StgValue_60" fromId="75" toId="60">
</dataflow>
<dataflow id="227" from="stream_out_V_id_V" to="StgValue_60" fromId="76" toId="60">
</dataflow>
<dataflow id="228" from="stream_out_V_dest_V" to="StgValue_60" fromId="77" toId="60">
</dataflow>
<dataflow id="229" from="tmp_data_V" to="StgValue_60" fromId="59" toId="60">
</dataflow>
<dataflow id="231" from="StgValue_230" to="StgValue_60" fromId="230" toId="60">
</dataflow>
<dataflow id="233" from="StgValue_232" to="StgValue_60" fromId="232" toId="60">
</dataflow>
<dataflow id="235" from="StgValue_234" to="StgValue_60" fromId="234" toId="60">
</dataflow>
<dataflow id="237" from="StgValue_236" to="StgValue_60" fromId="236" toId="60">
</dataflow>
<dataflow id="238" from="StgValue_234" to="StgValue_60" fromId="234" toId="60">
</dataflow>
<dataflow id="239" from="StgValue_234" to="StgValue_60" fromId="234" toId="60">
</dataflow>
</dataflows>


</stg>
