set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
    {{"Slow Model"} {Circuit_async.vho Circuit_async_vhd.sdo}}
}
