
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: detector_in[1] (input port clocked by __VIRTUAL_CLK__)
Endpoint: phase_map_out[1] (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
                      0.017108    0.008090    2.008090 v detector_in[1] (in)
     1    0.002443                                       detector_in[1] (net)
                      0.017108    0.000000    2.008090 v input2/A (sky130_fd_sc_hd__buf_1)
                      0.095381    0.174751    2.182841 v input2/X (sky130_fd_sc_hd__buf_1)
     2    0.007200                                       net2 (net)
                      0.095381    0.000131    2.182972 v _4_/B (sky130_fd_sc_hd__or2_1)
                      0.092147    0.455001    2.637973 v _4_/X (sky130_fd_sc_hd__or2_1)
     1    0.002142                                       _1_ (net)
                      0.092147    0.000009    2.637982 v _5_/A (sky130_fd_sc_hd__clkbuf_1)
                      0.049826    0.169759    2.807741 v _5_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.002743                                       net4 (net)
                      0.049826    0.000032    2.807773 v output4/A (sky130_fd_sc_hd__buf_2)
                      0.164920    0.334912    3.142685 v output4/X (sky130_fd_sc_hd__buf_2)
     1    0.034043                                       phase_map_out[1] (net)
                      0.164921    0.000223    3.142908 v phase_map_out[1] (out)
                                              3.142908   data arrival time

                      0.000000   10.000000   10.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -3.142908   data arrival time
---------------------------------------------------------------------------------------------
                                              4.607092   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ss_100C_1v60 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
