vsim work.tb_led_shift_reg
# vsim work.tb_led_shift_reg 
# Start time: 20:28:40 on Nov 26,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_led_shift_reg(tb_led_shift_reg_arch)
# Loading work.led_shift_reg(led_shift_reg_arch)
quit -sim
# End time: 20:28:50 on Nov 26,2017, Elapsed time: 0:00:10
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/tb/tb_LED_shift_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:29:13 on Nov 26,2017
# vcom -reportprogress 300 -work work /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/tb/tb_LED_shift_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_LED_shift_reg
# -- Compiling architecture tb_LED_shift_reg_arch of tb_LED_shift_reg
# -- Loading entity LED_shift_reg
# End time: 20:29:13 on Nov 26,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:29:13 on Nov 26,2017
# vcom -reportprogress 300 -work work /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LED_shift_reg
# -- Compiling architecture LED_shift_reg_arch of LED_shift_reg
# ** Error: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd(41): (vcom-1136) Unknown identifier "flush".
# ** Error: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd(41): Expression is not a signal.
# ** Error: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd(41): (vcom-1136) Unknown identifier "Qclap_detected".
# ** Error: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd(41): Expression is not a signal.
# ** Error: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd(44): (vcom-1136) Unknown identifier "flush".
# ** Error: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd(44): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd(44): Type error resolving infix expression "or" as type std.STANDARD.BOOLEAN.
# ** Error: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd(48): (vcom-1136) Unknown identifier "load".
# ** Error: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd(48): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Warning: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd(49): (vcom-1246) Range 15 to 1 is null.
# ** Error: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd(49): (vcom-1136) Unknown identifier "in_val".
# ** Error: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd(49): Bad right hand side (infix expression) in variable assignment.
# ** Error: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd(51): Illegal target for signal assignment.
# ** Error: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd(51): (vcom-1136) Unknown identifier "data_out".
# ** Error: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd(56): VHDL Compiler exiting
# End time: 20:29:13 on Nov 26,2017, Elapsed time: 0:00:00
# Errors: 14, Warnings: 1
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:29:20 on Nov 26,2017
# vcom -reportprogress 300 -work work /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LED_shift_reg
# -- Compiling architecture LED_shift_reg_arch of LED_shift_reg
# ** Error: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd(41): (vcom-1136) Unknown identifier "flush".
# ** Error: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd(41): Expression is not a signal.
# ** Error: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd(41): (vcom-1136) Unknown identifier "Qclap_detected".
# ** Error: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd(41): Expression is not a signal.
# ** Error: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd(44): (vcom-1136) Unknown identifier "flush".
# ** Error: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd(44): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd(44): Type error resolving infix expression "or" as type std.STANDARD.BOOLEAN.
# ** Error: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd(48): (vcom-1136) Unknown identifier "load".
# ** Error: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd(48): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Warning: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd(49): (vcom-1246) Range 15 to 1 is null.
# ** Error: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd(49): (vcom-1136) Unknown identifier "in_val".
# ** Error: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd(49): Bad right hand side (infix expression) in variable assignment.
# ** Error: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd(51): Illegal target for signal assignment.
# ** Error: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd(51): (vcom-1136) Unknown identifier "data_out".
# ** Error: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd(56): VHDL Compiler exiting
# End time: 20:29:20 on Nov 26,2017, Elapsed time: 0:00:00
# Errors: 14, Warnings: 1
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:30:17 on Nov 26,2017
# vcom -reportprogress 300 -work work /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LED_shift_reg
# -- Compiling architecture LED_shift_reg_arch of LED_shift_reg
# End time: 20:30:17 on Nov 26,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/tb/tb_LED_shift_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:30:21 on Nov 26,2017
# vcom -reportprogress 300 -work work /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/tb/tb_LED_shift_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_LED_shift_reg
# -- Compiling architecture tb_LED_shift_reg_arch of tb_LED_shift_reg
# -- Loading entity LED_shift_reg
# End time: 20:30:21 on Nov 26,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_led_shift_reg
# vsim work.tb_led_shift_reg 
# Start time: 20:30:26 on Nov 26,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_led_shift_reg(tb_led_shift_reg_arch)
# Loading work.led_shift_reg(led_shift_reg_arch)
run -a
# ** Failure: 
# 
# **** Test Completed ****
# 
#    Time: 410 ns  Iteration: 0  Process: /tb_led_shift_reg/line__44 File: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/tb/tb_LED_shift_reg.vhd
# Break in Process line__44 at /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/tb/tb_LED_shift_reg.vhd line 102
add wave -position insertpoint  \
sim:/tb_led_shift_reg/clk \
sim:/tb_led_shift_reg/reset \
sim:/tb_led_shift_reg/clap_detected \
sim:/tb_led_shift_reg/pattern_finished \
sim:/tb_led_shift_reg/leds
run -a
# ** Failure: 
# 
# **** Test Completed ****
# 
#    Time: 820 ns  Iteration: 0  Process: /tb_led_shift_reg/line__44 File: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/tb/tb_LED_shift_reg.vhd
# Break in Process line__44 at /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/tb/tb_LED_shift_reg.vhd line 102
radix binary
# binary
run -a
# ** Failure: 
# 
# **** Test Completed ****
# 
#    Time: 1230 ns  Iteration: 0  Process: /tb_led_shift_reg/line__44 File: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/tb/tb_LED_shift_reg.vhd
# Break in Process line__44 at /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/tb/tb_LED_shift_reg.vhd line 102
restart -f
run -a
# ** Failure: 
# 
# **** Test Completed ****
# 
#    Time: 410 ns  Iteration: 0  Process: /tb_led_shift_reg/line__44 File: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/tb/tb_LED_shift_reg.vhd
# Break in Process line__44 at /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/tb/tb_LED_shift_reg.vhd line 102
quit -sim
# End time: 20:32:47 on Nov 26,2017, Elapsed time: 0:02:21
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:37:22 on Nov 26,2017
# vcom -reportprogress 300 -work work /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LED_shift_reg
# -- Compiling architecture LED_shift_reg_arch of LED_shift_reg
# ** Error: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd(30): near "led_complete_buffer": (vcom-1576) expecting BEGIN.
# End time: 20:37:22 on Nov 26,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:37:51 on Nov 26,2017
# vcom -reportprogress 300 -work work /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LED_shift_reg
# -- Compiling architecture LED_shift_reg_arch of LED_shift_reg
# End time: 20:37:51 on Nov 26,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:38:56 on Nov 26,2017
# vcom -reportprogress 300 -work work /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LED_shift_reg
# -- Compiling architecture LED_shift_reg_arch of LED_shift_reg
# ** Error: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd(36): Signal "led_complete_buffer" cannot be target of variable assignment statement.
# ** Error: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd(59): VHDL Compiler exiting
# End time: 20:38:56 on Nov 26,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:40:04 on Nov 26,2017
# vcom -reportprogress 300 -work work /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LED_shift_reg
# -- Compiling architecture LED_shift_reg_arch of LED_shift_reg
# ** Error: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd(36): Signal "led_complete_buffer" cannot be target of variable assignment statement.
# ** Error: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd(38): Signal "led_complete_buffer" cannot be target of variable assignment statement.
# ** Error: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd(53): near "=": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd(61): VHDL Compiler exiting
# End time: 20:40:04 on Nov 26,2017, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:40:25 on Nov 26,2017
# vcom -reportprogress 300 -work work /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LED_shift_reg
# -- Compiling architecture LED_shift_reg_arch of LED_shift_reg
# End time: 20:40:25 on Nov 26,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/tb/tb_LED_shift_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:40:29 on Nov 26,2017
# vcom -reportprogress 300 -work work /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/tb/tb_LED_shift_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_LED_shift_reg
# -- Compiling architecture tb_LED_shift_reg_arch of tb_LED_shift_reg
# -- Loading entity LED_shift_reg
# End time: 20:40:29 on Nov 26,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_led_shift_reg
# vsim work.tb_led_shift_reg 
# Start time: 20:40:32 on Nov 26,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_led_shift_reg(tb_led_shift_reg_arch)
# Loading work.led_shift_reg(led_shift_reg_arch)
radix binary
# binary
run -a
# ** Failure: 
# 
# **** Test Completed ****
# 
#    Time: 410 ns  Iteration: 0  Process: /tb_led_shift_reg/line__44 File: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/tb/tb_LED_shift_reg.vhd
# Break in Process line__44 at /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/tb/tb_LED_shift_reg.vhd line 102
add wave -position insertpoint  \
sim:/tb_led_shift_reg/clk \
sim:/tb_led_shift_reg/reset \
sim:/tb_led_shift_reg/clap_detected \
sim:/tb_led_shift_reg/pattern_finished \
sim:/tb_led_shift_reg/leds
run -a
# ** Failure: 
# 
# **** Test Completed ****
# 
#    Time: 820 ns  Iteration: 0  Process: /tb_led_shift_reg/line__44 File: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/tb/tb_LED_shift_reg.vhd
# Break in Process line__44 at /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/tb/tb_LED_shift_reg.vhd line 102
# Break key hit
quit -sim
# End time: 20:43:06 on Nov 26,2017, Elapsed time: 0:02:34
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:44:02 on Nov 26,2017
# vcom -reportprogress 300 -work work /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LED_shift_reg
# -- Compiling architecture LED_shift_reg_arch of LED_shift_reg
# End time: 20:44:02 on Nov 26,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/tb/tb_LED_shift_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:44:05 on Nov 26,2017
# vcom -reportprogress 300 -work work /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/tb/tb_LED_shift_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_LED_shift_reg
# -- Compiling architecture tb_LED_shift_reg_arch of tb_LED_shift_reg
# -- Loading entity LED_shift_reg
# End time: 20:44:05 on Nov 26,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_led_shift_reg
# vsim work.tb_led_shift_reg 
# Start time: 20:44:07 on Nov 26,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_led_shift_reg(tb_led_shift_reg_arch)
# Loading work.led_shift_reg(led_shift_reg_arch)
add wave -position insertpoint  \
sim:/tb_led_shift_reg/clk \
sim:/tb_led_shift_reg/reset \
sim:/tb_led_shift_reg/clap_detected \
sim:/tb_led_shift_reg/pattern_finished \
sim:/tb_led_shift_reg/leds
radix binary
# binary
run -a
# ** Failure: 
# 
# **** Test Completed ****
# 
#    Time: 410 ns  Iteration: 0  Process: /tb_led_shift_reg/line__44 File: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/tb/tb_LED_shift_reg.vhd
# Break in Process line__44 at /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/tb/tb_LED_shift_reg.vhd line 102
quit -sim
# End time: 20:44:42 on Nov 26,2017, Elapsed time: 0:00:35
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:49:43 on Nov 26,2017
# vcom -reportprogress 300 -work work /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LED_shift_reg
# -- Compiling architecture LED_shift_reg_arch of LED_shift_reg
# ** Error: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd(50): near "if": (vcom-1576) expecting GENERATE or THEN or USE.
# ** Error: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd(58): near "if": (vcom-1576) expecting PROCESS.
# ** Error: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd(61): near "if": (vcom-1576) expecting ';'.
# End time: 20:49:43 on Nov 26,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:49:59 on Nov 26,2017
# vcom -reportprogress 300 -work work /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LED_shift_reg
# -- Compiling architecture LED_shift_reg_arch of LED_shift_reg
# End time: 20:49:59 on Nov 26,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# No Design Loaded!
vsim work.tb_led_shift_reg
# vsim work.tb_led_shift_reg 
# Start time: 20:50:10 on Nov 26,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_led_shift_reg(tb_led_shift_reg_arch)
# Loading work.led_shift_reg(led_shift_reg_arch)
add wave -position insertpoint  \
sim:/tb_led_shift_reg/clk \
sim:/tb_led_shift_reg/reset \
sim:/tb_led_shift_reg/clap_detected \
sim:/tb_led_shift_reg/pattern_finished \
sim:/tb_led_shift_reg/leds
radix binary
# binary
run -a
# ** Failure: 
# 
# **** Test Completed ****
# 
#    Time: 410 ns  Iteration: 0  Process: /tb_led_shift_reg/line__44 File: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/tb/tb_LED_shift_reg.vhd
# Break in Process line__44 at /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/tb/tb_LED_shift_reg.vhd line 102
vcom -work work /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:52:57 on Nov 26,2017
# vcom -reportprogress 300 -work work /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LED_shift_reg
# -- Compiling architecture LED_shift_reg_arch of LED_shift_reg
# End time: 20:52:58 on Nov 26,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# Loading work.led_shift_reg(led_shift_reg_arch)
run -a
# ** Failure: 
# 
# **** Test Completed ****
# 
#    Time: 410 ns  Iteration: 0  Process: /tb_led_shift_reg/line__44 File: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/tb/tb_LED_shift_reg.vhd
# Break in Process line__44 at /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/tb/tb_LED_shift_reg.vhd line 102
vcom -work work /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:56:39 on Nov 26,2017
# vcom -reportprogress 300 -work work /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LED_shift_reg
# -- Compiling architecture LED_shift_reg_arch of LED_shift_reg
# End time: 20:56:39 on Nov 26,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.led_shift_reg(led_shift_reg_arch)
run -a
# ** Failure: 
# 
# **** Test Completed ****
# 
#    Time: 410 ns  Iteration: 0  Process: /tb_led_shift_reg/line__44 File: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/tb/tb_LED_shift_reg.vhd
# Break in Process line__44 at /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/tb/tb_LED_shift_reg.vhd line 102
add wave -position insertpoint  \
sim:/tb_led_shift_reg/DUT/led_complete_buffer
restart -f
run -a
# ** Failure: 
# 
# **** Test Completed ****
# 
#    Time: 410 ns  Iteration: 0  Process: /tb_led_shift_reg/line__44 File: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/tb/tb_LED_shift_reg.vhd
# Break in Process line__44 at /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/tb/tb_LED_shift_reg.vhd line 102
vcom -work work /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:59:11 on Nov 26,2017
# vcom -reportprogress 300 -work work /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LED_shift_reg
# -- Compiling architecture LED_shift_reg_arch of LED_shift_reg
# End time: 20:59:11 on Nov 26,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.led_shift_reg(led_shift_reg_arch)
run -a
# ** Failure: 
# 
# **** Test Completed ****
# 
#    Time: 410 ns  Iteration: 0  Process: /tb_led_shift_reg/line__44 File: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/tb/tb_LED_shift_reg.vhd
# Break in Process line__44 at /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/tb/tb_LED_shift_reg.vhd line 102
vcom -work work /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:06:12 on Nov 26,2017
# vcom -reportprogress 300 -work work /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/src/LED_shift_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LED_shift_reg
# -- Compiling architecture LED_shift_reg_arch of LED_shift_reg
# End time: 21:06:12 on Nov 26,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.led_shift_reg(led_shift_reg_arch)
run -a
# ** Failure: 
# 
# **** Test Completed ****
# 
#    Time: 410 ns  Iteration: 0  Process: /tb_led_shift_reg/line__44 File: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/tb/tb_LED_shift_reg.vhd
# Break in Process line__44 at /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/tb/tb_LED_shift_reg.vhd line 102
