# Reading D:/ModelSim/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
cd d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim
# reading modelsim.ini
do runwave_lane_drop_regression.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:01:56 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/serdes_1_to_468_idelay_ddr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity serdes_1_to_468_idelay_ddr
# -- Compiling architecture arch_serdes_1_to_468_idelay_ddr of serdes_1_to_468_idelay_ddr
# End time: 15:01:58 on Jul 20,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:01:58 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/delay_controller_wrap.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity delay_controller_wrap
# -- Compiling architecture arch_delay_controller_wrap of delay_controller_wrap
# End time: 15:01:58 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:01:58 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/tef1001_R2_type.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package hw_type_pkg
# End time: 15:01:58 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:01:58 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/board_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package hw_type_pkg
# -- Compiling package board_pkg
# End time: 15:01:58 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:01:58 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/cdr_serdes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cdr_serdes
# -- Compiling architecture rtl of cdr_serdes
# End time: 15:01:59 on Jul 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:01:59 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/descrambler.v 
# -- Compiling module descrambler
# 
# Top level modules:
# 	descrambler
# End time: 15:02:00 on Jul 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:02:00 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/scrambler.v 
# -- Compiling module scrambler
# 
# Top level modules:
# 	scrambler
# End time: 15:02:00 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:02:00 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/gearbox32to66_wip.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gearbox32to66
# -- Compiling architecture rtl of gearbox32to66
# ** Warning: ../src/gearbox32to66_wip.vhd(175): (vcom-1272) Length of expected is 8; length of actual is 6.
# ** Warning: ../src/gearbox32to66_wip.vhd(182): (vcom-1272) Length of expected is 8; length of actual is 6.
# ** Warning: ../src/gearbox32to66_wip.vhd(195): (vcom-1272) Length of expected is 8; length of actual is 6.
# End time: 15:02:00 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:02:00 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/aurora_rx_lane_wip.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package hw_type_pkg
# -- Loading package board_pkg
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# ** Error (suppressible): ../src/aurora_rx_lane_wip.vhd(446): (vcom-1272) Length of formal "data66_header_cnt_o" is 8; length of slice name is 6.
# ** Error: ../src/aurora_rx_lane_wip.vhd(544): VHDL Compiler exiting
# End time: 15:02:01 on Jul 20,2022, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: D:/ModelSim/win64/vcom failed.
# Error in macro ./runwave_lane_drop_regression.do line 22
# D:/ModelSim/win64/vcom failed.
#     while executing
# "vcom -work work ../src/aurora_rx_lane_wip.vhd"
do runwave_lane_drop_regression.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:02:41 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/serdes_1_to_468_idelay_ddr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity serdes_1_to_468_idelay_ddr
# -- Compiling architecture arch_serdes_1_to_468_idelay_ddr of serdes_1_to_468_idelay_ddr
# End time: 15:02:41 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:02:41 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/delay_controller_wrap.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity delay_controller_wrap
# -- Compiling architecture arch_delay_controller_wrap of delay_controller_wrap
# End time: 15:02:42 on Jul 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:02:42 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/tef1001_R2_type.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package hw_type_pkg
# End time: 15:02:42 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:02:42 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/board_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package hw_type_pkg
# -- Compiling package board_pkg
# End time: 15:02:42 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:02:42 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/cdr_serdes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cdr_serdes
# -- Compiling architecture rtl of cdr_serdes
# End time: 15:02:43 on Jul 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:02:43 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/descrambler.v 
# -- Compiling module descrambler
# 
# Top level modules:
# 	descrambler
# End time: 15:02:43 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:02:43 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/scrambler.v 
# -- Compiling module scrambler
# 
# Top level modules:
# 	scrambler
# End time: 15:02:43 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:02:43 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/gearbox32to66_wip.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gearbox32to66
# -- Compiling architecture rtl of gearbox32to66
# End time: 15:02:43 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:02:43 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/aurora_rx_lane_wip.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package hw_type_pkg
# -- Loading package board_pkg
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# ** Error (suppressible): ../src/aurora_rx_lane_wip.vhd(446): (vcom-1272) Length of formal "data66_header_cnt_o" is 8; length of slice name is 6.
# ** Error: ../src/aurora_rx_lane_wip.vhd(544): VHDL Compiler exiting
# End time: 15:02:43 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: D:/ModelSim/win64/vcom failed.
# Error in macro ./runwave_lane_drop_regression.do line 22
# D:/ModelSim/win64/vcom failed.
#     while executing
# "vcom -work work ../src/aurora_rx_lane_wip.vhd"
do runwave_lane_drop_regression.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:03:25 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/serdes_1_to_468_idelay_ddr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity serdes_1_to_468_idelay_ddr
# -- Compiling architecture arch_serdes_1_to_468_idelay_ddr of serdes_1_to_468_idelay_ddr
# End time: 15:03:25 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:03:25 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/delay_controller_wrap.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity delay_controller_wrap
# -- Compiling architecture arch_delay_controller_wrap of delay_controller_wrap
# End time: 15:03:26 on Jul 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:03:26 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/tef1001_R2_type.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package hw_type_pkg
# End time: 15:03:26 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:03:26 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/board_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package hw_type_pkg
# -- Compiling package board_pkg
# End time: 15:03:26 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:03:26 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/cdr_serdes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cdr_serdes
# -- Compiling architecture rtl of cdr_serdes
# End time: 15:03:27 on Jul 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:03:27 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/descrambler.v 
# -- Compiling module descrambler
# 
# Top level modules:
# 	descrambler
# End time: 15:03:27 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:03:27 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/scrambler.v 
# -- Compiling module scrambler
# 
# Top level modules:
# 	scrambler
# End time: 15:03:27 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:03:27 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/gearbox32to66_wip.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gearbox32to66
# -- Compiling architecture rtl of gearbox32to66
# End time: 15:03:27 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:03:27 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/aurora_rx_lane_wip.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package hw_type_pkg
# -- Loading package board_pkg
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# End time: 15:03:27 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:03:27 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/rr_arbiter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rr_arbiter
# -- Compiling architecture behavioral of rr_arbiter
# End time: 15:03:27 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:03:27 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker1.sv 
# -- Compiling module seeker1
# 
# Top level modules:
# 	seeker1
# End time: 15:03:28 on Jul 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:03:28 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker2.sv 
# -- Compiling module seeker2
# 
# Top level modules:
# 	seeker2
# End time: 15:03:28 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:03:28 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker3.sv 
# -- Compiling module seeker3
# 
# Top level modules:
# 	seeker3
# End time: 15:03:28 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:03:28 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker6.sv 
# -- Compiling module seeker6
# 
# Top level modules:
# 	seeker6
# End time: 15:03:28 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:03:28 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker11.sv 
# -- Compiling module seeker11
# 
# Top level modules:
# 	seeker11
# End time: 15:03:28 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:03:28 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker22.sv 
# -- Compiling module seeker22
# 
# Top level modules:
# 	seeker22
# End time: 15:03:28 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:03:28 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker33.sv 
# -- Compiling module seeker33
# 
# Top level modules:
# 	seeker33
# End time: 15:03:28 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:03:28 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/aligner.sv 
# -- Compiling module aligner
# 
# Top level modules:
# 	aligner
# End time: 15:03:28 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:03:28 on Jul 20,2022
# vlog -reportprogress 300 -work work ./sim_aurora_lane_drop_regression.sv 
# -- Compiling module sim_aurora_lane
# 
# Top level modules:
# 	sim_aurora_lane
# End time: 15:03:28 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 1fs -novopt sim_aurora_lane -L unisim -L secureip -L unifast -L unimacro 
# Start time: 15:03:29 on Jul 20,2022
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.sim_aurora_lane
# Loading sv_std.std
# Loading work.sim_aurora_lane
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.scrambler
# Loading work.scrambler
# Loading std.standard
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.aurora_rx_lane(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.board_pkg
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.hw_type_pkg
# Loading work.hw_type_pkg
# Loading work.board_pkg
# Loading work.aurora_rx_lane(behavioral)
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.serdes_1_to_468_idelay_ddr(arch_serdes_1_to_468_idelay_ddr)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.serdes_1_to_468_idelay_ddr(arch_serdes_1_to_468_idelay_ddr)
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.delay_controller_wrap(arch_delay_controller_wrap)
# Loading work.delay_controller_wrap(arch_delay_controller_wrap)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.idelaye2(idelaye2_v)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.gearbox32to66(rtl)
# Loading work.gearbox32to66(rtl)
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.aligner
# Loading work.aligner
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.descrambler
# Loading work.descrambler
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
run -all
#  offset     : blocks      
#            0            0
#            1           26
# Causality operation skipped due to absence of debug database file
add wave -position end  /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/total_cnt_out
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do runwave_lane_drop_regression.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:21:54 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/serdes_1_to_468_idelay_ddr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity serdes_1_to_468_idelay_ddr
# -- Compiling architecture arch_serdes_1_to_468_idelay_ddr of serdes_1_to_468_idelay_ddr
# End time: 15:21:54 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:21:55 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/delay_controller_wrap.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity delay_controller_wrap
# -- Compiling architecture arch_delay_controller_wrap of delay_controller_wrap
# End time: 15:21:55 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:21:55 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/tef1001_R2_type.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package hw_type_pkg
# End time: 15:21:55 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:21:55 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/board_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package hw_type_pkg
# -- Compiling package board_pkg
# End time: 15:21:55 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:21:55 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/cdr_serdes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cdr_serdes
# -- Compiling architecture rtl of cdr_serdes
# End time: 15:21:56 on Jul 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:21:56 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/descrambler.v 
# -- Compiling module descrambler
# 
# Top level modules:
# 	descrambler
# End time: 15:21:56 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:21:56 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/scrambler.v 
# -- Compiling module scrambler
# 
# Top level modules:
# 	scrambler
# End time: 15:21:56 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:21:56 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/gearbox32to66_wip.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gearbox32to66
# -- Compiling architecture rtl of gearbox32to66
# End time: 15:21:56 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:21:56 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/aurora_rx_lane_wip.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package hw_type_pkg
# -- Loading package board_pkg
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# End time: 15:21:56 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:21:57 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/rr_arbiter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rr_arbiter
# -- Compiling architecture behavioral of rr_arbiter
# End time: 15:21:57 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:21:57 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker1.sv 
# -- Compiling module seeker1
# 
# Top level modules:
# 	seeker1
# End time: 15:21:57 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:21:57 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker2.sv 
# -- Compiling module seeker2
# 
# Top level modules:
# 	seeker2
# End time: 15:21:57 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:21:57 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker3.sv 
# -- Compiling module seeker3
# 
# Top level modules:
# 	seeker3
# End time: 15:21:57 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:21:57 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker6.sv 
# -- Compiling module seeker6
# 
# Top level modules:
# 	seeker6
# End time: 15:21:57 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:21:57 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker11.sv 
# -- Compiling module seeker11
# 
# Top level modules:
# 	seeker11
# End time: 15:21:57 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:21:57 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker22.sv 
# -- Compiling module seeker22
# 
# Top level modules:
# 	seeker22
# End time: 15:21:57 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:21:57 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker33.sv 
# -- Compiling module seeker33
# 
# Top level modules:
# 	seeker33
# End time: 15:21:57 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:21:57 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/aligner.sv 
# -- Compiling module aligner
# 
# Top level modules:
# 	aligner
# End time: 15:21:57 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:21:57 on Jul 20,2022
# vlog -reportprogress 300 -work work ./sim_aurora_lane_drop_regression.sv 
# -- Compiling module sim_aurora_lane
# 
# Top level modules:
# 	sim_aurora_lane
# End time: 15:21:57 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:21:58 on Jul 20,2022, Elapsed time: 0:18:29
# Errors: 1, Warnings: 2
# vsim -t 1fs -novopt sim_aurora_lane -L unisim -L secureip -L unifast -L unimacro 
# Start time: 15:21:58 on Jul 20,2022
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.sim_aurora_lane
# Loading sv_std.std
# Loading work.sim_aurora_lane
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.scrambler
# Loading work.scrambler
# Loading std.standard
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.aurora_rx_lane(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.board_pkg
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.hw_type_pkg
# Loading work.hw_type_pkg
# Loading work.board_pkg
# Loading work.aurora_rx_lane(behavioral)
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.serdes_1_to_468_idelay_ddr(arch_serdes_1_to_468_idelay_ddr)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.serdes_1_to_468_idelay_ddr(arch_serdes_1_to_468_idelay_ddr)
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.delay_controller_wrap(arch_delay_controller_wrap)
# Loading work.delay_controller_wrap(arch_delay_controller_wrap)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.idelaye2(idelaye2_v)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.gearbox32to66(rtl)
# Loading work.gearbox32to66(rtl)
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.aligner
# Loading work.aligner
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.descrambler
# Loading work.descrambler
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
run -all
#  offset     : blocks      
#            0            0
#            1           26
do runwave_lane_drop_regression.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:26:52 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/serdes_1_to_468_idelay_ddr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity serdes_1_to_468_idelay_ddr
# -- Compiling architecture arch_serdes_1_to_468_idelay_ddr of serdes_1_to_468_idelay_ddr
# End time: 15:26:53 on Jul 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:26:53 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/delay_controller_wrap.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity delay_controller_wrap
# -- Compiling architecture arch_delay_controller_wrap of delay_controller_wrap
# End time: 15:26:53 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:26:54 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/tef1001_R2_type.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package hw_type_pkg
# End time: 15:26:54 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:26:54 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/board_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package hw_type_pkg
# -- Compiling package board_pkg
# End time: 15:26:54 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:26:54 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/cdr_serdes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cdr_serdes
# -- Compiling architecture rtl of cdr_serdes
# End time: 15:26:54 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:26:54 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/descrambler.v 
# -- Compiling module descrambler
# 
# Top level modules:
# 	descrambler
# End time: 15:26:54 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:26:54 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/scrambler.v 
# -- Compiling module scrambler
# 
# Top level modules:
# 	scrambler
# End time: 15:26:54 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:26:54 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/gearbox32to66_wip.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gearbox32to66
# -- Compiling architecture rtl of gearbox32to66
# End time: 15:26:54 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:26:54 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/aurora_rx_lane_wip.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package hw_type_pkg
# -- Loading package board_pkg
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# End time: 15:26:55 on Jul 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:26:55 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/rr_arbiter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rr_arbiter
# -- Compiling architecture behavioral of rr_arbiter
# End time: 15:26:55 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:26:55 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker1.sv 
# -- Compiling module seeker1
# 
# Top level modules:
# 	seeker1
# End time: 15:26:55 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:26:55 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker2.sv 
# -- Compiling module seeker2
# 
# Top level modules:
# 	seeker2
# End time: 15:26:55 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:26:55 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker3.sv 
# -- Compiling module seeker3
# 
# Top level modules:
# 	seeker3
# End time: 15:26:55 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:26:55 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker6.sv 
# -- Compiling module seeker6
# 
# Top level modules:
# 	seeker6
# End time: 15:26:55 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:26:55 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker11.sv 
# -- Compiling module seeker11
# 
# Top level modules:
# 	seeker11
# End time: 15:26:55 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:26:55 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker22.sv 
# -- Compiling module seeker22
# 
# Top level modules:
# 	seeker22
# End time: 15:26:55 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:26:55 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker33.sv 
# -- Compiling module seeker33
# 
# Top level modules:
# 	seeker33
# End time: 15:26:55 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:26:55 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/aligner.sv 
# -- Compiling module aligner
# 
# Top level modules:
# 	aligner
# End time: 15:26:55 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:26:55 on Jul 20,2022
# vlog -reportprogress 300 -work work ./sim_aurora_lane_drop_regression.sv 
# -- Compiling module sim_aurora_lane
# 
# Top level modules:
# 	sim_aurora_lane
# End time: 15:26:56 on Jul 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:27:08 on Jul 20,2022, Elapsed time: 0:05:10
# Errors: 0, Warnings: 1
# vsim -t 1fs -novopt sim_aurora_lane -L unisim -L secureip -L unifast -L unimacro 
# Start time: 15:27:08 on Jul 20,2022
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.sim_aurora_lane
# Loading sv_std.std
# Loading work.sim_aurora_lane
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.scrambler
# Loading work.scrambler
# Loading std.standard
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.aurora_rx_lane(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.board_pkg
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.hw_type_pkg
# Loading work.hw_type_pkg
# Loading work.board_pkg
# Loading work.aurora_rx_lane(behavioral)
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.serdes_1_to_468_idelay_ddr(arch_serdes_1_to_468_idelay_ddr)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.serdes_1_to_468_idelay_ddr(arch_serdes_1_to_468_idelay_ddr)
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.delay_controller_wrap(arch_delay_controller_wrap)
# Loading work.delay_controller_wrap(arch_delay_controller_wrap)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.idelaye2(idelaye2_v)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.gearbox32to66(rtl)
# Loading work.gearbox32to66(rtl)
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.aligner
# Loading work.aligner
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.descrambler
# Loading work.descrambler
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
run -all
#  offset     : blocks      
#            0            0
#            1           26
add wave -position 20  sim:/sim_aurora_lane/u_aurora_rx_lane/gearbox_header_cnt
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Upgrade/sim/wave.do
do runwave_lane_drop_regression.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:31:25 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/serdes_1_to_468_idelay_ddr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity serdes_1_to_468_idelay_ddr
# -- Compiling architecture arch_serdes_1_to_468_idelay_ddr of serdes_1_to_468_idelay_ddr
# End time: 15:31:25 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:31:25 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/delay_controller_wrap.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity delay_controller_wrap
# -- Compiling architecture arch_delay_controller_wrap of delay_controller_wrap
# End time: 15:31:26 on Jul 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:31:26 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/tef1001_R2_type.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package hw_type_pkg
# End time: 15:31:26 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:31:26 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/board_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package hw_type_pkg
# -- Compiling package board_pkg
# End time: 15:31:26 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:31:26 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/cdr_serdes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cdr_serdes
# -- Compiling architecture rtl of cdr_serdes
# End time: 15:31:26 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:31:27 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/descrambler.v 
# -- Compiling module descrambler
# 
# Top level modules:
# 	descrambler
# End time: 15:31:27 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:31:27 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/scrambler.v 
# -- Compiling module scrambler
# 
# Top level modules:
# 	scrambler
# End time: 15:31:27 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:31:27 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/gearbox32to66_wip.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gearbox32to66
# -- Compiling architecture rtl of gearbox32to66
# End time: 15:31:27 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:31:27 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/aurora_rx_lane_wip.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package hw_type_pkg
# -- Loading package board_pkg
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# End time: 15:31:27 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:31:27 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/rr_arbiter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rr_arbiter
# -- Compiling architecture behavioral of rr_arbiter
# End time: 15:31:27 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:31:27 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker1.sv 
# -- Compiling module seeker1
# 
# Top level modules:
# 	seeker1
# End time: 15:31:27 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:31:27 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker2.sv 
# -- Compiling module seeker2
# 
# Top level modules:
# 	seeker2
# End time: 15:31:27 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:31:27 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker3.sv 
# -- Compiling module seeker3
# 
# Top level modules:
# 	seeker3
# End time: 15:31:27 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:31:28 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker6.sv 
# -- Compiling module seeker6
# 
# Top level modules:
# 	seeker6
# End time: 15:31:28 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:31:28 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker11.sv 
# -- Compiling module seeker11
# 
# Top level modules:
# 	seeker11
# End time: 15:31:28 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:31:28 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker22.sv 
# -- Compiling module seeker22
# 
# Top level modules:
# 	seeker22
# End time: 15:31:28 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:31:28 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker33.sv 
# -- Compiling module seeker33
# 
# Top level modules:
# 	seeker33
# End time: 15:31:28 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:31:28 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/aligner.sv 
# -- Compiling module aligner
# 
# Top level modules:
# 	aligner
# End time: 15:31:28 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:31:28 on Jul 20,2022
# vlog -reportprogress 300 -work work ./sim_aurora_lane_drop_regression.sv 
# -- Compiling module sim_aurora_lane
# 
# Top level modules:
# 	sim_aurora_lane
# End time: 15:31:28 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:31:29 on Jul 20,2022, Elapsed time: 0:04:21
# Errors: 0, Warnings: 1
# vsim -t 1fs -novopt sim_aurora_lane -L unisim -L secureip -L unifast -L unimacro 
# Start time: 15:31:29 on Jul 20,2022
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.sim_aurora_lane
# Loading sv_std.std
# Loading work.sim_aurora_lane
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.scrambler
# Loading work.scrambler
# Loading std.standard
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.aurora_rx_lane(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.board_pkg
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.hw_type_pkg
# Loading work.hw_type_pkg
# Loading work.board_pkg
# Loading work.aurora_rx_lane(behavioral)
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.serdes_1_to_468_idelay_ddr(arch_serdes_1_to_468_idelay_ddr)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.serdes_1_to_468_idelay_ddr(arch_serdes_1_to_468_idelay_ddr)
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.delay_controller_wrap(arch_delay_controller_wrap)
# Loading work.delay_controller_wrap(arch_delay_controller_wrap)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.idelaye2(idelaye2_v)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.gearbox32to66(rtl)
# Loading work.gearbox32to66(rtl)
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.aligner
# Loading work.aligner
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.descrambler
# Loading work.descrambler
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
run -all
#  offset     : blocks      
#            0            0
add wave -position 20  sim:/sim_aurora_lane/u_aurora_rx_lane/gearbox_header_cnt
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Upgrade/sim/wave_upgrade.do
do runwave_lane_drop_regression.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:33:00 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/serdes_1_to_468_idelay_ddr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity serdes_1_to_468_idelay_ddr
# -- Compiling architecture arch_serdes_1_to_468_idelay_ddr of serdes_1_to_468_idelay_ddr
# End time: 15:33:00 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:33:01 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/delay_controller_wrap.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity delay_controller_wrap
# -- Compiling architecture arch_delay_controller_wrap of delay_controller_wrap
# End time: 15:33:01 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:33:02 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/tef1001_R2_type.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package hw_type_pkg
# End time: 15:33:02 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:33:02 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/board_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package hw_type_pkg
# -- Compiling package board_pkg
# End time: 15:33:02 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:33:02 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/cdr_serdes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cdr_serdes
# -- Compiling architecture rtl of cdr_serdes
# End time: 15:33:03 on Jul 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:33:03 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/descrambler.v 
# -- Compiling module descrambler
# 
# Top level modules:
# 	descrambler
# End time: 15:33:03 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:33:03 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/scrambler.v 
# -- Compiling module scrambler
# 
# Top level modules:
# 	scrambler
# End time: 15:33:03 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:33:03 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/gearbox32to66_wip.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gearbox32to66
# -- Compiling architecture rtl of gearbox32to66
# End time: 15:33:03 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:33:03 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/aurora_rx_lane_wip.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package hw_type_pkg
# -- Loading package board_pkg
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# End time: 15:33:03 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:33:03 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/rr_arbiter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rr_arbiter
# -- Compiling architecture behavioral of rr_arbiter
# End time: 15:33:03 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:33:03 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker1.sv 
# -- Compiling module seeker1
# 
# Top level modules:
# 	seeker1
# End time: 15:33:03 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:33:03 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker2.sv 
# -- Compiling module seeker2
# 
# Top level modules:
# 	seeker2
# End time: 15:33:03 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:33:04 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker3.sv 
# -- Compiling module seeker3
# 
# Top level modules:
# 	seeker3
# End time: 15:33:04 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:33:04 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker6.sv 
# -- Compiling module seeker6
# 
# Top level modules:
# 	seeker6
# End time: 15:33:04 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:33:04 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker11.sv 
# -- Compiling module seeker11
# 
# Top level modules:
# 	seeker11
# End time: 15:33:04 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:33:04 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker22.sv 
# -- Compiling module seeker22
# 
# Top level modules:
# 	seeker22
# End time: 15:33:04 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:33:04 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker33.sv 
# -- Compiling module seeker33
# 
# Top level modules:
# 	seeker33
# End time: 15:33:04 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:33:04 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/aligner.sv 
# -- Compiling module aligner
# 
# Top level modules:
# 	aligner
# End time: 15:33:04 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:33:04 on Jul 20,2022
# vlog -reportprogress 300 -work work ./sim_aurora_lane_drop_regression.sv 
# -- Compiling module sim_aurora_lane
# 
# Top level modules:
# 	sim_aurora_lane
# End time: 15:33:04 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:33:05 on Jul 20,2022, Elapsed time: 0:01:36
# Errors: 0, Warnings: 1
# vsim -t 1fs -novopt sim_aurora_lane -L unisim -L secureip -L unifast -L unimacro 
# Start time: 15:33:05 on Jul 20,2022
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.sim_aurora_lane
# Loading sv_std.std
# Loading work.sim_aurora_lane
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.scrambler
# Loading work.scrambler
# Loading std.standard
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.aurora_rx_lane(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.board_pkg
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.hw_type_pkg
# Loading work.hw_type_pkg
# Loading work.board_pkg
# Loading work.aurora_rx_lane(behavioral)
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.serdes_1_to_468_idelay_ddr(arch_serdes_1_to_468_idelay_ddr)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.serdes_1_to_468_idelay_ddr(arch_serdes_1_to_468_idelay_ddr)
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.delay_controller_wrap(arch_delay_controller_wrap)
# Loading work.delay_controller_wrap(arch_delay_controller_wrap)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.idelaye2(idelaye2_v)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.gearbox32to66(rtl)
# Loading work.gearbox32to66(rtl)
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.aligner
# Loading work.aligner
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.descrambler
# Loading work.descrambler
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
run -all
#  offset     : blocks      
do runwave_lane_drop_regression.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:34:27 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/serdes_1_to_468_idelay_ddr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity serdes_1_to_468_idelay_ddr
# -- Compiling architecture arch_serdes_1_to_468_idelay_ddr of serdes_1_to_468_idelay_ddr
# End time: 15:34:27 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:34:27 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/delay_controller_wrap.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity delay_controller_wrap
# -- Compiling architecture arch_delay_controller_wrap of delay_controller_wrap
# End time: 15:34:28 on Jul 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:34:28 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/tef1001_R2_type.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package hw_type_pkg
# End time: 15:34:28 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:34:28 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/board_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package hw_type_pkg
# -- Compiling package board_pkg
# End time: 15:34:28 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:34:28 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/cdr_serdes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cdr_serdes
# -- Compiling architecture rtl of cdr_serdes
# End time: 15:34:28 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:34:28 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/descrambler.v 
# -- Compiling module descrambler
# 
# Top level modules:
# 	descrambler
# End time: 15:34:28 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:34:28 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/scrambler.v 
# -- Compiling module scrambler
# 
# Top level modules:
# 	scrambler
# End time: 15:34:28 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:34:29 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/gearbox32to66_wip.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gearbox32to66
# -- Compiling architecture rtl of gearbox32to66
# End time: 15:34:29 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:34:29 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/aurora_rx_lane_wip.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package hw_type_pkg
# -- Loading package board_pkg
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# ** Warning: ../src/aurora_rx_lane_wip.vhd(474): (vcom-1272) Length of expected is 6; length of actual is 8.
# End time: 15:34:29 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:34:29 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/rr_arbiter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rr_arbiter
# -- Compiling architecture behavioral of rr_arbiter
# End time: 15:34:29 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:34:29 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker1.sv 
# -- Compiling module seeker1
# 
# Top level modules:
# 	seeker1
# End time: 15:34:29 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:34:29 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker2.sv 
# -- Compiling module seeker2
# 
# Top level modules:
# 	seeker2
# End time: 15:34:29 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:34:29 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker3.sv 
# -- Compiling module seeker3
# 
# Top level modules:
# 	seeker3
# End time: 15:34:29 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:34:29 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker6.sv 
# -- Compiling module seeker6
# 
# Top level modules:
# 	seeker6
# End time: 15:34:29 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:34:29 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker11.sv 
# -- Compiling module seeker11
# 
# Top level modules:
# 	seeker11
# End time: 15:34:29 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:34:29 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker22.sv 
# -- Compiling module seeker22
# 
# Top level modules:
# 	seeker22
# End time: 15:34:30 on Jul 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:34:30 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker33.sv 
# -- Compiling module seeker33
# 
# Top level modules:
# 	seeker33
# End time: 15:34:30 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:34:30 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/aligner.sv 
# -- Compiling module aligner
# 
# Top level modules:
# 	aligner
# End time: 15:34:30 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:34:30 on Jul 20,2022
# vlog -reportprogress 300 -work work ./sim_aurora_lane_drop_regression.sv 
# -- Compiling module sim_aurora_lane
# 
# Top level modules:
# 	sim_aurora_lane
# End time: 15:34:30 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:34:41 on Jul 20,2022, Elapsed time: 0:01:36
# Errors: 0, Warnings: 2
# vsim -t 1fs -novopt sim_aurora_lane -L unisim -L secureip -L unifast -L unimacro 
# Start time: 15:34:41 on Jul 20,2022
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.sim_aurora_lane
# Loading sv_std.std
# Loading work.sim_aurora_lane
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.scrambler
# Loading work.scrambler
# Loading std.standard
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.aurora_rx_lane(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.board_pkg
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.hw_type_pkg
# Loading work.hw_type_pkg
# Loading work.board_pkg
# Loading work.aurora_rx_lane(behavioral)
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.serdes_1_to_468_idelay_ddr(arch_serdes_1_to_468_idelay_ddr)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.serdes_1_to_468_idelay_ddr(arch_serdes_1_to_468_idelay_ddr)
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.delay_controller_wrap(arch_delay_controller_wrap)
# Loading work.delay_controller_wrap(arch_delay_controller_wrap)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.idelaye2(idelaye2_v)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.gearbox32to66(rtl)
# Loading work.gearbox32to66(rtl)
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.aligner
# Loading work.aligner
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.descrambler
# Loading work.descrambler
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
run -all
#  offset     : blocks      
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 6 (5 downto 0). Right is 8 (7 downto 0).
#    Time: 1305600 ps  Iteration: 1  Process: /sim_aurora_lane/u_aurora_rx_lane/block_sync_proc File: ../src/aurora_rx_lane_wip.vhd
# Fatal error in Process block_sync_proc at ../src/aurora_rx_lane_wip.vhd line 474
# 
# HDL call sequence:
# Stopped at ../src/aurora_rx_lane_wip.vhd 474 Process block_sync_proc
# 
do runwave_lane_drop_regression.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:37:10 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/serdes_1_to_468_idelay_ddr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity serdes_1_to_468_idelay_ddr
# -- Compiling architecture arch_serdes_1_to_468_idelay_ddr of serdes_1_to_468_idelay_ddr
# End time: 15:37:11 on Jul 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:37:11 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/delay_controller_wrap.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity delay_controller_wrap
# -- Compiling architecture arch_delay_controller_wrap of delay_controller_wrap
# End time: 15:37:11 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:37:11 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/tef1001_R2_type.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package hw_type_pkg
# End time: 15:37:11 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:37:11 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/board_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package hw_type_pkg
# -- Compiling package board_pkg
# End time: 15:37:11 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:37:11 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/cdr_serdes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cdr_serdes
# -- Compiling architecture rtl of cdr_serdes
# End time: 15:37:12 on Jul 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:37:12 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/descrambler.v 
# -- Compiling module descrambler
# 
# Top level modules:
# 	descrambler
# End time: 15:37:12 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:37:12 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/scrambler.v 
# -- Compiling module scrambler
# 
# Top level modules:
# 	scrambler
# End time: 15:37:12 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:37:12 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/gearbox32to66_wip.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gearbox32to66
# -- Compiling architecture rtl of gearbox32to66
# End time: 15:37:12 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:37:12 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/aurora_rx_lane_wip.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package hw_type_pkg
# -- Loading package board_pkg
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# End time: 15:37:13 on Jul 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:37:13 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/rr_arbiter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rr_arbiter
# -- Compiling architecture behavioral of rr_arbiter
# End time: 15:37:13 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:37:13 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker1.sv 
# -- Compiling module seeker1
# 
# Top level modules:
# 	seeker1
# End time: 15:37:13 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:37:13 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker2.sv 
# -- Compiling module seeker2
# 
# Top level modules:
# 	seeker2
# End time: 15:37:13 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:37:13 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker3.sv 
# -- Compiling module seeker3
# 
# Top level modules:
# 	seeker3
# End time: 15:37:13 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:37:13 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker6.sv 
# -- Compiling module seeker6
# 
# Top level modules:
# 	seeker6
# End time: 15:37:13 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:37:13 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker11.sv 
# -- Compiling module seeker11
# 
# Top level modules:
# 	seeker11
# End time: 15:37:13 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:37:13 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker22.sv 
# -- Compiling module seeker22
# 
# Top level modules:
# 	seeker22
# End time: 15:37:13 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:37:13 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker33.sv 
# -- Compiling module seeker33
# 
# Top level modules:
# 	seeker33
# End time: 15:37:13 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:37:13 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/aligner.sv 
# -- Compiling module aligner
# 
# Top level modules:
# 	aligner
# End time: 15:37:13 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:37:13 on Jul 20,2022
# vlog -reportprogress 300 -work work ./sim_aurora_lane_drop_regression.sv 
# -- Compiling module sim_aurora_lane
# 
# Top level modules:
# 	sim_aurora_lane
# End time: 15:37:13 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:37:17 on Jul 20,2022, Elapsed time: 0:02:36
# Errors: 2, Warnings: 1
# vsim -t 1fs -novopt sim_aurora_lane -L unisim -L secureip -L unifast -L unimacro 
# Start time: 15:37:17 on Jul 20,2022
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.sim_aurora_lane
# Loading sv_std.std
# Loading work.sim_aurora_lane
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.scrambler
# Loading work.scrambler
# Loading std.standard
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.aurora_rx_lane(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.board_pkg
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.hw_type_pkg
# Loading work.hw_type_pkg
# Loading work.board_pkg
# Loading work.aurora_rx_lane(behavioral)
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.serdes_1_to_468_idelay_ddr(arch_serdes_1_to_468_idelay_ddr)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.serdes_1_to_468_idelay_ddr(arch_serdes_1_to_468_idelay_ddr)
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.delay_controller_wrap(arch_delay_controller_wrap)
# Loading work.delay_controller_wrap(arch_delay_controller_wrap)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.idelaye2(idelaye2_v)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.gearbox32to66(rtl)
# Loading work.gearbox32to66(rtl)
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.aligner
# Loading work.aligner
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.descrambler
# Loading work.descrambler
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
run -all
#  offset     : blocks      
#            0            0
do runwave_lane_drop_regression.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:42:33 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/serdes_1_to_468_idelay_ddr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity serdes_1_to_468_idelay_ddr
# -- Compiling architecture arch_serdes_1_to_468_idelay_ddr of serdes_1_to_468_idelay_ddr
# End time: 15:42:33 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:42:33 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/delay_controller_wrap.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity delay_controller_wrap
# -- Compiling architecture arch_delay_controller_wrap of delay_controller_wrap
# End time: 15:42:34 on Jul 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:42:34 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/tef1001_R2_type.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package hw_type_pkg
# End time: 15:42:34 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:42:34 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/board_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package hw_type_pkg
# -- Compiling package board_pkg
# End time: 15:42:34 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:42:34 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/cdr_serdes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cdr_serdes
# -- Compiling architecture rtl of cdr_serdes
# End time: 15:42:35 on Jul 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:42:35 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/descrambler.v 
# -- Compiling module descrambler
# 
# Top level modules:
# 	descrambler
# End time: 15:42:35 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:42:35 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/scrambler.v 
# -- Compiling module scrambler
# 
# Top level modules:
# 	scrambler
# End time: 15:42:35 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:42:35 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/gearbox32to66_wip.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gearbox32to66
# -- Compiling architecture rtl of gearbox32to66
# End time: 15:42:35 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:42:35 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/aurora_rx_lane_wip.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package hw_type_pkg
# -- Loading package board_pkg
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# End time: 15:42:35 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:42:35 on Jul 20,2022
# vcom -reportprogress 300 -work work ../src/rr_arbiter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rr_arbiter
# -- Compiling architecture behavioral of rr_arbiter
# End time: 15:42:35 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:42:35 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker1.sv 
# -- Compiling module seeker1
# 
# Top level modules:
# 	seeker1
# End time: 15:42:35 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:42:35 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker2.sv 
# -- Compiling module seeker2
# 
# Top level modules:
# 	seeker2
# End time: 15:42:35 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:42:35 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker3.sv 
# -- Compiling module seeker3
# 
# Top level modules:
# 	seeker3
# End time: 15:42:36 on Jul 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:42:36 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker6.sv 
# -- Compiling module seeker6
# 
# Top level modules:
# 	seeker6
# End time: 15:42:36 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:42:36 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker11.sv 
# -- Compiling module seeker11
# 
# Top level modules:
# 	seeker11
# End time: 15:42:36 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:42:36 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker22.sv 
# -- Compiling module seeker22
# 
# Top level modules:
# 	seeker22
# End time: 15:42:36 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:42:36 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/seeker33.sv 
# -- Compiling module seeker33
# 
# Top level modules:
# 	seeker33
# End time: 15:42:36 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:42:36 on Jul 20,2022
# vlog -reportprogress 300 -work work ../src/aligner.sv 
# -- Compiling module aligner
# 
# Top level modules:
# 	aligner
# End time: 15:42:36 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:42:36 on Jul 20,2022
# vlog -reportprogress 300 -work work ./sim_aurora_lane_drop_regression.sv 
# -- Compiling module sim_aurora_lane
# 
# Top level modules:
# 	sim_aurora_lane
# End time: 15:42:36 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:42:39 on Jul 20,2022, Elapsed time: 0:05:22
# Errors: 0, Warnings: 1
# vsim -t 1fs -novopt sim_aurora_lane -L unisim -L secureip -L unifast -L unimacro 
# Start time: 15:42:39 on Jul 20,2022
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.sim_aurora_lane
# Loading sv_std.std
# Loading work.sim_aurora_lane
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.scrambler
# Loading work.scrambler
# Loading std.standard
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.aurora_rx_lane(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.board_pkg
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.hw_type_pkg
# Loading work.hw_type_pkg
# Loading work.board_pkg
# Loading work.aurora_rx_lane(behavioral)
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.serdes_1_to_468_idelay_ddr(arch_serdes_1_to_468_idelay_ddr)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.serdes_1_to_468_idelay_ddr(arch_serdes_1_to_468_idelay_ddr)
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.delay_controller_wrap(arch_delay_controller_wrap)
# Loading work.delay_controller_wrap(arch_delay_controller_wrap)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.idelaye2(idelaye2_v)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.gearbox32to66(rtl)
# Loading work.gearbox32to66(rtl)
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.aligner
# Loading work.aligner
# Refreshing d:/UW/A-MasterResearch-LHC/yARR-rx-recovery-Upgrade/sim/work.descrambler
# Loading work.descrambler
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
run -all
#  offset     : blocks      
#            0            0
#            1           20
#            2           20
#            3           20
#            4           21
#            5           20
#            6           20
#            7           21
#            8           20
#            9           20
#           10           20
#           11           21
#           12           20
#           13           21
#           14           20
#           15           20
#           16           21
#           17           21
#           18           21
#           19           21
#           20           21
#           21           21
#           22           21
#           23           20
#           24           21
#           25           21
#           26           20
#           27           20
#           28           21
#           29           21
#           30           21
#           31           20
#           32           20
#           33           20
#           34           21
#           35           20
#           36           21
#           37           20
#           38           21
#           39           20
#           40           20
#           41           21
#           42           20
#           43           20
#           44           21
#           45           20
#           46           21
#           47           21
#           48           21
#           49           21
#           50           20
#           51           20
#           52           21
#           53           21
#           54           21
#           55           21
#           56           20
#           57           21
#           58           20
#           59           20
#           60           20
#           61           20
#           62           20
#           63           21
#           64           21
#           65           20
