------- FILE main.s LEVEL 1 PASS 2
      1  fffe					      processor	6502
      2  10000 ????
      3  10000 ????						; Dynamic, runtime (Stella) assertions for "make debug"
      4  10000 ????				       mac	assert_runtime
      5  10000 ????			    .COND      SET	{1}
      6  10000 ????				       echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
      7  10000 ????				       endm
      8  10000 ????
      9  10000 ????						; Static assertions for size
     10  10000 ????				       mac	assert_size
     11  10000 ????			    .STARTA    SET	{1}
     12  10000 ????			    .ENDA      SET	{2}
     13  10000 ????			    .LEN       SET	{3}
     14  10000 ????				       if	[[.ENDA - .STARTA] >= .LEN]
     15  10000 ????				       echo	"Error: Exceeded size limit", [.ENDA - .STARTA], "vs", .LEN
     16  10000 ????				       err
     17  10000 ????				       endif
     18  10000 ????				       endm
     19  10000 ????				       mac	assert_size_exact
     20  10000 ????			    .STARTA    SET	{1}
     21  10000 ????			    .ENDA      SET	{2}
     22  10000 ????			    .LEN       SET	{3}
     23  10000 ????				       if	[[.ENDA - .STARTA] != .LEN]
     24  10000 ????				       echo	""
     25  10000 ????				       echo	"Error: Violated size limit", [.ENDA - .STARTA], "vs", .LEN
     26  10000 ????				       err
     27  10000 ????				       endif
     28  10000 ????				       endm
     29  10000 ????
     30  10000 ????						; Global headers
------- FILE vcs.h LEVEL 2 PASS 2
      0  10000 ????				       include	"vcs.h"
      1  10000 ????						; VCS.H
      2  10000 ????						; Version 1.05, 13/November/2003
      3  10000 ????
      4  10000 ????		00 69	    VERSION_VCS =	105
      5  10000 ????
      6  10000 ????						; THIS IS A PRELIMINARY RELEASE OF *THE* "STANDARD" VCS.H
      7  10000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
      8  10000 ????						; PLEASE DO *NOT* REDISTRIBUTE THIS FILE!
      9  10000 ????						;
     10  10000 ????						; This file defines hardware registers and memory mapping for the
     11  10000 ????						; Atari 2600. It is distributed as a companion machine-specific support package
     12  10000 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     13  10000 ????						; available at at http://www.atari2600.org/dasm
     14  10000 ????						;
     15  10000 ????						; Many thanks to the original author(s) of this file, and to everyone who has
     16  10000 ????						; contributed to understanding the Atari 2600.  If you take issue with the
     17  10000 ????						; contents, or naming of registers, please write to me (atari2600@taswegian.com)
     18  10000 ????						; with your views.  Please contribute, if you think you can improve this
     19  10000 ????						; file!
     20  10000 ????						;
     21  10000 ????						; Latest Revisions...
     22  10000 ????						; 1.05  13/NOV/2003	  - Correction to 1.04 - now functions as requested by MR.
     23  10000 ????						;			  - Added VERSION_VCS equate (which will reflect 100x version #)
     24  10000 ????						;			    This will allow conditional code to verify VCS.H being
     25  10000 ????						;			    used for code assembly.
     26  10000 ????						; 1.04  12/NOV/2003	 Added TIA_BASE_WRITE_ADDRESS and TIA_BASE_READ_ADDRESS for
     27  10000 ????						;			 convenient disassembly/reassembly compatibility for hardware
     28  10000 ????						;			 mirrored reading/writing differences.	This is more a 
     29  10000 ????						;			 readability issue, and binary compatibility with disassembled
     30  10000 ????						;			 and reassembled sources.  Per Manuel Rotschkar's suggestion.
     31  10000 ????						; 1.03  12/MAY/2003	 Added SEG segment at end of file to fix old-code compatibility
     32  10000 ????						;			 which was broken by the use of segments in this file, as
     33  10000 ????						;			 reported by Manuel Polik on [stella] 11/MAY/2003
     34  10000 ????						; 1.02  22/MAR/2003	 Added TIMINT($285)
     35  10000 ????						; 1.01				Constant offset added to allow use for 3F-style bankswitching
     36  10000 ????						;						 - define TIA_BASE_ADDRESS as $40 for Tigervision carts, otherwise
     37  10000 ????						;						   it is safe to leave it undefined, and the base address will
     38  10000 ????						;						   be set to 0.  Thanks to Eckhard Stolberg for the suggestion.
     39  10000 ????						;			    Note, may use -DLABEL=EXPRESSION to define TIA_BASE_ADDRESS
     40  10000 ????						;			  - register definitions are now generated through assignment
     41  10000 ????						;			    in uninitialised segments.	This allows a changeable base
     42  10000 ????						;			    address architecture.
     43  10000 ????						; 1.0	22/MAR/2003		Initial release
     44  10000 ????
     45  10000 ????
     46  10000 ????						;-------------------------------------------------------------------------------
     47  10000 ????
     48  10000 ????						; TIA_BASE_ADDRESS
     49  10000 ????						; The TIA_BASE_ADDRESS defines the base address of access to TIA registers.
     50  10000 ????						; Normally 0, the base address should (externally, before including this file)
     51  10000 ????						; be set to $40 when creating 3F-bankswitched (and other?) cartridges.
     52  10000 ????						; The reason is that this bankswitching scheme treats any access to locations
     53  10000 ????						; < $40 as a bankswitch.
     54  10000 ????
     55  10000 ????			   -	       IFNCONST	TIA_BASE_ADDRESS
     56  10000 ????			   -TIA_BASE_ADDRESS =	0
     57  10000 ????				       ENDIF
     58  10000 ????
     59  10000 ????						; Note: The address may be defined on the command-line using the -D switch, eg:
     60  10000 ????						; dasm.exe code.asm -DTIA_BASE_ADDRESS=$40 -f3 -v5 -ocode.bin
     61  10000 ????						; *OR* by declaring the label before including this file, eg:
     62  10000 ????						; TIA_BASE_ADDRESS = $40
     63  10000 ????						;   include "vcs.h"
     64  10000 ????
     65  10000 ????						; Alternate read/write address capability - allows for some disassembly compatibility
     66  10000 ????						; usage ; to allow reassembly to binary perfect copies).  This is essentially catering
     67  10000 ????						; for the mirrored ROM hardware registers.
     68  10000 ????
     69  10000 ????						; Usage: As per above, define the TIA_BASE_READ_ADDRESS and/or TIA_BASE_WRITE_ADDRESS
     70  10000 ????						; using the -D command-line switch, as required.  If the addresses are not defined, 
     71  10000 ????						; they defaut to the TIA_BASE_ADDRESS.
     72  10000 ????
     73  10000 ????			   -	       IFNCONST	TIA_BASE_READ_ADDRESS
     74  10000 ????			   -TIA_BASE_READ_ADDRESS =	TIA_BASE_ADDRESS
     75  10000 ????				       ENDIF
     76  10000 ????
     77  10000 ????			   -	       IFNCONST	TIA_BASE_WRITE_ADDRESS
     78  10000 ????			   -TIA_BASE_WRITE_ADDRESS =	TIA_BASE_ADDRESS
     79  10000 ????				       ENDIF
     80  10000 ????
     81  10000 ????						;-------------------------------------------------------------------------------
     82  10000 ????
     83 U002d ????				      SEG.U	TIA_REGISTERS_WRITE
     84 U0000					      ORG	TIA_BASE_WRITE_ADDRESS
     85 U0000
     86 U0000							; DO NOT CHANGE THE RELATIVE ORDERING OF REGISTERS!
     87 U0000
     88 U0000		       00	   VSYNC      ds	1	; $00	 0000 00x0   Vertical Sync Set-Clear
     89 U0001		       00	   VBLANK     ds	1	; $01	 xx00 00x0   Vertical Blank Set-Clear
     90 U0002		       00	   WSYNC      ds	1	; $02	 ---- ----   Wait for Horizontal Blank
     91 U0003		       00	   RSYNC      ds	1	; $03	 ---- ----   Reset Horizontal Sync Counter
     92 U0004		       00	   NUSIZ0     ds	1	; $04	 00xx 0xxx   Number-Size player/missle 0
     93 U0005		       00	   NUSIZ1     ds	1	; $05	 00xx 0xxx   Number-Size player/missle 1
     94 U0006		       00	   COLUP0     ds	1	; $06	 xxxx xxx0   Color-Luminance Player 0
     95 U0007		       00	   COLUP1     ds	1	; $07	 xxxx xxx0   Color-Luminance Player 1
     96 U0008		       00	   COLUPF     ds	1	; $08	 xxxx xxx0   Color-Luminance Playfield
     97 U0009		       00	   COLUBK     ds	1	; $09	 xxxx xxx0   Color-Luminance Background
     98 U000a		       00	   CTRLPF     ds	1	; $0A	 00xx 0xxx   Control Playfield, Ball, Collisions
     99 U000b		       00	   REFP0      ds	1	; $0B	 0000 x000   Reflection Player 0
    100 U000c		       00	   REFP1      ds	1	; $0C	 0000 x000   Reflection Player 1
    101 U000d		       00	   PF0	      ds	1	; $0D	 xxxx 0000   Playfield Register Byte 0
    102 U000e		       00	   PF1	      ds	1	; $0E	 xxxx xxxx   Playfield Register Byte 1
    103 U000f		       00	   PF2	      ds	1	; $0F	 xxxx xxxx   Playfield Register Byte 2
    104 U0010		       00	   RESP0      ds	1	; $10	 ---- ----   Reset Player 0
    105 U0011		       00	   RESP1      ds	1	; $11	 ---- ----   Reset Player 1
    106 U0012		       00	   RESM0      ds	1	; $12	 ---- ----   Reset Missle 0
    107 U0013		       00	   RESM1      ds	1	; $13	 ---- ----   Reset Missle 1
    108 U0014		       00	   RESBL      ds	1	; $14	 ---- ----   Reset Ball
    109 U0015		       00	   AUDC0      ds	1	; $15	 0000 xxxx   Audio Control 0
    110 U0016		       00	   AUDC1      ds	1	; $16	 0000 xxxx   Audio Control 1
    111 U0017		       00	   AUDF0      ds	1	; $17	 000x xxxx   Audio Frequency 0
    112 U0018		       00	   AUDF1      ds	1	; $18	 000x xxxx   Audio Frequency 1
    113 U0019		       00	   AUDV0      ds	1	; $19	 0000 xxxx   Audio Volume 0
    114 U001a		       00	   AUDV1      ds	1	; $1A	 0000 xxxx   Audio Volume 1
    115 U001b		       00	   GRP0       ds	1	; $1B	 xxxx xxxx   Graphics Register Player 0
    116 U001c		       00	   GRP1       ds	1	; $1C	 xxxx xxxx   Graphics Register Player 1
    117 U001d		       00	   ENAM0      ds	1	; $1D	 0000 00x0   Graphics Enable Missle 0
    118 U001e		       00	   ENAM1      ds	1	; $1E	 0000 00x0   Graphics Enable Missle 1
    119 U001f		       00	   ENABL      ds	1	; $1F	 0000 00x0   Graphics Enable Ball
    120 U0020		       00	   HMP0       ds	1	; $20	 xxxx 0000   Horizontal Motion Player 0
    121 U0021		       00	   HMP1       ds	1	; $21	 xxxx 0000   Horizontal Motion Player 1
    122 U0022		       00	   HMM0       ds	1	; $22	 xxxx 0000   Horizontal Motion Missle 0
    123 U0023		       00	   HMM1       ds	1	; $23	 xxxx 0000   Horizontal Motion Missle 1
    124 U0024		       00	   HMBL       ds	1	; $24	 xxxx 0000   Horizontal Motion Ball
    125 U0025		       00	   VDELP0     ds	1	; $25	 0000 000x   Vertical Delay Player 0
    126 U0026		       00	   VDELP1     ds	1	; $26	 0000 000x   Vertical Delay Player 1
    127 U0027		       00	   VDELBL     ds	1	; $27	 0000 000x   Vertical Delay Ball
    128 U0028		       00	   RESMP0     ds	1	; $28	 0000 00x0   Reset Missle 0 to Player 0
    129 U0029		       00	   RESMP1     ds	1	; $29	 0000 00x0   Reset Missle 1 to Player 1
    130 U002a		       00	   HMOVE      ds	1	; $2A	 ---- ----   Apply Horizontal Motion
    131 U002b		       00	   HMCLR      ds	1	; $2B	 ---- ----   Clear Horizontal Move Registers
    132 U002c		       00	   CXCLR      ds	1	; $2C	 ---- ----   Clear Collision Latches
    133 U002d
    134 U002d							;-------------------------------------------------------------------------------
    135 U002d
    136 U000e ????				      SEG.U	TIA_REGISTERS_READ
    137 U0000					      ORG	TIA_BASE_READ_ADDRESS
    138 U0000
    139 U0000							;											bit 7	 bit 6
    140 U0000		       00	   CXM0P      ds	1	; $00	     xx00 0000	     Read Collision  M0-P1   M0-P0
    141 U0001		       00	   CXM1P      ds	1	; $01	     xx00 0000			     M1-P0   M1-P1
    142 U0002		       00	   CXP0FB     ds	1	; $02	     xx00 0000			     P0-PF   P0-BL
    143 U0003		       00	   CXP1FB     ds	1	; $03	     xx00 0000			     P1-PF   P1-BL
    144 U0004		       00	   CXM0FB     ds	1	; $04	     xx00 0000			     M0-PF   M0-BL
    145 U0005		       00	   CXM1FB     ds	1	; $05	     xx00 0000			     M1-PF   M1-BL
    146 U0006		       00	   CXBLPF     ds	1	; $06	     x000 0000			     BL-PF   -----
    147 U0007		       00	   CXPPMM     ds	1	; $07	     xx00 0000			     P0-P1   M0-M1
    148 U0008		       00	   INPT0      ds	1	; $08	     x000 0000	     Read Pot Port 0
    149 U0009		       00	   INPT1      ds	1	; $09	     x000 0000	     Read Pot Port 1
    150 U000a		       00	   INPT2      ds	1	; $0A	     x000 0000	     Read Pot Port 2
    151 U000b		       00	   INPT3      ds	1	; $0B	     x000 0000	     Read Pot Port 3
    152 U000c		       00	   INPT4      ds	1	; $0C		x000 0000	 Read Input (Trigger) 0
    153 U000d		       00	   INPT5      ds	1	; $0D		x000 0000	 Read Input (Trigger) 1
    154 U000e
    155 U000e							;-------------------------------------------------------------------------------
    156 U000e
    157 U0298 ????				      SEG.U	RIOT
    158 U0280					      ORG	$280
    159 U0280
    160 U0280							; RIOT MEMORY MAP
    161 U0280
    162 U0280		       00	   SWCHA      ds	1	; $280      Port A data register for joysticks:
    163 U0281							;			Bits 4-7 for player 1.  Bits 0-3 for player 2.
    164 U0281
    165 U0281		       00	   SWACNT     ds	1	; $281      Port A data direction register (DDR)
    166 U0282		       00	   SWCHB      ds	1	; $282		Port B data (console switches)
    167 U0283		       00	   SWBCNT     ds	1	; $283      Port B DDR
    168 U0284		       00	   INTIM      ds	1	; $284		Timer output
    169 U0285
    170 U0285		       00	   TIMINT     ds	1	; $285
    171 U0286
    172 U0286							; Unused/undefined registers ($285-$294)
    173 U0286
    174 U0286		       00		      ds	1	; $286
    175 U0287		       00		      ds	1	; $287
    176 U0288		       00		      ds	1	; $288
    177 U0289		       00		      ds	1	; $289
    178 U028a		       00		      ds	1	; $28A
    179 U028b		       00		      ds	1	; $28B
    180 U028c		       00		      ds	1	; $28C
    181 U028d		       00		      ds	1	; $28D
    182 U028e		       00		      ds	1	; $28E
    183 U028f		       00		      ds	1	; $28F
    184 U0290		       00		      ds	1	; $290
    185 U0291		       00		      ds	1	; $291
    186 U0292		       00		      ds	1	; $292
    187 U0293		       00		      ds	1	; $293
    188 U0294
    189 U0294		       00	   TIM1T      ds	1	; $294		set 1 clock interval
    190 U0295		       00	   TIM8T      ds	1	; $295      set 8 clock interval
    191 U0296		       00	   TIM64T     ds	1	; $296      set 64 clock interval
    192 U0297		       00	   T1024T     ds	1	; $297      set 1024 clock interval
    193 U0298
    194 U0298							;-------------------------------------------------------------------------------
    195 U0298							; The following required for back-compatibility with code which does not use
    196 U0298							; segments.
    197 U0298
    198  0000 ????				      SEG
    199  0000 ????
    200  0000 ????						; EOF
------- FILE main.s
------- FILE macro.h LEVEL 2 PASS 2
      0  0000 ????				      include	"macro.h"
      1  0000 ????						; MACRO.H
      2  0000 ????						; Version 1.06, 3/SEPTEMBER/2004
      3  0000 ????
      4  0000 ????	       00 6a	   VERSION_MACRO =	106
      5  0000 ????
      6  0000 ????						;
      7  0000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
      8  0000 ????						; PLEASE DO *NOT* REDISTRIBUTE MODIFIED VERSIONS OF THIS FILE!
      9  0000 ????						;
     10  0000 ????						; This file defines DASM macros useful for development for the Atari 2600.
     11  0000 ????						; It is distributed as a companion machine-specific support package
     12  0000 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     13  0000 ????						; available at at http://www.atari2600.org/dasm
     14  0000 ????						;
     15  0000 ????						; Many thanks to the people who have contributed.  If you take issue with the
     16  0000 ????						; contents, or would like to add something, please write to me
     17  0000 ????						; (atari2600@taswegian.com) with your contribution.
     18  0000 ????						;
     19  0000 ????						; Latest Revisions...
     20  0000 ????						;
     21  0000 ????						; 1.06  03/SEP/2004	 - nice revision of VERTICAL_BLANK (Edwin Blink)
     22  0000 ????						; 1.05  14/NOV/2003	 - Added VERSION_MACRO equate (which will reflect 100x version #)
     23  0000 ????						;			   This will allow conditional code to verify MACRO.H being
     24  0000 ????						;			   used for code assembly.
     25  0000 ????						; 1.04  13/NOV/2003	 - SET_POINTER macro added (16-bit address load)
     26  0000 ????						;
     27  0000 ????						; 1.03  23/JUN/2003	 - CLEAN_START macro added - clears TIA, RAM, registers
     28  0000 ????						;
     29  0000 ????						; 1.02  14/JUN/2003	 - VERTICAL_SYNC macro added
     30  0000 ????						;			   (standardised macro for vertical synch code)
     31  0000 ????						; 1.01  22/MAR/2003	 - SLEEP macro added. 
     32  0000 ????						;			 - NO_ILLEGAL_OPCODES switch implemented
     33  0000 ????						; 1.0	22/MAR/2003		Initial release
     34  0000 ????
     35  0000 ????						; Note: These macros use illegal opcodes.  To disable illegal opcode usage, 
     36  0000 ????						;   define the symbol NO_ILLEGAL_OPCODES (-DNO_ILLEGAL_OPCODES=1 on command-line).
     37  0000 ????						;   If you do not allow illegal opcode usage, you must include this file 
     38  0000 ????						;   *after* including VCS.H (as the non-illegal opcodes access hardware
     39  0000 ????						;   registers and require them to be defined first).
     40  0000 ????
     41  0000 ????						; Available macros...
     42  0000 ????						;   SLEEP n		 - sleep for n cycles
     43  0000 ????						;   VERTICAL_SYNC	 - correct 3 scanline vertical synch code
     44  0000 ????						;   CLEAN_START	 - set machine to known state on startup
     45  0000 ????						;   SET_POINTER	 - load a 16-bit absolute to a 16-bit variable
     46  0000 ????
     47  0000 ????						;-------------------------------------------------------------------------------
     48  0000 ????						; SLEEP duration
     49  0000 ????						; Original author: Thomas Jentzsch
     50  0000 ????						; Inserts code which takes the specified number of cycles to execute.	This is
     51  0000 ????						; useful for code where precise timing is required.
     52  0000 ????						; ILLEGAL-OPCODE VERSION DOES NOT AFFECT FLAGS OR REGISTERS.
     53  0000 ????						; LEGAL OPCODE VERSION MAY AFFECT FLAGS
     54  0000 ????						; Uses illegal opcode (DASM 2.20.01 onwards).
     55  0000 ????
     56  0000 ????				      MAC	sleep
     57  0000 ????			   .CYCLES    SET	{1}
     58  0000 ????
     59  0000 ????				      IF	.CYCLES < 2
     60  0000 ????				      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
     61  0000 ????				      ERR
     62  0000 ????				      ENDIF
     63  0000 ????
     64  0000 ????				      IF	.CYCLES & 1
     65  0000 ????				      IFNCONST	NO_ILLEGAL_OPCODES
     66  0000 ????				      nop	0
     67  0000 ????				      ELSE
     68  0000 ????				      bit	VSYNC
     69  0000 ????				      ENDIF
     70  0000 ????			   .CYCLES    SET	.CYCLES - 3
     71  0000 ????				      ENDIF
     72  0000 ????
     73  0000 ????				      REPEAT	.CYCLES / 2
     74  0000 ????				      nop
     75  0000 ????				      REPEND
     76  0000 ????				      ENDM		;usage: SLEEP n (n>1)
     77  0000 ????
     78  0000 ????						;-------------------------------------------------------------------------------
     79  0000 ????						; VERTICAL_SYNC
     80  0000 ????						; revised version by Edwin Blink -- saves bytes!
     81  0000 ????						; Inserts the code required for a proper 3 scanline vertical sync sequence
     82  0000 ????						; Note: Alters the accumulator
     83  0000 ????
     84  0000 ????						; OUT: A = 0
     85  0000 ????
     86  0000 ????				      MAC	vertical_sync
     87  0000 ????				      lda	#%1110	; each '1' bits generate a VSYNC ON line (bits 1..3)
     88  0000 ????			   .VSLP1     sta	WSYNC	; 1st '0' bit resets Vsync, 2nd '0' bit exit loop
     89  0000 ????				      sta	VSYNC
     90  0000 ????				      lsr
     91  0000 ????				      bne	.VSLP1	; branch until VYSNC has been reset
     92  0000 ????				      ENDM
     93  0000 ????
     94  0000 ????						;-------------------------------------------------------------------------------
     95  0000 ????						; CLEAN_START
     96  0000 ????						; Original author: Andrew Davie
     97  0000 ????						; Standardised start-up code, clears stack, all TIA registers and RAM to 0
     98  0000 ????						; Sets stack pointer to $FF, and all registers to 0
     99  0000 ????						; Sets decimal mode off, sets interrupt flag (kind of un-necessary)
    100  0000 ????						; Use as very first section of code on boot (ie: at reset)
    101  0000 ????						; Code written to minimise total ROM usage - uses weird 6502 knowledge :)
    102  0000 ????
    103  0000 ????				      MAC	clean_start
    104  0000 ????				      sei
    105  0000 ????				      cld
    106  0000 ????
    107  0000 ????				      ldx	#0
    108  0000 ????				      txa
    109  0000 ????				      tay
    110  0000 ????			   .CLEAR_STACK dex
    111  0000 ????				      txs
    112  0000 ????				      pha
    113  0000 ????				      bne	.CLEAR_STACK	; SP=$FF, X = A = Y = 0
    114  0000 ????
    115  0000 ????				      ENDM
    116  0000 ????
    117  0000 ????						;-------------------------------------------------------
    118  0000 ????						; SET_POINTER
    119  0000 ????						; Original author: Manuel Rotschkar
    120  0000 ????						;
    121  0000 ????						; Sets a 2 byte RAM pointer to an absolute address.
    122  0000 ????						;
    123  0000 ????						; Usage: SET_POINTER pointer, address
    124  0000 ????						; Example: SET_POINTER SpritePTR, SpriteData
    125  0000 ????						;
    126  0000 ????						; Note: Alters the accumulator, NZ flags
    127  0000 ????						; IN 1: 2 byte RAM location reserved for pointer
    128  0000 ????						; IN 2: absolute address
    129  0000 ????
    130  0000 ????				      MAC	set_pointer
    131  0000 ????			   .POINTER   SET	{1}
    132  0000 ????			   .ADDRESS   SET	{2}
    133  0000 ????
    134  0000 ????				      LDA	#<.ADDRESS	; Get Lowbyte of Address
    135  0000 ????				      STA	.POINTER	; Store in pointer
    136  0000 ????				      LDA	#>.ADDRESS	; Get Hibyte of Address
    137  0000 ????				      STA	.POINTER+1	; Store in pointer+1
    138  0000 ????
    139  0000 ????				      ENDM
    140  0000 ????
    141  0000 ????						;-------------------------------------------------------
    142  0000 ????						; BOUNDARY byte#
    143  0000 ????						; Original author: Denis Debro (borrowed from Bob Smith / Thomas)
    144  0000 ????						;
    145  0000 ????						; Push data to a certain position inside a page and keep count of how
    146  0000 ????						; many free bytes the programmer will have.
    147  0000 ????						;
    148  0000 ????						; eg: BOUNDARY 5    ; position at byte #5 in page
    149  0000 ????
    150  0000 ????			   .FREE_BYTES SET	0
    151  0000 ????				      MAC	boundary
    152  0000 ????				      REPEAT	256
    153  0000 ????				      IF	<. % {1} = 0
    154  0000 ????				      MEXIT
    155  0000 ????				      ELSE
    156  0000 ????			   .FREE_BYTES SET	.FREE_BYTES + 1
    157  0000 ????				      .byte	$00
    158  0000 ????				      ENDIF
    159  0000 ????				      REPEND
    160  0000 ????				      ENDM
    161  0000 ????
    162  0000 ????
    163  0000 ????						; EOF
------- FILE main.s
------- FILE xmacro.h LEVEL 2 PASS 2
      0  0000 ????				      include	"xmacro.h"
      1  0000 ????
      2  0000 ????						;-------------------------------------------------------
      3  0000 ????						; Usage: TIMER_SETUP lines
      4  0000 ????						; where lines is the number of scanlines to skip (> 2).
      5  0000 ????						; The timer will be set so that it expires before this number
      6  0000 ????						; of scanlines. A WSYNC will be done first.
      7  0000 ????
      8  0000 ????				      MAC	timer_setup
      9  0000 ????			   .lines     SET	{1}
     10  0000 ????				      lda	#(((.lines)*76-14)/64)
     11  0000 ????				      sta	WSYNC
     12  0000 ????				      sta	TIM64T
     13  0000 ????				      ENDM
     14  0000 ????
     15  0000 ????						;-------------------------------------------------------
     16  0000 ????						; Use with TIMER_SETUP to wait for timer to complete.
     17  0000 ????						; You may want to do a WSYNC afterwards, since the timer
     18  0000 ????						; is not accurate to the beginning/end of a scanline.
     19  0000 ????
     20  0000 ????				      MAC	timer_wait
     21  0000 ????			   .waittimer
     22  0000 ????				      lda	INTIM
     23  0000 ????				      bne	.waittimer
     24  0000 ????				      sta	WSYNC
     25  0000 ????				      ENDM
     26  0000 ????
------- FILE main.s
     34  0000 ????
     35  0000 ????						; RAM and constants
------- FILE vars.s LEVEL 2 PASS 2
      0  0000 ????				      include	"vars.s"
      1 U0091 ????				      seg.u	Variables
      2 U0091 ????
      3 U0080					      org	$80
      4 U0080
      5 U0080		       00	   Temp       byte.b
      6 U0081
      7 U0081							; Counters
      8 U0081		       00	   RowCount   byte.b
      9 U0082		       00	   LoopCount  byte.b
     10 U0083		       00	   FrameCount byte.b
     11 U0084
     12 U0084		       00	   YP1	      byte.b
     13 U0085		       00	   SpriteEnd  byte.b
     14 U0086		       00	   XPos       byte.b		; X position of player sprite
     15 U0087
     16 U0087
     17 U0087		       00	   Speed1     byte.b
     18 U0088		       00	   Speed2     byte.b
     19 U0089
     20 U0089		       00	   YPos       byte.b		; Y position of player sprite
     21 U008a		       00	   YPos2      byte.b
     22 U008b
     23 U008b		       00	   GEM_02_TARGET byte.b
     24 U008c
     25 U008c		       00	   JMP_ADDR   byte.b
     26 U008d		       00	   JMP_ADDR_2 byte.b
     27 U008e
     28 U008e		       00	   ROW_DEMO_INDEX byte.b
     29 U008f
     30 U008f		       00	   KERNEL_TEMP_A byte.b
     31 U0090
     32 U0090		       00	   RamCurrentKernel byte.b
     33 U0091
     34 U0091							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     35 U0091
     36 U0091		       00 10	   ROW_COUNT  =	16
     37 U0091
     38 U0091		       00 02	   SIGNAL_LINE =	$02
     39 U0091
     40 U0091							; RAM+ memory map
     41 U0091
     42 U0091		       f0 00	   RAMP_KERNEL_W =	$f000
     43 U0091		       f1 00	   RAMP_KERNEL_R =	$f100
     44 U0091
     45 U0091		       f0 40	   RAMP_STORAGE_W =	$f040	; is this just max(frame_1_end, frame_2_end) ?
     46 U0091		       f1 40	   RAMP_STORAGE_R =	$f140
     47 U0091
     48 U0091							; NUSIZ values
     49 U0091
     50 U0091		       00 13	   THREE_COPIES =	%00010011
     51 U0091
     52 U0091							; Colors
     53 U0091
     54 U0091		       00 42	   COL_BG     equ	$42
     55 U0091		       00 cc	   COL_EMERALD equ	$CC
     56 U0091		       00 cc	   COL_EMERALD_2 equ	$CC
     57 U0091
     58 U0091							; HMOVE values for missiles
     59 U0091
     60 U0091		       00 1c	   KERNEL_A_MISSILE_SLEEP equ	28
     61 U0091		       00 00	   KERNEL_A_MISSILE_HMOVE equ	$00
     62 U0091
     63 U0091		       00 33	   KERNEL_B_MISSILE_SLEEP equ	51
     64 U0091		       00 10	   KERNEL_B_MISSILE_HMOVE equ	$10
     65 U0091
     66 U0091							; Sprite details
     67 U0091
     68 U0091		       00 09	   SPRITE_HEIGHT equ	9
     69 U0091
     70 U0091		       00 07	   EMERALD_SP_COLOR equ	COLUP1
     71 U0091		       00 1c	   EMERALD_SP equ	GRP1
     72 U0091		       00 1e	   EMERALD_MI_ENABLE equ	ENAM1
     73 U0091		       00 11	   EMERALD_SP_RESET equ	RESP1
     74 U0091		       00 13	   EMERALD_MI_RESET equ	RESM1
     75 U0091		       00 21	   EMERALD_SP_HMOVE equ	HMP1
     76 U0091		       00 23	   EMERALD_MI_HMOVE equ	HMM1
     77 U0091		       00 05	   EMERALD_COPIES equ	NUSIZ1
     78 U0091
     79 U0091		       00 1b	   JET_SP     equ	GRP0
     80 U0091		       00 10	   JET_SP_RESET equ	RESP0
     81 U0091		       00 20	   JET_SP_HMOVE equ	HMP0
     82 U0091		       00 06	   JET_SP_COLOR equ	COLUP0
     83 U0091
     84 U0091							; Spriteend is HEIGHT_OFFSET - YPos
     85 U0091		       00 c8	   HEIGHT_OFFSET equ	200
     86 U0091
     87 U0091							; Compared with YPos
     88 U0091		       00 3e	   FLOOR_OFFSET equ	62
     89 U0091		       00 be	   CEILING_OFFSET equ	190
     90 U0091
     91 U0091							; Starting player position
     92 U0091		       00 3e	   YPosStart  equ	62
     93 U0091		       00 37	   XPosStart  equ	55
     94 U0091
     95 U0091							; Top left corner
     96 U0091							; YPosStart equ 190
     97 U0091							; XPosStart equ 28
     98 U0091
     99 U0091							; Tick (every 8 frames)
    100 U0091		       00 07	   FrameSkip  equ	%111
------- FILE main.s
     37 U0091
     38 U0091							; Bank 1
     39  e000 ????				      seg	CodeBank1
     40  d000					      org	$D000
     41  d000					      rorg	$F000
     42  d000		       00	   BANK1      byte.b
     43  d200					      org	$d200
     44  d200					      rorg	$d200
     45  d200				   Bank1Start
     46  d200		       ad fa ff 	      lda	$fffa
     47  d203		       ea		      nop
     48  d204		       ea		      nop
     49  d205		       ea		      nop
     50  d206
     51  dffc					      org	$dffc
     52  dffc					      rorg	$fffc
     53  dffc		       00 d2		      .word.w	Bank1Start
     54  dffe		       00 d2		      .word.w	Bank1Start
     55  e000
     56  e000							; Bank 2
     57  f000 ????				      seg	CodeBank2
     58  e000					      org	$E000
     59  e000					      rorg	$F000
     60  e000		       00	   BANK2      byte.b
     61  e200					      org	$e200
     62  e200					      rorg	$f200
     63  e200				   Bank2Start
     64  e200		       ad fa ff 	      lda	$fffa
     65  e203		       ea		      nop
     66  e204		       ea		      nop
     67  e205		       ea		      nop
     68  e206
     69  effc					      org	$effc
     70  effc					      rorg	$fffc
     71  effc		       00 f2		      .word.w	Bank2Start
     72  effe		       00 f2		      .word.w	Bank2Start
     73  f000
     74  f000							; Bank 3
     75  10000 ????				       seg	CodeBank3
     76  f000					      org	$F000
     77  f000					      rorg	$F000
     78  f000		       00	   BANK3      byte.b
     79  f200					      org	$f200
     80  f200					      rorg	$f200
     81  f200				   Bank3Start
     82  f200		       ad fa ff 	      lda	$fffa
     83  f203		       ea		      nop
     84  f204		       ea		      nop
     85  f205		       ea		      nop
     86  f206		       4c 09 f2 	      jmp	Start
     87  f209
     88  f209							; Bank 3 source code
------- FILE init.s LEVEL 2 PASS 2
      0  f209					      include	"init.s"
      1  f209							; Game Initialization after power on or reset
      2  f209
      3  f209					      mac	nibble_start_kernel
      4  f209					      endm
      5  f209					      mac	nibble_if
      6  f209					      ror
      7  f209					      endm
      8  f209					      mac	nibble_write
      9  f209					      endm
     10  f209					      mac	nibble_write_opcode
     11  f209					      endm
     12  f209					      mac	nibble_else
     13  f209					      endm
     14  f209					      mac	nibble_end_if
     15  f209					      endm
     16  f209					      mac	nibble_end_kernel
     17  f209					      endm
     18  f209
     19  f209				   Start
      0  f209					      CLEAN_START
      1  f209		       78		      sei
      2  f20a		       d8		      cld
      3  f20b
      4  f20b		       a2 00		      ldx	#0
      5  f20d		       8a		      txa
      6  f20e		       a8		      tay
      7  f20f		       ca	   .CLEAR_STACK dex
      8  f210		       9a		      txs
      9  f211		       48		      pha
     10  f212		       d0 fb		      bne	.CLEAR_STACK
     11  f214
     21  f214
     22  f214				   InitSetup
     23  f214		       a9 00		      lda	#0
     24  f216		       85 83		      sta	FrameCount
     25  f218
     26  f218							; P0 has three copies
     27  f218		       a9 13		      lda	#%00010011
     28  f21a		       85 05		      sta	EMERALD_COPIES
     29  f21c
     30  f21c		       a9 00		      lda	#$00
     31  f21e		       85 09		      sta	COLUBK
     32  f220		       a9 01		      lda	#%00000001
     33  f222		       85 0a		      sta	CTRLPF	; reflect playfield
     34  f224
     35  f224							; Disable VDEL
     36  f224		       a9 00		      lda	#0
     37  f226		       85 25		      sta	VDELP0
     38  f228		       85 26		      sta	VDELP1
     39  f22a
     40  f22a
     41  f22a							; Player 0
     42  f22a		       a2 cc		      ldx	#COL_EMERALD
     43  f22c		       86 07		      stx	EMERALD_SP_COLOR
     44  f22e
     45  f22e							; Player 1
     46  f22e		       a9 0f		      lda	#$0f
     47  f230		       85 06		      sta	JET_SP_COLOR
     48  f232		       a9 00		      lda	#$00
     49  f234		       85 1b		      sta	JET_SP
     50  f236
     51  f236							; Positions
     52  f236		       a9 3e		      lda	#YPosStart
     53  f238		       85 89		      sta	YPos
     54  f23a		       a9 37		      lda	#XPosStart
     55  f23c		       85 86		      sta	XPos
     56  f23e		       a9 00		      lda	#0
     57  f240		       85 87		      sta	Speed1
     58  f242		       85 88		      sta	Speed2
     59  f244		       85 8a		      sta	YPos2
     60  f246
     61  f246		       a9 00		      lda	#0
     62  f248		       85 8e		      sta	ROW_DEMO_INDEX
     63  f24a
     64  f24a							; Start with vertical sync (to reset frame)
     65  f24a		       4c 7d f2 	      jmp	VerticalSync
------- FILE main.s
------- FILE loader.s LEVEL 2 PASS 2
      0  f24d					      include	"loader.s"
      1  f24d							; Copies the gem kernels to RAM
      2  f24d
      3  f24d							; Copy Kernel A to CBSRAM
      4  f24d				   LoadKernelA subroutine
      5  f24d		       a9 01		      lda	#01
      6  f24f		       85 90		      sta	RamCurrentKernel
      7  f251		       a0 2d		      ldy	#(kernel_1_end - kernel_1_start)-1
      8  f253				   .loop
      9  f253		       b9 00 f6 	      lda	kernel_1_start,Y
     10  f256		       99 00 10 	      sta	$1000,Y
     11  f259		       88		      dey
     12  f25a		       d0 f7		      bne	.loop
     13  f25c		       ad 00 f6 	      lda	kernel_1_start
     14  f25f		       8d 00 10 	      sta	$1000
     15  f262		       60		      rts
     16  f263
     17  f263							; Copy Kernel B to CBSRAM
     18  f263				   LoadKernelB subroutine
     19  f263		       a9 02		      lda	#02
     20  f265		       85 90		      sta	RamCurrentKernel
     21  f267		       a0 2f		      ldy	#(kernel_2_end - kernel_2_start)-1
     22  f269				   .loop
     23  f269		       b9 2e f6 	      lda	kernel_2_start,Y
     24  f26c		       99 00 10 	      sta	$1000,Y
     25  f26f		       88		      dey
     26  f270		       d0 f7		      bne	.loop
     27  f272		       ad 2e f6 	      lda	kernel_2_start
     28  f275		       8d 00 10 	      sta	$1000
     29  f278		       60		      rts
------- FILE main.s
------- FILE nibble.s LEVEL 2 PASS 2
      0  f279					      include	"nibble.s"
      1  f279				   NIBBLE_gem_kernel_OPCODE_1
      2  f279		       a9 c6		      lda	#%011000110
      0  f27b					      ASSERT_SIZE_EXACT	NIBBLE_gem_kernel_OPCODE_1, ., 2
      1  f27b				   .STARTA    SET	NIBBLE_gem_kernel_OPCODE_1
      2  f27b				   .ENDA      SET	.
      3  f27b				   .LEN       SET	2
      4  f27b				  -	      if	[[.ENDA - .STARTA] != .LEN]
      5  f27b				  -	      echo	""
      6  f27b				  -	      echo	"Error: Violated size limit", [.ENDA - .STARTA], "vs", .LEN
      7  f27b				  -	      err
      8  f27b					      endif
      4  f27b				   NIBBLE_gem_kernel_OPCODE_2
      5  f27b		       a9 00		      lda	#%000000000
      0  f27d					      ASSERT_SIZE_EXACT	NIBBLE_gem_kernel_OPCODE_2, ., 2
      1  f27d				   .STARTA    SET	NIBBLE_gem_kernel_OPCODE_2
      2  f27d				   .ENDA      SET	.
      3  f27d				   .LEN       SET	2
      4  f27d				  -	      if	[[.ENDA - .STARTA] != .LEN]
      5  f27d				  -	      echo	""
      6  f27d				  -	      echo	"Error: Violated size limit", [.ENDA - .STARTA], "vs", .LEN
      7  f27d				  -	      err
      8  f27d					      endif
      7  f27d
      8  f27d					      MAC	nibble_gem_kernel
      9  f27d				   .if_1
     10  f27d					      asl
     11  f27d					      bcc	.else_1
     12  f27d					      ldx	[NIBBLE_gem_kernel_OPCODE_1 + 0]
     13  f27d					      stx	[[KernelA_TEST - $100] + 0]
     14  f27d					      ldx	[NIBBLE_gem_kernel_OPCODE_1 + 1]
     15  f27d					      stx	[[KernelA_TEST - $100] + 1]
     16  f27d					      jmp	.endif_1
     17  f27d				   .else_1
     18  f27d					      ldx	[NIBBLE_gem_kernel_OPCODE_2 + 0]
     19  f27d					      stx	[[KernelA_TEST - $100] + 0]
     20  f27d					      ldx	[NIBBLE_gem_kernel_OPCODE_2 + 1]
     21  f27d					      stx	[[KernelA_TEST - $100] + 1]
     22  f27d				   .endif_1
     23  f27d					      ENDM
     24  f27d
------- FILE main.s
------- FILE frame.s LEVEL 2 PASS 2
      0  f27d					      include	"frame.s"
      1  f27d							; Frame loop, including calling out to other kernels.
      2  f27d
      3  f27d							; Vertical Sync
      4  f27d				   VerticalSync subroutine
      0  f27d					      VERTICAL_SYNC
      1  f27d		       a9 0e		      lda	#%1110
      2  f27f		       85 02	   .VSLP1     sta	WSYNC
      3  f281		       85 00		      sta	VSYNC
      4  f283		       4a		      lsr
      5  f284		       d0 f9		      bne	.VSLP1
      6  f286
      7  f286				   FrameStart subroutine
      0  f286					      ASSERT_RUNTIME	"_scan == #0"
      1  f286				   .COND      SET	"_scan == #0"
 ASSERT: breakif { pc== $f286  && !(  _scan == #0  ) }
      2  f286					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
      9  f286
     10  f286				   VerticalBlank subroutine
      0  f286					      TIMER_SETUP	37
      1  f286				   .lines     SET	37
      2  f286		       a9 2b		      lda	#(((.lines)*76-14)/64)
      3  f288		       85 02		      sta	WSYNC
      4  f28a		       8d 96 02 	      sta	TIM64T
     12  f28d
     13  f28d							; Scanline counter
     14  f28d		       a9 10		      lda	#ROW_COUNT
     15  f28f		       85 82		      sta	LoopCount
     16  f291
     17  f291							; Frame counter
     18  f291		       e6 83		      inc	FrameCount
     19  f293
     20  f293							; Skip every 8 frames for increasing demo index
     21  f293		       a5 83		      lda	FrameCount
     22  f295		       29 07		      and	#FrameSkip
     23  f297		       c9 07		      cmp	#FrameSkip
     24  f299		       d0 0d		      bne	.next_next_thing
     25  f29b
     26  f29b		       18		      clc
     27  f29c		       a5 8e		      lda	ROW_DEMO_INDEX
     28  f29e		       69 04		      adc	#4
     29  f2a0		       c9 68		      cmp	#[level_01_end - level_01]
     30  f2a2		       90 02		      bcc	.next_thing_local
     31  f2a4		       a9 00		      lda	#0
     32  f2a6				   .next_thing_local
     33  f2a6		       85 8e		      sta	ROW_DEMO_INDEX
     34  f2a8				   .next_next_thing
     35  f2a8		       85 02		      sta	WSYNC
     36  f2aa
     37  f2aa							; Positioning
      0  f2aa					      SLEEP	40
      1  f2aa				   .CYCLES    SET	40
      2  f2aa
      3  f2aa				  -	      IF	.CYCLES < 2
      4  f2aa				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f2aa				  -	      ERR
      6  f2aa					      ENDIF
      7  f2aa
      8  f2aa				  -	      IF	.CYCLES & 1
      9  f2aa				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  f2aa				  -	      nop	0
     11  f2aa				  -	      ELSE
     12  f2aa				  -	      bit	VSYNC
     13  f2aa				  -	      ENDIF
     14  f2aa				  -.CYCLES    SET	.CYCLES - 3
     15  f2aa					      ENDIF
     16  f2aa
     17  f2aa					      REPEAT	.CYCLES / 2
     18  f2aa		       ea		      nop
     17  f2aa					      REPEND
     18  f2ab		       ea		      nop
     17  f2ab					      REPEND
     18  f2ac		       ea		      nop
     17  f2ac					      REPEND
     18  f2ad		       ea		      nop
     17  f2ad					      REPEND
     18  f2ae		       ea		      nop
     17  f2ae					      REPEND
     18  f2af		       ea		      nop
     17  f2af					      REPEND
     18  f2b0		       ea		      nop
     17  f2b0					      REPEND
     18  f2b1		       ea		      nop
     17  f2b1					      REPEND
     18  f2b2		       ea		      nop
     17  f2b2					      REPEND
     18  f2b3		       ea		      nop
     17  f2b3					      REPEND
     18  f2b4		       ea		      nop
     17  f2b4					      REPEND
     18  f2b5		       ea		      nop
     17  f2b5					      REPEND
     18  f2b6		       ea		      nop
     17  f2b6					      REPEND
     18  f2b7		       ea		      nop
     17  f2b7					      REPEND
     18  f2b8		       ea		      nop
     17  f2b8					      REPEND
     18  f2b9		       ea		      nop
     17  f2b9					      REPEND
     18  f2ba		       ea		      nop
     17  f2ba					      REPEND
     18  f2bb		       ea		      nop
     17  f2bb					      REPEND
     18  f2bc		       ea		      nop
     17  f2bc					      REPEND
     18  f2bd		       ea		      nop
     19  f2be					      REPEND
     39  f2be		       85 11		      sta	EMERALD_SP_RESET	; position 1st player
     40  f2c0		       85 02		      sta	WSYNC
     41  f2c2
     42  f2c2							; Misc
     43  f2c2		       a9 00		      lda	#00
     44  f2c4		       85 1e		      sta	EMERALD_MI_ENABLE
     45  f2c6
     46  f2c6							; Assign dervied SpriteEnd value
     47  f2c6		       18		      clc
     48  f2c7		       a9 c8		      lda	#HEIGHT_OFFSET
     49  f2c9		       e5 89		      sbc	YPos
     50  f2cb		       85 85		      sta	SpriteEnd
     51  f2cd
     52  f2cd
     53  f2cd							; Player 1
     54  f2cd		       a5 86		      lda	XPos
     55  f2cf		       a2 00		      ldx	#0
     56  f2d1		       20 f3 f3 	      jsr	SetHorizPos
     57  f2d4
     58  f2d4				   frame_setup subroutine
     59  f2d4							; Kernel A or B
     60  f2d4		       a9 01		      lda	#01
     61  f2d6		       25 83		      and	FrameCount
     62  f2d8		       d0 24		      bne	frame_setup_kernel_b
     63  f2da
     64  f2da				   frame_setup_kernel_a subroutine
     65  f2da							; Load kernel into CBSRAM
     66  f2da		       20 4d f2 	      jsr	LoadKernelA
     67  f2dd
     68  f2dd							; Move missile
     69  f2dd		       85 02		      sta	WSYNC
      0  f2df					      sleep	KERNEL_A_MISSILE_SLEEP
      1  f2df				   .CYCLES    SET	KERNEL_A_MISSILE_SLEEP
      2  f2df
      3  f2df				  -	      IF	.CYCLES < 2
      4  f2df				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f2df				  -	      ERR
      6  f2df					      ENDIF
      7  f2df
      8  f2df				  -	      IF	.CYCLES & 1
      9  f2df				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  f2df				  -	      nop	0
     11  f2df				  -	      ELSE
     12  f2df				  -	      bit	VSYNC
     13  f2df				  -	      ENDIF
     14  f2df				  -.CYCLES    SET	.CYCLES - 3
     15  f2df					      ENDIF
     16  f2df
     17  f2df					      REPEAT	.CYCLES / 2
     18  f2df		       ea		      nop
     17  f2df					      REPEND
     18  f2e0		       ea		      nop
     17  f2e0					      REPEND
     18  f2e1		       ea		      nop
     17  f2e1					      REPEND
     18  f2e2		       ea		      nop
     17  f2e2					      REPEND
     18  f2e3		       ea		      nop
     17  f2e3					      REPEND
     18  f2e4		       ea		      nop
     17  f2e4					      REPEND
     18  f2e5		       ea		      nop
     17  f2e5					      REPEND
     18  f2e6		       ea		      nop
     17  f2e6					      REPEND
     18  f2e7		       ea		      nop
     17  f2e7					      REPEND
     18  f2e8		       ea		      nop
     17  f2e8					      REPEND
     18  f2e9		       ea		      nop
     17  f2e9					      REPEND
     18  f2ea		       ea		      nop
     17  f2ea					      REPEND
     18  f2eb		       ea		      nop
     17  f2eb					      REPEND
     18  f2ec		       ea		      nop
     19  f2ed					      REPEND
     71  f2ed		       85 13		      sta	EMERALD_MI_RESET
     72  f2ef		       a9 00		      lda	#KERNEL_A_MISSILE_HMOVE
     73  f2f1		       85 23		      sta	EMERALD_MI_HMOVE
     74  f2f3
     75  f2f3							; DEBUG: Set per-kernel color
     76  f2f3		       a2 cc		      ldx	#COL_EMERALD
     77  f2f5		       86 07		      stx	EMERALD_SP_COLOR
     78  f2f7
     79  f2f7							; HACK this doesn't belong here
     80  f2f7		       a9 ff		      lda	#%11111111
     81  f2f9		       85 0c		      sta	REFP1
     82  f2fb
     83  f2fb		       4c 2b f3 	      jmp	frame_setup_complete
     84  f2fe
     85  f2fe				   frame_setup_kernel_b subroutine
     86  f2fe							; Load kernel into CBSRAM
     87  f2fe		       20 63 f2 	      jsr	LoadKernelB
     88  f301
     89  f301							; Move missile
     90  f301		       85 02		      sta	WSYNC
      0  f303					      sleep	KERNEL_B_MISSILE_SLEEP
      1  f303				   .CYCLES    SET	KERNEL_B_MISSILE_SLEEP
      2  f303
      3  f303				  -	      IF	.CYCLES < 2
      4  f303				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f303				  -	      ERR
      6  f303					      ENDIF
      7  f303
      8  f303					      IF	.CYCLES & 1
      9  f303					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f303		       04 00		      nop	0
     11  f305				  -	      ELSE
     12  f305				  -	      bit	VSYNC
     13  f305					      ENDIF
     14  f305				   .CYCLES    SET	.CYCLES - 3
     15  f305					      ENDIF
     16  f305
     17  f305					      REPEAT	.CYCLES / 2
     18  f305		       ea		      nop
     17  f305					      REPEND
     18  f306		       ea		      nop
     17  f306					      REPEND
     18  f307		       ea		      nop
     17  f307					      REPEND
     18  f308		       ea		      nop
     17  f308					      REPEND
     18  f309		       ea		      nop
     17  f309					      REPEND
     18  f30a		       ea		      nop
     17  f30a					      REPEND
     18  f30b		       ea		      nop
     17  f30b					      REPEND
     18  f30c		       ea		      nop
     17  f30c					      REPEND
     18  f30d		       ea		      nop
     17  f30d					      REPEND
     18  f30e		       ea		      nop
     17  f30e					      REPEND
     18  f30f		       ea		      nop
     17  f30f					      REPEND
     18  f310		       ea		      nop
     17  f310					      REPEND
     18  f311		       ea		      nop
     17  f311					      REPEND
     18  f312		       ea		      nop
     17  f312					      REPEND
     18  f313		       ea		      nop
     17  f313					      REPEND
     18  f314		       ea		      nop
     17  f314					      REPEND
     18  f315		       ea		      nop
     17  f315					      REPEND
     18  f316		       ea		      nop
     17  f316					      REPEND
     18  f317		       ea		      nop
     17  f317					      REPEND
     18  f318		       ea		      nop
     17  f318					      REPEND
     18  f319		       ea		      nop
     17  f319					      REPEND
     18  f31a		       ea		      nop
     17  f31a					      REPEND
     18  f31b		       ea		      nop
     17  f31b					      REPEND
     18  f31c		       ea		      nop
     19  f31d					      REPEND
     92  f31d		       85 13		      sta	EMERALD_MI_RESET
     93  f31f		       a9 10		      lda	#KERNEL_B_MISSILE_HMOVE
     94  f321		       85 23		      sta	EMERALD_MI_HMOVE
     95  f323
     96  f323							; DEBUG: Set per-kernel color
     97  f323		       a2 e0		      ldx	#$e0
     98  f325		       86 07		      stx	EMERALD_SP_COLOR
     99  f327
    100  f327		       a9 00		      lda	#0
    101  f329		       85 0c		      sta	REFP1
    102  f32b
    103  f32b				   frame_setup_complete
    104  f32b
    105  f32b		       ad 7c f7 	      lda	shard_map
    106  f32e		       a0 01		      ldy	#1	; gemini counter, starting at 1
    107  f330				   gemini_builder
    108  f330		       c0 01		      cpy	#1	; TODO top two bits of shard_map
    109  f332		       d0 00		      bne	.no_vd0
    110  f334				   .no_vd0
    111  f334
    112  f334							; Perform kernel Nibble calculations
    113  f334							; lda #$00
    114  f334							; NIBBLE_START_KERNEL gem_kernel, 40
    115  f334							;     ldx level_00
    116  f334							;     cpx #%11000000
    117  f334							;     NIBBLE_IF cs
    118  f334							;	   NIBBLE_WRITE_OPCODE [KernelA_TEST - $100], 2, lda #%011000110
    119  f334							;     NIBBLE_ELSE
    120  f334							;	   NIBBLE_WRITE_OPCODE [KernelA_TEST - $100], 2, lda #%000000000
    121  f334							;     NIBBLE_END_IF
    122  f334							; NIBBLE_END_KERNEL
    123  f334							; sta KERNEL_TEMP_A
    124  f334
    125  f334				   VerticalBlankEnd
    126  f334							; Wait until the end of Vertical blank.
      0  f334					      TIMER_WAIT
      1  f334				   .waittimer
      2  f334		       ad 84 02 	      lda	INTIM
      3  f337		       d0 fb		      bne	.waittimer
      4  f339		       85 02		      sta	WSYNC
      0  f33b					      ASSERT_RUNTIME	"_scan == #37"
      1  f33b				   .COND      SET	"_scan == #37"
 ASSERT: breakif { pc== $f33b  && !(  _scan == #37  ) }
      2  f33b					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
    129  f33b
    130  f33b							; Start rendering the kernel.
      0  f33b					      TIMER_SETUP	192
      1  f33b				   .lines     SET	192
      2  f33b		       a9 e3		      lda	#(((.lines)*76-14)/64)
      3  f33d		       85 02		      sta	WSYNC
      4  f33f		       8d 96 02 	      sta	TIM64T
    132  f342		       4c 07 f4 	      jmp	KernelBorder
    133  f345
    134  f345				   FrameEnd   subroutine
    135  f345		       85 02		      sta	WSYNC
    136  f347
    137  f347							; Blank all background colors.
    138  f347		       a9 00		      lda	#0
    139  f349		       85 08		      sta	COLUPF
    140  f34b		       85 0f		      sta	PF2
    141  f34d		       85 0e		      sta	PF1
    142  f34f		       85 1c		      sta	EMERALD_SP
    143  f351
    144  f351							; Guide lines (2x)
    145  f351		       a9 02		      lda	#SIGNAL_LINE
    146  f353		       85 09		      sta	COLUBK
    147  f355					      REPEAT	6
    148  f355		       85 02		      sta	WSYNC
    147  f355					      REPEND
    148  f357		       85 02		      sta	WSYNC
    147  f357					      REPEND
    148  f359		       85 02		      sta	WSYNC
    147  f359					      REPEND
    148  f35b		       85 02		      sta	WSYNC
    147  f35b					      REPEND
    148  f35d		       85 02		      sta	WSYNC
    147  f35d					      REPEND
    148  f35f		       85 02		      sta	WSYNC
    149  f361					      REPEND
    150  f361		       a9 00		      lda	#$00
    151  f363		       85 09		      sta	COLUBK
    152  f365
    153  f365							; TODO Should a timer be necessary for ending the graphics kernel?
      0  f365					      TIMER_WAIT
      1  f365				   .waittimer
      2  f365		       ad 84 02 	      lda	INTIM
      3  f368		       d0 fb		      bne	.waittimer
      4  f36a		       85 02		      sta	WSYNC
      0  f36c					      ASSERT_RUNTIME	"_scan == (#37 + #192)"
      1  f36c				   .COND      SET	"_scan == (#37 + #192)"
 ASSERT: breakif { pc== $f36c  && !(  _scan == (#37 + #192)  ) }
      2  f36c					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
    156  f36c
    157  f36c							; Overscan
    158  f36c				   Overscan   subroutine
    159  f36c		       85 01		      sta	VBLANK
      0  f36e					      TIMER_SETUP	29
      1  f36e				   .lines     SET	29
      2  f36e		       a9 22		      lda	#(((.lines)*76-14)/64)
      3  f370		       85 02		      sta	WSYNC
      4  f372		       8d 96 02 	      sta	TIM64T
    161  f375
    162  f375		       20 85 f3 	      jsr	MoveJoystick
    163  f378		       20 bc f3 	      jsr	SpeedCalculation
    164  f37b
      0  f37b					      TIMER_WAIT
      1  f37b				   .waittimer
      2  f37b		       ad 84 02 	      lda	INTIM
      3  f37e		       d0 fb		      bne	.waittimer
      4  f380		       85 02		      sta	WSYNC
      0  f382					      ASSERT_RUNTIME	"_scan == (#37 + #192 + #29)"
      1  f382				   .COND      SET	"_scan == (#37 + #192 + #29)"
 ASSERT: breakif { pc== $f382  && !(  _scan == (#37 + #192 + #29)  ) }
      2  f382					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
    167  f382
    168  f382		       4c 7d f2 	      jmp	VerticalSync
------- FILE main.s
------- FILE input.s LEVEL 2 PASS 2
      0  f385					      include	"input.s"
      1  f385							; Handles input checking. Called from overscan.
      2  f385
      3  f385							; Read joystick movement and apply to object 0
      4  f385				   MoveJoystick
      5  f385							; Move vertically
      6  f385							; (up and down are actually reversed since ypos starts at bottom)
      7  f385							;     ldx YPos
      8  f385		       a9 10		      lda	#%00010000	;Up?
      9  f387		       2c 80 02 	      bit	SWCHA
     10  f38a		       d0 0d		      bne	SkipMoveUp
     11  f38c
     12  f38c		       18		      clc
     13  f38d		       a5 88		      lda	Speed2
     14  f38f		       69 0c		      adc	#12
     15  f391		       85 88		      sta	Speed2
     16  f393		       a5 87		      lda	Speed1
     17  f395		       69 00		      adc	#00
     18  f397		       85 87		      sta	Speed1
     19  f399
     20  f399				   SkipMoveUp
     21  f399		       a6 86		      ldx	XPos
     22  f39b
     23  f39b							; Only check left/right on odd frames;
     24  f39b							; TODO make this just a fractional speed
     25  f39b							; rather than dropping frames
     26  f39b		       a9 01		      lda	#01
     27  f39d		       25 83		      and	FrameCount
     28  f39f		       d0 18		      bne	SkipMoveRight
     29  f3a1
     30  f3a1
     31  f3a1							; Move horizontally
     32  f3a1		       a9 40		      lda	#%01000000	;Left?
     33  f3a3		       2c 80 02 	      bit	SWCHA
     34  f3a6		       d0 05		      bne	SkipMoveLeft
     35  f3a8		       e0 1d		      cpx	#29
     36  f3aa		       90 01		      bcc	SkipMoveLeft
     37  f3ac		       ca		      dex
     38  f3ad
     39  f3ad							; Reflect
     40  f3ad							;     lda #$ff
     41  f3ad							;     sta REFP0
     42  f3ad				   SkipMoveLeft
     43  f3ad		       a9 80		      lda	#%10000000	;Right?
     44  f3af		       2c 80 02 	      bit	SWCHA
     45  f3b2		       d0 05		      bne	SkipMoveRight
     46  f3b4		       e0 80		      cpx	#128
     47  f3b6		       b0 01		      bcs	SkipMoveRight
     48  f3b8		       e8		      inx
     49  f3b9
     50  f3b9							; Reflect
     51  f3b9							;     lda #$0
     52  f3b9							;     sta REFP0
     53  f3b9				   SkipMoveRight
     54  f3b9		       86 86		      stx	XPos
     55  f3bb		       60		      rts
     56  f3bc
     57  f3bc
     58  f3bc				   SpeedCalculation
     59  f3bc		       38		      sec
     60  f3bd		       a5 88		      lda	Speed2
     61  f3bf		       e9 07		      sbc	#7
     62  f3c1		       85 88		      sta	Speed2
     63  f3c3		       a5 87		      lda	Speed1
     64  f3c5		       e9 00		      sbc	#0
     65  f3c7		       85 87		      sta	Speed1
     66  f3c9
     67  f3c9		       18		      clc
     68  f3ca		       a5 8a		      lda	YPos2
     69  f3cc		       65 88		      adc	Speed2
     70  f3ce		       85 8a		      sta	YPos2
     71  f3d0		       a5 89		      lda	YPos
     72  f3d2		       65 87		      adc	Speed1
     73  f3d4		       85 89		      sta	YPos
     74  f3d6
     75  f3d6		       c9 3e		      cmp	#FLOOR_OFFSET
     76  f3d8		       b0 0a		      bcs	NewThing2
     77  f3da
     78  f3da							; Reset to floor
     79  f3da		       a9 3e		      lda	#FLOOR_OFFSET
     80  f3dc		       85 89		      sta	YPos
     81  f3de		       a9 00		      lda	#0
     82  f3e0		       85 87		      sta	Speed1
     83  f3e2		       85 88		      sta	Speed2
     84  f3e4				   NewThing2
     85  f3e4
     86  f3e4		       c9 be		      cmp	#CEILING_OFFSET
     87  f3e6		       90 0a		      bcc	.next
     88  f3e8
     89  f3e8							; Reset to ceiling
     90  f3e8		       a9 be		      lda	#CEILING_OFFSET
     91  f3ea		       85 89		      sta	YPos
     92  f3ec		       a9 00		      lda	#0
     93  f3ee		       85 87		      sta	Speed1
     94  f3f0		       85 88		      sta	Speed2
     95  f3f2				   .next
     96  f3f2		       60		      rts
     97  f3f3
     98  f3f3
     99  f3f3
    100  f3f3							; Subroutine
    101  f3f3				   SetHorizPos
    102  f3f3		       85 02		      sta	WSYNC	; start a new line
    103  f3f5		       24 00		      bit	0	; waste 3 cycles
    104  f3f7		       38		      sec		; set carry flag
    105  f3f8				   DivideLoop
    106  f3f8		       e9 0f		      sbc	#15	; subtract 15
    107  f3fa		       b0 fc		      bcs	DivideLoop	; branch until negative
    108  f3fc		       49 07		      eor	#7	; calculate fine offset
    109  f3fe		       0a		      asl
    110  f3ff		       0a		      asl
    111  f400		       0a		      asl
    112  f401		       0a		      asl
    113  f402		       95 10		      sta	JET_SP_RESET,x	; fix coarse position
    114  f404		       95 20		      sta	JET_SP_HMOVE,x	; set fine offset
    115  f406		       60		      rts		; return to caller
------- FILE main.s
------- FILE kernel_border.s LEVEL 2 PASS 2
      0  f407					      include	"kernel_border.s"
      1  f407							; Visible Kernel
      2  f407
      3  f407				   KernelBorder subroutine
      4  f407		       85 02		      sta	WSYNC	; ??? Is this needed?
      5  f409
      6  f409							; First HMOVE
      7  f409		       85 2a		      sta	HMOVE
      8  f40b
      9  f40b							; Border top
     10  f40b		       a9 00		      lda	#0
     11  f40d		       85 08		      sta	COLUPF
     12  f40f		       85 0e		      sta	PF1
     13  f411		       85 0f		      sta	PF2
     14  f413		       a9 02		      lda	#SIGNAL_LINE
     15  f415		       85 09		      sta	COLUBK
     16  f417
     17  f417					      REPEAT	6
     18  f417		       85 02		      sta	WSYNC
     17  f417					      REPEND
     18  f419		       85 02		      sta	WSYNC
     17  f419					      REPEND
     18  f41b		       85 02		      sta	WSYNC
     17  f41b					      REPEND
     18  f41d		       85 02		      sta	WSYNC
     17  f41d					      REPEND
     18  f41f		       85 02		      sta	WSYNC
     17  f41f					      REPEND
     18  f421		       85 02		      sta	WSYNC
     19  f423					      REPEND
     20  f423
     21  f423		       a9 00		      lda	#0
     22  f425		       85 09		      sta	COLUBK
     23  f427		       85 02		      sta	WSYNC
     24  f429
     25  f429							; Start top border
     26  f429				   border_top
     27  f429							; Make the playfield solid.
     28  f429		       a9 3f		      lda	#%00111111
     29  f42b		       85 0e		      sta	PF1
     30  f42d		       a9 ff		      lda	#%11111111
     31  f42f		       85 0f		      sta	PF2
     32  f431
     33  f431		       a9 42		      lda	#COL_BG
     34  f433		       a0 00		      ldy	#0
     35  f435
     36  f435							; X_XXXX_XX
     37  f435							; Commented lines removed to save on space.
     38  f435		       85 08		      sta	COLUPF
     39  f437		       85 02		      sta	WSYNC
     40  f439		       84 08		      sty	COLUPF
     41  f43b		       85 02		      sta	WSYNC
     42  f43d		       85 08		      sta	COLUPF
     43  f43f		       85 02		      sta	WSYNC
     44  f441							; sta COLUPF
     45  f441		       85 02		      sta	WSYNC
     46  f443							; sta COLUPF
     47  f443		       85 02		      sta	WSYNC
     48  f445		       84 08		      sty	COLUPF
     49  f447		       85 02		      sta	WSYNC
     50  f449		       85 08		      sta	COLUPF
     51  f44b
     52  f44b		       a2 ff		      ldx	#$ff
     53  f44d		       9a		      txs
     54  f44e							; Push jump table to the stack
      0  f44e					      ASSERT_RUNTIME	"sp == $ff"
      1  f44e				   .COND      SET	"sp == $ff"
 ASSERT: breakif { pc== $f44e  && !(  sp == $ff  ) }
      2  f44e					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
     56  f44e							; final rts to return point of kernel
     57  f44e		       a9 f5		      lda	#>[row_after_kernel - 1]
     58  f450		       48		      pha		; $ff
     59  f451		       a9 3f		      lda	#<[row_after_kernel - 1]	; exit gem kernel
     60  f453		       48		      pha		; $fe
     61  f454		       a9 00		      lda	#%0	; GRP0 B
     62  f456		       48		      pha		; $fd
     63  f457		       a9 10		      lda	#>[$1100 - 1]
     64  f459		       48		      pha		; $fc
     65  f45a		       a9 ff		      lda	#<[$1100 - 1]	; repeat gem kernel once
     66  f45c		       48		      pha		; $fb
     67  f45d		       a9 00		      lda	#%0	; GRP0 A
     68  f45f		       48		      pha		; $fa
      0  f460					      ASSERT_RUNTIME	"sp == $f9"
      1  f460				   .COND      SET	"sp == $f9"
 ASSERT: breakif { pc== $f460  && !(  sp == $f9  ) }
      2  f460					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
     70  f460
     71  f460		       85 02		      sta	WSYNC
     72  f462							; sta COLUPF
     73  f462
     74  f462				   PlayArea
     75  f462							; PF is now the playing area
      0  f462					      ASSERT_RUNTIME	"_scycles == #0"
      1  f462				   .COND      SET	"_scycles == #0"
 ASSERT: breakif { pc== $f462  && !(  _scycles == #0  ) }
      2  f462					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
      0  f462					      sleep	61
      1  f462				   .CYCLES    SET	61
      2  f462
      3  f462				  -	      IF	.CYCLES < 2
      4  f462				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f462				  -	      ERR
      6  f462					      ENDIF
      7  f462
      8  f462					      IF	.CYCLES & 1
      9  f462					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f462		       04 00		      nop	0
     11  f464				  -	      ELSE
     12  f464				  -	      bit	VSYNC
     13  f464					      ENDIF
     14  f464				   .CYCLES    SET	.CYCLES - 3
     15  f464					      ENDIF
     16  f464
     17  f464					      REPEAT	.CYCLES / 2
     18  f464		       ea		      nop
     17  f464					      REPEND
     18  f465		       ea		      nop
     17  f465					      REPEND
     18  f466		       ea		      nop
     17  f466					      REPEND
     18  f467		       ea		      nop
     17  f467					      REPEND
     18  f468		       ea		      nop
     17  f468					      REPEND
     18  f469		       ea		      nop
     17  f469					      REPEND
     18  f46a		       ea		      nop
     17  f46a					      REPEND
     18  f46b		       ea		      nop
     17  f46b					      REPEND
     18  f46c		       ea		      nop
     17  f46c					      REPEND
     18  f46d		       ea		      nop
     17  f46d					      REPEND
     18  f46e		       ea		      nop
     17  f46e					      REPEND
     18  f46f		       ea		      nop
     17  f46f					      REPEND
     18  f470		       ea		      nop
     17  f470					      REPEND
     18  f471		       ea		      nop
     17  f471					      REPEND
     18  f472		       ea		      nop
     17  f472					      REPEND
     18  f473		       ea		      nop
     17  f473					      REPEND
     18  f474		       ea		      nop
     17  f474					      REPEND
     18  f475		       ea		      nop
     17  f475					      REPEND
     18  f476		       ea		      nop
     17  f476					      REPEND
     18  f477		       ea		      nop
     17  f477					      REPEND
     18  f478		       ea		      nop
     17  f478					      REPEND
     18  f479		       ea		      nop
     17  f479					      REPEND
     18  f47a		       ea		      nop
     17  f47a					      REPEND
     18  f47b		       ea		      nop
     17  f47b					      REPEND
     18  f47c		       ea		      nop
     17  f47c					      REPEND
     18  f47d		       ea		      nop
     17  f47d					      REPEND
     18  f47e		       ea		      nop
     17  f47e					      REPEND
     18  f47f		       ea		      nop
     17  f47f					      REPEND
     18  f480		       ea		      nop
     19  f481					      REPEND
     78  f481		       a9 00		      lda	#%00000000
     79  f483		       85 0d		      sta	PF0
     80  f485		       a9 20		      lda	#%00100000
     81  f487		       85 0e		      sta	PF1
     82  f489		       a9 00		      lda	#%00000000
     83  f48b		       85 0f		      sta	PF2
      0  f48d					      ASSERT_RUNTIME	"_scycles == #0"
      1  f48d				   .COND      SET	"_scycles == #0"
 ASSERT: breakif { pc== $f48d  && !(  _scycles == #0  ) }
      2  f48d					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
      0  f48d					      sleep	7
      1  f48d				   .CYCLES    SET	7
      2  f48d
      3  f48d				  -	      IF	.CYCLES < 2
      4  f48d				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f48d				  -	      ERR
      6  f48d					      ENDIF
      7  f48d
      8  f48d					      IF	.CYCLES & 1
      9  f48d					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f48d		       04 00		      nop	0
     11  f48f				  -	      ELSE
     12  f48f				  -	      bit	VSYNC
     13  f48f					      ENDIF
     14  f48f				   .CYCLES    SET	.CYCLES - 3
     15  f48f					      ENDIF
     16  f48f
     17  f48f					      REPEAT	.CYCLES / 2
     18  f48f		       ea		      nop
     17  f48f					      REPEND
     18  f490		       ea		      nop
     19  f491					      REPEND
     86  f491		       4c c3 f4 	      jmp	row_start
     87  f494							; enter row on cycle 10.
     88  f494
     89  f494							; reset the background for bottom of playfield
     90  f494				   border_bottom
     91  f494							;sta WSYNC
     92  f494
     93  f494							; Form the bottom of the level frame.
     94  f494		       a9 3f		      lda	#%00111111
     95  f496		       85 0e		      sta	PF1
     96  f498		       a9 ff		      lda	#%11111111
     97  f49a		       85 0f		      sta	PF2
     98  f49c
     99  f49c							; Clear all sprites.
    100  f49c		       a9 00		      lda	#0
    101  f49e		       85 1c		      sta	EMERALD_SP
    102  f4a0		       85 1b		      sta	JET_SP
    103  f4a2		       85 1e		      sta	EMERALD_MI_ENABLE
    104  f4a4
    105  f4a4		       a9 42		      lda	#COL_BG
    106  f4a6		       a0 00		      ldy	#0
    107  f4a8		       85 02		      sta	WSYNC
    108  f4aa
    109  f4aa		       84 08		      sty	COLUPF
    110  f4ac		       85 02		      sta	WSYNC
    111  f4ae
    112  f4ae		       85 08		      sta	COLUPF
    113  f4b0		       85 02		      sta	WSYNC
    114  f4b2
    115  f4b2		       85 02		      sta	WSYNC
    116  f4b4
    117  f4b4		       85 02		      sta	WSYNC
    118  f4b6
    119  f4b6		       84 08		      sty	COLUPF
    120  f4b8		       85 02		      sta	WSYNC
    121  f4ba
    122  f4ba		       85 08		      sta	COLUPF
    123  f4bc		       85 02		      sta	WSYNC
    124  f4be		       85 02		      sta	WSYNC
    125  f4c0		       4c 45 f3 	      jmp	FrameEnd
------- FILE main.s
------- FILE kernel_row.s LEVEL 2 PASS 2
      0  f4c3					      include	"kernel_row.s"
      1  f4c3							; Frame Start
      2  f4c3
      3  f4c3							; Macros for calculating sprite values (GRPx).
      4  f4c3
      5  f4c3							; Load the player graphics for this scanline using SpriteEnd (3c + 17c)
      6  f4c3					      mac	kernel_load_player
      7  f4c3							; expects "lda #SPRITE_HEIGHT" before this ; 3c
      8  f4c3					      dcp	SpriteEnd	; 5c
      9  f4c3					      ldy	#0	; 2c
     10  f4c3							; constant 6c:
     11  f4c3					      .byte	$b0, $01	; 2c / 3c (taken)  : bcs +01 (skipping 1-byte bit instr)
     12  f4c3					      .byte	$2c	; 4c / 0c		: bit (skip next two bytes)
     13  f4c3					      ldy	SpriteEnd
     14  f4c3							; 4c
     15  f4c3					      ldx	Frame0,Y
     16  f4c3					      endm
     17  f4c3
     18  f4c3							; mac jet_spritedata_calc
     19  f4c3							;
     20  f4c3							; loads the offset from Frame0 in Y, and the sprite value in A, and stores it in
     21  f4c3							; GRP0.
     22  f4c3					      mac	jet_spritedata_calc
     23  f4c3							; loader
     24  f4c3					      lda	#SPRITE_HEIGHT
     25  f4c3					      dcp	SpriteEnd
     26  f4c3					      ldy	SpriteEnd
     27  f4c3
     28  f4c3							; 4c
     29  f4c3							; This must never be 5 cycles This means Frame0 must be aligned and loading
     30  f4c3							; from Frame0 + Y must never cross a page boundary.
     31  f4c3					      lda	Frame0,Y
     32  f4c3							; 6c
     33  f4c3					      .byte	$b0, $01	;2c / 3c (taken)
     34  f4c3					      .byte	$2c	; 4c / 0c
     35  f4c3					      sta	JET_SP	; 0c / 3c
     36  f4c3					      endm
     37  f4c3
     38  f4c3				   row_start
     39  f4c3
     40  f4c3							; [scanline 1]
     41  f4c3				   row_1
     42  f4c3							; Enter after scanline starts on row "9" and wraps
      0  f4c3					      ASSERT_RUNTIME	"_scycles == #10"
      1  f4c3				   .COND      SET	"_scycles == #10"
 ASSERT: breakif { pc== $f4c3  && !(  _scycles == #10  ) }
      2  f4c3					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
     44  f4c3
      0  f4c3					      jet_spritedata_calc
      1  f4c3
      2  f4c3		       a9 09		      lda	#SPRITE_HEIGHT
      3  f4c5		       c7 85		      dcp	SpriteEnd
      4  f4c7		       a4 85		      ldy	SpriteEnd
      5  f4c9
      6  f4c9
      7  f4c9
      8  f4c9
      9  f4c9		       b9 00 f7 	      lda	Frame0,Y
     10  f4cc
     11  f4cc		       b0 01		      .byte.b	$b0, $01
     12  f4ce		       2c		      .byte.b	$2c
     13  f4cf		       85 1b		      sta	JET_SP
     46  f4d1
     47  f4d1							; Nibble VM.
     48  f4d1							; lda KERNEL_TEMP_A
     49  f4d1							; NIBBLE_gem_kernel
     50  f4d1		       85 02		      sta	WSYNC
     51  f4d3
     52  f4d3							; sleep 46
     53  f4d3							; ASSERT_RUNTIME "_scycles == #0"
     54  f4d3
     55  f4d3							; [scanline 2]
     56  f4d3				   row_2
      0  f4d3					      jet_spritedata_calc
      1  f4d3
      2  f4d3		       a9 09		      lda	#SPRITE_HEIGHT
      3  f4d5		       c7 85		      dcp	SpriteEnd
      4  f4d7		       a4 85		      ldy	SpriteEnd
      5  f4d9
      6  f4d9
      7  f4d9
      8  f4d9
      9  f4d9		       b9 00 f7 	      lda	Frame0,Y
     10  f4dc
     11  f4dc		       b0 01		      .byte.b	$b0, $01
     12  f4de		       2c		      .byte.b	$2c
     13  f4df		       85 1b		      sta	JET_SP
     58  f4e1
     59  f4e1							; Black out playfield
     60  f4e1							; TODO This should be done with playfield pixels, not color.
     61  f4e1		       a9 00		      lda	#0
     62  f4e3		       85 08		      sta	COLUPF
     63  f4e5
     64  f4e5							; Idle.
      0  f4e5					      sleep	46
      1  f4e5				   .CYCLES    SET	46
      2  f4e5
      3  f4e5				  -	      IF	.CYCLES < 2
      4  f4e5				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f4e5				  -	      ERR
      6  f4e5					      ENDIF
      7  f4e5
      8  f4e5				  -	      IF	.CYCLES & 1
      9  f4e5				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  f4e5				  -	      nop	0
     11  f4e5				  -	      ELSE
     12  f4e5				  -	      bit	VSYNC
     13  f4e5				  -	      ENDIF
     14  f4e5				  -.CYCLES    SET	.CYCLES - 3
     15  f4e5					      ENDIF
     16  f4e5
     17  f4e5					      REPEAT	.CYCLES / 2
     18  f4e5		       ea		      nop
     17  f4e5					      REPEND
     18  f4e6		       ea		      nop
     17  f4e6					      REPEND
     18  f4e7		       ea		      nop
     17  f4e7					      REPEND
     18  f4e8		       ea		      nop
     17  f4e8					      REPEND
     18  f4e9		       ea		      nop
     17  f4e9					      REPEND
     18  f4ea		       ea		      nop
     17  f4ea					      REPEND
     18  f4eb		       ea		      nop
     17  f4eb					      REPEND
     18  f4ec		       ea		      nop
     17  f4ec					      REPEND
     18  f4ed		       ea		      nop
     17  f4ed					      REPEND
     18  f4ee		       ea		      nop
     17  f4ee					      REPEND
     18  f4ef		       ea		      nop
     17  f4ef					      REPEND
     18  f4f0		       ea		      nop
     17  f4f0					      REPEND
     18  f4f1		       ea		      nop
     17  f4f1					      REPEND
     18  f4f2		       ea		      nop
     17  f4f2					      REPEND
     18  f4f3		       ea		      nop
     17  f4f3					      REPEND
     18  f4f4		       ea		      nop
     17  f4f4					      REPEND
     18  f4f5		       ea		      nop
     17  f4f5					      REPEND
     18  f4f6		       ea		      nop
     17  f4f6					      REPEND
     18  f4f7		       ea		      nop
     17  f4f7					      REPEND
     18  f4f8		       ea		      nop
     17  f4f8					      REPEND
     18  f4f9		       ea		      nop
     17  f4f9					      REPEND
     18  f4fa		       ea		      nop
     17  f4fa					      REPEND
     18  f4fb		       ea		      nop
     19  f4fc					      REPEND
     66  f4fc
     67  f4fc							; Enable playfield at end of scanline
     68  f4fc		       a9 42		      lda	#COL_BG
     69  f4fe		       85 08		      sta	COLUPF
     70  f500
      0  f500					      ASSERT_RUNTIME	"_scycles == #0"
      1  f500				   .COND      SET	"_scycles == #0"
 ASSERT: breakif { pc== $f500  && !(  _scycles == #0  ) }
      2  f500					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
     72  f500
     73  f500							; [scanline 3]
     74  f500				   row_3
      0  f500					      jet_spritedata_calc
      1  f500
      2  f500		       a9 09		      lda	#SPRITE_HEIGHT
      3  f502		       c7 85		      dcp	SpriteEnd
      4  f504		       a4 85		      ldy	SpriteEnd
      5  f506
      6  f506
      7  f506
      8  f506
      9  f506		       b9 00 f7 	      lda	Frame0,Y
     10  f509
     11  f509		       b0 01		      .byte.b	$b0, $01
     12  f50b		       2c		      .byte.b	$2c
     13  f50c		       85 1b		      sta	JET_SP
     76  f50e
     77  f50e							; Set stack pointer and populate graphics.
     78  f50e		       a2 f9		      ldx	#$f9
     79  f510		       9a		      txs
     80  f511		       a9 09		      lda	#SPRITE_HEIGHT
      0  f513					      KERNEL_LOAD_PLAYER
      1  f513
      2  f513		       c7 85		      dcp	SpriteEnd
      3  f515		       a0 00		      ldy	#0
      4  f517
      5  f517		       b0 01		      .byte.b	$b0, $01
      6  f519		       2c		      .byte.b	$2c
      7  f51a		       a4 85		      ldy	SpriteEnd
      8  f51c
      9  f51c		       be 00 f7 	      ldx	Frame0,Y
     82  f51f		       86 fa		      stx	$fa
      0  f521					      KERNEL_LOAD_PLAYER
      1  f521
      2  f521		       c7 85		      dcp	SpriteEnd
      3  f523		       a0 00		      ldy	#0
      4  f525
      5  f525		       b0 01		      .byte.b	$b0, $01
      6  f527		       2c		      .byte.b	$2c
      7  f528		       a4 85		      ldy	SpriteEnd
      8  f52a
      9  f52a		       be 00 f7 	      ldx	Frame0,Y
     84  f52d		       86 fd		      stx	$fd
     85  f52f
     86  f52f							; Idle.
      0  f52f					      sleep	3
      1  f52f				   .CYCLES    SET	3
      2  f52f
      3  f52f				  -	      IF	.CYCLES < 2
      4  f52f				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f52f				  -	      ERR
      6  f52f					      ENDIF
      7  f52f
      8  f52f					      IF	.CYCLES & 1
      9  f52f					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f52f		       04 00		      nop	0
     11  f531				  -	      ELSE
     12  f531				  -	      bit	VSYNC
     13  f531					      ENDIF
     14  f531				   .CYCLES    SET	.CYCLES - 3
     15  f531					      ENDIF
     16  f531
     17  f531				  -	      REPEAT	.CYCLES / 2
     18  f531				  -	      nop
     19  f531					      REPEND
     88  f531
     89  f531							; [scanlines 4-5]
     90  f531							; We jump immediately into scanlines 4-5, the "gem kernel"
     91  f531		       a2 06		      ldx	#%00000110
     92  f533		       a0 66		      ldy	#%01100110
      0  f535					      ASSERT_RUNTIME	"_scycles == #73"
      1  f535				   .COND      SET	"_scycles == #73"
 ASSERT: breakif { pc== $f535  && !(  _scycles == #73  ) }
      2  f535					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
     94  f535		       4c 00 f1 	      jmp	RAMP_KERNEL_R
     95  f538
     96  f538							; [scanline 6]
     97  f538
     98  f538							; Try to avoid page crossing in jet_spritedata_calc
     99  f538							; TODO enforce this with ASSERT_RUNTIME instead?
    100  f540		       00 00 00 00*	      align	16
    101  f540
    102  f540				   row_after_kernel
    103  f540				   row_6
      0  f540					      ASSERT_RUNTIME	"_scycles == #0"
      1  f540				   .COND      SET	"_scycles == #0"
 ASSERT: breakif { pc== $f540  && !(  _scycles == #0  ) }
      2  f540					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
    105  f540
    106  f540							; Cleanup from the kernel.
    107  f540		       a9 00		      lda	#0
    108  f542		       85 1e		      sta	EMERALD_MI_ENABLE
    109  f544		       85 1c		      sta	EMERALD_SP
    110  f546		       85 08		      sta	COLUPF
    111  f548
      0  f548					      jet_spritedata_calc
      1  f548
      2  f548		       a9 09		      lda	#SPRITE_HEIGHT
      3  f54a		       c7 85		      dcp	SpriteEnd
      4  f54c		       a4 85		      ldy	SpriteEnd
      5  f54e
      6  f54e
      7  f54e
      8  f54e
      9  f54e		       b9 00 f7 	      lda	Frame0,Y
     10  f551
     11  f551		       b0 01		      .byte.b	$b0, $01
     12  f553		       2c		      .byte.b	$2c
     13  f554		       85 1b		      sta	JET_SP
    113  f556
    114  f556							; Idle.
    115  f556		       85 02		      sta	WSYNC
    116  f558
    117  f558							; [scanline 7]
    118  f558				   row_7
      0  f558					      jet_spritedata_calc
      1  f558
      2  f558		       a9 09		      lda	#SPRITE_HEIGHT
      3  f55a		       c7 85		      dcp	SpriteEnd
      4  f55c		       a4 85		      ldy	SpriteEnd
      5  f55e
      6  f55e
      7  f55e
      8  f55e
      9  f55e		       b9 00 f7 	      lda	Frame0,Y
     10  f561
     11  f561		       b0 01		      .byte.b	$b0, $01
     12  f563		       2c		      .byte.b	$2c
     13  f564		       85 1b		      sta	JET_SP
    120  f566
    121  f566		       a9 42		      lda	#COL_BG
    122  f568		       85 08		      sta	COLUPF
    123  f56a
    124  f56a							; FRAMESWITCH
    125  f56a		       a9 01		      lda	#01
    126  f56c		       25 83		      and	FrameCount
    127  f56e		       d0 13		      bne	loadframe2
    128  f570
    129  f570							; Perform gem loading for Kernel A.
    130  f570
    131  f570				   loadframe1
      0  f570					      ASSERT_RUNTIME	"_scycles == #32"
      1  f570				   .COND      SET	"_scycles == #32"
 ASSERT: breakif { pc== $f570  && !(  _scycles == #32  ) }
      2  f570					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
    133  f570
    134  f570							; Emerald byte setting 1A
    135  f570							; ldx #0
    136  f570							; lda KERNEL_STORAGE_R,X
    137  f570							; sta GEM_00_W
    138  f570							; inx
    139  f570							; lda KERNEL_STORAGE_R,X
    140  f570							; sta GEM_04_W
    141  f570							; inx
    142  f570							; lda KERNEL_STORAGE_R,X
    143  f570							; sta GEM_09_W
    144  f570							; inx
    145  f570
    146  f570		       85 02		      sta	WSYNC
    147  f572
    148  f572							; [scanline 8]
      0  f572					      jet_spritedata_calc
      1  f572
      2  f572		       a9 09		      lda	#SPRITE_HEIGHT
      3  f574		       c7 85		      dcp	SpriteEnd
      4  f576		       a4 85		      ldy	SpriteEnd
      5  f578
      6  f578
      7  f578
      8  f578
      9  f578		       b9 00 f7 	      lda	Frame0,Y
     10  f57b
     11  f57b		       b0 01		      .byte.b	$b0, $01
     12  f57d		       2c		      .byte.b	$2c
     13  f57e		       85 1b		      sta	JET_SP
    150  f580
    151  f580							; Emerald byte setting 1B
    152  f580							; lda KERNEL_STORAGE_R,X
    153  f580							; sta GEM_13_W
    154  f580							; inx
    155  f580							; lda KERNEL_STORAGE_R,X
    156  f580							; sta GEM_17_W
    157  f580							; inx
    158  f580							; lda KERNEL_STORAGE_R,X
    159  f580							; sta GEM_18_W
    160  f580							; inx
    161  f580							; lda KERNEL_STORAGE_R,X
    162  f580							; sta GEM_22_W
    163  f580
    164  f580		       4c 96 f5 	      jmp	row_8_end
    165  f583
    166  f583							; Perform gem loading for Kernel B.
    167  f583
    168  f583				   loadframe2
      0  f583					      ASSERT_RUNTIME	"_scycles == #33"
      1  f583				   .COND      SET	"_scycles == #33"
 ASSERT: breakif { pc== $f583  && !(  _scycles == #33  ) }
      2  f583					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
    170  f583
    171  f583							; Emerald byte setting 2A
    172  f583							; ldx #[storage_02 - storage]
    173  f583							; lda KERNEL_STORAGE_R,X
    174  f583							; sta GEM_02_W
    175  f583							; inx
    176  f583							; lda KERNEL_STORAGE_R,X
    177  f583							; sta GEM_06_W
    178  f583							; inx
    179  f583							; lda KERNEL_STORAGE_R,X
    180  f583							; sta GEM_08_W
    181  f583							; inx
    182  f583
    183  f583		       85 02		      sta	WSYNC
    184  f585
    185  f585							; [scanline 8]
    186  f585				   row_8
      0  f585					      jet_spritedata_calc
      1  f585
      2  f585		       a9 09		      lda	#SPRITE_HEIGHT
      3  f587		       c7 85		      dcp	SpriteEnd
      4  f589		       a4 85		      ldy	SpriteEnd
      5  f58b
      6  f58b
      7  f58b
      8  f58b
      9  f58b		       b9 00 f7 	      lda	Frame0,Y
     10  f58e
     11  f58e		       b0 01		      .byte.b	$b0, $01
     12  f590		       2c		      .byte.b	$2c
     13  f591		       85 1b		      sta	JET_SP
    188  f593
    189  f593							; Emerald byte setting 2B
    190  f593							; lda KERNEL_STORAGE_R,X
    191  f593							; sta GEM_11_W
    192  f593							; inx
    193  f593							; lda KERNEL_STORAGE_R,X
    194  f593							; sta GEM_15_W
    195  f593							; inx
    196  f593							; lda KERNEL_STORAGE_R,X
    197  f593							; sta GEM_20_W
    198  f593							; inx
    199  f593							; lda KERNEL_STORAGE_R,X
    200  f593							; sta GEM_24_W
    201  f593
    202  f593		       4c 96 f5 	      jmp	row_8_end
    203  f596
    204  f596							; Common row 8 return.
    205  f596
    206  f596				   row_8_end
    207  f596							; Idle.
    208  f596		       85 02		      sta	WSYNC
    209  f598
    210  f598							; [scanline 8]
    211  f598							; Repeat loop until LoopCount < 0
    212  f598		       c6 82		      dec	LoopCount
    213  f59a		       30 03		      bmi	row_end
    214  f59c		       4c c3 f4 	      jmp	row_start
    215  f59f				   row_end
    216  f59f		       4c 94 f4 	      jmp	border_bottom
------- FILE main.s
------- FILE kernel_gem.s LEVEL 2 PASS 2
      0  f5a2					      include	"kernel_gem.s"
      1  f5a2							;
      2  f5a2							; Gem Kernels
      3  f5a2							;
      4  f5a2							; Gems are displayed in alternating kernels. This chart shows
      5  f5a2							; which kernel is responsible for which gem, with missiles denoted.
      6  f5a2							;
      7  f5a2							;  1:	 |SS  SS  MSS  |SS   SS  SS  |	      kernel 1 (S = Sprite, M = missile)
      8  f5a2							;  2:	 |  SS	SS   SS|  SSM  SS  SS|	      kernel 2
      9  f5a2							;  =	 |1122112221122|1122111221122|	      kernel #
     10  f5a2							;  #	 0^	 8^	  17^	    26^       gem index
     11  f5a2							;
     12  f5a2							; The middle bar indicates where the pattern reverses.
     13  f5a2							;
     14  f5a2							; Because we can repeat a sprite multiple times, and reset the sprite
     15  f5a2							; occurance mid-line, we can render close to half of the 26 gems a line
     16  f5a2							; requires with a single sprite. By alternating sprites each frame with an...
     17  f5a2							; acceptable amount of flicker (15Hz) we can render almost all the gems on each
     18  f5a2							; line, except for two. These are instead rendered by the missile, which
     19  f5a2							; corresponds to the sprite and must have the same color and repeat pattern.
     20  f5a2
     21  f5a2							; for copying
     22  f600		       00 00 00 00*	      align	256
     23  f600
     24  f600							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     25  f600							;
     26  f600							; GEM KERNEL A
     27  f600							;
     28  f600
     29  f600				   kernel_1_start subroutine
     30  f600					      rorg	$f100
     31  f600
     32  f600				   Kernel1    subroutine
     33  f600							; ASSERT_RUNTIME "sp == $f9"
     34  f600							; ASSERT_RUNTIME "RamCurrentKernel != #1 || _scycles == #22"
     35  f600
     36  f600							; Load next Player sprite
     37  f600		       68		      pla
     38  f601		       85 1b		      sta	GRP0
     39  f603
     40  f603							; this sleep first make this distinct from Kernel B in debugger, lol
      0  f603					      sleep	7
      1  f603				   .CYCLES    SET	7
      2  f603
      3  f603				  -	      IF	.CYCLES < 2
      4  f603				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f603				  -	      ERR
      6  f603					      ENDIF
      7  f603
      8  f603					      IF	.CYCLES & 1
      9  f603					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f603		       04 00		      nop	0
     11  f605				  -	      ELSE
     12  f605				  -	      bit	VSYNC
     13  f605					      ENDIF
     14  f605				   .CYCLES    SET	.CYCLES - 3
     15  f605					      ENDIF
     16  f605
     17  f605					      REPEAT	.CYCLES / 2
     18  f605		       ea		      nop
     17  f605					      REPEND
     18  f606		       ea		      nop
     19  f607					      REPEND
     42  f607
     43  f607		       a9 a0		      lda	#%10100000	; Side borders (TODO: make asymmetrical)
     44  f609
     45  f609		       85 1e		      sta	EMERALD_MI_ENABLE	;disable
     46  f60b
     47  f60b		       84 1c		      sty	EMERALD_SP
     48  f60d
     49  f60d							; 22c is critical start of precise GRP0 timing for Kernel A
      0  f60d					      ASSERT_RUNTIME	"RamCurrentKernel != #1 || _scycles == #22"
      1  f60d				   .COND      SET	"RamCurrentKernel != #1 || _scycles == #22"
 ASSERT: breakif { pc== $f10d  && !(  RamCurrentKernel != #1 || _scycles == #22  ) }
      2  f60d					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
     51  f60d				   KernelA_A
     52  f60d		       85 11		      sta	EMERALD_SP_RESET
     53  f60f				   KernelA_B
      0  f60f					      sleep	3
      1  f60f				   .CYCLES    SET	3
      2  f60f
      3  f60f				  -	      IF	.CYCLES < 2
      4  f60f				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f60f				  -	      ERR
      6  f60f					      ENDIF
      7  f60f
      8  f60f					      IF	.CYCLES & 1
      9  f60f					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f60f		       04 00		      nop	0
     11  f611				  -	      ELSE
     12  f611				  -	      bit	VSYNC
     13  f611					      ENDIF
     14  f611				   .CYCLES    SET	.CYCLES - 3
     15  f611					      ENDIF
     16  f611
     17  f611				  -	      REPEAT	.CYCLES / 2
     18  f611				  -	      nop
     19  f611					      REPEND
     55  f611				   KernelA_C
      0  f611					      sleep	3
      1  f611				   .CYCLES    SET	3
      2  f611
      3  f611				  -	      IF	.CYCLES < 2
      4  f611				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f611				  -	      ERR
      6  f611					      ENDIF
      7  f611
      8  f611					      IF	.CYCLES & 1
      9  f611					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f611		       04 00		      nop	0
     11  f613				  -	      ELSE
     12  f613				  -	      bit	VSYNC
     13  f613					      ENDIF
     14  f613				   .CYCLES    SET	.CYCLES - 3
     15  f613					      ENDIF
     16  f613
     17  f613				  -	      REPEAT	.CYCLES / 2
     18  f613				  -	      nop
     19  f613					      REPEND
     57  f613				   KernelA_D
     58  f613		       84 1c		      sty	EMERALD_SP
     59  f615				   KernelA_E
     60  f615		       85 11		      sta	EMERALD_SP_RESET
     61  f617				   KernelA_F
     62  f617		       86 1e		      stx	EMERALD_MI_ENABLE
     63  f619				   KernelA_G
     64  f619		       84 1c		      sty	EMERALD_SP
     65  f61b				   KernelA_H
     66  f61b		       84 1c		      sty	EMERALD_SP
     67  f61d				   KernelA_I
     68  f61d		       86 11		      stx	EMERALD_SP_RESET
     69  f61f				   KernelA_J
     70  f61f		       85 0e		      sta	PF1	; Write asynchronous playfield
     71  f621				   KernelA_K
     72  f621		       84 1c		      sty	EMERALD_SP
     73  f623				   KernelA_L
      0  f623					      sleep	3
      1  f623				   .CYCLES    SET	3
      2  f623
      3  f623				  -	      IF	.CYCLES < 2
      4  f623				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f623				  -	      ERR
      6  f623					      ENDIF
      7  f623
      8  f623					      IF	.CYCLES & 1
      9  f623					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f623		       04 00		      nop	0
     11  f625				  -	      ELSE
     12  f625				  -	      bit	VSYNC
     13  f625					      ENDIF
     14  f625				   .CYCLES    SET	.CYCLES - 3
     15  f625					      ENDIF
     16  f625
     17  f625				  -	      REPEAT	.CYCLES / 2
     18  f625				  -	      nop
     19  f625					      REPEND
     75  f625				   KernelA_M
     76  f625		       84 1c		      sty	EMERALD_SP
     77  f627				   KernelA_N
      0  f627					      sleep	3
      1  f627				   .CYCLES    SET	3
      2  f627
      3  f627				  -	      IF	.CYCLES < 2
      4  f627				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f627				  -	      ERR
      6  f627					      ENDIF
      7  f627
      8  f627					      IF	.CYCLES & 1
      9  f627					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f627		       04 00		      nop	0
     11  f629				  -	      ELSE
     12  f629				  -	      bit	VSYNC
     13  f629					      ENDIF
     14  f629				   .CYCLES    SET	.CYCLES - 3
     15  f629					      ENDIF
     16  f629
     17  f629				  -	      REPEAT	.CYCLES / 2
     18  f629				  -	      nop
     19  f629					      REPEND
     79  f629				   KernelA_O
      0  f629					      sleep	3
      1  f629				   .CYCLES    SET	3
      2  f629
      3  f629				  -	      IF	.CYCLES < 2
      4  f629				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f629				  -	      ERR
      6  f629					      ENDIF
      7  f629
      8  f629					      IF	.CYCLES & 1
      9  f629					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f629		       04 00		      nop	0
     11  f62b				  -	      ELSE
     12  f62b				  -	      bit	VSYNC
     13  f62b					      ENDIF
     14  f62b				   .CYCLES    SET	.CYCLES - 3
     15  f62b					      ENDIF
     16  f62b
     17  f62b				  -	      REPEAT	.CYCLES / 2
     18  f62b				  -	      nop
     19  f62b					      REPEND
     81  f62b				   KernelA_P
      0  f62b					      sleep	3
      1  f62b				   .CYCLES    SET	3
      2  f62b
      3  f62b				  -	      IF	.CYCLES < 2
      4  f62b				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f62b				  -	      ERR
      6  f62b					      ENDIF
      7  f62b
      8  f62b					      IF	.CYCLES & 1
      9  f62b					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f62b		       04 00		      nop	0
     11  f62d				  -	      ELSE
     12  f62d				  -	      bit	VSYNC
     13  f62d					      ENDIF
     14  f62d				   .CYCLES    SET	.CYCLES - 3
     15  f62d					      ENDIF
     16  f62d
     17  f62d				  -	      REPEAT	.CYCLES / 2
     18  f62d				  -	      nop
     19  f62d					      REPEND
     83  f62d
     84  f62d							; 6c
      0  f62d					      ASSERT_RUNTIME	"RamCurrentKernel != #1 || _scycles == #70"
      1  f62d				   .COND      SET	"RamCurrentKernel != #1 || _scycles == #70"
 ASSERT: breakif { pc== $f12d  && !(  RamCurrentKernel != #1 || _scycles == #70  ) }
      2  f62d					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
     86  f62d		       60		      rts
     87  f62e
     88  f62e					      rend
     89  f62e				   kernel_1_end
      0  f62e					      ASSERT_SIZE	kernel_1_start, kernel_1_end, $40
      1  f62e				   .STARTA    SET	kernel_1_start
      2  f62e				   .ENDA      SET	kernel_1_end
      3  f62e				   .LEN       SET	$40
      4  f62e				  -	      if	[[.ENDA - .STARTA] >= .LEN]
      5  f62e				  -	      echo	"Error: Exceeded size limit", [.ENDA - .STARTA], "vs", .LEN
      6  f62e				  -	      err
      7  f62e					      endif
     91  f62e
     92  f62e							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     93  f62e							;
     94  f62e							; GEM KERNEL B
     95  f62e							;
     96  f62e
     97  f62e				   kernel_2_start subroutine
     98  f62e					      rorg	$f100
     99  f62e
    100  f62e				   Kernel2    subroutine
    101  f62e							; Assert: M1 is at position #61
    102  f62e
    103  f62e							; don't sleep first to make this distinct from Kernel A in debugger, lol
    104  f62e
    105  f62e							; Load next Player sprite
    106  f62e		       68		      pla
    107  f62f		       85 1b		      sta	GRP0
    108  f631
      0  f631					      sleep	4
      1  f631				   .CYCLES    SET	4
      2  f631
      3  f631				  -	      IF	.CYCLES < 2
      4  f631				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f631				  -	      ERR
      6  f631					      ENDIF
      7  f631
      8  f631				  -	      IF	.CYCLES & 1
      9  f631				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  f631				  -	      nop	0
     11  f631				  -	      ELSE
     12  f631				  -	      bit	VSYNC
     13  f631				  -	      ENDIF
     14  f631				  -.CYCLES    SET	.CYCLES - 3
     15  f631					      ENDIF
     16  f631
     17  f631					      REPEAT	.CYCLES / 2
     18  f631		       ea		      nop
     17  f631					      REPEND
     18  f632		       ea		      nop
     19  f633					      REPEND
    110  f633
    111  f633
    112  f633		       a2 0c		      ldx	#%00001100
    113  f635		       a0 cc		      ldy	#%11001100
    114  f637
    115  f637		       a9 02		      lda	#02
    116  f639		       85 1e		      sta	EMERALD_MI_ENABLE	; Enable missile
    117  f63b
    118  f63b		       a9 c0		      lda	#%11000000
    119  f63d		       84 1c		      sty	EMERALD_SP
    120  f63f
    121  f63f							; 25c is critical start of precise GRP0 timing for Kernel B
      0  f63f					      ASSERT_RUNTIME	"RamCurrentKernel != #2 || _scycles == #25"
      1  f63f				   .COND      SET	"RamCurrentKernel != #2 || _scycles == #25"
 ASSERT: breakif { pc== $f111  && !(  RamCurrentKernel != #2 || _scycles == #25  ) }
      2  f63f					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
    123  f63f				   KernelB_A
    124  f63f		       85 11		      sta	EMERALD_SP_RESET
    125  f641				   KernelB_B
      0  f641					      sleep	3
      1  f641				   .CYCLES    SET	3
      2  f641
      3  f641				  -	      IF	.CYCLES < 2
      4  f641				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f641				  -	      ERR
      6  f641					      ENDIF
      7  f641
      8  f641					      IF	.CYCLES & 1
      9  f641					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f641		       04 00		      nop	0
     11  f643				  -	      ELSE
     12  f643				  -	      bit	VSYNC
     13  f643					      ENDIF
     14  f643				   .CYCLES    SET	.CYCLES - 3
     15  f643					      ENDIF
     16  f643
     17  f643				  -	      REPEAT	.CYCLES / 2
     18  f643				  -	      nop
     19  f643					      REPEND
    127  f643				   KernelB_C
      0  f643					      sleep	3
      1  f643				   .CYCLES    SET	3
      2  f643
      3  f643				  -	      IF	.CYCLES < 2
      4  f643				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f643				  -	      ERR
      6  f643					      ENDIF
      7  f643
      8  f643					      IF	.CYCLES & 1
      9  f643					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f643		       04 00		      nop	0
     11  f645				  -	      ELSE
     12  f645				  -	      bit	VSYNC
     13  f645					      ENDIF
     14  f645				   .CYCLES    SET	.CYCLES - 3
     15  f645					      ENDIF
     16  f645
     17  f645				  -	      REPEAT	.CYCLES / 2
     18  f645				  -	      nop
     19  f645					      REPEND
    129  f645				   KernelB_D
    130  f645		       84 1c		      sty	EMERALD_SP
    131  f647				   KernelB_E
    132  f647		       85 11		      sta	EMERALD_SP_RESET
    133  f649				   KernelB_F
    134  f649		       84 1c		      sty	EMERALD_SP
    135  f64b				   KernelB_G		; PF1
      0  f64b					      sleep	3
      1  f64b				   .CYCLES    SET	3
      2  f64b
      3  f64b				  -	      IF	.CYCLES < 2
      4  f64b				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f64b				  -	      ERR
      6  f64b					      ENDIF
      7  f64b
      8  f64b					      IF	.CYCLES & 1
      9  f64b					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f64b		       04 00		      nop	0
     11  f64d				  -	      ELSE
     12  f64d				  -	      bit	VSYNC
     13  f64d					      ENDIF
     14  f64d				   .CYCLES    SET	.CYCLES - 3
     15  f64d					      ENDIF
     16  f64d
     17  f64d				  -	      REPEAT	.CYCLES / 2
     18  f64d				  -	      nop
     19  f64d					      REPEND
    137  f64d				   KernelB_H
    138  f64d		       84 1c		      sty	EMERALD_SP
    139  f64f				   KernelB_I
    140  f64f		       85 11		      sta	EMERALD_SP_RESET
    141  f651				   KernelB_J
    142  f651		       84 1c		      sty	EMERALD_SP
    143  f653				   KernelB_K
    144  f653		       85 1e		      sta	EMERALD_MI_ENABLE
    145  f655				   KernelB_L
    146  f655		       84 1c		      sty	EMERALD_SP
    147  f657				   KernelB_M
      0  f657					      sleep	3
      1  f657				   .CYCLES    SET	3
      2  f657
      3  f657				  -	      IF	.CYCLES < 2
      4  f657				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f657				  -	      ERR
      6  f657					      ENDIF
      7  f657
      8  f657					      IF	.CYCLES & 1
      9  f657					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f657		       04 00		      nop	0
     11  f659				  -	      ELSE
     12  f659				  -	      bit	VSYNC
     13  f659					      ENDIF
     14  f659				   .CYCLES    SET	.CYCLES - 3
     15  f659					      ENDIF
     16  f659
     17  f659				  -	      REPEAT	.CYCLES / 2
     18  f659				  -	      nop
     19  f659					      REPEND
    149  f659				   KernelB_N
      0  f659					      sleep	3
      1  f659				   .CYCLES    SET	3
      2  f659
      3  f659				  -	      IF	.CYCLES < 2
      4  f659				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f659				  -	      ERR
      6  f659					      ENDIF
      7  f659
      8  f659					      IF	.CYCLES & 1
      9  f659					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f659		       04 00		      nop	0
     11  f65b				  -	      ELSE
     12  f65b				  -	      bit	VSYNC
     13  f65b					      ENDIF
     14  f65b				   .CYCLES    SET	.CYCLES - 3
     15  f65b					      ENDIF
     16  f65b
     17  f65b				  -	      REPEAT	.CYCLES / 2
     18  f65b				  -	      nop
     19  f65b					      REPEND
    151  f65b				   KernelB_O
      0  f65b					      sleep	3
      1  f65b				   .CYCLES    SET	3
      2  f65b
      3  f65b				  -	      IF	.CYCLES < 2
      4  f65b				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f65b				  -	      ERR
      6  f65b					      ENDIF
      7  f65b
      8  f65b					      IF	.CYCLES & 1
      9  f65b					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f65b		       04 00		      nop	0
     11  f65d				  -	      ELSE
     12  f65d				  -	      bit	VSYNC
     13  f65d					      ENDIF
     14  f65d				   .CYCLES    SET	.CYCLES - 3
     15  f65d					      ENDIF
     16  f65d
     17  f65d				  -	      REPEAT	.CYCLES / 2
     18  f65d				  -	      nop
     19  f65d					      REPEND
    153  f65d
    154  f65d							; 6c
      0  f65d					      ASSERT_RUNTIME	"RamCurrentKernel != #2 || _scycles == #70"
      1  f65d				   .COND      SET	"RamCurrentKernel != #2 || _scycles == #70"
 ASSERT: breakif { pc== $f12f  && !(  RamCurrentKernel != #2 || _scycles == #70  ) }
      2  f65d					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
    156  f65d		       60		      rts
    157  f65e
    158  f65e					      rend
    159  f65e				   kernel_2_end
      0  f65e					      ASSERT_SIZE	kernel_2_start, kernel_2_end, $40
      1  f65e				   .STARTA    SET	kernel_2_start
      2  f65e				   .ENDA      SET	kernel_2_end
      3  f65e				   .LEN       SET	$40
      4  f65e				  -	      if	[[.ENDA - .STARTA] >= .LEN]
      5  f65e				  -	      echo	"Error: Exceeded size limit", [.ENDA - .STARTA], "vs", .LEN
      6  f65e				  -	      err
      7  f65e					      endif
------- FILE main.s
------- FILE data_sprites.s LEVEL 2 PASS 2
      0  f65e					      include	"data_sprites.s"
      1  f700		       00 00 00 00*	      align	256
      2  f700
      3  f700							; Player
      4  f700				   Frame0
      5  f700		       00		      .byte.b	#%00000000
      6  f701		       60		      .byte.b	#%01100000
      7  f702		       60		      .byte.b	#%01100000
      8  f703		       60		      .byte.b	#%01100000
      9  f704		       c0		      .byte.b	#%11000000
     10  f705		       c0		      .byte.b	#%11000000
     11  f706		       f0		      .byte.b	#%11110000
     12  f707		       c0		      .byte.b	#%11000000
     13  f708		       c0		      .byte.b	#%11000000
     14  f709		       00		      .byte.b	#%00000000
------- FILE main.s
------- FILE data_levels.s LEVEL 2 PASS 2
      0  f70a					      include	"data_levels.s"
      1  f710		       00 00 00 00*	      align	8
      2  f710							; first bit of byte 2 & 3 are unused for simplicity
      3  f710
      4  f710				   level_00
      5  f710		       f0 1f 1f 0f	      .byte.b	%11110000, %00011111, %00011111, %00001111
      6  f714
      7  f714				   level_01
      8  f714		       0a 1e 00 00	      .byte.b	%1010, %0011110, %0000000, %00000000
      9  f718		       05 1e 00 00	      .byte.b	%0101, %0011110, %0000000, %00000000
     10  f71c		       02 47 40 00	      .byte.b	%0010, %1000111, %1000000, %00000000
     11  f720		       01 27 40 00	      .byte.b	%0001, %0100111, %1000000, %00000000
     12  f724		       00 57 7c 00	      .byte.b	%0000, %1010111, %1111100, %00000000
     13  f728		       00 28 3c 00	      .byte.b	%0000, %0101000, %0111100, %00000000
     14  f72c		       00 14 3c 00	      .byte.b	%0000, %0010100, %0111100, %00000000
     15  f730		       00 0a 3c 00	      .byte.b	%0000, %0001010, %0111100, %00000000
     16  f734		       00 05 3c 00	      .byte.b	%0000, %0000101, %0111100, %00000000
     17  f738		       00 02 43 c0	      .byte.b	%0000, %0000010, %1000011, %11000000
     18  f73c		       00 01 23 c0	      .byte.b	%0000, %0000001, %0100011, %11000000
     19  f740		       00 00 53 c0	      .byte.b	%0000, %0000000, %1010011, %11000000
     20  f744		       00 00 2b c0	      .byte.b	%0000, %0000000, %0101011, %11000000
     21  f748		       00 00 14 3c	      .byte.b	%0000, %0000000, %0010100, %00111100
     22  f74c		       00 00 0a 3c	      .byte.b	%0000, %0000000, %0001010, %00111100
     23  f750		       00 00 05 3c	      .byte.b	%0000, %0000000, %0000101, %00111100
     24  f754		       00 00 02 bc	      .byte.b	%0000, %0000000, %0000010, %10111100
     25  f758		       0c 00 01 43	      .byte.b	%1100, %0000000, %0000001, %01000011
     26  f75c		       0c 00 00 a3	      .byte.b	%1100, %0000000, %0000000, %10100011
     27  f760		       0c 00 00 53	      .byte.b	%1100, %0000000, %0000000, %01010011
     28  f764		       0c 00 00 2b	      .byte.b	%1100, %0000000, %0000000, %00101011
     29  f768		       03 60 00 14	      .byte.b	%0011, %1100000, %0000000, %00010100
     30  f76c		       03 60 00 0a	      .byte.b	%0011, %1100000, %0000000, %00001010
     31  f770		       03 60 00 05	      .byte.b	%0011, %1100000, %0000000, %00000101
     32  f774		       0b 60 00 02	      .byte.b	%1011, %1100000, %0000000, %00000010
     33  f778		       04 1e 00 01	      .byte.b	%0100, %0011110, %0000000, %00000001
     34  f77c				   level_01_end
     35  f77c
     36  f77c
     37  f77c				   shard_map
     38  f77c		       40		      .byte.b	%01000000	; [1, 0, 0]
     39  f77d				   shard_map_end
------- FILE main.s
     99  f77d
    100  fffc					      org	$fffc
    101  fffc		       09 f2		      .word.w	Start
    102  fffe		       09 f2		      .word.w	Start
