INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/remelias001/Desktop/lab3_r/AM_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AM_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/remelias001/Desktop/lab3_r/multA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/remelias001/Desktop/lab3_r/multB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/remelias001/Desktop/lab3_r/AM_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AM_top_tb
