[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of SN74LVC1GX04DBVR production of TEXAS INSTRUMENTS from the text:RF ≅ 2.2 MΩ\nCL ≅ 16 pF\nC1 ≅ 32 pF C2 ≅ 32 pFX2\nX1\nCLOAD RLOAD\na) Logic Diagram V iewRs ≅ 1 kΩYSN74LVC1GU04\nPortionSN74LVC1G04\nPortion\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nSN74LVC1GX04\nSCES581D –JULY 2004 –REVISED OCTOBER 2015\nSN74LVC1GX04 Crystal Oscillator Driver\n1Features 3Description\nTheSN74LVC1GX04 device isdesigned for1.65-V to\n1•Available inTexas Instruments NanoStar ™and\n5.5-V VCCoperation. This device incorporates theNanoFree ™PackagesSN74LVC1GU04 (inverter with unbuffered output)•Supports 5-VVCCOperationand theSN74LVC1G04 (inverter) functions into a\n•Inputs Accept Voltages to5.5V single device. The LVC1GX04 isoptimized forusein\ncrystal oscillator applications. •One Unbuffered Inverter (SN74LVC1GU04) and\nOne Buffered Inverter (SN74LVC1G04) X1andX2canbeconnected toacrystal orresonator\ninoscillator applications. The device provides an •Suitable forCommonly Used Clock Frequencies:\nadditional buffered inverter (Y)forsignal conditioning–15kHz, 3.58 MHz, 4.43 MHz, 13MHz,(see Figure 5).The additional buffered inverter25MHz, 26MHz, 27MHz, 28MHzimproves thesignal quality ofthecrystal oscillator\n•Maximum tpdof2.4nsat3.3V output bymaking itrailtorail.\n•Low Power Consumption, 10-μAMaximum ICCNanoStar and NanoFree package technology isa\n•±24-mA Output Drive at3.3V major breakthrough inICpackaging concepts, using\nthedieasthepackage. •IoffSupports Partial-Power-Down Mode Operation\n•Latch-Up Performance Exceeds 100mAPer This device isfully specified forpartial-power-down\nJESD 78,Class II applications using Ioff(Youtput only). The Ioffcircuitry\ndisables theoutputs, preventing damaging current •ESD Protection Exceeds JESD 22\nbackflow through the device when itispowered–2000-V Human Body Model (A114-A)down.\n–1000-V Charged-Device Model (C101)\nDevice Information(1)\n2Applications PART NUMBER PACKAGE BODY SIZE (NOM)\nSN74LVC1GX04DB •Crystal OscillatorsSOT-23 (6) 2.90 mm×1.60 mmV•Clock Generation\nSN74LVC1GX04DCSC70 (6) 2.00 mm×1.25 mmK\nSN74LVC1GX04DRSOT (6) 1.60 mm×1.20 mmL\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nFunctional Block Diagram\nSN74LVC1GX04 includes both dotted portions\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. UNLESS OTHERWISE NOTED, thisdocument contains PRODUCTION\nDATA.\nSN74LVC1GX04\nSCES581D –JULY 2004 –REVISED OCTOBER 2015 www.ti.com\nTable ofContents\n8.1 Overview ................................................................. 10 1Features .................................................................. 1\n8.2 Functional Block Diagram ....................................... 10 2Applications ........................................................... 1\n8.3 Feature Description ................................................. 103Description ............................................................. 1\n8.4 Device Functional Modes ........................................ 104Revision History ..................................................... 2\n9Application andImplementation ........................ 115PinConfiguration andFunctions ......................... 3\n9.1 Application Information ............................................ 116Specifications ......................................................... 49.2 Typical Application ................................................. 116.1 Absolute Maximum Ratings ..................................... 410Power Supply Recommendations ..................... 146.2 ESD Ratings .............................................................. 4\n11Layout ................................................................... 156.3 Recommended Operating Conditions ...................... 4\n11.1 Layout Guidelines ................................................. 156.4 Thermal Information .................................................. 5\n11.2 Layout Example .................................................... 156.5 Electrical Characteristics ........................................... 5\n12Device andDocumentation Support ................. 16 6.6 Switching Characteristics, SN74LVC1GX04 ............. 6\n12.1 Documentation Support ........................................ 16 6.7 Switching Characteristics, SN74LVC1GX04 ............. 6\n12.2 Community Resources .......................................... 16 6.8 Switching Characteristics, SN74LVC1GX04 ............. 6\n12.3 Trademarks ........................................................... 16 6.9 Operating Characteristics .......................................... 6\n12.4 Electrostatic Discharge Caution ............................ 16 6.10 Typical Characteristics ............................................ 7\n12.5 Glossary ................................................................ 167Parameter Measurement Information .................. 8\n13Mechanical, Packaging, andOrderable8Detailed Description ............................................ 10Information ........................................................... 16\n4Revision History\nChanges from Revision C(December 2013) toRevision D Page\n•Added PinConfiguration andFunctions section, ESD Ratings table, Feature Description section, Device Functional\nModes ,Application andImplementation section, Power Supply Recommendations section, Layout section, Device\nandDocumentation Support section, andMechanical, Packaging, andOrderable Information section .............................. 1\n2 Submit Documentation Feedback Copyright ©2004 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN74LVC1GX04\nSN74LVC1GX04\nwww.ti.com SCES581D –JULY 2004 –REVISED OCTOBER 2015\n5PinConfiguration andFunctions\nDBV PackageDCK Package6-Pin SOT-236-Pin SC70TopViewTopView\nDRL Package\n6-Pin SOT\nTopView\nSee mechanical drawings fordimensions.\nNC–Nointernal connection.\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME NO.\nGND 2 – Ground\nNC 1 – Nointernal connection\nVCC 5 – Supply power\nX1 3 I Amplifier input\nX2 4 O Amplifier output\nY 6 O Main output toother logic\nCopyright ©2004 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: SN74LVC1GX04\nSN74LVC1GX04\nSCES581D –JULY 2004 –REVISED OCTOBER 2015 www.ti.com\n6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVCC Supply voltage –0.5 6.5 V\nVI Input voltage(2)–0.5 6.5 V\nVO Voltage applied toYoutput inthehigh-impedance orpower-off state(2)–0.5 6.5 V\nVO Voltage applied toanyoutput inthehigh orlowstate(2)(3)–0.5 VCC+0.5 V\nIIK Input clamp current VI<0 –50 mA\nIOK Output clamp current VO<0 –50 mA\nIO Continuous output current ±50 mA\nContinuous current through VCCorGND ±100 mA\nTJ Junction temperature 150 °C\nTstg Storage temperature –65 150 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Theinput andoutput negative-voltage ratings may beexceeded iftheinput andoutput current ratings areobserved.\n(3) Thevalue ofVCCisprovided intherecommended operating conditions table.\n6.2 ESD Ratings\nVALUE UNIT\nHuman body model (HBM), perAEC Q100-002(1)±2000 ElectrostaticV(ESD) Vdischarge Charged-device model (CDM), perAEC Q100-011 ±1000\n(1) AEC Q100-002 indicates thatHBM stressing shall beinaccordance with theANSI/ESDA/JEDEC JS-001 specification.\n6.3 Recommended Operating Conditions(1)\nMIN MAX UNIT\nOperating 1.65 5.5\nVCC Supply voltage Data retention only 1.5 V\nCrystal oscillator use 2\nVIH High-level input voltage VCC=1.65 Vto5.5V 0.75 ×VCC V\nVIL Low-level input voltage VCC=1.65 Vto5.5V 0.25 ×VCC V\nVI Input voltage 0 5.5 V\nX2,Y 0 VCCVO Output voltage V\nYoutput only, Power-down mode, VCC=0V 0 5.5\nVCC=1.65 V –4\nVCC=2.3V –8\nIOH High-level output current –16 mA\nVCC=3V\n–24\nVCC=4.5V –32\nVCC=1.65 V 4\nVCC=2.3V 8\nIOL Low-level output current 16 mA\nVCC=3V\n24\nVCC=4.5V 32\n(1) Allunused inputs ofthedevice must beheld atVCCorGND toensure proper device operation. Refer totheTIapplication report,\nImplications ofSlow orFloating CMOS Inputs ,SCBA004 .\n4 Submit Documentation Feedback Copyright ©2004 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN74LVC1GX04\nSN74LVC1GX04\nwww.ti.com SCES581D –JULY 2004 –REVISED OCTOBER 2015\nRecommended Operating Conditions(1)(continued)\nMIN MAX UNIT\nVCC=1.8V±0.15 V,2.5V±0.2V 20\nΔt/ΔvInput transition riseorfallrate VCC=3.3V±0.3V 10 ns/V\nVCC=5V±0.5V 10\nTA Operating free-air temperature –40 125 °C\n6.4 Thermal Information\nSN74LVC1GX04\nTHERMAL METRIC(1)DBV (SOT-23) DCK (SC70) DRL (SOT) UNIT\n6PINS 6PINS 6PINS\nRθJA Junction-to-ambient thermal resistance 165 259 142 °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .\n6.5 Electrical Characteristics\nover recommended operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP(1)MAX UNIT\nIOH=–100μA 1.65 Vto5.5V VCC–0.1\nIOH=–4mA 1.65 V 1.2\nIOH=–8mA 2.3V 1.9\nVOH VI=5.5VorGND TA=–40°Cto125°C V\nIOH=–16mA 2.4\n3V\nIOH=–24mA 2.3\nIOH=–32mA 4.5V 3.8\nIOL=100μA 1.65 Vto5.5V 0.1\nIOL=4mA TA=–40°Cto125°C 1.65 V 0.45\nIOL=8mA 2.3V 0.3\nIOL=16mA TA=–40°Cto125°C 3V 0.4\nVOL VI=5.5VorGND V\nTA=–40°Cto85°C 0.55\nIOL=24mA 3V\nTA=–40°Cto125°C 0.63\nTA=–40°Cto85°C 0.55\nIOL=32mA 4.5V\nTA=–40°Cto125°C 0.7\nII X1 VI=5.5VorGND TA=–40°Cto125°C 0to5.5V ±5μA\nIoff X1,Y VIorVO=5.5V TA=–40°Cto125°C 0 ±10μA\nVI=5.5VorGND, IO=ICC TA=–40°Cto125°C 1.65 Vto5.5V 10μA0\nCi VI=VCCorGND 3.3V 7 pF\n(1) Alltypical values areatVCC=3.3V,TA=25°C.\nCopyright ©2004 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: SN74LVC1GX04\nSN74LVC1GX04\nSCES581D –JULY 2004 –REVISED OCTOBER 2015 www.ti.com\n6.6 Switching Characteristics, SN74LVC1GX04\nover recommended operating free-air temperature range, CL=15pF(unless otherwise noted) (see Figure 2)\nFROM TOPARAMETER TEMPERATURE VCC MIN MAX UNIT(INPUT) (OUTPUT)\nVCC=1.8V±0.15 V 1 4\nVCC=2.5V±0.2V 0.8 2.6\nX2 –40°Cto85°C\nVCC=3.3V±0.3V 0.6 2.4\nVCC=5V±0.5V 0.5 2\ntpd X1 ns\nVCC=1.8V±0.15 V 3.5 10\nVCC=2.5V±0.2V 2.2 6\nY(1)–40°Cto85°C\nVCC=3.3V±0.3V 2 5\nVCC=5V±0.5V 1.5 3.5\n(1) X2–noexternal load\n6.7 Switching Characteristics, SN74LVC1GX04\nover recommended operating free-air temperature range, CL=30pFor50pF(unless otherwise noted) (see Figure 3)\nFROM TOPARAMETER TEMPERATURE VCC MIN MAX UNIT(INPUT) (OUTPUT)\nVCC=1.8V±0.15 V 1.1 7\nVCC=2.5V±0.2V 0.8 4\nX2 –40°Cto85°C\nVCC=3.3V±0.3V 0.8 3.7\nVCC=5V±0.5V 0.8 3\ntpd X1 ns\nVCC=1.8V±0.15 V 3.8 18\nVCC=2.5V±0.2V 2 7.4\nY(1)–40°Cto85°C\nVCC=3.3V±0.3V 2 7.8\nVCC=5V±0.5V 2 5\n(1) X2–noexternal load\n6.8 Switching Characteristics, SN74LVC1GX04\nover recommended operating free-air temperature range, CL=30pFor50pF(unless otherwise noted) (see Figure 3)\nFROM TOPARAMETER TEMPERATURE VCC MIN MAX UNIT(INPUT) (OUTPUT)\nVCC=1.8V±0.15 V 1.1 8\nVCC=2.5V±0.2V 0.8 5\nX2 –40°Cto125°C\nVCC=3.3V±0.3V 0.8 4.3\nVCC=5V±0.5V 0.8 3.5\ntpd X1 ns\nVCC=1.8V±0.15 V 3.8 20\nVCC=2.5V±0.2V 2 8.4\nY(1)–40°Cto125°C\nVCC=3.3V±0.3V 2 8.8\nVCC=5V±0.5V 2 5.5\n(1) X2–noexternal load\n6.9 Operating Characteristics\nTA=25°C\nTESTPARAMETER VCC TYP UNITCONDITIONS\nVCC=1.8V 22\nVCC=2.5V 22\nCpd Power dissipation capacitance f=10MHz pF\nVCC=3.3V 24\nVCC=5V 35\n6 Submit Documentation Feedback Copyright ©2004 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN74LVC1GX04\nFrequency − MHzVCC= 1.8 VGain − dBV\n0.1VCC= 5 V\nVCC= 3.3 V\nVCC= 2 V\n1 10 10030\n25\n20\n15\n10\n5\n0\n−5\n−10VCC= 2.7 V\nSN74LVC1GX04\nwww.ti.com SCES581D –JULY 2004 –REVISED OCTOBER 2015\n6.10 Typical Characteristics\nFigure 1.Open-Loop Gain Characteristics ofOscillator Amplifier\nCopyright ©2004 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: SN74LVC1GX04\nVMth tsuFrom Output\nUnder Test\nCL\n(see Note A)\nLOAD CIRCUITS1VLOAD\nOpen\nGND\nRLRL\nData InputTiming InputVI\n0 V\nVI\n0 V 0 Vtw\nInput\nVOLTAGE WAVEFORMS\nSETUP AND HOLD TIMES\nVOLTAGE WAVEFORMS\nPROPAGA TION DELA Y TIMES\nINVERTING AND NONINVERTING OUTPUTSVOLTAGE WAVEFORMS\nPULSE DURA TION\ntPLH\ntPHLtPHL\ntPLHVOH\nVOHVOL\nVOLVI\n0 VInput\nOutput\nWaveform 1\nS1 at VLOAD\n(see Note B)\nOutput\nWaveform 2\nS1 at GND\n(see Note B)VOL\nVOHtPZL\ntPZHtPLZ\ntPHZVLOAD/20 V\nVOL + VD\nVOH - VD\n≈0 VVI\nVOLTAGE WAVEFORMS\nENABLE AND DISABLE TIMES\nLOW- AND HIGH-LEVEL ENABLINGOutput\nOutputtPLH/tPHL\ntPLZ/tPZL\ntPHZ/tPZHOpen\nVLOAD\nGNDTEST S1\nNOTES: A. C L includes probe and jig capacitance.\nB. Waveform 1 is for an output with internal conditions such that the output is low , except when disabled by the output control.\nWaveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.\nC.All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z O = 50 W.\nD.The outputs are measured one at a time, with one transition per measurement.\nE. tPLZ and tPHZ are the same as t dis.\nF. tPZL and tPZH are the same as t en.\nG. tPLH and tPHL are the same as t pd.\nH.All parameters and waveforms are not applicable to all devices.Output\nControlVM VM\nVM VM\nVM VMVM\nVM VM\nVM\nVMVM\nVI\nVMVM1.8 V ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr0.15 V\n2.5 V ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr0.2 V\n3.3 V ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr0.3 V\n5 V ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr0.5 V1 MW\n1 MW\n1 MW\n1 MWVCC RL\n2 × VCC\n2 × VCC\n6 V\n2 × VCCVLOAD CL\n15 pF\n15 pF\n15 pF\n15 pF0.15 V\n0.15 V\n0.3 V\n0.3 VVD\nVCC\nVCC\n3 V\nVCCVI\nVCC/2\nVCC/2\n1.5 V\nVCC/2VMtr/tf\n≤2 ns\n≤2 ns\n≤2.5 ns\n≤2.5 nsINPUTS\nSN74LVC1GX04\nSCES581D –JULY 2004 –REVISED OCTOBER 2015 www.ti.com\n7Parameter Measurement Information\nFigure 2.Load Circuit andVoltage Waveforms\n8 Submit Documentation Feedback Copyright ©2004 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN74LVC1GX04\nVMth tsuFrom Output\nUnder Test\nCL\n(see Note A)\nLOAD CIRCUITS1VLOAD\nOpen\nGND\nRLRL\nData InputTiming InputVI\n0 V\nVI\n0 V 0 Vtw\nInput\nVOLTAGE WAVEFORMS\nSETUP AND HOLD TIMES\nVOLTAGE WAVEFORMS\nPROPAGA TION DELA Y TIMES\nINVERTING AND NONINVERTING OUTPUTSVOLTAGE WAVEFORMS\nPULSE DURA TION\ntPLH\ntPHLtPHL\ntPLHVOH\nVOHVOL\nVOLVI\n0 VInput\nOutput\nWaveform 1\nS1 at VLOAD\n(see Note B)\nOutput\nWaveform 2\nS1 at GND\n(see Note B)VOL\nVOHtPZL\ntPZHtPLZ\ntPHZVLOAD/20 V\nVOL + VD\nVOH - VD\n≈0 VVI\nVOLTAGE WAVEFORMS\nENABLE AND DISABLE TIMES\nLOW- AND HIGH-LEVEL ENABLINGOutput\nOutputtPLH/tPHL\ntPLZ/tPZL\ntPHZ/tPZHOpen\nVLOAD\nGNDTEST S1\nNOTES: A. C L includes probe and jig capacitance.\nB. Waveform 1 is for an output with internal conditions such that the output is low , except when disabled by the output control.\nWaveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.\nC.All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z O = 50 W.\nD.The outputs are measured one at a time, with one transition per measurement.\nE. tPLZ and tPHZ are the same as t dis.\nF. tPZL and tPZH are the same as t en.\nG. tPLH and tPHL are the same as t pd.\nH.All parameters and waveforms are not applicable to all devices.Output\nControlVM VM\nVM VM\nVM VMVM\nVM VM\nVM\nVMVM\nVI\nVMVM1.8 V ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr0.15 V\n2.5 V ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr0.2 V\n3.3 V ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr0.3 V\n5 V ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr0.5 V1 kW\n500 W\n500 W\n500 WVCC RL\n2 × VCC\n2 × VCC\n6 V\n2 × VCCVLOAD CL\n30 pF\n30 pF\n50 pF\n50 pF0.15 V\n0.15 V\n0.3 V\n0.3 VVD\nVCC\nVCC\n3 V\nVCCVI\nVCC/2\nVCC/2\n1.5 V\nVCC/2VMtr/tf\n≤2 ns\n≤2 ns\n≤2.5 ns\n≤2.5 nsINPUTS\nSN74LVC1GX04\nwww.ti.com SCES581D –JULY 2004 –REVISED OCTOBER 2015\nParameter Measurement Information (continued)\nFigure 3.Load Circuit andVoltage Waveforms\nCopyright ©2004 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: SN74LVC1GX04\nSN74LVC1GX04\nSCES581D –JULY 2004 –REVISED OCTOBER 2015 www.ti.com\n8Detailed Description\n8.1 Overview\nTheSN74LVC1GX04 isoptimized forcreating acrystal oscillator circuit with abuffered square-wave output. This\ndevice isfully specified forpartial-power-down applications using Ioff(Youtput only). The Ioffcircuitry disables the\noutputs, preventing damaging current back-flow through thedevice when itispowered down.\n8.2 Functional Block Diagram\nFigure 4.Logic Diagram (Positive Logic)\n8.3 Feature Description\nThefirstinverter isused asalinear amplifier forcrystal oscillator.\nThelastthree inverters ensure afastedge square-wave attheYoutput.\n8.4 Device Functional Modes\nTheonly intended device useistogenerate asquare-wave output using acrystal tosettheoperating frequency.\nTable 1.Function Table\nOUTPUTS\nINPUT X1\nX2 Y\nH L H\nL H L\n10 Submit Documentation Feedback Copyright ©2004 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN74LVC1GX04\nRF ≅ 2.2 MΩ\nCL ≅ 16 pF\nC1 ≅ 32 pF C2 ≅ 32 pFX2\nX1\nCLOAD RLOAD\na) Logic Diagram V iewRs ≅ 1 kΩYSN74LVC1GU04\nPortionSN74LVC1G04\nPortion\nRs/C0043XC2\nCL/C0043C1C2\nC1/C0041C2\nSN74LVC1GX04\nwww.ti.com SCES581D –JULY 2004 –REVISED OCTOBER 2015\n9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nThe SN74LVC1GX04 contains abuffered and unbuffered inverter forthespecific purpose ofcreating acrystal\noscillator anddriver with limited external components.\n9.2 Typical Application\nFigure 5shows atypical application oftheSN74LVC1GX04 inaPierce oscillator circuit. The buffered inverter\n(SN74LVC1G04 portion) produces arail-to-rail voltage waveform. The recommended load forthecrystal shown\ninthisexample is16pF.The value oftherecommended load (CL)canbefound inthecrystal manufacturer\'s\ndata sheet.\nValues ofC1andC2arechosen tocalculate CLinEquation 1where C1≡C2.\n(1)\nRsisthecurrent-limiting resistor, and thevalue depends onthemaximum power dissipation ofthecrystal.\nGenerally, therecommended value ofRsisspecified inthecrystal manufacturer\'s data sheet and, usually, this\nvalue isapproximately equal tothereactance ofC2atresonance frequency, thatisseen inEquation 2.\n(2)\nRFisthefeedback resistor thatisused tobias theinverter inthelinear region ofoperation. Usually, thevalue is\nchosen tobewithin 1MΩto10MΩ.\nFigure 5.Oscillator Circuit\nCopyright ©2004 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: SN74LVC1GX04\nNC\nRs ≅ 1 kΩCL = 16 pF\nC2 ≅ 32 pFGND\nX1CLOAD RLOAD\nRF ≅ 2.2 MΩ\nC1 ≅  32 pF1\n2\n3 456Y\nb) Oscillator Circuit in DBV or DCK PinoutVCC\nX2\nSN74LVC1GX04\nSCES581D –JULY 2004 –REVISED OCTOBER 2015 www.ti.com\nTypical Application (continued)\nFigure 6.Oscillator Circuit (Continued)\n9.2.1 Design Requirements\nTheopen-loop gain oftheunbuffered inverter decreases aspower-supply voltage decreases. This decreases the\nclosed-loop gain oftheoscillator circuit. Thevalue ofRscanbedecreased toincrease theclosed-loop gain, while\nmaintaining thepower dissipation ofthecrystal within themaximum limit.\nRsandC2form alow-pass filter andreduce spurious oscillations. Component values canbeadjusted, based on\nthedesired cutoff frequency.\nC2canbeincreased over C1toincrease thephase shift andhelp instart-up oftheoscillator. Increasing C2may\naffect theduty cycle oftheoutput voltage.\nAthigh frequency, phase shift duetoRsbecomes significant. Inthiscase, Rscanbereplaced byacapacitor to\nreduce thephase shift.\n9.2.2 Detailed Design Procedure\nAfter theselection ofproper component values, theoscillator circuit should betested using these components.\nToensure that theoscillator circuit performs within theRecommended Operating Conditions(1),follow these\nsteps:\n1.Without acrystal, theoscillator circuit should notoscillate. Tocheck this, thecrystal canbereplaced byits\nequivalent parallel-resonant resistance.\n2.When thepower-supply voltage drops, theclosed-loop gain oftheoscillator circuit reduces. Ensure thatthe\ncircuit oscillates attheappropriate frequency atthelowest VCCandhighest VCC.\n3.Ensure thattheduty cycle, start-up time, andfrequency driftover time iswithin thesystem requirements.\n(1) Allunused inputs ofthedevice must beheld atVCCorGND toensure proper device operation. Refer totheTIapplication report,\nImplications ofSlow orFloating CMOS Inputs ,SCBA004 .\n12 Submit Documentation Feedback Copyright ©2004 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN74LVC1GX04\nVCC= 5 V\nVCC= 2 VVCC= 3.3 V\n15\nVCC= 2.7 V4\n3\n2\n1\n0\n0 4 3 2\nVI− VVO− V\nVCC= 1.8 V\nSN74LVC1GX04\nwww.ti.com SCES581D –JULY 2004 –REVISED OCTOBER 2015\nTypical Application (continued)\n9.2.3 Application Curve\nFigure 7.VOvsVICharacteristics ofOscillator Amplifier\nCopyright ©2004 –2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: SN74LVC1GX04\nSN74LVC1GX04\nSCES581D –JULY 2004 –REVISED OCTOBER 2015 www.ti.com\n10Power Supply Recommendations\nThe power supply can beany voltage between theminimum and maximum supply voltage rating located in\nRecommended Operating Conditions(1)table.\nEach VCCterminal should have agood bypass capacitor toprevent power disturbance. Fordevices with asingle\nsupply, a0.1-μFcapacitor isrecommended. Ifthere aremultiple VCCterminals then 0.01-μFor0.022-μF\ncapacitors arerecommended foreach power terminal. Itisoktoparallel multiple bypass capacitors toreject\ndifferent frequencies ofnoise. Multiple bypass capacitors may beparalleled toreject different frequencies of\nnoise. Thebypass capacitor should beinstalled asclose tothepower terminal aspossible forthebest results.\n14 Submit Documentation Feedback Copyright ©2004 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN74LVC1GX04\nVCC\nUnused Input\nInputOutput OutputInput\nUnused Input\nSN74LVC1GX04\nwww.ti.com SCES581D –JULY 2004 –REVISED OCTOBER 2015\n11Layout\n11.1 Layout Guidelines\nWhen using multiple bitlogic devices, inputs should notfloat. Inmany cases, functions orparts offunctions of\ndigital logic devices areunused. Some examples arewhen only twoinputs ofatriple-input AND gate areused,\norwhen only 3ofthe4-buffer gates areused. Such input pins should notbeleftunconnected because the\nundefined voltages attheoutside connections result inundefined operational states.\nSpecified inFigure 8arerules thatmust beobserved under allcircumstances. Allunused inputs ofdigital logic\ndevices must beconnected toahigh orlowbias toprevent them from floating. The logic level that should be\napplied toanyparticular unused input depends onthefunction ofthedevice. Generally they willbetiedtoGND\norVCC,whichever makes more sense orismore convenient.\n11.2 Layout Example\nFigure 8.Layout Diagram\nCopyright ©2004 –2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: SN74LVC1GX04\nSN74LVC1GX04\nSCES581D –JULY 2004 –REVISED OCTOBER 2015 www.ti.com\n12Device andDocumentation Support\n12.1 Documentation Support\n12.1.1 Related Documentation\nForrelated documentation, seethefollowing:\nImplications ofSlow orFloating CMOS Inputs ,SCBA004\n12.2 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'s Engineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'s Design Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.3 Trademarks\nNanoStar, NanoFree, E2E aretrademarks ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n12.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\n16 Submit Documentation Feedback Copyright ©2004 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN74LVC1GX04\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\n74LVC1GX04DCKTG4 ACTIVE SC70 DCK 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 (D25, D2R)Samples\nSN74LVC1GX04DBVR ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 (CX45, CX4R)Samples\nSN74LVC1GX04DBVT ACTIVE SOT-23 DBV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 (CX45, CX4R)Samples\nSN74LVC1GX04DCKR ACTIVE SC70 DCK 63000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 (D25, D2J, D2K, D2\n     R)Samples\nSN74LVC1GX04DCKT ACTIVE SC70 DCK 6250RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 (D25, D2J, D2R)Samples\nSN74LVC1GX04DRLR ACTIVE SOT-5X3 DRL 64000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 (1K6, D27, D2R)Samples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF SN74LVC1GX04 :\n•Enhanced Product : SN74LVC1GX04-EP\n NOTE: Qualified Version Definitions:\n•Enhanced Product - Supports Defense, Aerospace and Medical Applications\nAddendum-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 4-May-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\n74LVC1GX04DCKTG4 SC70 DCK 6250 180.0 8.42.472.31.254.08.0 Q3\nSN74LVC1GX04DBVR SOT-23 DBV 63000 178.0 9.23.33.231.554.08.0 Q3\nSN74LVC1GX04DBVR SOT-23 DBV 63000 180.0 8.43.233.171.374.08.0 Q3\nSN74LVC1GX04DBVT SOT-23 DBV 6250 178.0 9.23.33.231.554.08.0 Q3\nSN74LVC1GX04DBVT SOT-23 DBV 6250 180.0 8.43.233.171.374.08.0 Q3\nSN74LVC1GX04DCKR SC70 DCK 63000 178.0 9.22.42.41.224.08.0 Q3\nSN74LVC1GX04DCKR SC70 DCK 63000 180.0 8.42.412.411.24.08.0 Q3\nSN74LVC1GX04DCKR SC70 DCK 63000 178.0 9.02.42.51.24.08.0 Q3\nSN74LVC1GX04DCKT SC70 DCK 6250 180.0 8.42.412.411.24.08.0 Q3\nSN74LVC1GX04DCKT SC70 DCK 6250 178.0 9.22.42.41.224.08.0 Q3\nSN74LVC1GX04DCKT SC70 DCK 6250 178.0 9.02.42.51.24.08.0 Q3\nSN74LVC1GX04DRLR SOT-5X3 DRL 64000 180.0 8.41.981.780.694.08.0 Q3\nSN74LVC1GX04DRLR SOT-5X3 DRL 64000 180.0 8.42.01.80.754.08.0 Q3\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 4-May-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\n74LVC1GX04DCKTG4 SC70 DCK 6250 183.0 183.0 20.0\nSN74LVC1GX04DBVR SOT-23 DBV 63000 180.0 180.0 18.0\nSN74LVC1GX04DBVR SOT-23 DBV 63000 202.0 201.0 28.0\nSN74LVC1GX04DBVT SOT-23 DBV 6250 180.0 180.0 18.0\nSN74LVC1GX04DBVT SOT-23 DBV 6250 202.0 201.0 28.0\nSN74LVC1GX04DCKR SC70 DCK 63000 180.0 180.0 18.0\nSN74LVC1GX04DCKR SC70 DCK 63000 202.0 201.0 28.0\nSN74LVC1GX04DCKR SC70 DCK 63000 180.0 180.0 18.0\nSN74LVC1GX04DCKT SC70 DCK 6250 202.0 201.0 28.0\nSN74LVC1GX04DCKT SC70 DCK 6250 180.0 180.0 18.0\nSN74LVC1GX04DCKT SC70 DCK 6250 180.0 180.0 18.0\nSN74LVC1GX04DRLR SOT-5X3 DRL 64000 202.0 201.0 28.0\nSN74LVC1GX04DRLR SOT-5X3 DRL 64000 210.0 185.0 35.0\nPack Materials-Page 2\n\n\nwww.ti.comPACKAGE OUTLINE\nC\n0.22\n0.08 TYP0.253.02.6\n2X 0.951.45 MAX\n0.150.00 TYP6X 0.500.25\n0.60.3 TYP 8\n0 TYP1.9A\n3.052.75B1.751.45\n(1.1)SOT-23 - 1.45 mm max height DBV0006A\nSMALL OUTLINE TRANSISTOR\n4214840/C   06/2021\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.5. Refernce JEDEC MO-178.0.2 C A B1\n3452INDEX AREAPIN 1\n6\nGAGE PLANE\nSEATING PLANE0.1 CSCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nARROUND0.07 MINARROUND6X (1.1)\n6X (0.6)\n(2.6)2X (0.95)\n(R0.05) TYP\n4214840/C   06/2021SOT-23 - 1.45 mm max height DBV0006A\nSMALL OUTLINE TRANSISTOR\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15XPKG\n1\n3 45 26\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILSEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(2.6)2X(0.95)6X (1.1)\n6X (0.6)\n(R0.05) TYPSOT-23 - 1.45 mm max height DBV0006A\nSMALL OUTLINE TRANSISTOR\n4214840/C   06/2021\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate     design recommendations. 9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:15XSYMMPKG\n1\n3 45 26\nwww.ti.comPACKAGE OUTLINE\nC1.7\n1.5\n4X 0.5\n2X 1\n6X 0.30.1\n0.6 MAX\n6X 0.180.08\n6X 0.40.20.050.00 TYP\n6X 0.270.15B1.31.1A\n1.71.5\nNOTE 3SOT - 0.6 mm max height DRL0006A\nPLASTIC SMALL OUTLINE\n4223266/C   12/2021\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side.4. Reference JEDEC registration MO-293 Variation UAAD16PIN 1ID AREA\n34\nSEATING PLANE\n0.05 CSCALE  8.000\n0.1 C A B\n0.05SYMM\nSYMM\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nAROUND0.05 MIN\nAROUND6X (0.67)\n6X (0.3)\n(1.48)4X (0.5)\n(R0.05) TYP\n4223266/C   12/2021SOT - 0.6 mm max height DRL0006A\nPLASTIC SMALL OUTLINE\nNOTES: (continued)\n 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.SYMM\nLAND PATTERN EXAMPLE\nSCALE:30XSYMM\n1\n346\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDMETAL SOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDERMASK DETAILS\nwww.ti.comEXAMPLE STENCIL DESIGN\n(1.48)4X (0.5)6X (0.67)\n6X (0.3)\n(R0.05) TYPSOT - 0.6 mm max height DRL0006A\nPLASTIC SMALL OUTLINE\n4223266/C   12/2021\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations. 9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.1 mm THICK STENCIL\nSCALE:30XSYMMSYMM\n1\n346\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: SN74LVC1GX04DBVR

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Operating Voltage (VCC): 1.65 V to 5.5 V
  - Absolute Maximum Supply Voltage: -0.5 V to 6.5 V

- **Current Ratings:**
  - Output Drive Current: ±24 mA at 3.3 V
  - Continuous Output Current: ±50 mA
  - Input Clamp Current: -50 mA

- **Power Consumption:**
  - Maximum ICC: 10 µA (typical at 3.3 V)

- **Operating Temperature Range:**
  - -40 °C to 125 °C

- **Package Type:**
  - SOT-23 (DBV) with 6 pins

- **Special Features:**
  - Supports partial-power-down mode operation
  - Latch-Up Performance Exceeds 100 mA per JESD 78, Class II
  - ESD Protection: 2000 V (Human Body Model), 1000 V (Charged-Device Model)
  - Low power consumption with a maximum ICC of 10 µA

- **Moisture Sensitive Level (MSL):**
  - Level 1, according to JEDEC J-STD-020E

#### Description:
The **SN74LVC1GX04** is a single inverter device optimized for crystal oscillator applications. It integrates both a buffered and an unbuffered inverter, allowing it to generate a square-wave output suitable for driving crystal oscillators. The buffered inverter enhances signal quality by providing a rail-to-rail output, making it ideal for clock generation and signal conditioning.

#### Typical Applications:
- **Crystal Oscillators:** The device is specifically designed to create oscillator circuits with minimal external components.
- **Clock Generation:** It can be used in various clock generation applications, supporting commonly used frequencies such as 15 kHz, 3.58 MHz, 4.43 MHz, 13 MHz, and up to 28 MHz.
- **Signal Conditioning:** The buffered output improves the quality of signals in digital circuits, making it suitable for applications requiring precise timing and signal integrity.

This component is particularly useful in low-power applications where space is a constraint, thanks to its compact package and efficient design.