--
--	Conversion of MotorController.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Wed May 11 13:04:37 2016
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \PWM_motor:PWMUDB:km_run\ : bit;
SIGNAL \PWM_motor:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_1334 : bit;
SIGNAL one : bit;
SIGNAL \PWM_motor:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL zero : bit;
SIGNAL \PWM_motor:PWMUDB:control_7\ : bit;
SIGNAL \PWM_motor:PWMUDB:control_6\ : bit;
SIGNAL \PWM_motor:PWMUDB:control_5\ : bit;
SIGNAL \PWM_motor:PWMUDB:control_4\ : bit;
SIGNAL \PWM_motor:PWMUDB:control_3\ : bit;
SIGNAL \PWM_motor:PWMUDB:control_2\ : bit;
SIGNAL \PWM_motor:PWMUDB:control_1\ : bit;
SIGNAL \PWM_motor:PWMUDB:control_0\ : bit;
SIGNAL \PWM_motor:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_motor:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_motor:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_motor:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_motor:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_motor:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_motor:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_motor:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_motor:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_motor:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_motor:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_motor:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_motor:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_motor:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_motor:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_motor:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_motor:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_motor:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_227 : bit;
SIGNAL \PWM_motor:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_motor:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_motor:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_motor:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_motor:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_motor:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_motor:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_motor:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_motor:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_motor:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_motor:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_motor:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_motor:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_motor:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_motor:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_motor:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \PWM_motor:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_motor:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \PWM_motor:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_motor:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_motor:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_motor:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_motor:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_motor:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_motor:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_motor:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_motor:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_motor:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_motor:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_motor:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_motor:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_motor:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_motor:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_motor:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_motor:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_motor:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_motor:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_motor:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_motor:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_motor:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_motor:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_motor:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_motor:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_motor:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_motor:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_motor:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_motor:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_motor:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_motor:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_motor:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_motor:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_motor:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_motor:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_motor:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_motor:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_motor:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_motor:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_motor:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_motor:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_motor:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_motor:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_motor:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_motor:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_motor:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_motor:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_motor:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_motor:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_motor:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_motor:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_motor:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_motor:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_motor:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_motor:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_motor:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_motor:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_motor:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_motor:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_motor:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_motor:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_motor:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_motor:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_motor:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_motor:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_motor:PWMUDB:compare1\ : bit;
SIGNAL \PWM_motor:PWMUDB:compare2\ : bit;
SIGNAL \PWM_motor:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_motor:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_motor:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_motor:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_motor:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_motor:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_motor:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_motor:Net_101\ : bit;
SIGNAL \PWM_motor:Net_96\ : bit;
SIGNAL Net_2389 : bit;
SIGNAL Net_2390 : bit;
SIGNAL \PWM_motor:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_motor:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_motor:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODIN1_1\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODIN1_0\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \PWM_motor:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \PWM_motor:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \PWM_motor:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \PWM_motor:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \PWM_motor:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \PWM_motor:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \PWM_motor:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \PWM_motor:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \PWM_motor:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \PWM_motor:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \PWM_motor:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \PWM_motor:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \PWM_motor:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \PWM_motor:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \PWM_motor:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \PWM_motor:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \PWM_motor:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \PWM_motor:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \PWM_motor:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \PWM_motor:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \PWM_motor:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \PWM_motor:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \PWM_motor:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \PWM_motor:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \PWM_motor:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \PWM_motor:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \PWM_motor:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \PWM_motor:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \PWM_motor:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \PWM_motor:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_289 : bit;
SIGNAL Net_2391 : bit;
SIGNAL \PWM_motor:Net_55\ : bit;
SIGNAL Net_2388 : bit;
SIGNAL \PWM_motor:Net_113\ : bit;
SIGNAL \PWM_motor:Net_107\ : bit;
SIGNAL \PWM_motor:Net_114\ : bit;
SIGNAL tmpOE__Motor_out_net_0 : bit;
SIGNAL Net_276 : bit;
SIGNAL tmpFB_0__Motor_out_net_0 : bit;
SIGNAL tmpIO_0__Motor_out_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_out_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_out_net_0 : bit;
SIGNAL Net_290 : bit;
SIGNAL \Control_Reg_motor_reset:clk\ : bit;
SIGNAL \Control_Reg_motor_reset:rst\ : bit;
SIGNAL Net_1473 : bit;
SIGNAL \Control_Reg_motor_reset:control_out_0\ : bit;
SIGNAL Net_2147 : bit;
SIGNAL \Control_Reg_motor_reset:control_out_1\ : bit;
SIGNAL Net_2148 : bit;
SIGNAL \Control_Reg_motor_reset:control_out_2\ : bit;
SIGNAL Net_2149 : bit;
SIGNAL \Control_Reg_motor_reset:control_out_3\ : bit;
SIGNAL Net_2150 : bit;
SIGNAL \Control_Reg_motor_reset:control_out_4\ : bit;
SIGNAL Net_2151 : bit;
SIGNAL \Control_Reg_motor_reset:control_out_5\ : bit;
SIGNAL Net_2152 : bit;
SIGNAL \Control_Reg_motor_reset:control_out_6\ : bit;
SIGNAL Net_2153 : bit;
SIGNAL \Control_Reg_motor_reset:control_out_7\ : bit;
SIGNAL \Control_Reg_motor_reset:control_7\ : bit;
SIGNAL \Control_Reg_motor_reset:control_6\ : bit;
SIGNAL \Control_Reg_motor_reset:control_5\ : bit;
SIGNAL \Control_Reg_motor_reset:control_4\ : bit;
SIGNAL \Control_Reg_motor_reset:control_3\ : bit;
SIGNAL \Control_Reg_motor_reset:control_2\ : bit;
SIGNAL \Control_Reg_motor_reset:control_1\ : bit;
SIGNAL \Control_Reg_motor_reset:control_0\ : bit;
SIGNAL Net_12 : bit;
SIGNAL Net_10 : bit;
SIGNAL \Timer_RPM:Net_260\ : bit;
SIGNAL Net_754 : bit;
SIGNAL \Timer_RPM:Net_55\ : bit;
SIGNAL Net_2211 : bit;
SIGNAL \Timer_RPM:Net_53\ : bit;
SIGNAL \Timer_RPM:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer_RPM:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timer_RPM:TimerUDB:control_7\ : bit;
SIGNAL \Timer_RPM:TimerUDB:control_6\ : bit;
SIGNAL \Timer_RPM:TimerUDB:control_5\ : bit;
SIGNAL \Timer_RPM:TimerUDB:control_4\ : bit;
SIGNAL \Timer_RPM:TimerUDB:control_3\ : bit;
SIGNAL \Timer_RPM:TimerUDB:control_2\ : bit;
SIGNAL \Timer_RPM:TimerUDB:control_1\ : bit;
SIGNAL \Timer_RPM:TimerUDB:control_0\ : bit;
SIGNAL \Timer_RPM:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Timer_RPM:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Timer_RPM:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Timer_RPM:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Timer_RPM:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Timer_RPM:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Timer_RPM:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Timer_RPM:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Timer_RPM:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL Net_701 : bit;
SIGNAL \Timer_RPM:TimerUDB:capture_last\ : bit;
SIGNAL \Timer_RPM:TimerUDB:capt_fifo_load\ : bit;
ATTRIBUTE soft of \Timer_RPM:TimerUDB:capt_fifo_load\:SIGNAL IS '1';
SIGNAL \Timer_RPM:TimerUDB:timer_enable\ : bit;
SIGNAL \Timer_RPM:TimerUDB:run_mode\ : bit;
SIGNAL \Timer_RPM:TimerUDB:hwEnable\ : bit;
SIGNAL \Timer_RPM:TimerUDB:status_tc\ : bit;
SIGNAL \Timer_RPM:TimerUDB:trigger_enable\ : bit;
SIGNAL \Timer_RPM:TimerUDB:per_zero\ : bit;
SIGNAL \Timer_RPM:TimerUDB:tc_i\ : bit;
SIGNAL \Timer_RPM:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Timer_RPM:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Timer_RPM:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_2210 : bit;
SIGNAL \Timer_RPM:TimerUDB:int_capt_count_1\ : bit;
SIGNAL cmp_vv_vv_MODGEN_2 : bit;
SIGNAL add_vv_vv_MODGEN_3_1 : bit;
SIGNAL \Timer_RPM:TimerUDB:int_capt_count_0\ : bit;
SIGNAL add_vv_vv_MODGEN_3_0 : bit;
SIGNAL \Timer_RPM:TimerUDB:capt_int_temp\ : bit;
SIGNAL \Timer_RPM:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newa_1\ : bit;
SIGNAL MODIN2_1 : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newa_0\ : bit;
SIGNAL MODIN2_0 : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newb_1\ : bit;
SIGNAL MODIN3_1 : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newb_0\ : bit;
SIGNAL MODIN3_0 : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:g1:a0:dataa_1\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:g1:a0:dataa_0\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:g1:a0:datab_1\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:g1:a0:datab_0\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xeq\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xneq\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xlt\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xlte\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xgt\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xgte\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:lt\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:lt\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:gt\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:gt\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:gte\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:gte\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:lte\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:lte\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:neq\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sIntCapCount:MODULE_2:neq\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL MODIN4_1 : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL MODIN4_0 : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Timer_RPM:TimerUDB:runmode_enable\ : bit;
SIGNAL \Timer_RPM:TimerUDB:trig_reg\ : bit;
SIGNAL \Timer_RPM:TimerUDB:status_6\ : bit;
SIGNAL \Timer_RPM:TimerUDB:status_5\ : bit;
SIGNAL \Timer_RPM:TimerUDB:status_4\ : bit;
SIGNAL \Timer_RPM:TimerUDB:status_0\ : bit;
SIGNAL \Timer_RPM:TimerUDB:status_1\ : bit;
SIGNAL \Timer_RPM:TimerUDB:status_2\ : bit;
SIGNAL \Timer_RPM:TimerUDB:fifo_full\ : bit;
SIGNAL \Timer_RPM:TimerUDB:status_3\ : bit;
SIGNAL \Timer_RPM:TimerUDB:fifo_nempty\ : bit;
SIGNAL \Timer_RPM:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Timer_RPM:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Timer_RPM:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Timer_RPM:TimerUDB:zeros_3\ : bit;
SIGNAL \Timer_RPM:TimerUDB:zeros_2\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:nc0\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:nc3\ : bit;
SIGNAL \Timer_RPM:TimerUDB:nc4\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_RPM:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_RPM:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_RPM:Net_102\ : bit;
SIGNAL \Timer_RPM:Net_266\ : bit;
SIGNAL tmpOE__RPM_net_0 : bit;
SIGNAL tmpIO_0__RPM_net_0 : bit;
TERMINAL tmpSIOVREF__RPM_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RPM_net_0 : bit;
SIGNAL tmpOE__Motor_A_net_0 : bit;
SIGNAL tmpFB_0__Motor_A_net_0 : bit;
TERMINAL Net_2968 : bit;
SIGNAL tmpIO_0__Motor_A_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_A_net_0 : bit;
TERMINAL Net_3421 : bit;
TERMINAL Net_1078 : bit;
SIGNAL \Comp_1:clock\ : bit;
SIGNAL \Comp_1:Net_1\ : bit;
SIGNAL Net_1396 : bit;
SIGNAL \Comp_1:Net_9\ : bit;
SIGNAL \VDAC8_1:Net_83\ : bit;
SIGNAL \VDAC8_1:Net_81\ : bit;
SIGNAL \VDAC8_1:Net_82\ : bit;
TERMINAL \VDAC8_1:Net_77\ : bit;
SIGNAL cy_srff_1 : bit;
SIGNAL Net_1399 : bit;
SIGNAL Net_1488 : bit;
SIGNAL Net_1844 : bit;
SIGNAL \Status_Reg_OverCurrent:status_0\ : bit;
SIGNAL \Status_Reg_OverCurrent:status_1\ : bit;
SIGNAL \Status_Reg_OverCurrent:status_2\ : bit;
SIGNAL \Status_Reg_OverCurrent:status_3\ : bit;
SIGNAL \Status_Reg_OverCurrent:status_4\ : bit;
SIGNAL \Status_Reg_OverCurrent:status_5\ : bit;
SIGNAL \Status_Reg_OverCurrent:status_6\ : bit;
SIGNAL \Status_Reg_OverCurrent:status_7\ : bit;
SIGNAL tmpOE__RX_1_net_0 : bit;
SIGNAL Net_11 : bit;
SIGNAL tmpIO_0__RX_1_net_0 : bit;
TERMINAL tmpSIOVREF__RX_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RX_1_net_0 : bit;
SIGNAL tmpOE__TX_1_net_0 : bit;
SIGNAL Net_2248 : bit;
SIGNAL tmpFB_0__TX_1_net_0 : bit;
SIGNAL tmpIO_0__TX_1_net_0 : bit;
TERMINAL tmpSIOVREF__TX_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TX_1_net_0 : bit;
SIGNAL \CAN_1:Net_25\ : bit;
SIGNAL Net_2337 : bit;
SIGNAL Net_2338 : bit;
SIGNAL \CAN_1:Net_31\ : bit;
SIGNAL \CAN_1:Net_30\ : bit;
SIGNAL \USBUART_1:Net_1010\ : bit;
SIGNAL \USBUART_1:tmpOE__Dm_net_0\ : bit;
SIGNAL \USBUART_1:tmpFB_0__Dm_net_0\ : bit;
TERMINAL \USBUART_1:Net_597\ : bit;
SIGNAL \USBUART_1:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USBUART_1:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL \USBUART_1:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USBUART_1:tmpOE__Dp_net_0\ : bit;
SIGNAL \USBUART_1:tmpFB_0__Dp_net_0\ : bit;
TERMINAL \USBUART_1:Net_1000\ : bit;
SIGNAL \USBUART_1:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USBUART_1:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL Net_2275 : bit;
SIGNAL \USBUART_1:Net_1889\ : bit;
SIGNAL \USBUART_1:Net_1876\ : bit;
SIGNAL \USBUART_1:ep_int_8\ : bit;
SIGNAL \USBUART_1:ep_int_7\ : bit;
SIGNAL \USBUART_1:ep_int_6\ : bit;
SIGNAL \USBUART_1:ep_int_5\ : bit;
SIGNAL \USBUART_1:ep_int_4\ : bit;
SIGNAL \USBUART_1:ep_int_3\ : bit;
SIGNAL \USBUART_1:ep_int_2\ : bit;
SIGNAL \USBUART_1:ep_int_1\ : bit;
SIGNAL \USBUART_1:ep_int_0\ : bit;
SIGNAL \USBUART_1:Net_95\ : bit;
SIGNAL \USBUART_1:dma_request_7\ : bit;
SIGNAL \USBUART_1:dma_request_6\ : bit;
SIGNAL \USBUART_1:dma_request_5\ : bit;
SIGNAL \USBUART_1:dma_request_4\ : bit;
SIGNAL \USBUART_1:dma_request_3\ : bit;
SIGNAL \USBUART_1:dma_request_2\ : bit;
SIGNAL \USBUART_1:dma_request_1\ : bit;
SIGNAL \USBUART_1:dma_request_0\ : bit;
SIGNAL \USBUART_1:dma_terminate\ : bit;
SIGNAL \USBUART_1:dma_complete_0\ : bit;
SIGNAL \USBUART_1:Net_1922\ : bit;
SIGNAL \USBUART_1:dma_complete_1\ : bit;
SIGNAL \USBUART_1:Net_1921\ : bit;
SIGNAL \USBUART_1:dma_complete_2\ : bit;
SIGNAL \USBUART_1:Net_1920\ : bit;
SIGNAL \USBUART_1:dma_complete_3\ : bit;
SIGNAL \USBUART_1:Net_1919\ : bit;
SIGNAL \USBUART_1:dma_complete_4\ : bit;
SIGNAL \USBUART_1:Net_1918\ : bit;
SIGNAL \USBUART_1:dma_complete_5\ : bit;
SIGNAL \USBUART_1:Net_1917\ : bit;
SIGNAL \USBUART_1:dma_complete_6\ : bit;
SIGNAL \USBUART_1:Net_1916\ : bit;
SIGNAL \USBUART_1:dma_complete_7\ : bit;
SIGNAL \USBUART_1:Net_1915\ : bit;
SIGNAL tmpOE__Motor_V_net_0 : bit;
SIGNAL tmpFB_0__Motor_V_net_0 : bit;
TERMINAL Net_3009 : bit;
SIGNAL tmpIO_0__Motor_V_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_V_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_V_net_0 : bit;
SIGNAL Net_3047 : bit;
SIGNAL Net_3280 : bit;
SIGNAL tmpOE__Padel_in_net_0 : bit;
SIGNAL Net_2455 : bit;
SIGNAL tmpIO_0__Padel_in_net_0 : bit;
TERMINAL tmpSIOVREF__Padel_in_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Padel_in_net_0 : bit;
SIGNAL \Status_Reg_1:status_0\ : bit;
SIGNAL \Status_Reg_1:status_1\ : bit;
SIGNAL \Status_Reg_1:status_2\ : bit;
SIGNAL \Status_Reg_1:status_3\ : bit;
SIGNAL \Status_Reg_1:status_4\ : bit;
SIGNAL \Status_Reg_1:status_5\ : bit;
SIGNAL \Status_Reg_1:status_6\ : bit;
SIGNAL \Status_Reg_1:status_7\ : bit;
SIGNAL tmpOE__Motor_V_gnd_net_0 : bit;
SIGNAL tmpFB_0__Motor_V_gnd_net_0 : bit;
TERMINAL Net_3295 : bit;
SIGNAL tmpIO_0__Motor_V_gnd_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_V_gnd_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_V_gnd_net_0 : bit;
SIGNAL Net_3041 : bit;
SIGNAL Net_3278 : bit;
TERMINAL \PGA_1:Net_17\ : bit;
SIGNAL \PGA_1:Net_37\ : bit;
SIGNAL \PGA_1:Net_40\ : bit;
SIGNAL \PGA_1:Net_38\ : bit;
SIGNAL \PGA_1:Net_39\ : bit;
SIGNAL \PGA_1:Net_41\ : bit;
TERMINAL Net_3440 : bit;
TERMINAL \PGA_1:Net_75\ : bit;
TERMINAL \ADC_A:Net_248\ : bit;
TERMINAL \ADC_A:Net_216\ : bit;
SIGNAL \ADC_A:vp_ctl_0\ : bit;
SIGNAL \ADC_A:vp_ctl_2\ : bit;
SIGNAL \ADC_A:vn_ctl_1\ : bit;
SIGNAL \ADC_A:vn_ctl_3\ : bit;
SIGNAL \ADC_A:vp_ctl_1\ : bit;
SIGNAL \ADC_A:vp_ctl_3\ : bit;
SIGNAL \ADC_A:vn_ctl_0\ : bit;
SIGNAL \ADC_A:vn_ctl_2\ : bit;
SIGNAL \ADC_A:Net_376\ : bit;
SIGNAL \ADC_A:Net_188\ : bit;
SIGNAL \ADC_A:Net_221\ : bit;
TERMINAL \ADC_A:Net_126\ : bit;
TERMINAL \ADC_A:Net_215\ : bit;
TERMINAL \ADC_A:Net_257\ : bit;
SIGNAL \ADC_A:soc\ : bit;
SIGNAL \ADC_A:Net_252\ : bit;
SIGNAL Net_3034 : bit;
SIGNAL \ADC_A:Net_207_11\ : bit;
SIGNAL \ADC_A:Net_207_10\ : bit;
SIGNAL \ADC_A:Net_207_9\ : bit;
SIGNAL \ADC_A:Net_207_8\ : bit;
SIGNAL \ADC_A:Net_207_7\ : bit;
SIGNAL \ADC_A:Net_207_6\ : bit;
SIGNAL \ADC_A:Net_207_5\ : bit;
SIGNAL \ADC_A:Net_207_4\ : bit;
SIGNAL \ADC_A:Net_207_3\ : bit;
SIGNAL \ADC_A:Net_207_2\ : bit;
SIGNAL \ADC_A:Net_207_1\ : bit;
SIGNAL \ADC_A:Net_207_0\ : bit;
TERMINAL \ADC_A:Net_209\ : bit;
TERMINAL Net_3449 : bit;
TERMINAL \ADC_A:Net_255\ : bit;
TERMINAL \ADC_A:Net_368\ : bit;
SIGNAL \ADC_A:Net_381\ : bit;
SIGNAL tmpOE__Motor_A_gnd_net_0 : bit;
SIGNAL tmpFB_0__Motor_A_gnd_net_0 : bit;
TERMINAL Net_3439 : bit;
SIGNAL tmpIO_0__Motor_A_gnd_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_A_gnd_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_A_gnd_net_0 : bit;
SIGNAL \emFile_1:SPI0:Net_276\ : bit;
SIGNAL \emFile_1:Net_19\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:clk_fin\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:load_rx_data\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:dpcounter_one\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:pol_supprt\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:miso_to_dp\ : bit;
SIGNAL \emFile_1:SPI0:Net_244\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_after_ld\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:so_send\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:so_send_reg\ : bit;
SIGNAL \emFile_1:Net_10\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_fin\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_cpha_0\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:state_2\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:state_1\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:state_0\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_from_dp\ : bit;
SIGNAL \emFile_1:Net_1\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_hs_reg\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_cpha_1\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:pre_mosi\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:count_4\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:count_3\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:count_2\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:count_1\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:count_0\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_pre_reg\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_reg\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:dpcounter_zero\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:load_cond\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:dpcounter_one_reg\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:tx_status_0\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:tx_status_1\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:dpMOSI_fifo_empty\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:tx_status_2\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:dpMOSI_fifo_not_full\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:tx_status_3\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:tx_status_4\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:rx_status_4\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:dpMISO_fifo_full\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:rx_status_5\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:dpMISO_fifo_not_empty\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:rx_status_6\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:tx_status_6\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:tx_status_5\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:rx_status_3\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:rx_status_2\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:rx_status_1\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:rx_status_0\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:control_7\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:control_6\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:control_5\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:control_4\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:control_3\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:control_2\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:control_1\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:control_0\ : bit;
SIGNAL \emFile_1:SPI0:Net_253\ : bit;
SIGNAL \emFile_1:SPI0:Net_273\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:ld_ident\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:cnt_enable\ : bit;
SIGNAL \emFile_1:Net_22\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:count_6\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:count_5\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:cnt_tc\ : bit;
SIGNAL \emFile_1:Net_5\ : bit;
SIGNAL \emFile_1:Net_3\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:Net_16\ : bit;
SIGNAL \emFile_1:SPI0:Net_274\ : bit;
SIGNAL \emFile_1:tmpOE__mosi0_net_0\ : bit;
SIGNAL \emFile_1:tmpFB_0__mosi0_net_0\ : bit;
SIGNAL \emFile_1:tmpIO_0__mosi0_net_0\ : bit;
TERMINAL \emFile_1:tmpSIOVREF__mosi0_net_0\ : bit;
SIGNAL \emFile_1:tmpINTERRUPT_0__mosi0_net_0\ : bit;
SIGNAL \emFile_1:tmpOE__miso0_net_0\ : bit;
SIGNAL \emFile_1:tmpIO_0__miso0_net_0\ : bit;
TERMINAL \emFile_1:tmpSIOVREF__miso0_net_0\ : bit;
SIGNAL \emFile_1:tmpINTERRUPT_0__miso0_net_0\ : bit;
SIGNAL \emFile_1:Net_2\ : bit;
SIGNAL \emFile_1:tmpOE__sclk0_net_0\ : bit;
SIGNAL \emFile_1:tmpFB_0__sclk0_net_0\ : bit;
SIGNAL \emFile_1:tmpIO_0__sclk0_net_0\ : bit;
TERMINAL \emFile_1:tmpSIOVREF__sclk0_net_0\ : bit;
SIGNAL \emFile_1:tmpINTERRUPT_0__sclk0_net_0\ : bit;
SIGNAL \emFile_1:tmpOE__SPI0_CS_net_0\ : bit;
SIGNAL \emFile_1:tmpFB_0__SPI0_CS_net_0\ : bit;
SIGNAL \emFile_1:tmpIO_0__SPI0_CS_net_0\ : bit;
TERMINAL \emFile_1:tmpSIOVREF__SPI0_CS_net_0\ : bit;
SIGNAL \emFile_1:tmpINTERRUPT_0__SPI0_CS_net_0\ : bit;
TERMINAL \ADC_V:Net_248\ : bit;
TERMINAL \ADC_V:Net_216\ : bit;
SIGNAL \ADC_V:vp_ctl_0\ : bit;
SIGNAL \ADC_V:vp_ctl_2\ : bit;
SIGNAL \ADC_V:vn_ctl_1\ : bit;
SIGNAL \ADC_V:vn_ctl_3\ : bit;
SIGNAL \ADC_V:vp_ctl_1\ : bit;
SIGNAL \ADC_V:vp_ctl_3\ : bit;
SIGNAL \ADC_V:vn_ctl_0\ : bit;
SIGNAL \ADC_V:vn_ctl_2\ : bit;
SIGNAL \ADC_V:Net_376\ : bit;
SIGNAL \ADC_V:Net_188\ : bit;
SIGNAL \ADC_V:Net_221\ : bit;
TERMINAL \ADC_V:Net_126\ : bit;
TERMINAL \ADC_V:Net_215\ : bit;
TERMINAL \ADC_V:Net_257\ : bit;
SIGNAL \ADC_V:soc\ : bit;
SIGNAL \ADC_V:Net_252\ : bit;
SIGNAL Net_3015 : bit;
SIGNAL \ADC_V:Net_207_11\ : bit;
SIGNAL \ADC_V:Net_207_10\ : bit;
SIGNAL \ADC_V:Net_207_9\ : bit;
SIGNAL \ADC_V:Net_207_8\ : bit;
SIGNAL \ADC_V:Net_207_7\ : bit;
SIGNAL \ADC_V:Net_207_6\ : bit;
SIGNAL \ADC_V:Net_207_5\ : bit;
SIGNAL \ADC_V:Net_207_4\ : bit;
SIGNAL \ADC_V:Net_207_3\ : bit;
SIGNAL \ADC_V:Net_207_2\ : bit;
SIGNAL \ADC_V:Net_207_1\ : bit;
SIGNAL \ADC_V:Net_207_0\ : bit;
TERMINAL \ADC_V:Net_209\ : bit;
TERMINAL \ADC_V:Net_255\ : bit;
TERMINAL \ADC_V:Net_368\ : bit;
SIGNAL \ADC_V:Net_381\ : bit;
SIGNAL Net_3206 : bit;
SIGNAL tmpOE__HornPWM_net_0 : bit;
SIGNAL tmpFB_0__HornPWM_net_0 : bit;
SIGNAL tmpIO_0__HornPWM_net_0 : bit;
TERMINAL tmpSIOVREF__HornPWM_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HornPWM_net_0 : bit;
SIGNAL Net_3253 : bit;
SIGNAL tmpOE__HornInput_net_0 : bit;
SIGNAL tmpIO_0__HornInput_net_0 : bit;
TERMINAL tmpSIOVREF__HornInput_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HornInput_net_0 : bit;
SIGNAL \Timer_Speedometer:Net_260\ : bit;
SIGNAL Net_3265 : bit;
SIGNAL \Timer_Speedometer:Net_55\ : bit;
SIGNAL Net_3261 : bit;
SIGNAL \Timer_Speedometer:Net_53\ : bit;
SIGNAL Net_130 : bit;
SIGNAL \Timer_Speedometer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:control_7\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:control_6\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:control_5\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:control_4\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:control_3\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:control_2\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:control_1\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:control_0\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL Net_3264 : bit;
SIGNAL \Timer_Speedometer:TimerUDB:capture_last\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:timer_enable\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:run_mode\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:hwEnable\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:status_tc\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:trigger_enable\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:per_zero\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:tc_i\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_3260 : bit;
SIGNAL \Timer_Speedometer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:runmode_enable\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:trig_reg\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:status_6\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:status_5\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:status_4\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:status_0\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:status_1\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:status_2\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:fifo_full\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:status_3\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:fifo_nempty\ : bit;
SIGNAL Net_223 : bit;
SIGNAL \Timer_Speedometer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:zeros_3\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:zeros_2\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:nc0\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:nc3\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:nc4\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Speedometer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Speedometer:Net_102\ : bit;
SIGNAL \Timer_Speedometer:Net_266\ : bit;
SIGNAL tmpOE__Pin_Speedometer_net_0 : bit;
SIGNAL tmpIO_0__Pin_Speedometer_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Speedometer_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Speedometer_net_0 : bit;
TERMINAL \PGA_2:Net_17\ : bit;
SIGNAL \PGA_2:Net_37\ : bit;
SIGNAL \PGA_2:Net_40\ : bit;
SIGNAL \PGA_2:Net_38\ : bit;
SIGNAL \PGA_2:Net_39\ : bit;
SIGNAL \PGA_2:Net_41\ : bit;
TERMINAL \PGA_2:Net_75\ : bit;
SIGNAL \PWM_motor:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_motor:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_motor:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_motor:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_motor:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_motor:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_motor:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_motor:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_motor:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_motor:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_motor:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_motor:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Timer_RPM:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Timer_RPM:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer_RPM:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Timer_RPM:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \Timer_RPM:TimerUDB:int_capt_count_1\\D\ : bit;
SIGNAL \Timer_RPM:TimerUDB:int_capt_count_0\\D\ : bit;
SIGNAL \Timer_RPM:TimerUDB:capt_int_temp\\D\ : bit;
SIGNAL cy_srff_1D : bit;
SIGNAL \emFile_1:SPI0:BSPIM:so_send_reg\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:state_2\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:state_1\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:state_0\\D\ : bit;
SIGNAL \emFile_1:Net_1\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_hs_reg\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_pre_reg\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_reg\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:load_cond\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:dpcounter_one_reg\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:ld_ident\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:cnt_enable\\D\ : bit;
SIGNAL \emFile_1:Net_22\\D\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Timer_Speedometer:TimerUDB:capture_out_reg_i\\D\ : bit;
BEGIN

one <=  ('1') ;

zero <=  ('0') ;

\PWM_motor:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_motor:PWMUDB:tc_i\);

\PWM_motor:PWMUDB:dith_count_1\\D\ <= ((not \PWM_motor:PWMUDB:dith_count_1\ and \PWM_motor:PWMUDB:tc_i\ and \PWM_motor:PWMUDB:dith_count_0\)
	OR (not \PWM_motor:PWMUDB:dith_count_0\ and \PWM_motor:PWMUDB:dith_count_1\)
	OR (not \PWM_motor:PWMUDB:tc_i\ and \PWM_motor:PWMUDB:dith_count_1\));

\PWM_motor:PWMUDB:dith_count_0\\D\ <= ((not \PWM_motor:PWMUDB:dith_count_0\ and \PWM_motor:PWMUDB:tc_i\)
	OR (not \PWM_motor:PWMUDB:tc_i\ and \PWM_motor:PWMUDB:dith_count_0\));

\PWM_motor:PWMUDB:tc_i_reg\\D\ <= ((\PWM_motor:PWMUDB:runmode_enable\ and \PWM_motor:PWMUDB:tc_i\));

\PWM_motor:PWMUDB:pwm_i\ <= ((\PWM_motor:PWMUDB:runmode_enable\ and \PWM_motor:PWMUDB:cmp1_less\));

Net_276 <= ((not cy_srff_1 and Net_289));

\Timer_RPM:TimerUDB:capt_fifo_load\ <= ((not \Timer_RPM:TimerUDB:capture_last\ and \Timer_RPM:TimerUDB:control_7\ and Net_701));

\Timer_RPM:TimerUDB:status_tc\ <= ((\Timer_RPM:TimerUDB:control_7\ and \Timer_RPM:TimerUDB:per_zero\));

\Timer_RPM:TimerUDB:int_capt_count_1\\D\ <= ((not MODIN2_1 and not MODIN3_0 and \Timer_RPM:TimerUDB:capt_fifo_load\ and MODIN2_0)
	OR (not MODIN2_1 and \Timer_RPM:TimerUDB:capt_fifo_load\ and MODIN2_0 and MODIN3_1)
	OR (not MODIN2_0 and MODIN2_1 and MODIN3_0)
	OR (not MODIN2_0 and not MODIN3_1 and MODIN2_1)
	OR (not \Timer_RPM:TimerUDB:capt_fifo_load\ and MODIN2_1));

\Timer_RPM:TimerUDB:int_capt_count_0\\D\ <= ((not MODIN2_0 and not MODIN3_1 and \Timer_RPM:TimerUDB:capt_fifo_load\ and MODIN2_1)
	OR (not MODIN2_1 and not MODIN2_0 and \Timer_RPM:TimerUDB:capt_fifo_load\ and MODIN3_1)
	OR (not \Timer_RPM:TimerUDB:capt_fifo_load\ and MODIN2_0)
	OR (not MODIN2_0 and \Timer_RPM:TimerUDB:capt_fifo_load\ and MODIN3_0));

\Timer_RPM:TimerUDB:capt_int_temp\\D\ <= ((not MODIN2_1 and not MODIN2_0 and not MODIN3_1 and not MODIN3_0 and \Timer_RPM:TimerUDB:capt_fifo_load\)
	OR (not MODIN2_0 and not MODIN3_0 and \Timer_RPM:TimerUDB:capt_fifo_load\ and MODIN2_1 and MODIN3_1)
	OR (not MODIN2_1 and not MODIN3_1 and \Timer_RPM:TimerUDB:capt_fifo_load\ and MODIN2_0 and MODIN3_0)
	OR (\Timer_RPM:TimerUDB:capt_fifo_load\ and MODIN2_1 and MODIN2_0 and MODIN3_1 and MODIN3_0));

cy_srff_1D <= ((not Net_1488 and cy_srff_1)
	OR (not Net_1488 and Net_1396));

\emFile_1:SPI0:BSPIM:load_rx_data\ <= ((not \emFile_1:SPI0:BSPIM:count_4\ and not \emFile_1:SPI0:BSPIM:count_3\ and not \emFile_1:SPI0:BSPIM:count_2\ and not \emFile_1:SPI0:BSPIM:count_1\ and \emFile_1:SPI0:BSPIM:count_0\));

\emFile_1:Net_10\ <= ((not \emFile_1:SPI0:BSPIM:state_0\ and not \emFile_1:Net_1\ and \emFile_1:SPI0:BSPIM:mosi_hs_reg\)
	OR (not \emFile_1:Net_1\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:mosi_hs_reg\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:Net_1\ and \emFile_1:SPI0:BSPIM:mosi_hs_reg\));

\emFile_1:SPI0:BSPIM:load_cond\\D\ <= ((not \emFile_1:SPI0:BSPIM:state_1\ and not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_2\)
	OR (\emFile_1:SPI0:BSPIM:count_0\ and \emFile_1:SPI0:BSPIM:load_cond\)
	OR (\emFile_1:SPI0:BSPIM:count_1\ and \emFile_1:SPI0:BSPIM:load_cond\)
	OR (\emFile_1:SPI0:BSPIM:count_2\ and \emFile_1:SPI0:BSPIM:load_cond\)
	OR (\emFile_1:SPI0:BSPIM:count_3\ and \emFile_1:SPI0:BSPIM:load_cond\)
	OR (\emFile_1:SPI0:BSPIM:count_4\ and \emFile_1:SPI0:BSPIM:load_cond\));

\emFile_1:SPI0:BSPIM:tx_status_0\ <= ((not \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_0\));

\emFile_1:SPI0:BSPIM:tx_status_4\ <= ((not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_1\ and not \emFile_1:SPI0:BSPIM:state_0\));

\emFile_1:SPI0:BSPIM:rx_status_6\ <= ((not \emFile_1:SPI0:BSPIM:count_4\ and not \emFile_1:SPI0:BSPIM:count_3\ and not \emFile_1:SPI0:BSPIM:count_2\ and not \emFile_1:SPI0:BSPIM:count_1\ and \emFile_1:SPI0:BSPIM:count_0\ and \emFile_1:SPI0:BSPIM:rx_status_4\));

\emFile_1:SPI0:BSPIM:state_2\\D\ <= ((not \emFile_1:SPI0:BSPIM:count_4\ and not \emFile_1:SPI0:BSPIM:count_3\ and not \emFile_1:SPI0:BSPIM:count_2\ and not \emFile_1:SPI0:BSPIM:count_0\ and not \emFile_1:SPI0:BSPIM:ld_ident\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:count_1\)
	OR (not \emFile_1:SPI0:BSPIM:count_4\ and not \emFile_1:SPI0:BSPIM:count_3\ and not \emFile_1:SPI0:BSPIM:count_0\ and not \emFile_1:SPI0:BSPIM:tx_status_1\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:count_2\ and \emFile_1:SPI0:BSPIM:count_1\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\)
	OR (\emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\));

\emFile_1:SPI0:BSPIM:state_1\\D\ <= ((not \emFile_1:SPI0:BSPIM:count_2\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:ld_ident\)
	OR (\emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:count_2\ and \emFile_1:SPI0:BSPIM:tx_status_1\)
	OR (\emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:count_4\)
	OR (\emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:count_3\)
	OR (not \emFile_1:SPI0:BSPIM:count_1\ and \emFile_1:SPI0:BSPIM:state_1\)
	OR (\emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:count_0\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_2\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_1\)
	OR (\emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_1\));

\emFile_1:SPI0:BSPIM:state_0\\D\ <= ((not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:count_4\ and not \emFile_1:SPI0:BSPIM:count_3\ and not \emFile_1:SPI0:BSPIM:count_2\ and not \emFile_1:SPI0:BSPIM:count_0\ and not \emFile_1:SPI0:BSPIM:ld_ident\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:count_1\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and not \emFile_1:SPI0:BSPIM:tx_status_1\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_1\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_2\));

\emFile_1:Net_1\\D\ <= ((not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:Net_1\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_1\ and not \emFile_1:SPI0:BSPIM:state_0\)
	OR (not \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_0\)
	OR (\emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:Net_1\));

\emFile_1:SPI0:BSPIM:cnt_enable\\D\ <= ((not \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:cnt_enable\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_1\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:cnt_enable\)
	OR (\emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:cnt_enable\));

\emFile_1:SPI0:BSPIM:mosi_pre_reg\\D\ <= ((not \emFile_1:SPI0:BSPIM:count_4\ and not \emFile_1:SPI0:BSPIM:count_3\ and not \emFile_1:SPI0:BSPIM:count_2\ and not \emFile_1:SPI0:BSPIM:count_1\ and not \emFile_1:SPI0:BSPIM:count_0\ and not \emFile_1:SPI0:BSPIM:ld_ident\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:mosi_from_dp\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and not \emFile_1:SPI0:BSPIM:count_4\ and not \emFile_1:SPI0:BSPIM:count_3\ and not \emFile_1:SPI0:BSPIM:count_2\ and not \emFile_1:SPI0:BSPIM:count_1\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:count_0\ and \emFile_1:SPI0:BSPIM:mosi_pre_reg\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:mosi_from_dp\ and \emFile_1:SPI0:BSPIM:count_1\)
	OR (not \emFile_1:SPI0:BSPIM:state_1\ and not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:mosi_from_dp\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_0\ and not \emFile_1:SPI0:BSPIM:count_0\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:mosi_from_dp\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:mosi_from_dp\ and \emFile_1:SPI0:BSPIM:count_2\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:mosi_from_dp\ and \emFile_1:SPI0:BSPIM:count_3\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:mosi_from_dp\ and \emFile_1:SPI0:BSPIM:count_4\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:mosi_pre_reg\ and \emFile_1:SPI0:BSPIM:ld_ident\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:mosi_pre_reg\)
	OR (\emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:mosi_from_dp\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:count_0\ and \emFile_1:SPI0:BSPIM:mosi_pre_reg\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:count_2\ and \emFile_1:SPI0:BSPIM:mosi_pre_reg\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:count_3\ and \emFile_1:SPI0:BSPIM:mosi_pre_reg\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:count_4\ and \emFile_1:SPI0:BSPIM:mosi_pre_reg\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:mosi_pre_reg\));

\emFile_1:Net_22\\D\ <= ((\emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:Net_22\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_1\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_2\));

\emFile_1:SPI0:BSPIM:mosi_hs_reg\\D\ <= ((not \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\)
	OR (\emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:mosi_from_dp\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:mosi_hs_reg\)
	OR (not \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:mosi_hs_reg\));

\emFile_1:SPI0:BSPIM:ld_ident\\D\ <= ((not \emFile_1:SPI0:BSPIM:state_1\ and not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_2\)
	OR (not \emFile_1:SPI0:BSPIM:count_0\ and \emFile_1:SPI0:BSPIM:ld_ident\)
	OR (\emFile_1:SPI0:BSPIM:count_1\ and \emFile_1:SPI0:BSPIM:ld_ident\)
	OR (\emFile_1:SPI0:BSPIM:count_2\ and \emFile_1:SPI0:BSPIM:ld_ident\)
	OR (\emFile_1:SPI0:BSPIM:count_3\ and \emFile_1:SPI0:BSPIM:ld_ident\)
	OR (\emFile_1:SPI0:BSPIM:count_4\ and \emFile_1:SPI0:BSPIM:ld_ident\)
	OR (\emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:ld_ident\)
	OR (not \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:ld_ident\)
	OR (\emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:ld_ident\));

\Timer_Speedometer:TimerUDB:capt_fifo_load\ <= ((not \Timer_Speedometer:TimerUDB:capture_last\ and \Timer_Speedometer:TimerUDB:control_7\ and Net_3264));

\Timer_Speedometer:TimerUDB:status_tc\ <= ((\Timer_Speedometer:TimerUDB:control_7\ and \Timer_Speedometer:TimerUDB:per_zero\));

\PWM_motor:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1334,
		enable=>one,
		clock_out=>\PWM_motor:PWMUDB:ClockOutFromEnBlock\);
\PWM_motor:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_motor:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_motor:PWMUDB:control_7\, \PWM_motor:PWMUDB:control_6\, \PWM_motor:PWMUDB:control_5\, \PWM_motor:PWMUDB:control_4\,
			\PWM_motor:PWMUDB:control_3\, \PWM_motor:PWMUDB:control_2\, \PWM_motor:PWMUDB:control_1\, \PWM_motor:PWMUDB:control_0\));
\PWM_motor:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_motor:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_motor:PWMUDB:tc_i\, \PWM_motor:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_motor:PWMUDB:cmp1_eq\,
		cl0=>\PWM_motor:PWMUDB:cmp1_less\,
		z0=>\PWM_motor:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_motor:PWMUDB:cmp2_eq\,
		cl1=>\PWM_motor:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_motor:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_motor:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"f0d9fc48-2682-4ff3-a810-e9d468acc330",
		source_clock_id=>"",
		divisor=>0,
		period=>"166666666.666667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1334,
		dig_domain_out=>open);
Motor_out:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_276,
		fb=>(tmpFB_0__Motor_out_net_0),
		analog=>(open),
		io=>(tmpIO_0__Motor_out_net_0),
		siovref=>(tmpSIOVREF__Motor_out_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Motor_out_net_0);
\Control_Reg_motor_reset:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000001",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'1')
	PORT MAP(reset=>zero,
		clock=>Net_1334,
		control=>(\Control_Reg_motor_reset:control_7\, \Control_Reg_motor_reset:control_6\, \Control_Reg_motor_reset:control_5\, \Control_Reg_motor_reset:control_4\,
			\Control_Reg_motor_reset:control_3\, \Control_Reg_motor_reset:control_2\, \Control_Reg_motor_reset:control_1\, Net_1473));
Clock_4:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"3d71b71c-4c72-4e9f-abff-88adca87f19c",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10,
		dig_domain_out=>open);
\Timer_RPM:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10,
		enable=>one,
		clock_out=>\Timer_RPM:TimerUDB:ClockOutFromEnBlock\);
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10,
		enable=>one,
		clock_out=>\Timer_RPM:TimerUDB:Clk_Ctl_i\);
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Timer_RPM:TimerUDB:Clk_Ctl_i\,
		control=>(\Timer_RPM:TimerUDB:control_7\, \Timer_RPM:TimerUDB:control_6\, \Timer_RPM:TimerUDB:control_5\, \Timer_RPM:TimerUDB:control_4\,
			\Timer_RPM:TimerUDB:control_3\, \Timer_RPM:TimerUDB:control_2\, MODIN3_1, MODIN3_0));
\Timer_RPM:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Timer_RPM:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Timer_RPM:TimerUDB:status_3\,
			\Timer_RPM:TimerUDB:status_2\, \Timer_RPM:TimerUDB:capt_int_temp\, \Timer_RPM:TimerUDB:status_tc\),
		interrupt=>Net_754);
\Timer_RPM:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_RPM:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer_RPM:TimerUDB:control_7\, \Timer_RPM:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_RPM:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_RPM:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_RPM:TimerUDB:nc3\,
		f0_blk_stat=>\Timer_RPM:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Timer_RPM:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Timer_RPM:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\Timer_RPM:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\Timer_RPM:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Timer_RPM:TimerUDB:sT16:timerdp:cmp_eq_1\, \Timer_RPM:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Timer_RPM:TimerUDB:sT16:timerdp:cmp_lt_1\, \Timer_RPM:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Timer_RPM:TimerUDB:sT16:timerdp:cmp_zero_1\, \Timer_RPM:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Timer_RPM:TimerUDB:sT16:timerdp:cmp_ff_1\, \Timer_RPM:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Timer_RPM:TimerUDB:sT16:timerdp:cap_1\, \Timer_RPM:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Timer_RPM:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer_RPM:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_RPM:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer_RPM:TimerUDB:control_7\, \Timer_RPM:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_RPM:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_RPM:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_RPM:TimerUDB:status_3\,
		f0_blk_stat=>\Timer_RPM:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer_RPM:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\Timer_RPM:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\Timer_RPM:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Timer_RPM:TimerUDB:sT16:timerdp:msb\,
		cei=>(\Timer_RPM:TimerUDB:sT16:timerdp:cmp_eq_1\, \Timer_RPM:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Timer_RPM:TimerUDB:sT16:timerdp:cmp_lt_1\, \Timer_RPM:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Timer_RPM:TimerUDB:sT16:timerdp:cmp_zero_1\, \Timer_RPM:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Timer_RPM:TimerUDB:sT16:timerdp:cmp_ff_1\, \Timer_RPM:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Timer_RPM:TimerUDB:sT16:timerdp:cap_1\, \Timer_RPM:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\Timer_RPM:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
RPM:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_701,
		analog=>(open),
		io=>(tmpIO_0__RPM_net_0),
		siovref=>(tmpSIOVREF__RPM_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RPM_net_0);
RPM_isr:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_754);
Motor_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Motor_A_net_0),
		analog=>Net_2968,
		io=>(tmpIO_0__Motor_A_net_0),
		siovref=>(tmpSIOVREF__Motor_A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Motor_A_net_0);
\Comp_1:ctComp\:cy_psoc3_ctcomp_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_3421,
		vminus=>Net_1078,
		clock=>zero,
		clk_udb=>zero,
		cmpout=>Net_1396);
\VDAC8_1:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>Net_1078,
		iout=>\VDAC8_1:Net_77\);
\VDAC8_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\VDAC8_1:Net_77\);
\Sync_1:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>Net_1334,
		sc_in=>Net_1473,
		sc_out=>Net_1488);
Clock_motor:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"6894617c-11d4-4086-8a50-700c2dc79115",
		source_clock_id=>"315365C3-2E3E-4f04-84A2-BB564A173261",
		divisor=>0,
		period=>"5000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1844,
		dig_domain_out=>open);
isr_motor:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1844);
\Status_Reg_OverCurrent:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>Net_1334,
		status=>(zero, zero, zero, zero,
			zero, zero, zero, cy_srff_1));
RX_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_11,
		analog=>(open),
		io=>(tmpIO_0__RX_1_net_0),
		siovref=>(tmpSIOVREF__RX_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RX_1_net_0);
TX_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_2248,
		fb=>(tmpFB_0__TX_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__TX_1_net_0),
		siovref=>(tmpSIOVREF__TX_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TX_1_net_0);
\CAN_1:Clock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2c366327-8ea9-4813-ab0d-a7ce473af76e/ccbbccde-4db5-4009-af85-8e8bae589faa",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\CAN_1:Net_25\,
		dig_domain_out=>open);
\CAN_1:CanIP\:cy_psoc3_can_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>\CAN_1:Net_25\,
		can_rx=>Net_11,
		can_tx=>Net_2248,
		can_tx_en=>Net_2337,
		interrupt=>Net_2338);
\CAN_1:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_2338);
\USBUART_1:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART_1:Net_1010\);
\USBUART_1:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\USBUART_1:tmpFB_0__Dm_net_0\),
		analog=>\USBUART_1:Net_597\,
		io=>(\USBUART_1:tmpIO_0__Dm_net_0\),
		siovref=>(\USBUART_1:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\USBUART_1:tmpINTERRUPT_0__Dm_net_0\);
\USBUART_1:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\USBUART_1:tmpFB_0__Dp_net_0\),
		analog=>\USBUART_1:Net_1000\,
		io=>(\USBUART_1:tmpIO_0__Dp_net_0\),
		siovref=>(\USBUART_1:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\USBUART_1:Net_1010\);
\USBUART_1:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USBUART_1:Net_1000\,
		dm=>\USBUART_1:Net_597\,
		sof_int=>Net_2275,
		arb_int=>\USBUART_1:Net_1889\,
		usb_int=>\USBUART_1:Net_1876\,
		ept_int=>(\USBUART_1:ep_int_8\, \USBUART_1:ep_int_7\, \USBUART_1:ep_int_6\, \USBUART_1:ep_int_5\,
			\USBUART_1:ep_int_4\, \USBUART_1:ep_int_3\, \USBUART_1:ep_int_2\, \USBUART_1:ep_int_1\,
			\USBUART_1:ep_int_0\),
		ord_int=>\USBUART_1:Net_95\,
		dma_req=>(\USBUART_1:dma_request_7\, \USBUART_1:dma_request_6\, \USBUART_1:dma_request_5\, \USBUART_1:dma_request_4\,
			\USBUART_1:dma_request_3\, \USBUART_1:dma_request_2\, \USBUART_1:dma_request_1\, \USBUART_1:dma_request_0\),
		dma_termin=>\USBUART_1:dma_terminate\);
\USBUART_1:ep_3\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART_1:ep_int_3\);
\USBUART_1:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART_1:ep_int_2\);
\USBUART_1:ep_1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART_1:ep_int_1\);
\USBUART_1:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART_1:ep_int_0\);
\USBUART_1:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART_1:Net_1876\);
\USBUART_1:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART_1:Net_1889\);
\USBUART_1:sof_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_2275);
isr_overCurrent:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>cy_srff_1);
Motor_V:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8ac50f54-6336-402a-84ee-946349667833",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Motor_V_net_0),
		analog=>Net_3009,
		io=>(tmpIO_0__Motor_V_net_0),
		siovref=>(tmpSIOVREF__Motor_V_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Motor_V_net_0);
DMA_V:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>Net_3047,
		trq=>zero,
		nrq=>Net_3280);
Padel_in:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e9fe7d28-8c06-4828-b254-f74fd075ee75",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_2455,
		analog=>(open),
		io=>(tmpIO_0__Padel_in_net_0),
		siovref=>(tmpSIOVREF__Padel_in_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Padel_in_net_0);
\Status_Reg_1:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>Net_1844,
		status=>(zero, zero, zero, zero,
			zero, zero, zero, Net_2455));
Motor_V_gnd:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7de5f88e-9dab-43fd-8815-0865a8402273",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Motor_V_gnd_net_0),
		analog=>Net_3295,
		io=>(tmpIO_0__Motor_V_gnd_net_0),
		siovref=>(tmpSIOVREF__Motor_V_gnd_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Motor_V_gnd_net_0);
DMA_A:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>Net_3041,
		trq=>zero,
		nrq=>Net_3278);
\PGA_1:SC\:cy_psoc3_scblock_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vref=>\PGA_1:Net_17\,
		vin=>Net_2968,
		aclk=>zero,
		bst_clk=>zero,
		clk_udb=>zero,
		dyn_cntl=>zero,
		modout_sync=>\PGA_1:Net_41\,
		vout=>Net_3440);
\PGA_1:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\PGA_1:Net_17\,
		signal2=>\PGA_1:Net_75\);
\PGA_1:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\PGA_1:Net_75\);
\ADC_A:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_A:Net_248\,
		signal2=>\ADC_A:Net_216\);
\ADC_A:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_3041);
\ADC_A:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d7a5711c-c8a8-4932-824b-71129dd1a5e6/696a0979-21fc-4185-bf38-6c79febcde7a",
		source_clock_id=>"",
		divisor=>0,
		period=>"888888888.888889",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_A:Net_376\,
		dig_domain_out=>open);
\ADC_A:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_3421,
		vminus=>\ADC_A:Net_126\,
		ext_pin=>\ADC_A:Net_215\,
		vrefhi_out=>\ADC_A:Net_257\,
		vref=>\ADC_A:Net_248\,
		clock=>\ADC_A:Net_376\,
		pump_clock=>\ADC_A:Net_376\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\ADC_A:Net_252\,
		next_out=>Net_3034,
		data_out=>(\ADC_A:Net_207_11\, \ADC_A:Net_207_10\, \ADC_A:Net_207_9\, \ADC_A:Net_207_8\,
			\ADC_A:Net_207_7\, \ADC_A:Net_207_6\, \ADC_A:Net_207_5\, \ADC_A:Net_207_4\,
			\ADC_A:Net_207_3\, \ADC_A:Net_207_2\, \ADC_A:Net_207_1\, \ADC_A:Net_207_0\),
		eof_udb=>Net_3041);
\ADC_A:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_A:Net_215\,
		signal2=>\ADC_A:Net_209\);
\ADC_A:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_A:Net_126\,
		signal2=>Net_3449);
\ADC_A:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_A:Net_209\);
\ADC_A:vRef_Vdda\:cy_vref_v1_0
	GENERIC MAP(guid=>"206B3D12-10C8-4e0c-A050-DDD8AA31CF27",
		name=>"Vdda(HiZ)",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_A:Net_216\);
\ADC_A:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_A:Net_257\,
		signal2=>\ADC_A:Net_255\);
\ADC_A:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_A:Net_255\);
\ADC_A:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_A:Net_368\);
Motor_A_gnd:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"488061d8-e435-4cc1-a9e4-e7f8857acc9d",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Motor_A_gnd_net_0),
		analog=>Net_3439,
		io=>(tmpIO_0__Motor_A_gnd_net_0),
		siovref=>(tmpSIOVREF__Motor_A_gnd_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Motor_A_gnd_net_0);
\emFile_1:SPI0:BSPIM:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\emFile_1:Net_19\,
		enable=>one,
		clock_out=>\emFile_1:SPI0:BSPIM:clk_fin\);
\emFile_1:SPI0:BSPIM:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0001111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\emFile_1:SPI0:BSPIM:clk_fin\,
		reset=>zero,
		load=>zero,
		enable=>\emFile_1:SPI0:BSPIM:cnt_enable\,
		count=>(\emFile_1:SPI0:BSPIM:count_6\, \emFile_1:SPI0:BSPIM:count_5\, \emFile_1:SPI0:BSPIM:count_4\, \emFile_1:SPI0:BSPIM:count_3\,
			\emFile_1:SPI0:BSPIM:count_2\, \emFile_1:SPI0:BSPIM:count_1\, \emFile_1:SPI0:BSPIM:count_0\),
		tc=>\emFile_1:SPI0:BSPIM:cnt_tc\);
\emFile_1:SPI0:BSPIM:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\emFile_1:SPI0:BSPIM:clk_fin\,
		status=>(zero, zero, \emFile_1:SPI0:BSPIM:tx_status_4\, \emFile_1:SPI0:BSPIM:load_rx_data\,
			\emFile_1:SPI0:BSPIM:tx_status_2\, \emFile_1:SPI0:BSPIM:tx_status_1\, \emFile_1:SPI0:BSPIM:tx_status_0\),
		interrupt=>\emFile_1:Net_5\);
\emFile_1:SPI0:BSPIM:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\emFile_1:SPI0:BSPIM:clk_fin\,
		status=>(\emFile_1:SPI0:BSPIM:rx_status_6\, \emFile_1:SPI0:BSPIM:rx_status_5\, \emFile_1:SPI0:BSPIM:rx_status_4\, zero,
			zero, zero, zero),
		interrupt=>\emFile_1:Net_3\);
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		cs_addr=>(\emFile_1:SPI0:BSPIM:state_2\, \emFile_1:SPI0:BSPIM:state_1\, \emFile_1:SPI0:BSPIM:state_0\),
		route_si=>\emFile_1:Net_16\,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\emFile_1:SPI0:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\emFile_1:SPI0:BSPIM:mosi_from_dp\,
		f0_bus_stat=>\emFile_1:SPI0:BSPIM:tx_status_2\,
		f0_blk_stat=>\emFile_1:SPI0:BSPIM:tx_status_1\,
		f1_bus_stat=>\emFile_1:SPI0:BSPIM:rx_status_5\,
		f1_blk_stat=>\emFile_1:SPI0:BSPIM:rx_status_4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\emFile_1:mosi0\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"91febb44-ee3b-4986-91c4-adedffea8d79/ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"",
		ovt_slew_control=>"",
		ovt_hyst_trim=>"",
		input_buffer_sel=>"")
	PORT MAP(oe=>(one),
		y=>\emFile_1:Net_10\,
		fb=>(\emFile_1:tmpFB_0__mosi0_net_0\),
		analog=>(open),
		io=>(\emFile_1:tmpIO_0__mosi0_net_0\),
		siovref=>(\emFile_1:tmpSIOVREF__mosi0_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\emFile_1:tmpINTERRUPT_0__mosi0_net_0\);
\emFile_1:Clock_1\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"91febb44-ee3b-4986-91c4-adedffea8d79/5ed615c6-e1f0-40ed-8816-f906ef67d531",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\emFile_1:Net_19\,
		dig_domain_out=>open);
\emFile_1:miso0\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"91febb44-ee3b-4986-91c4-adedffea8d79/1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"",
		ovt_slew_control=>"",
		ovt_hyst_trim=>"",
		input_buffer_sel=>"")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>\emFile_1:Net_16\,
		analog=>(open),
		io=>(\emFile_1:tmpIO_0__miso0_net_0\),
		siovref=>(\emFile_1:tmpSIOVREF__miso0_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\emFile_1:tmpINTERRUPT_0__miso0_net_0\);
\emFile_1:sclk0\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"91febb44-ee3b-4986-91c4-adedffea8d79/ae249072-87dc-41aa-9405-888517aefa28",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"",
		ovt_slew_control=>"",
		ovt_hyst_trim=>"",
		input_buffer_sel=>"")
	PORT MAP(oe=>(one),
		y=>\emFile_1:Net_22\,
		fb=>(\emFile_1:tmpFB_0__sclk0_net_0\),
		analog=>(open),
		io=>(\emFile_1:tmpIO_0__sclk0_net_0\),
		siovref=>(\emFile_1:tmpSIOVREF__sclk0_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\emFile_1:tmpINTERRUPT_0__sclk0_net_0\);
\emFile_1:SPI0_CS\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"91febb44-ee3b-4986-91c4-adedffea8d79/6df85302-e45f-45fb-97de-4bdf3128e07b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"",
		ovt_slew_control=>"",
		ovt_hyst_trim=>"",
		input_buffer_sel=>"")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\emFile_1:tmpFB_0__SPI0_CS_net_0\),
		analog=>(open),
		io=>(\emFile_1:tmpIO_0__SPI0_CS_net_0\),
		siovref=>(\emFile_1:tmpSIOVREF__SPI0_CS_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\emFile_1:tmpINTERRUPT_0__SPI0_CS_net_0\);
\ADC_V:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_V:Net_248\,
		signal2=>\ADC_V:Net_216\);
\ADC_V:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_3047);
\ADC_V:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c47a25c8-e545-4867-a94c-fd7bc3b1be67/696a0979-21fc-4185-bf38-6c79febcde7a",
		source_clock_id=>"",
		divisor=>0,
		period=>"888888888.888889",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_V:Net_376\,
		dig_domain_out=>open);
\ADC_V:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_3009,
		vminus=>\ADC_V:Net_126\,
		ext_pin=>\ADC_V:Net_215\,
		vrefhi_out=>\ADC_V:Net_257\,
		vref=>\ADC_V:Net_248\,
		clock=>\ADC_V:Net_376\,
		pump_clock=>\ADC_V:Net_376\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\ADC_V:Net_252\,
		next_out=>Net_3015,
		data_out=>(\ADC_V:Net_207_11\, \ADC_V:Net_207_10\, \ADC_V:Net_207_9\, \ADC_V:Net_207_8\,
			\ADC_V:Net_207_7\, \ADC_V:Net_207_6\, \ADC_V:Net_207_5\, \ADC_V:Net_207_4\,
			\ADC_V:Net_207_3\, \ADC_V:Net_207_2\, \ADC_V:Net_207_1\, \ADC_V:Net_207_0\),
		eof_udb=>Net_3047);
\ADC_V:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_V:Net_215\,
		signal2=>\ADC_V:Net_209\);
\ADC_V:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_V:Net_126\,
		signal2=>Net_3295);
\ADC_V:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_V:Net_209\);
\ADC_V:vRef_Vdda\:cy_vref_v1_0
	GENERIC MAP(guid=>"206B3D12-10C8-4e0c-A050-DDD8AA31CF27",
		name=>"Vdda(HiZ)",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_V:Net_216\);
\ADC_V:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_V:Net_257\,
		signal2=>\ADC_V:Net_255\);
\ADC_V:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_V:Net_255\);
\ADC_V:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_V:Net_368\);
Clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"263344f7-20ea-48e9-a7d9-6a00eadfc073",
		source_clock_id=>"",
		divisor=>0,
		period=>"370370370370.37",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_3206,
		dig_domain_out=>open);
HornPWM:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4ba10f1b-c438-4cfc-8d5e-4d365d0db576",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__HornPWM_net_0),
		y=>Net_3206,
		fb=>(tmpFB_0__HornPWM_net_0),
		analog=>(open),
		io=>(tmpIO_0__HornPWM_net_0),
		siovref=>(tmpSIOVREF__HornPWM_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__HornPWM_net_0);
HornInput:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e525d4ad-8a4a-41e8-9a34-88625612f1a1",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>tmpOE__HornPWM_net_0,
		analog=>(open),
		io=>(tmpIO_0__HornInput_net_0),
		siovref=>(tmpSIOVREF__HornInput_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__HornInput_net_0);
\Timer_Speedometer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_130,
		enable=>one,
		clock_out=>\Timer_Speedometer:TimerUDB:ClockOutFromEnBlock\);
\Timer_Speedometer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_130,
		enable=>one,
		clock_out=>\Timer_Speedometer:TimerUDB:Clk_Ctl_i\);
\Timer_Speedometer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Timer_Speedometer:TimerUDB:Clk_Ctl_i\,
		control=>(\Timer_Speedometer:TimerUDB:control_7\, \Timer_Speedometer:TimerUDB:control_6\, \Timer_Speedometer:TimerUDB:control_5\, \Timer_Speedometer:TimerUDB:control_4\,
			\Timer_Speedometer:TimerUDB:control_3\, \Timer_Speedometer:TimerUDB:control_2\, \Timer_Speedometer:TimerUDB:control_1\, \Timer_Speedometer:TimerUDB:control_0\));
\Timer_Speedometer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Timer_Speedometer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Timer_Speedometer:TimerUDB:status_3\,
			\Timer_Speedometer:TimerUDB:status_2\, \Timer_Speedometer:TimerUDB:capt_fifo_load\, \Timer_Speedometer:TimerUDB:status_tc\),
		interrupt=>Net_3265);
\Timer_Speedometer:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_Speedometer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer_Speedometer:TimerUDB:control_7\, \Timer_Speedometer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_Speedometer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_Speedometer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_Speedometer:TimerUDB:nc3\,
		f0_blk_stat=>\Timer_Speedometer:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Timer_Speedometer:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Timer_Speedometer:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\Timer_Speedometer:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\Timer_Speedometer:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Timer_Speedometer:TimerUDB:sT16:timerdp:cmp_eq_1\, \Timer_Speedometer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Timer_Speedometer:TimerUDB:sT16:timerdp:cmp_lt_1\, \Timer_Speedometer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Timer_Speedometer:TimerUDB:sT16:timerdp:cmp_zero_1\, \Timer_Speedometer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Timer_Speedometer:TimerUDB:sT16:timerdp:cmp_ff_1\, \Timer_Speedometer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Timer_Speedometer:TimerUDB:sT16:timerdp:cap_1\, \Timer_Speedometer:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Timer_Speedometer:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer_Speedometer:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_Speedometer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer_Speedometer:TimerUDB:control_7\, \Timer_Speedometer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_Speedometer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_Speedometer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_Speedometer:TimerUDB:status_3\,
		f0_blk_stat=>\Timer_Speedometer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer_Speedometer:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\Timer_Speedometer:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\Timer_Speedometer:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Timer_Speedometer:TimerUDB:sT16:timerdp:msb\,
		cei=>(\Timer_Speedometer:TimerUDB:sT16:timerdp:cmp_eq_1\, \Timer_Speedometer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Timer_Speedometer:TimerUDB:sT16:timerdp:cmp_lt_1\, \Timer_Speedometer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Timer_Speedometer:TimerUDB:sT16:timerdp:cmp_zero_1\, \Timer_Speedometer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Timer_Speedometer:TimerUDB:sT16:timerdp:cmp_ff_1\, \Timer_Speedometer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Timer_Speedometer:TimerUDB:sT16:timerdp:cap_1\, \Timer_Speedometer:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\Timer_Speedometer:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
clock_Speedometer:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"884e37dc-0b53-42cc-a9f0-b459c917bf38",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_130,
		dig_domain_out=>open);
Pin_Speedometer:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"eb975a3b-44b5-4851-96d6-b1d320f25bec",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_3264,
		analog=>(open),
		io=>(tmpIO_0__Pin_Speedometer_net_0),
		siovref=>(tmpSIOVREF__Pin_Speedometer_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Speedometer_net_0);
Speedometer_isr:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_3265);
isr_A:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_3278);
isr_V:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_3280);
\PGA_2:SC\:cy_psoc3_scblock_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vref=>\PGA_2:Net_17\,
		vin=>Net_3440,
		aclk=>zero,
		bst_clk=>zero,
		clk_udb=>zero,
		dyn_cntl=>zero,
		modout_sync=>\PGA_2:Net_41\,
		vout=>Net_3421);
\PGA_2:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\PGA_2:Net_17\,
		signal2=>\PGA_2:Net_75\);
\PGA_2:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\PGA_2:Net_75\);
vRef_2:cy_vref_v1_0
	GENERIC MAP(guid=>"15B3DB15-B7B3-4d62-A2DF-25EA392A7161",
		name=>"Vssa (GND)",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>Net_3449);
\PWM_motor:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_motor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_motor:PWMUDB:min_kill_reg\);
\PWM_motor:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_motor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_motor:PWMUDB:prevCapture\);
\PWM_motor:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_motor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_motor:PWMUDB:trig_last\);
\PWM_motor:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_motor:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_motor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_motor:PWMUDB:runmode_enable\);
\PWM_motor:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_motor:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_motor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_motor:PWMUDB:sc_kill_tmp\);
\PWM_motor:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_motor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_motor:PWMUDB:ltch_kill_reg\);
\PWM_motor:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_motor:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_motor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_motor:PWMUDB:dith_count_1\);
\PWM_motor:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_motor:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_motor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_motor:PWMUDB:dith_count_0\);
\PWM_motor:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_motor:PWMUDB:pwm_i\,
		clk=>\PWM_motor:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_289);
\PWM_motor:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_motor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_motor:PWMUDB:pwm1_i_reg\);
\PWM_motor:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_motor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_motor:PWMUDB:pwm2_i_reg\);
\PWM_motor:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_motor:PWMUDB:tc_i_reg\\D\,
		clk=>\PWM_motor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_motor:PWMUDB:tc_i_reg\);
\Timer_RPM:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_701,
		clk=>\Timer_RPM:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_RPM:TimerUDB:capture_last\);
\Timer_RPM:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer_RPM:TimerUDB:status_tc\,
		clk=>\Timer_RPM:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_RPM:TimerUDB:tc_reg_i\);
\Timer_RPM:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Timer_RPM:TimerUDB:control_7\,
		clk=>\Timer_RPM:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_RPM:TimerUDB:hwEnable_reg\);
\Timer_RPM:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\Timer_RPM:TimerUDB:capt_fifo_load\,
		clk=>\Timer_RPM:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_RPM:TimerUDB:capture_out_reg_i\);
\Timer_RPM:TimerUDB:int_capt_count_1\:cy_dff
	PORT MAP(d=>\Timer_RPM:TimerUDB:int_capt_count_1\\D\,
		clk=>\Timer_RPM:TimerUDB:ClockOutFromEnBlock\,
		q=>MODIN2_1);
\Timer_RPM:TimerUDB:int_capt_count_0\:cy_dff
	PORT MAP(d=>\Timer_RPM:TimerUDB:int_capt_count_0\\D\,
		clk=>\Timer_RPM:TimerUDB:ClockOutFromEnBlock\,
		q=>MODIN2_0);
\Timer_RPM:TimerUDB:capt_int_temp\:cy_dff
	PORT MAP(d=>\Timer_RPM:TimerUDB:capt_int_temp\\D\,
		clk=>\Timer_RPM:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_RPM:TimerUDB:capt_int_temp\);
cy_srff_1:cy_dff
	PORT MAP(d=>cy_srff_1D,
		clk=>Net_1334,
		q=>cy_srff_1);
\emFile_1:SPI0:BSPIM:so_send_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:so_send_reg\);
\emFile_1:SPI0:BSPIM:state_2\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:state_2\\D\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:state_2\);
\emFile_1:SPI0:BSPIM:state_1\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:state_1\\D\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:state_1\);
\emFile_1:SPI0:BSPIM:state_0\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:state_0\\D\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:state_0\);
\emFile_1:Net_1\:cy_dff
	PORT MAP(d=>\emFile_1:Net_1\\D\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:Net_1\);
\emFile_1:SPI0:BSPIM:mosi_hs_reg\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:mosi_hs_reg\\D\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:mosi_hs_reg\);
\emFile_1:SPI0:BSPIM:mosi_pre_reg\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:mosi_pre_reg\\D\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:mosi_pre_reg\);
\emFile_1:SPI0:BSPIM:mosi_reg\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:mosi_pre_reg\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:mosi_reg\);
\emFile_1:SPI0:BSPIM:load_cond\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:load_cond\\D\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:load_cond\);
\emFile_1:SPI0:BSPIM:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:load_rx_data\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:dpcounter_one_reg\);
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:mosi_from_dp\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\);
\emFile_1:SPI0:BSPIM:ld_ident\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:ld_ident\\D\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:ld_ident\);
\emFile_1:SPI0:BSPIM:cnt_enable\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:cnt_enable\\D\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:cnt_enable\);
\emFile_1:Net_22\:cy_dff
	PORT MAP(d=>\emFile_1:Net_22\\D\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:Net_22\);
\Timer_Speedometer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_3264,
		clk=>\Timer_Speedometer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Speedometer:TimerUDB:capture_last\);
\Timer_Speedometer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer_Speedometer:TimerUDB:status_tc\,
		clk=>\Timer_Speedometer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Speedometer:TimerUDB:tc_reg_i\);
\Timer_Speedometer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Timer_Speedometer:TimerUDB:control_7\,
		clk=>\Timer_Speedometer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Speedometer:TimerUDB:hwEnable_reg\);
\Timer_Speedometer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\Timer_Speedometer:TimerUDB:capt_fifo_load\,
		clk=>\Timer_Speedometer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Speedometer:TimerUDB:capture_out_reg_i\);

END R_T_L;
