\hypertarget{struct_e_x_t_i___type_def}{\section{E\-X\-T\-I\-\_\-\-Type\-Def Struct Reference}
\label{struct_e_x_t_i___type_def}\index{E\-X\-T\-I\-\_\-\-Type\-Def@{E\-X\-T\-I\-\_\-\-Type\-Def}}
}


External Interrupt/\-Event Controller.  




{\ttfamily \#include $<$stm32f10x.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_e_x_t_i___type_def_a17d061db586d4a5aa646b68495a8e6a4}{I\-M\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_e_x_t_i___type_def_a9c5bff67bf9499933959df7eb91a1bd6}{E\-M\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_e_x_t_i___type_def_ac019d211d8c880b327a1b90a06cc0675}{R\-T\-S\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_e_x_t_i___type_def_aee667dc148250bbf37fdc66dc4a9874d}{F\-T\-S\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_e_x_t_i___type_def_a5c1f538e64ee90918cd158b808f5d4de}{S\-W\-I\-E\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_e_x_t_i___type_def_a133294b87dbe6a01e8d9584338abc39a}{P\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
External Interrupt/\-Event Controller. 

\subsection{Member Data Documentation}
\hypertarget{struct_e_x_t_i___type_def_a9c5bff67bf9499933959df7eb91a1bd6}{\index{E\-X\-T\-I\-\_\-\-Type\-Def@{E\-X\-T\-I\-\_\-\-Type\-Def}!E\-M\-R@{E\-M\-R}}
\index{E\-M\-R@{E\-M\-R}!EXTI_TypeDef@{E\-X\-T\-I\-\_\-\-Type\-Def}}
\subsubsection[{E\-M\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t E\-X\-T\-I\-\_\-\-Type\-Def\-::\-E\-M\-R}}\label{struct_e_x_t_i___type_def_a9c5bff67bf9499933959df7eb91a1bd6}
E\-X\-T\-I Event mask register, Address offset\-: 0x04

E\-X\-T\-I event mask register, Address offset\-: 0x04 \hypertarget{struct_e_x_t_i___type_def_aee667dc148250bbf37fdc66dc4a9874d}{\index{E\-X\-T\-I\-\_\-\-Type\-Def@{E\-X\-T\-I\-\_\-\-Type\-Def}!F\-T\-S\-R@{F\-T\-S\-R}}
\index{F\-T\-S\-R@{F\-T\-S\-R}!EXTI_TypeDef@{E\-X\-T\-I\-\_\-\-Type\-Def}}
\subsubsection[{F\-T\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t E\-X\-T\-I\-\_\-\-Type\-Def\-::\-F\-T\-S\-R}}\label{struct_e_x_t_i___type_def_aee667dc148250bbf37fdc66dc4a9874d}
E\-X\-T\-I Falling trigger selection register, Address offset\-: 0x0\-C

E\-X\-T\-I Falling edge trigger selection register, Address offset\-: 0x0\-C \hypertarget{struct_e_x_t_i___type_def_a17d061db586d4a5aa646b68495a8e6a4}{\index{E\-X\-T\-I\-\_\-\-Type\-Def@{E\-X\-T\-I\-\_\-\-Type\-Def}!I\-M\-R@{I\-M\-R}}
\index{I\-M\-R@{I\-M\-R}!EXTI_TypeDef@{E\-X\-T\-I\-\_\-\-Type\-Def}}
\subsubsection[{I\-M\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t E\-X\-T\-I\-\_\-\-Type\-Def\-::\-I\-M\-R}}\label{struct_e_x_t_i___type_def_a17d061db586d4a5aa646b68495a8e6a4}
E\-X\-T\-I Interrupt mask register, Address offset\-: 0x00

E\-X\-T\-I interrupt mask register, Address offset\-: 0x00 \hypertarget{struct_e_x_t_i___type_def_a133294b87dbe6a01e8d9584338abc39a}{\index{E\-X\-T\-I\-\_\-\-Type\-Def@{E\-X\-T\-I\-\_\-\-Type\-Def}!P\-R@{P\-R}}
\index{P\-R@{P\-R}!EXTI_TypeDef@{E\-X\-T\-I\-\_\-\-Type\-Def}}
\subsubsection[{P\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t E\-X\-T\-I\-\_\-\-Type\-Def\-::\-P\-R}}\label{struct_e_x_t_i___type_def_a133294b87dbe6a01e8d9584338abc39a}
E\-X\-T\-I Pending register, Address offset\-: 0x14

E\-X\-T\-I pending register, Address offset\-: 0x14 \hypertarget{struct_e_x_t_i___type_def_ac019d211d8c880b327a1b90a06cc0675}{\index{E\-X\-T\-I\-\_\-\-Type\-Def@{E\-X\-T\-I\-\_\-\-Type\-Def}!R\-T\-S\-R@{R\-T\-S\-R}}
\index{R\-T\-S\-R@{R\-T\-S\-R}!EXTI_TypeDef@{E\-X\-T\-I\-\_\-\-Type\-Def}}
\subsubsection[{R\-T\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t E\-X\-T\-I\-\_\-\-Type\-Def\-::\-R\-T\-S\-R}}\label{struct_e_x_t_i___type_def_ac019d211d8c880b327a1b90a06cc0675}
E\-X\-T\-I Rising trigger selection register, Address offset\-: 0x08

E\-X\-T\-I rising edge trigger selection register, Address offset\-: 0x08 \hypertarget{struct_e_x_t_i___type_def_a5c1f538e64ee90918cd158b808f5d4de}{\index{E\-X\-T\-I\-\_\-\-Type\-Def@{E\-X\-T\-I\-\_\-\-Type\-Def}!S\-W\-I\-E\-R@{S\-W\-I\-E\-R}}
\index{S\-W\-I\-E\-R@{S\-W\-I\-E\-R}!EXTI_TypeDef@{E\-X\-T\-I\-\_\-\-Type\-Def}}
\subsubsection[{S\-W\-I\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t E\-X\-T\-I\-\_\-\-Type\-Def\-::\-S\-W\-I\-E\-R}}\label{struct_e_x_t_i___type_def_a5c1f538e64ee90918cd158b808f5d4de}
E\-X\-T\-I Software interrupt event register, Address offset\-: 0x10

E\-X\-T\-I software interrupt event register, Address offset\-: 0x10 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
miosix/arch/cortex\-M3\-\_\-stm32/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f10x_8h}{stm32f10x.\-h}\item 
miosix/arch/cortex\-M3\-\_\-stm32f2/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f2xx_8h}{stm32f2xx.\-h}\item 
miosix/arch/cortex\-M3\-\_\-stm32l1/common/\-C\-M\-S\-I\-S/\hyperlink{stm32l1xx_8h}{stm32l1xx.\-h}\item 
miosix/arch/cortex\-M4\-\_\-stm32f4/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
