{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499689504504 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499689504505 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 10 21:25:04 2017 " "Processing started: Mon Jul 10 21:25:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499689504505 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1499689504505 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SoC_Brain -c SoC_Brain " "Command: quartus_map --read_settings_files=on --write_settings_files=off SoC_Brain -c SoC_Brain" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1499689504505 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1499689505123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fs_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file fs_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 FS_Datapath " "Found entity 1: FS_Datapath" {  } { { "FS_Datapath.v" "" { Text "D:/Git workspace/brainboard-fpga/FS_Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689505238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689505238 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(60) " "Verilog HDL warning at FD_Register.v(60): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 60 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689505241 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(85) " "Verilog HDL warning at FD_Register.v(85): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689505241 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(91) " "Verilog HDL warning at FD_Register.v(91): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 91 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689505241 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(97) " "Verilog HDL warning at FD_Register.v(97): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 97 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689505241 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(103) " "Verilog HDL warning at FD_Register.v(103): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 103 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689505241 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(109) " "Verilog HDL warning at FD_Register.v(109): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 109 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689505241 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(115) " "Verilog HDL warning at FD_Register.v(115): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 115 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689505242 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(121) " "Verilog HDL warning at FD_Register.v(121): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 121 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689505242 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(127) " "Verilog HDL warning at FD_Register.v(127): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689505242 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(133) " "Verilog HDL warning at FD_Register.v(133): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 133 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689505242 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(139) " "Verilog HDL warning at FD_Register.v(139): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 139 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689505242 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(145) " "Verilog HDL warning at FD_Register.v(145): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 145 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689505242 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(151) " "Verilog HDL warning at FD_Register.v(151): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 151 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689505242 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(157) " "Verilog HDL warning at FD_Register.v(157): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689505242 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(163) " "Verilog HDL warning at FD_Register.v(163): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 163 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689505242 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(169) " "Verilog HDL warning at FD_Register.v(169): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 169 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689505243 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(175) " "Verilog HDL warning at FD_Register.v(175): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689505243 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(181) " "Verilog HDL warning at FD_Register.v(181): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 181 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689505243 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(191) " "Verilog HDL warning at FD_Register.v(191): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 191 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689505243 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(192) " "Verilog HDL warning at FD_Register.v(192): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 192 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689505243 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(193) " "Verilog HDL warning at FD_Register.v(193): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 193 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689505243 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(194) " "Verilog HDL warning at FD_Register.v(194): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 194 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689505243 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(195) " "Verilog HDL warning at FD_Register.v(195): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 195 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689505243 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(196) " "Verilog HDL warning at FD_Register.v(196): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 196 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689505243 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(197) " "Verilog HDL warning at FD_Register.v(197): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689505243 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(198) " "Verilog HDL warning at FD_Register.v(198): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 198 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689505243 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(199) " "Verilog HDL warning at FD_Register.v(199): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 199 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689505244 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(200) " "Verilog HDL warning at FD_Register.v(200): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 200 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689505244 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(201) " "Verilog HDL warning at FD_Register.v(201): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 201 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689505244 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(202) " "Verilog HDL warning at FD_Register.v(202): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 202 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689505244 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(203) " "Verilog HDL warning at FD_Register.v(203): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 203 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689505244 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(204) " "Verilog HDL warning at FD_Register.v(204): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 204 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689505244 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(205) " "Verilog HDL warning at FD_Register.v(205): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 205 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689505244 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(206) " "Verilog HDL warning at FD_Register.v(206): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 206 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689505244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fd_register.v 1 1 " "Found 1 design units, including 1 entities, in source file fd_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 FD_Register " "Found entity 1: FD_Register" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689505245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689505245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fd_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file fd_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 FD_Datapath " "Found entity 1: FD_Datapath" {  } { { "FD_Datapath.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689505248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689505248 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_AddrCal.v(27) " "Verilog HDL warning at FD_AddrCal.v(27): extended using \"x\" or \"z\"" {  } { { "FD_AddrCal.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_AddrCal.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689505251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fd_addrcal.v 1 1 " "Found 1 design units, including 1 entities, in source file fd_addrcal.v" { { "Info" "ISGN_ENTITY_NAME" "1 FD_AddrCal " "Found entity 1: FD_AddrCal" {  } { { "FD_AddrCal.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_AddrCal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689505251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689505251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scoreram.v 1 1 " "Found 1 design units, including 1 entities, in source file scoreram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ScoreRAM " "Found entity 1: ScoreRAM" {  } { { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689505255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689505255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "customram.v 1 1 " "Found 1 design units, including 1 entities, in source file customram.v" { { "Info" "ISGN_ENTITY_NAME" "1 CustomRAM " "Found entity 1: CustomRAM" {  } { { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689505258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689505258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "D:/Git workspace/brainboard-fpga/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689505262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689505262 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FPGA_Processing.v(381) " "Verilog HDL warning at FPGA_Processing.v(381): extended using \"x\" or \"z\"" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 381 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689505265 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FPGA_Processing.v(383) " "Verilog HDL warning at FPGA_Processing.v(383): extended using \"x\" or \"z\"" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 383 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689505265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_processing.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_processing.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_Processing " "Found entity 1: FPGA_Processing" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689505267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689505267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "D:/Git workspace/brainboard-fpga/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689505271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689505271 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_Processing " "Elaborating entity \"FPGA_Processing\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1499689505379 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(147) " "Verilog HDL assignment warning at FPGA_Processing.v(147): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689505390 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(148) " "Verilog HDL assignment warning at FPGA_Processing.v(148): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689505390 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(149) " "Verilog HDL assignment warning at FPGA_Processing.v(149): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689505390 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(150) " "Verilog HDL assignment warning at FPGA_Processing.v(150): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689505390 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(151) " "Verilog HDL assignment warning at FPGA_Processing.v(151): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689505390 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(155) " "Verilog HDL assignment warning at FPGA_Processing.v(155): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689505390 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(156) " "Verilog HDL assignment warning at FPGA_Processing.v(156): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689505390 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(157) " "Verilog HDL assignment warning at FPGA_Processing.v(157): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689505390 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(158) " "Verilog HDL assignment warning at FPGA_Processing.v(158): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689505391 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(159) " "Verilog HDL assignment warning at FPGA_Processing.v(159): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689505391 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 FPGA_Processing.v(180) " "Verilog HDL assignment warning at FPGA_Processing.v(180): truncated value with size 6 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689505391 "|FPGA_Processing"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vdd FPGA_Processing.v(339) " "Verilog HDL Always Construct warning at FPGA_Processing.v(339): variable \"vdd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 339 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499689505391 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "FPGA_Processing.v(339) " "Verilog HDL Synthesis Attribute warning at FPGA_Processing.v(339): ignoring full_case attribute on case statement with explicit default case item" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 339 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Quartus II" 0 -1 1499689505391 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 FPGA_Processing.v(453) " "Verilog HDL assignment warning at FPGA_Processing.v(453): truncated value with size 9 to match size of target (8)" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689505391 "|FPGA_Processing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "FPGA_Processing.v" "pll_inst" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "D:/Git workspace/brainboard-fpga/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505462 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "D:/Git workspace/brainboard-fpga/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689505470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 27 " "Parameter \"clk0_divide_by\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 100 " "Parameter \"clk0_multiply_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505471 ""}  } { { "pll.v" "" { Text "D:/Git workspace/brainboard-fpga/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499689505471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/Git workspace/brainboard-fpga/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689505610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689505610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_inst " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_inst\"" {  } { { "FPGA_Processing.v" "RAM_inst" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:RAM_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "D:/Git workspace/brainboard-fpga/RAM.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505672 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:RAM_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:RAM_inst\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "D:/Git workspace/brainboard-fpga/RAM.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689505675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:RAM_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:RAM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505675 ""}  } { { "RAM.v" "" { Text "D:/Git workspace/brainboard-fpga/RAM.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499689505675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_59g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_59g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_59g1 " "Found entity 1: altsyncram_59g1" {  } { { "db/altsyncram_59g1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_59g1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689505847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689505847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_59g1 RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated " "Elaborating entity \"altsyncram_59g1\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689505975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689505975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_59g1.tdf" "decode3" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_59g1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689505976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/mux_qob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689506106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689506106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qob RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|mux_qob:mux2 " "Elaborating entity \"mux_qob\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|mux_qob:mux2\"" {  } { { "db/altsyncram_59g1.tdf" "mux2" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_59g1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506107 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fast_controller.v(357) " "Verilog HDL warning at fast_controller.v(357): extended using \"x\" or \"z\"" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 357 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689506128 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fast_controller.v(359) " "Verilog HDL warning at fast_controller.v(359): extended using \"x\" or \"z\"" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 359 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689506128 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fast_controller.v(360) " "Verilog HDL warning at fast_controller.v(360): extended using \"x\" or \"z\"" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 360 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689506129 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fast_controller.v(364) " "Verilog HDL warning at fast_controller.v(364): extended using \"x\" or \"z\"" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 364 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689506129 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fast_controller.v(365) " "Verilog HDL warning at fast_controller.v(365): extended using \"x\" or \"z\"" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 365 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499689506129 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fast_controller.v 1 1 " "Using design file fast_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FAST_Controller " "Found entity 1: FAST_Controller" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689506130 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1499689506130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FAST_Controller FAST_Controller:Controller " "Elaborating entity \"FAST_Controller\" for hierarchy \"FAST_Controller:Controller\"" {  } { { "FPGA_Processing.v" "Controller" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506133 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(114) " "Verilog HDL assignment warning at fast_controller.v(114): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506135 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(115) " "Verilog HDL assignment warning at fast_controller.v(115): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506135 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(128) " "Verilog HDL assignment warning at fast_controller.v(128): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506135 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(129) " "Verilog HDL assignment warning at fast_controller.v(129): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506135 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "row fast_controller.v(139) " "Verilog HDL Always Construct warning at fast_controller.v(139): variable \"row\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499689506136 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "col fast_controller.v(139) " "Verilog HDL Always Construct warning at fast_controller.v(139): variable \"col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499689506136 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(145) " "Verilog HDL assignment warning at fast_controller.v(145): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506136 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(146) " "Verilog HDL assignment warning at fast_controller.v(146): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506136 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(159) " "Verilog HDL assignment warning at fast_controller.v(159): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506136 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(160) " "Verilog HDL assignment warning at fast_controller.v(160): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506136 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(173) " "Verilog HDL assignment warning at fast_controller.v(173): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506136 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(174) " "Verilog HDL assignment warning at fast_controller.v(174): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506136 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(188) " "Verilog HDL assignment warning at fast_controller.v(188): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506136 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(189) " "Verilog HDL assignment warning at fast_controller.v(189): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506137 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(203) " "Verilog HDL assignment warning at fast_controller.v(203): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506137 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(204) " "Verilog HDL assignment warning at fast_controller.v(204): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506137 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(218) " "Verilog HDL assignment warning at fast_controller.v(218): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506137 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(219) " "Verilog HDL assignment warning at fast_controller.v(219): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506137 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(233) " "Verilog HDL assignment warning at fast_controller.v(233): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506137 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(234) " "Verilog HDL assignment warning at fast_controller.v(234): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506137 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(248) " "Verilog HDL assignment warning at fast_controller.v(248): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506137 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(249) " "Verilog HDL assignment warning at fast_controller.v(249): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506137 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(263) " "Verilog HDL assignment warning at fast_controller.v(263): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506138 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(264) " "Verilog HDL assignment warning at fast_controller.v(264): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506138 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(278) " "Verilog HDL assignment warning at fast_controller.v(278): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506138 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(279) " "Verilog HDL assignment warning at fast_controller.v(279): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506138 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(293) " "Verilog HDL assignment warning at fast_controller.v(293): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506138 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(294) " "Verilog HDL assignment warning at fast_controller.v(294): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506138 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(308) " "Verilog HDL assignment warning at fast_controller.v(308): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506138 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(309) " "Verilog HDL assignment warning at fast_controller.v(309): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506138 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(322) " "Verilog HDL assignment warning at fast_controller.v(322): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506138 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(323) " "Verilog HDL assignment warning at fast_controller.v(323): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506139 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(336) " "Verilog HDL assignment warning at fast_controller.v(336): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506139 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(337) " "Verilog HDL assignment warning at fast_controller.v(337): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506139 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(350) " "Verilog HDL assignment warning at fast_controller.v(350): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506139 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(351) " "Verilog HDL assignment warning at fast_controller.v(351): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506139 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(364) " "Verilog HDL assignment warning at fast_controller.v(364): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506139 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(365) " "Verilog HDL assignment warning at fast_controller.v(365): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506139 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FD_AddrCal FD_AddrCal:AddrCal_FD " "Elaborating entity \"FD_AddrCal\" for hierarchy \"FD_AddrCal:AddrCal_FD\"" {  } { { "FPGA_Processing.v" "AddrCal_FD" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506141 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 FD_AddrCal.v(11) " "Verilog HDL assignment warning at FD_AddrCal.v(11): truncated value with size 32 to match size of target (15)" {  } { { "FD_AddrCal.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_AddrCal.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506143 "|FPGA_Processing|FD_AddrCal:AddrCal_FD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FD_Register FD_Register:Register_FD " "Elaborating entity \"FD_Register\" for hierarchy \"FD_Register:Register_FD\"" {  } { { "FPGA_Processing.v" "Register_FD" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FD_Datapath FD_Datapath:Datapath_FD " "Elaborating entity \"FD_Datapath\" for hierarchy \"FD_Datapath:Datapath_FD\"" {  } { { "FPGA_Processing.v" "Datapath_FD" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506149 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 FD_Datapath.v(41) " "Verilog HDL assignment warning at FD_Datapath.v(41): truncated value with size 9 to match size of target (8)" {  } { { "FD_Datapath.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Datapath.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506153 "|FPGA_Processing|FD_Datapath:Datapath_FD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 FD_Datapath.v(42) " "Verilog HDL assignment warning at FD_Datapath.v(42): truncated value with size 9 to match size of target (8)" {  } { { "FD_Datapath.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Datapath.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506153 "|FPGA_Processing|FD_Datapath:Datapath_FD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FD_Datapath.v(364) " "Verilog HDL assignment warning at FD_Datapath.v(364): truncated value with size 32 to match size of target (1)" {  } { { "FD_Datapath.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Datapath.v" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506153 "|FPGA_Processing|FD_Datapath:Datapath_FD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FS_Datapath FS_Datapath:Datapath_FS " "Elaborating entity \"FS_Datapath\" for hierarchy \"FS_Datapath:Datapath_FS\"" {  } { { "FPGA_Processing.v" "Datapath_FS" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506155 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 FS_Datapath.v(50) " "Verilog HDL assignment warning at FS_Datapath.v(50): truncated value with size 9 to match size of target (8)" {  } { { "FS_Datapath.v" "" { Text "D:/Git workspace/brainboard-fpga/FS_Datapath.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506158 "|FPGA_Processing|FS_Datapath:Datapath_FS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 FS_Datapath.v(51) " "Verilog HDL assignment warning at FS_Datapath.v(51): truncated value with size 9 to match size of target (8)" {  } { { "FS_Datapath.v" "" { Text "D:/Git workspace/brainboard-fpga/FS_Datapath.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499689506158 "|FPGA_Processing|FS_Datapath:Datapath_FS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomRAM CustomRAM:RAM_custom " "Elaborating entity \"CustomRAM\" for hierarchy \"CustomRAM:RAM_custom\"" {  } { { "FPGA_Processing.v" "RAM_custom" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CustomRAM:RAM_custom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\"" {  } { { "CustomRAM.v" "altsyncram_component" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\"" {  } { { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689506228 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component " "Instantiated megafunction \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506228 ""}  } { { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499689506228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_isn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_isn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_isn1 " "Found entity 1: altsyncram_isn1" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689506411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689506411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_isn1 CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated " "Elaborating entity \"altsyncram_isn1\" for hierarchy \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/decode_k8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689506543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689506543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|decode_k8a:rden_decode_b " "Elaborating entity \"decode_k8a\" for hierarchy \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|decode_k8a:rden_decode_b\"" {  } { { "db/altsyncram_isn1.tdf" "rden_decode_b" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ScoreRAM ScoreRAM:RAM_score " "Elaborating entity \"ScoreRAM\" for hierarchy \"ScoreRAM:RAM_score\"" {  } { { "FPGA_Processing.v" "RAM_score" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ScoreRAM:RAM_score\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\"" {  } { { "ScoreRAM.v" "altsyncram_component" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506563 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\"" {  } { { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689506568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component " "Instantiated megafunction \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506568 ""}  } { { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499689506568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_epq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_epq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_epq1 " "Found entity 1: altsyncram_epq1" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689506751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689506751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_epq1 ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated " "Elaborating entity \"altsyncram_epq1\" for hierarchy \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689506752 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FD_memAddr\[15\] " "Net \"FD_memAddr\[15\]\" is missing source, defaulting to GND" {  } { { "FPGA_Processing.v" "FD_memAddr\[15\]" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 395 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499689507020 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499689507020 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FD_memAddr\[15\] " "Net \"FD_memAddr\[15\]\" is missing source, defaulting to GND" {  } { { "FPGA_Processing.v" "FD_memAddr\[15\]" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 395 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499689507021 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499689507021 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FD_memAddr\[15\] " "Net \"FD_memAddr\[15\]\" is missing source, defaulting to GND" {  } { { "FPGA_Processing.v" "FD_memAddr\[15\]" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 395 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499689507025 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499689507025 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FD_memAddr\[15\] " "Net \"FD_memAddr\[15\]\" is missing source, defaulting to GND" {  } { { "FPGA_Processing.v" "FD_memAddr\[15\]" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 395 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499689507026 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499689507026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0u14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0u14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0u14 " "Found entity 1: altsyncram_0u14" {  } { { "db/altsyncram_0u14.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_0u14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689509392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689509392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vsc " "Found entity 1: mux_vsc" {  } { { "db/mux_vsc.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/mux_vsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689509688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689509688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689509871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689509871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pei " "Found entity 1: cntr_pei" {  } { { "db/cntr_pei.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/cntr_pei.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689510096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689510096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689510223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689510223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o9j " "Found entity 1: cntr_o9j" {  } { { "db/cntr_o9j.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/cntr_o9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689510384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689510384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/cntr_igi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689510585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689510585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689510728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689510728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689510894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689510894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689511020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689511020 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689511197 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a0 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 49 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a1 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a2 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 115 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a3 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 148 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a4 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a5 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a6 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a7 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 280 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a8 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 313 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a9 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a10 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 379 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a11 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a12 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 445 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a13 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a14 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 511 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a15 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 544 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a16 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 577 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a17 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 610 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a18 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 643 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a19 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 676 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a20 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 709 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a21 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 742 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a22 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 775 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a23 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 808 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a24 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 841 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a25 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 874 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a26 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a27 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 940 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a28 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 973 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a29 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 1006 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a30 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 1039 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a31 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 1072 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a32 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 1105 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a33 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 1138 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a34 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 1171 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a35 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 1204 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a36 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 1237 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a37 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 1270 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a38 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 1303 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a39 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 1336 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a40 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 1369 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a41 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 1402 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a42 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 1435 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a43 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 1468 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a44 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 1501 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a45 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 1534 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a46 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 1567 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a47 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 1600 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a48 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 1633 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a49 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 1666 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a50 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 1699 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a51 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 1732 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a52 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 1765 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a53 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 1798 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a54 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 1831 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a55 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 1864 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a56 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 1897 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a57 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 1930 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a58 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 1963 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a59 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 1996 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a60 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a61 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2062 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a62 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2095 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a63 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2128 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a64 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2161 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a65 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2194 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a66 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2227 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a67 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2260 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a68 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2293 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a69 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2326 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a70 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2359 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a71 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2392 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a72 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2425 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a73 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2458 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a74 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2491 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a75 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2524 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a76 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2557 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a77 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2590 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a78 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2623 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a79 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2656 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a80 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2689 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a81 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2722 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a82 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2755 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a83 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2788 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a84 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2821 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a85 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2854 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a86 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2887 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a87 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2920 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a88 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2953 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a89 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2986 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a90 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3019 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a91 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3052 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a92 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3085 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a93 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3118 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a94 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3151 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a95 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3184 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a96 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3217 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a97 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3250 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a98 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3283 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a99 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3316 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a100 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a101 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3382 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a102 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3415 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a103 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3448 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a104 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3481 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a105 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3514 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a106 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3547 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a107 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3580 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a108 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3613 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a109 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3646 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a110 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3679 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a111 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3712 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a112 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3745 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a113 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3778 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a114 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3811 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a115 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3844 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a116 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3877 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a117 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3910 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a118 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3943 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a119 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3976 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a120 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 4009 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a121 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 4042 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a122 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 4075 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a123 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 4108 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a124 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 4141 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a125 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 4174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a126 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 4207 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a127 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 4240 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 594 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a0 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 49 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a1 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a2 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 115 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a3 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 148 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a4 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a10 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 379 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a11 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a12 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 445 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a13 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a14 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 511 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a15 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 544 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a16 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 577 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a17 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 610 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a18 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 643 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a19 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 676 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a20 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 709 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a26 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a27 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 940 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a28 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 973 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a29 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1006 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a30 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1039 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a31 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1072 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a32 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1105 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a33 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1138 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a34 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1171 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a35 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1204 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a36 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1237 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a42 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1435 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a43 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1468 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a44 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1501 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a45 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1534 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a46 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1567 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a47 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1600 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a48 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1633 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a49 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1666 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a50 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1699 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a51 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1732 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a52 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1765 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a58 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1963 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a59 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1996 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a60 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a61 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2062 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a62 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2095 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a63 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2128 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a64 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2161 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a65 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2194 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a66 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2227 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a67 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2260 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a68 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2293 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a69 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2326 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a70 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2359 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a71 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2392 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a72 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2425 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a73 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2458 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a74 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2491 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a75 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2524 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a76 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2557 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a77 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2590 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a78 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2623 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a79 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2656 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a80 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2689 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a81 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2722 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a82 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2755 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a83 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2788 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a84 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2821 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a85 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2854 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a86 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2887 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a87 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2920 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a88 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2953 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a89 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2986 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a90 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3019 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a91 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3052 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a92 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3085 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a93 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3118 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a94 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3151 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a95 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3184 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a96 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3217 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a97 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3250 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a98 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3283 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a99 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3316 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a100 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a101 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3382 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a102 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3415 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a103 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3448 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a104 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3481 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a105 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3514 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a106 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3547 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a107 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3580 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a108 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3613 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a109 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3646 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a110 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3679 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a111 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3712 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a112 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3745 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a113 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3778 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a114 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3811 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a115 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3844 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a116 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3877 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a117 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3910 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a118 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3943 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a119 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3976 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a120 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 4009 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a121 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 4042 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a122 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 4075 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a123 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 4108 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a124 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 4141 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a125 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 4174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a126 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 4207 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a127 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 4240 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689512242 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a127"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1499689512242 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1499689512242 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[8\] " "Converted tri-state buffer \"vmem_data\[8\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 286 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499689512762 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[7\] " "Converted tri-state buffer \"vmem_data\[7\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 286 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499689512762 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[6\] " "Converted tri-state buffer \"vmem_data\[6\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 286 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499689512762 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[15\] " "Converted tri-state buffer \"vmem_data\[15\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 286 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499689512762 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[14\] " "Converted tri-state buffer \"vmem_data\[14\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 286 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499689512762 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[13\] " "Converted tri-state buffer \"vmem_data\[13\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 286 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499689512762 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[12\] " "Converted tri-state buffer \"vmem_data\[12\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 286 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499689512762 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[11\] " "Converted tri-state buffer \"vmem_data\[11\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 286 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499689512762 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[0\] " "Converted tri-state buffer \"vmem_data\[0\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 286 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499689512762 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[10\] " "Converted tri-state buffer \"vmem_data\[10\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 286 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499689512762 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[1\] " "Converted tri-state buffer \"vmem_data\[1\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 286 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499689512762 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[9\] " "Converted tri-state buffer \"vmem_data\[9\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 286 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499689512762 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[2\] " "Converted tri-state buffer \"vmem_data\[2\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 286 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499689512762 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[3\] " "Converted tri-state buffer \"vmem_data\[3\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 286 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499689512762 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[4\] " "Converted tri-state buffer \"vmem_data\[4\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 286 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499689512762 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[5\] " "Converted tri-state buffer \"vmem_data\[5\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 286 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499689512762 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1499689512762 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "FPGA_Processing.v" "Div0" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 379 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689514748 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult5\"" {  } { { "FPGA_Processing.v" "Mult5" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 155 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689514748 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "FPGA_Processing.v" "Mult0" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689514748 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult9\"" {  } { { "FPGA_Processing.v" "Mult9" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689514748 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult6\"" {  } { { "FPGA_Processing.v" "Mult6" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 156 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689514748 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult8\"" {  } { { "FPGA_Processing.v" "Mult8" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689514748 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult7\"" {  } { { "FPGA_Processing.v" "Mult7" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689514748 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1499689514748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 379 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689514988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689514988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689514988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689514988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689514988 ""}  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 379 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499689514988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6jm " "Found entity 1: lpm_divide_6jm" {  } { { "db/lpm_divide_6jm.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/lpm_divide_6jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689515107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689515107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/sign_div_unsign_ulh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689515132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689515132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g7f " "Found entity 1: alt_u_div_g7f" {  } { { "db/alt_u_div_g7f.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/alt_u_div_g7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689515184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689515184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689515572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689515572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689515697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689515697 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult5\"" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 155 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689515774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult5 " "Instantiated megafunction \"lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689515774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 21 " "Parameter \"LPM_WIDTHB\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689515774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689515774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689515774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689515774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689515774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689515774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689515774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689515774 ""}  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 155 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499689515774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6ft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_6ft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6ft " "Found entity 1: mult_6ft" {  } { { "db/mult_6ft.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/mult_6ft.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689515894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689515894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult9 " "Elaborated megafunction instantiation \"lpm_mult:Mult9\"" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 159 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689515957 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult9 " "Instantiated megafunction \"lpm_mult:Mult9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689515958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 21 " "Parameter \"LPM_WIDTHB\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689515958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689515958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689515958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689515958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689515958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689515958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689515958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689515958 ""}  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 159 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499689515958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fgt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fgt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fgt " "Found entity 1: mult_fgt" {  } { { "db/mult_fgt.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/mult_fgt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689516080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689516080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult6 " "Elaborated megafunction instantiation \"lpm_mult:Mult6\"" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 156 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689516123 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult6 " "Instantiated megafunction \"lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689516123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 21 " "Parameter \"LPM_WIDTHB\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689516123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689516123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689516123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689516123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689516123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689516123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689516123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689516123 ""}  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 156 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499689516123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult8 " "Elaborated megafunction instantiation \"lpm_mult:Mult8\"" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 158 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689516159 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult8 " "Instantiated megafunction \"lpm_mult:Mult8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689516159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 21 " "Parameter \"LPM_WIDTHB\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689516159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689516159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689516159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689516159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689516159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689516159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689516159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689516159 ""}  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 158 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499689516159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bft " "Found entity 1: mult_bft" {  } { { "db/mult_bft.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/mult_bft.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689516280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689516280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult7\"" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 157 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689516332 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult7 " "Instantiated megafunction \"lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689516332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 21 " "Parameter \"LPM_WIDTHB\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689516332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689516332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689516332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689516332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689516332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689516332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689516332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689516332 ""}  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 157 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499689516332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_dft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_dft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_dft " "Found entity 1: mult_dft" {  } { { "db/mult_dft.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/mult_dft.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689516451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689516451 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1499689517779 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "42 " "Ignored 42 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "42 " "Ignored 42 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1499689517935 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1499689517935 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 193 -1 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 195 -1 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 315 -1 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 194 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1499689517957 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1499689517958 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689519608 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1499689523869 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1499689523970 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1499689523970 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499689524078 "|FPGA_Processing|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1499689524078 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689524337 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Git workspace/brainboard-fpga/output_files/SoC_Brain.map.smsg " "Generated suppressed messages file D:/Git workspace/brainboard-fpga/output_files/SoC_Brain.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1499689525030 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 5 7 0 0 2 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 5 of its 7 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1499689526131 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1499689526253 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689526253 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[0\] " "No output dependent on input pin \"vpo\[0\]\"" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689526851 "|FPGA_Processing|vpo[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[1\] " "No output dependent on input pin \"vpo\[1\]\"" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689526851 "|FPGA_Processing|vpo[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[2\] " "No output dependent on input pin \"vpo\[2\]\"" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689526851 "|FPGA_Processing|vpo[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[3\] " "No output dependent on input pin \"vpo\[3\]\"" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689526851 "|FPGA_Processing|vpo[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[4\] " "No output dependent on input pin \"vpo\[4\]\"" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689526851 "|FPGA_Processing|vpo[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[5\] " "No output dependent on input pin \"vpo\[5\]\"" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689526851 "|FPGA_Processing|vpo[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[6\] " "No output dependent on input pin \"vpo\[6\]\"" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689526851 "|FPGA_Processing|vpo[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[7\] " "No output dependent on input pin \"vpo\[7\]\"" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689526851 "|FPGA_Processing|vpo[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1499689526851 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2282 " "Implemented 2282 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "43 " "Implemented 43 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1499689526853 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1499689526853 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1499689526853 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2046 " "Implemented 2046 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1499689526853 ""} { "Info" "ICUT_CUT_TM_RAMS" "151 " "Implemented 151 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1499689526853 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1499689526853 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "19 " "Implemented 19 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1499689526853 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1499689526853 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 335 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 335 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "587 " "Peak virtual memory: 587 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499689526961 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 10 21:25:26 2017 " "Processing ended: Mon Jul 10 21:25:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499689526961 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499689526961 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499689526961 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499689526961 ""}
