library ieee;
use ieee.std_logic_1164.all;

entity INV is

	port ( a: in bit;
			c : out bit);
			
end entity;

architecture i of INV is
begin
		c<= not a;
end i;
