 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: S-2021.06-SP2
Date   : Thu Dec 15 10:09:44 2022
****************************************

Operating Conditions: TT   Library: PPDK_Standard_Library_1.0V_25C_TYP_X1
Wire Load Model Mode: top

  Startpoint: inp[0] (input port clocked by clk)
  Endpoint: out[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  inp[0] (in)                             0.000      0.000 f
  U225/Y (INVX1)                       595483.250 595483.250 r
  U218/Y (AND2X1)                      1886657.250
                                                  2482140.500 r
  U219/Y (INVX1)                       709554.000 3191694.500 f
  U203/Y (AND2X1)                      2037097.500
                                                  5228792.000 f
  U230/Y (NAND2X1)                     859773.000 6088565.000 r
  U194/Y (AND2X1)                      2169663.000
                                                  8258228.000 r
  U195/Y (INVX1)                       721175.000 8979403.000 f
  U158/Y (AND2X1)                      2458083.000
                                                  11437486.000 f
  U159/Y (INVX1)                       -1175009.000
                                                  10262477.000 r
  U231/Y (NAND2X1)                     1050599.000
                                                  11313076.000 f
  U178/Y (AND2X1)                      2046590.000
                                                  13359666.000 f
  U150/Y (AND2X1)                      2051610.000
                                                  15411276.000 f
  U151/Y (INVX1)                       -1174123.000
                                                  14237153.000 r
  U233/Y (NAND2X1)                     1052718.000
                                                  15289871.000 f
  U85/Y (XNOR2X1)                      6608719.000
                                                  21898590.000 f
  U86/Y (INVX1)                        -1205292.000
                                                  20693298.000 r
  U95/Y (AND2X1)                       2198892.000
                                                  22892190.000 r
  U96/Y (INVX1)                        707868.000 23600058.000 f
  U94/Y (NAND2X1)                      1285772.000
                                                  24885830.000 r
  U207/Y (AND2X1)                      1818748.000
                                                  26704578.000 r
  U208/Y (INVX1)                       708600.000 27413178.000 f
  U81/Y (OR2X1)                        2316138.000
                                                  29729316.000 f
  U82/Y (INVX1)                        -972092.000
                                                  28757224.000 r
  U290/Y (OR2X1)                       1647388.000
                                                  30404612.000 r
  U131/Y (AND2X1)                      2196852.000
                                                  32601464.000 r
  U132/Y (INVX1)                       708308.000 33309772.000 f
  U136/Y (AND2X1)                      2034876.000
                                                  35344648.000 f
  U137/Y (INVX1)                       -1340684.000
                                                  34003964.000 r
  U172/Y (AND2X1)                      1889084.000
                                                  35893048.000 r
  U173/Y (INVX1)                       712540.000 36605588.000 f
  U291/Y (XOR2X1)                      4909972.000
                                                  41515560.000 r
  U144/Y (AND2X1)                      1816992.000
                                                  43332552.000 r
  U145/Y (INVX1)                       715084.000 44047636.000 f
  U121/Y (AND2X1)                      2458080.000
                                                  46505716.000 f
  U122/Y (INVX1)                       -1187236.000
                                                  45318480.000 r
  U92/Y (NAND2X1)                      1050000.000
                                                  46368480.000 f
  U306/Y (AND2X1)                      2238120.000
                                                  48606600.000 f
  out[1] (out)                            0.000   48606600.000 f
  data arrival time                               48606600.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  -----------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -48606600.000
  -----------------------------------------------------------
  slack (MET)                                     151393408.000


1
