

================================================================
== Vitis HLS Report for 'fp2mul503_mont_1'
================================================================
* Date:           Tue May 20 14:35:53 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |      942|     1440|  9.420 us|  14.400 us|  942|  1440|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                          |                                               |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                         Instance                         |                     Module                    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_mp_mul_148_fu_60                                      |mp_mul_148                                     |      227|      325|  2.270 us|  3.250 us|  227|  325|                                              no|
        |grp_fp2mul503_mont_1_Pipeline_VITIS_LOOP_349_1_fu_76      |fp2mul503_mont_1_Pipeline_VITIS_LOOP_349_1     |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fp2mul503_mont_1_Pipeline_VITIS_LOOP_349_1206_fu_83   |fp2mul503_mont_1_Pipeline_VITIS_LOOP_349_1206  |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fp2mul503_mont_1_Pipeline_VITIS_LOOP_169_1_fu_90      |fp2mul503_mont_1_Pipeline_VITIS_LOOP_169_1     |       19|       19|  0.190 us|  0.190 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fp2mul503_mont_1_Pipeline_VITIS_LOOP_199_1_fu_98      |fp2mul503_mont_1_Pipeline_VITIS_LOOP_199_1     |       20|       20|  0.200 us|  0.200 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fp2mul503_mont_1_Pipeline_VITIS_LOOP_349_1207_fu_106  |fp2mul503_mont_1_Pipeline_VITIS_LOOP_349_1207  |       35|       35|  0.350 us|  0.350 us|   34|   34|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_rdc_mont_3_fu_112                                     |rdc_mont_3                                     |      190|      352|  1.900 us|  3.520 us|  190|  352|                                              no|
        |grp_mp_mul_152_fu_121                                     |mp_mul_152                                     |      212|      310|  2.120 us|  3.100 us|  212|  310|                                              no|
        |grp_fp2mul503_mont_1_Pipeline_VITIS_LOOP_169_1208_fu_128  |fp2mul503_mont_1_Pipeline_VITIS_LOOP_169_1208  |       19|       19|  0.190 us|  0.190 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_rdc_mont_4_fu_134                                     |rdc_mont_4                                     |      190|      352|  1.900 us|  3.520 us|  190|  352|                                              no|
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      6|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   64|   16565|  21888|    -|
|Memory           |       10|    -|     128|     16|    0|
|Multiplexer      |        -|    -|       0|    575|    -|
|Register         |        -|    -|      24|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       10|   64|   16717|  22485|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|   29|      15|     42|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+-----------------------------------------------+---------+----+------+------+-----+
    |                         Instance                         |                     Module                    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+------+------+-----+
    |grp_fp2mul503_mont_1_Pipeline_VITIS_LOOP_169_1_fu_90      |fp2mul503_mont_1_Pipeline_VITIS_LOOP_169_1     |        0|   0|   213|   613|    0|
    |grp_fp2mul503_mont_1_Pipeline_VITIS_LOOP_169_1208_fu_128  |fp2mul503_mont_1_Pipeline_VITIS_LOOP_169_1208  |        0|   0|   213|   613|    0|
    |grp_fp2mul503_mont_1_Pipeline_VITIS_LOOP_199_1_fu_98      |fp2mul503_mont_1_Pipeline_VITIS_LOOP_199_1     |        0|   0|   504|   826|    0|
    |grp_fp2mul503_mont_1_Pipeline_VITIS_LOOP_349_1_fu_76      |fp2mul503_mont_1_Pipeline_VITIS_LOOP_349_1     |        0|   0|   206|   626|    0|
    |grp_fp2mul503_mont_1_Pipeline_VITIS_LOOP_349_1206_fu_83   |fp2mul503_mont_1_Pipeline_VITIS_LOOP_349_1206  |        0|   0|   206|   626|    0|
    |grp_fp2mul503_mont_1_Pipeline_VITIS_LOOP_349_1207_fu_106  |fp2mul503_mont_1_Pipeline_VITIS_LOOP_349_1207  |        0|   0|   208|   627|    0|
    |grp_mp_mul_148_fu_60                                      |mp_mul_148                                     |        0|  16|  3345|  3505|    0|
    |grp_mp_mul_152_fu_121                                     |mp_mul_152                                     |        0|  16|  3331|  3486|    0|
    |grp_rdc_mont_3_fu_112                                     |rdc_mont_3                                     |        0|  16|  4169|  5482|    0|
    |grp_rdc_mont_4_fu_134                                     |rdc_mont_4                                     |        0|  16|  4170|  5484|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+------+------+-----+
    |Total                                                     |                                               |        0|  64| 16565| 21888|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|               Module               | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |t1_U   |fp2mul503_mont_1_t1_RAM_AUTO_1R1W   |        0|  64|   8|    0|     8|   64|     1|          512|
    |t2_U   |fp2mul503_mont_1_t1_RAM_AUTO_1R1W   |        0|  64|   8|    0|     8|   64|     1|          512|
    |tt1_U  |fp2mul503_mont_1_tt1_RAM_AUTO_1R1W  |        4|   0|   0|    0|    16|   64|     1|         1024|
    |tt2_U  |fp2mul503_mont_1_tt1_RAM_AUTO_1R1W  |        4|   0|   0|    0|    16|   64|     1|         1024|
    |tt3_U  |fp2mul503_mont_1_tt3_RAM_AUTO_1R1W  |        2|   0|   0|    0|    16|   64|     1|         1024|
    +-------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                                    |       10| 128|  16|    0|    64|  320|     5|         4096|
    +-------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state10_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |ap_block_state8_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|   6|           3|           3|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |R_Z_address0                   |  14|          3|    4|         12|
    |R_Z_ce0                        |  14|          3|    1|          3|
    |R_Z_d0                         |  14|          3|   64|        192|
    |R_Z_we0                        |  14|          3|    1|          3|
    |a_address0                     |  14|          3|    4|         12|
    |a_ce0                          |  14|          3|    1|          3|
    |a_ce1                          |   9|          2|    1|          2|
    |ap_NS_fsm                      |  65|         15|    1|         15|
    |b_address0                     |  14|          3|    4|         12|
    |b_ce0                          |  14|          3|    1|          3|
    |b_ce1                          |   9|          2|    1|          2|
    |grp_mp_mul_148_fu_60_a_offset  |  14|          3|    1|          3|
    |grp_mp_mul_148_fu_60_b_offset  |  14|          3|    1|          3|
    |t1_address0                    |  14|          3|    3|          9|
    |t1_ce0                         |  14|          3|    1|          3|
    |t1_we0                         |   9|          2|    1|          2|
    |t2_address0                    |  14|          3|    3|          9|
    |t2_ce0                         |  14|          3|    1|          3|
    |t2_we0                         |   9|          2|    1|          2|
    |tt1_address0                   |  25|          5|    4|         20|
    |tt1_ce0                        |  25|          5|    1|          5|
    |tt1_ce1                        |   9|          2|    1|          2|
    |tt1_d0                         |  14|          3|   64|        192|
    |tt1_we0                        |  14|          3|    1|          3|
    |tt2_address0                   |  37|          7|    4|         28|
    |tt2_ce0                        |  37|          7|    1|          7|
    |tt2_ce1                        |   9|          2|    1|          2|
    |tt2_d0                         |  20|          4|   64|        256|
    |tt2_we0                        |  20|          4|    1|          4|
    |tt3_address0                   |  20|          4|    4|         16|
    |tt3_ce0                        |  20|          4|    1|          4|
    |tt3_d0                         |  14|          3|   64|        192|
    |tt3_we0                        |  14|          3|    1|          3|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 575|        121|  307|       1027|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                 | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                              |  14|   0|   14|          0|
    |grp_fp2mul503_mont_1_Pipeline_VITIS_LOOP_169_1208_fu_128_ap_start_reg  |   1|   0|    1|          0|
    |grp_fp2mul503_mont_1_Pipeline_VITIS_LOOP_169_1_fu_90_ap_start_reg      |   1|   0|    1|          0|
    |grp_fp2mul503_mont_1_Pipeline_VITIS_LOOP_199_1_fu_98_ap_start_reg      |   1|   0|    1|          0|
    |grp_fp2mul503_mont_1_Pipeline_VITIS_LOOP_349_1206_fu_83_ap_start_reg   |   1|   0|    1|          0|
    |grp_fp2mul503_mont_1_Pipeline_VITIS_LOOP_349_1207_fu_106_ap_start_reg  |   1|   0|    1|          0|
    |grp_fp2mul503_mont_1_Pipeline_VITIS_LOOP_349_1_fu_76_ap_start_reg      |   1|   0|    1|          0|
    |grp_mp_mul_148_fu_60_ap_start_reg                                      |   1|   0|    1|          0|
    |grp_mp_mul_152_fu_121_ap_start_reg                                     |   1|   0|    1|          0|
    |grp_rdc_mont_3_fu_112_ap_start_reg                                     |   1|   0|    1|          0|
    |grp_rdc_mont_4_fu_134_ap_start_reg                                     |   1|   0|    1|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                  |  24|   0|   24|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------+-----+-----+------------+------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  fp2mul503_mont.1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  fp2mul503_mont.1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  fp2mul503_mont.1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  fp2mul503_mont.1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  fp2mul503_mont.1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  fp2mul503_mont.1|  return value|
|a_address0    |  out|    4|   ap_memory|                 a|         array|
|a_ce0         |  out|    1|   ap_memory|                 a|         array|
|a_q0          |   in|   64|   ap_memory|                 a|         array|
|a_address1    |  out|    4|   ap_memory|                 a|         array|
|a_ce1         |  out|    1|   ap_memory|                 a|         array|
|a_q1          |   in|   64|   ap_memory|                 a|         array|
|b_address0    |  out|    4|   ap_memory|                 b|         array|
|b_ce0         |  out|    1|   ap_memory|                 b|         array|
|b_q0          |   in|   64|   ap_memory|                 b|         array|
|b_address1    |  out|    4|   ap_memory|                 b|         array|
|b_ce1         |  out|    1|   ap_memory|                 b|         array|
|b_q1          |   in|   64|   ap_memory|                 b|         array|
|R_Z_address0  |  out|    4|   ap_memory|               R_Z|         array|
|R_Z_ce0       |  out|    1|   ap_memory|               R_Z|         array|
|R_Z_we0       |  out|    1|   ap_memory|               R_Z|         array|
|R_Z_d0        |  out|   64|   ap_memory|               R_Z|         array|
|R_Z_q0        |   in|   64|   ap_memory|               R_Z|         array|
+--------------+-----+-----+------------+------------------+--------------+

