============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     shaka
   Run Date =   Sun Mar  5 01:17:12 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(37)
HDL-1007 : undeclared symbol 'fifo_out', assumed default net type 'wire' in ../../../Src/top.v(47)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(48)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../Src/top.v(49)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(57)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../Src/top.v(63)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(64)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(77)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(79)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(94)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'data_in', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(115)
HDL-1007 : undeclared symbol 'data_out', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(116)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(120)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(121)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 16 trigger nets, 16 data nets.
KIT-1004 : Chipwatcher code = 0001001001010100
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.56362/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=3,BUS_DIN_NUM=16,BUS_CTRL_NUM=44,BUS_WIDTH='{32'sb01110,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01110,32'sb01111},BUS_CTRL_POS='{32'sb0,32'sb0100000,32'sb0100110}) in C:/Anlogic/TD5.6.56362/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=66) in C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=66) in C:/Anlogic/TD5.6.56362/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.56362/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=3,BUS_DIN_NUM=16,BUS_CTRL_NUM=44,BUS_WIDTH='{32'sb01110,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01110,32'sb01111},BUS_CTRL_POS='{32'sb0,32'sb0100000,32'sb0100110}) in C:/Anlogic/TD5.6.56362/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=3,BUS_DIN_NUM=16,BUS_CTRL_NUM=44,BUS_WIDTH='{32'sb01110,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01110,32'sb01111},BUS_CTRL_POS='{32'sb0,32'sb0100000,32'sb0100110}) in C:/Anlogic/TD5.6.56362/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01110) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=3,BUS_DIN_NUM=16,BUS_CTRL_NUM=44,BUS_WIDTH='{32'sb01110,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01110,32'sb01111},BUS_CTRL_POS='{32'sb0,32'sb0100000,32'sb0100110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=66)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=66)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=3,BUS_DIN_NUM=16,BUS_CTRL_NUM=44,BUS_WIDTH='{32'sb01110,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01110,32'sb01111},BUS_CTRL_POS='{32'sb0,32'sb0100000,32'sb0100110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=3,BUS_DIN_NUM=16,BUS_CTRL_NUM=44,BUS_WIDTH='{32'sb01110,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01110,32'sb01111},BUS_CTRL_POS='{32'sb0,32'sb0100000,32'sb0100110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1628/13 useful/useless nets, 921/4 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-1032 : 1440/4 useful/useless nets, 1221/4 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1424/16 useful/useless nets, 1209/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 274 better
SYN-1014 : Optimize round 2
SYN-1032 : 1258/15 useful/useless nets, 1043/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1270/84 useful/useless nets, 1069/21 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 114 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 14 instances.
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 1606/10 useful/useless nets, 1405/4 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5781, tnet num: 1606, tinst num: 1404, tnode num: 7360, tedge num: 8808.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1606 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 149 (3.77), #lev = 7 (2.08)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 147 (3.80), #lev = 7 (2.07)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 370 instances into 147 LUTs, name keeping = 76%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 243 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 101 adder to BLE ...
SYN-4008 : Packed 101 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.812289s wall, 1.687500s user + 0.062500s system = 1.750000s CPU (96.6%)

RUN-1004 : used memory is 147 MB, reserved memory is 113 MB, peak memory is 155 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-4036 : The kept net key1_dup_3 is useless
SYN-5055 WARNING: The kept net type/uart_data[7] will be merged to another kept net rx/data_rx[7]
SYN-5055 WARNING: The kept net type/uart_data[6] will be merged to another kept net rx/data_rx[6]
SYN-5055 WARNING: The kept net type/uart_data[5] will be merged to another kept net rx/data_rx[5]
SYN-5055 WARNING: The kept net type/uart_data[4] will be merged to another kept net rx/data_rx[4]
SYN-5055 WARNING: The kept net type/uart_data[3] will be merged to another kept net rx/data_rx[3]
SYN-5055 WARNING: The kept net type/uart_data[2] will be merged to another kept net rx/data_rx[2]
SYN-5055 WARNING: The kept net type/uart_data[1] will be merged to another kept net rx/data_rx[1]
SYN-5055 WARNING: The kept net type/uart_data[0] will be merged to another kept net rx/data_rx[0]
SYN-5055 WARNING: The kept net type/valid will be merged to another kept net rx/data_valid
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (151 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc_clk_dup_3" drives clk pins.
SYN-4025 : Tag rtl::Net adc_clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc_clk_dup_3 to drive 13 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 941 instances
RUN-0007 : 362 luts, 415 seqs, 79 mslices, 46 lslices, 19 pads, 15 brams, 0 dsps
RUN-1001 : There are total 1155 nets
RUN-6004 WARNING: There are 9 nets with only 1 pin.
RUN-1001 : 656 nets have 2 pins
RUN-1001 : 388 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      9      
RUN-1001 :   No   |  No   |  Yes  |     218     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     188     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   7   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 14
PHY-3001 : Initial placement ...
PHY-3001 : design contains 939 instances, 362 luts, 415 seqs, 125 slices, 18 macros(125 instances: 79 mslices 46 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4784, tnet num: 1153, tinst num: 939, tnode num: 6366, tedge num: 7963.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1153 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.287392s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (92.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 294920
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 939.
PHY-3001 : End clustering;  0.000052s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 159479, overlap = 33.75
PHY-3002 : Step(2): len = 104169, overlap = 33.75
PHY-3002 : Step(3): len = 69875.8, overlap = 33.75
PHY-3002 : Step(4): len = 49541.4, overlap = 33.75
PHY-3002 : Step(5): len = 40474.8, overlap = 33.75
PHY-3002 : Step(6): len = 35174.9, overlap = 33.75
PHY-3002 : Step(7): len = 29465.2, overlap = 33.75
PHY-3002 : Step(8): len = 26657.3, overlap = 33.75
PHY-3002 : Step(9): len = 23760.9, overlap = 33.75
PHY-3002 : Step(10): len = 22532.1, overlap = 33.75
PHY-3002 : Step(11): len = 20901.7, overlap = 33.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.97101e-06
PHY-3002 : Step(12): len = 21848.4, overlap = 30.1562
PHY-3002 : Step(13): len = 23306.9, overlap = 30.0312
PHY-3002 : Step(14): len = 20942.1, overlap = 27.9062
PHY-3002 : Step(15): len = 20834.4, overlap = 27.9062
PHY-3002 : Step(16): len = 21389.1, overlap = 35.125
PHY-3002 : Step(17): len = 21809.9, overlap = 30.75
PHY-3002 : Step(18): len = 19713.7, overlap = 31
PHY-3002 : Step(19): len = 19866.4, overlap = 31.125
PHY-3002 : Step(20): len = 19790.5, overlap = 32.875
PHY-3002 : Step(21): len = 19786.6, overlap = 32.875
PHY-3002 : Step(22): len = 19560.1, overlap = 30.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.94201e-06
PHY-3002 : Step(23): len = 19153.6, overlap = 23.875
PHY-3002 : Step(24): len = 19181.1, overlap = 23.7812
PHY-3002 : Step(25): len = 19188.9, overlap = 26.1875
PHY-3002 : Step(26): len = 19188.9, overlap = 26.1875
PHY-3002 : Step(27): len = 19028.7, overlap = 26.5938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.1884e-05
PHY-3002 : Step(28): len = 19209.8, overlap = 26.5938
PHY-3002 : Step(29): len = 19221.8, overlap = 26.5938
PHY-3002 : Step(30): len = 19263.1, overlap = 26.7812
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014927s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1153 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.025894s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(31): len = 21971.6, overlap = 14.7812
PHY-3002 : Step(32): len = 21971.6, overlap = 14.7812
PHY-3002 : Step(33): len = 21255.1, overlap = 14.7812
PHY-3002 : Step(34): len = 21329.2, overlap = 14.875
PHY-3002 : Step(35): len = 21466.2, overlap = 14.875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1153 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.024300s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.23898e-05
PHY-3002 : Step(36): len = 22911.3, overlap = 27.5
PHY-3002 : Step(37): len = 23092.6, overlap = 25.625
PHY-3002 : Step(38): len = 23040.6, overlap = 29.125
PHY-3002 : Step(39): len = 23156.6, overlap = 27
PHY-3002 : Step(40): len = 22985.6, overlap = 26.9375
PHY-3002 : Step(41): len = 22998.2, overlap = 25.0312
PHY-3002 : Step(42): len = 23217.1, overlap = 21.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.47797e-05
PHY-3002 : Step(43): len = 22517.9, overlap = 20.5938
PHY-3002 : Step(44): len = 22525, overlap = 21.4688
PHY-3002 : Step(45): len = 22656.2, overlap = 21.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000129559
PHY-3002 : Step(46): len = 22433.3, overlap = 21.2188
PHY-3002 : Step(47): len = 22433.3, overlap = 21.2188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000259119
PHY-3002 : Step(48): len = 22519, overlap = 20.4688
PHY-3002 : Step(49): len = 22519, overlap = 20.4688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000518237
PHY-3002 : Step(50): len = 22724.8, overlap = 20.4062
PHY-3002 : Step(51): len = 22724.8, overlap = 20.4062
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00103647
PHY-3002 : Step(52): len = 22833.6, overlap = 19.5
PHY-3002 : Step(53): len = 22833.6, overlap = 19.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00207295
PHY-3002 : Step(54): len = 23006.7, overlap = 16.6562
PHY-3002 : Step(55): len = 23006.7, overlap = 16.6562
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0041459
PHY-3002 : Step(56): len = 23008.9, overlap = 16.5625
PHY-3002 : Step(57): len = 23008.9, overlap = 16.5625
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4784, tnet num: 1153, tinst num: 939, tnode num: 6366, tedge num: 7963.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 58.53 peak overflow 2.75
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1155.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 26448, over cnt = 114(0%), over = 387, worst = 15
PHY-1001 : End global iterations;  0.081092s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (38.5%)

PHY-1001 : Congestion index: top1 = 28.06, top5 = 14.13, top10 = 8.36, top15 = 5.83.
PHY-1001 : End incremental global routing;  0.174756s wall, 0.046875s user + 0.062500s system = 0.109375s CPU (62.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1153 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.033808s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (92.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.227231s wall, 0.093750s user + 0.062500s system = 0.156250s CPU (68.8%)

OPT-1001 : Current memory(MB): used = 196, reserve = 161, peak = 196.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 703/1155.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 26448, over cnt = 114(0%), over = 387, worst = 15
PHY-1002 : len = 28696, over cnt = 69(0%), over = 138, worst = 10
PHY-1002 : len = 30176, over cnt = 22(0%), over = 38, worst = 5
PHY-1002 : len = 30424, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 30520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.109487s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (28.5%)

PHY-1001 : Congestion index: top1 = 25.88, top5 = 14.95, top10 = 9.36, top15 = 6.58.
OPT-1001 : End congestion update;  0.168269s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (55.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1153 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.026880s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.1%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.195281s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (56.0%)

OPT-1001 : Current memory(MB): used = 198, reserve = 163, peak = 198.
OPT-1001 : End physical optimization;  0.612290s wall, 0.375000s user + 0.062500s system = 0.437500s CPU (71.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 362 LUT to BLE ...
SYN-4008 : Packed 362 LUT and 183 SEQ to BLE.
SYN-4003 : Packing 232 remaining SEQ's ...
SYN-4005 : Packed 99 SEQ with LUT/SLICE
SYN-4006 : 94 single LUT's are left
SYN-4006 : 133 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 495/789 primitive instances ...
PHY-3001 : End packing;  0.039104s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (79.9%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 437 instances
RUN-1001 : 199 mslices, 199 lslices, 19 pads, 15 brams, 0 dsps
RUN-1001 : There are total 973 nets
RUN-6004 WARNING: There are 9 nets with only 1 pin.
RUN-1001 : 470 nets have 2 pins
RUN-1001 : 390 nets have [3 - 5] pins
RUN-1001 : 54 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 435 instances, 398 slices, 18 macros(125 instances: 79 mslices 46 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : After packing: Len = 23458.4, Over = 30.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4050, tnet num: 971, tinst num: 435, tnode num: 5215, tedge num: 7027.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 971 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.216451s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (93.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.34253e-05
PHY-3002 : Step(58): len = 22711.1, overlap = 30
PHY-3002 : Step(59): len = 22728.8, overlap = 28.75
PHY-3002 : Step(60): len = 22516.9, overlap = 28.25
PHY-3002 : Step(61): len = 22538.8, overlap = 29.5
PHY-3002 : Step(62): len = 22497.7, overlap = 28.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.68506e-05
PHY-3002 : Step(63): len = 22805.3, overlap = 27.5
PHY-3002 : Step(64): len = 22996.3, overlap = 27.5
PHY-3002 : Step(65): len = 23167.2, overlap = 25.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.37011e-05
PHY-3002 : Step(66): len = 23323.6, overlap = 25
PHY-3002 : Step(67): len = 23393.8, overlap = 24.75
PHY-3002 : Step(68): len = 23596.3, overlap = 24.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.187761s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 33120.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 971 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.021881s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00344873
PHY-3002 : Step(69): len = 30900.7, overlap = 3.25
PHY-3002 : Step(70): len = 29313.9, overlap = 5.5
PHY-3002 : Step(71): len = 27722.3, overlap = 10
PHY-3002 : Step(72): len = 27102, overlap = 13
PHY-3002 : Step(73): len = 26864.1, overlap = 12.5
PHY-3002 : Step(74): len = 26267.8, overlap = 12.75
PHY-3002 : Step(75): len = 26076.8, overlap = 12.5
PHY-3002 : Step(76): len = 25857.6, overlap = 12
PHY-3002 : Step(77): len = 25460.4, overlap = 13.25
PHY-3002 : Step(78): len = 25347.9, overlap = 13.5
PHY-3002 : Step(79): len = 25262.5, overlap = 13.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00689747
PHY-3002 : Step(80): len = 25163.2, overlap = 14
PHY-3002 : Step(81): len = 25127.3, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0129476
PHY-3002 : Step(82): len = 25150.5, overlap = 14.25
PHY-3002 : Step(83): len = 25150.5, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006753s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 29308.9, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.006159s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 3 instances has been re-located, deltaX = 1, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 29368.9, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4050, tnet num: 971, tinst num: 435, tnode num: 5215, tedge num: 7027.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 50/973.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 35456, over cnt = 107(0%), over = 161, worst = 4
PHY-1002 : len = 36216, over cnt = 43(0%), over = 54, worst = 3
PHY-1002 : len = 36680, over cnt = 6(0%), over = 10, worst = 2
PHY-1002 : len = 36680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.143963s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (21.7%)

PHY-1001 : Congestion index: top1 = 25.82, top5 = 17.55, top10 = 11.67, top15 = 8.19.
PHY-1001 : End incremental global routing;  0.207890s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (37.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 971 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027404s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (114.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.254990s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (49.0%)

OPT-1001 : Current memory(MB): used = 199, reserve = 165, peak = 200.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 814/973.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 36680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006738s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 25.82, top5 = 17.55, top10 = 11.67, top15 = 8.19.
OPT-1001 : End congestion update;  0.063176s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (98.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 971 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.019707s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.3%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.082984s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (94.1%)

OPT-1001 : Current memory(MB): used = 199, reserve = 166, peak = 200.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 971 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.019552s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.9%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 814/973.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 36680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007238s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 25.82, top5 = 17.55, top10 = 11.67, top15 = 8.19.
PHY-1001 : End incremental global routing;  0.063590s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (122.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 971 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.026311s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (118.8%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 814/973.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 36680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007291s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 25.82, top5 = 17.55, top10 = 11.67, top15 = 8.19.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 971 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.020157s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (77.5%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 25.310345
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.741745s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (77.9%)

RUN-1003 : finish command "place" in  5.814591s wall, 1.859375s user + 0.531250s system = 2.390625s CPU (41.1%)

RUN-1004 : used memory is 180 MB, reserved memory is 146 MB, peak memory is 200 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 437 instances
RUN-1001 : 199 mslices, 199 lslices, 19 pads, 15 brams, 0 dsps
RUN-1001 : There are total 973 nets
RUN-6004 WARNING: There are 9 nets with only 1 pin.
RUN-1001 : 470 nets have 2 pins
RUN-1001 : 390 nets have [3 - 5] pins
RUN-1001 : 54 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4050, tnet num: 971, tinst num: 435, tnode num: 5215, tedge num: 7027.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 199 mslices, 199 lslices, 19 pads, 15 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 971 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 35216, over cnt = 101(0%), over = 160, worst = 4
PHY-1002 : len = 36016, over cnt = 44(0%), over = 55, worst = 3
PHY-1002 : len = 36256, over cnt = 21(0%), over = 23, worst = 2
PHY-1002 : len = 36536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.171289s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (36.5%)

PHY-1001 : Congestion index: top1 = 25.78, top5 = 17.47, top10 = 11.61, top15 = 8.13.
PHY-1001 : End global routing;  0.240619s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (51.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 221, reserve = 187, peak = 237.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net adc_clk_syn_8 will be merged with clock adc_clk_dup_3
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 487, reserve = 458, peak = 487.
PHY-1001 : End build detailed router design. 4.496417s wall, 3.968750s user + 0.312500s system = 4.281250s CPU (95.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 14776, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.630574s wall, 1.484375s user + 0.109375s system = 1.593750s CPU (97.7%)

PHY-1001 : Current memory(MB): used = 518, reserve = 490, peak = 518.
PHY-1001 : End phase 1; 1.642323s wall, 1.500000s user + 0.109375s system = 1.609375s CPU (98.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Patch 484 net; 1.662553s wall, 1.578125s user + 0.000000s system = 1.578125s CPU (94.9%)

PHY-1022 : len = 82736, over cnt = 53(0%), over = 53, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 520, reserve = 491, peak = 520.
PHY-1001 : End initial routed; 1.997772s wall, 1.843750s user + 0.015625s system = 1.859375s CPU (93.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/836(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.247666s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (100.9%)

PHY-1001 : Current memory(MB): used = 521, reserve = 492, peak = 521.
PHY-1001 : End phase 2; 2.245535s wall, 2.093750s user + 0.015625s system = 2.109375s CPU (93.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 82736, over cnt = 53(0%), over = 53, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.009742s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (160.4%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 82912, over cnt = 14(0%), over = 14, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.067090s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (69.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 83112, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.087228s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (89.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 83168, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.033850s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (92.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/836(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.255185s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (98.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 9 feed throughs used by 7 nets
PHY-1001 : End commit to database; 0.152804s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (81.8%)

PHY-1001 : Current memory(MB): used = 534, reserve = 505, peak = 534.
PHY-1001 : End phase 3; 0.749269s wall, 0.625000s user + 0.031250s system = 0.656250s CPU (87.6%)

PHY-1003 : Routed, final wirelength = 83168
PHY-1001 : Current memory(MB): used = 534, reserve = 506, peak = 534.
PHY-1001 : End export database. 0.014797s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (316.8%)

PHY-1001 : End detail routing;  9.492734s wall, 8.500000s user + 0.546875s system = 9.046875s CPU (95.3%)

RUN-1003 : finish command "route" in  10.031126s wall, 8.875000s user + 0.578125s system = 9.453125s CPU (94.2%)

RUN-1004 : used memory is 468 MB, reserved memory is 439 MB, peak memory is 534 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      624   out of  19600    3.18%
#reg                      443   out of  19600    2.26%
#le                       757
  #lut only               314   out of    757   41.48%
  #reg only               133   out of    757   17.57%
  #lut&reg                310   out of    757   40.95%
#dsp                        0   out of     29    0.00%
#bram                      15   out of     64   23.44%
  #bram9k                  15
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       19   out of     66   28.79%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                  Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di            186
#2        config_inst_syn_9    GCLK               config             config_inst.jtck        84
#3        adc_clk_dup_3        GCLK               lslice             type/sel3_syn_935.q0    11


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P19        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P87        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |757    |499     |125     |443     |15      |0       |
|  adc                               |adc_ctrl       |30     |24      |6       |18      |0       |0       |
|  fifo_list                         |fifo_ctrl      |48     |21      |16      |32      |0       |0       |
|    fifo_list                       |fifo           |47     |21      |16      |31      |0       |0       |
|  rx                                |uart_rx        |52     |46      |6       |36      |0       |0       |
|  tx                                |uart_tx        |59     |40      |8       |39      |0       |0       |
|  type                              |type_choice    |143    |135     |8       |75      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |423    |231     |81      |242     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |423    |231     |81      |242     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |150    |61      |0       |147     |0       |0       |
|        reg_inst                    |register       |148    |59      |0       |145     |0       |0       |
|        tap_inst                    |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger        |273    |170     |81      |95      |0       |0       |
|        bus_inst                    |bus_top        |46     |19      |16      |15      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |43     |16      |16      |12      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |121    |88      |33      |51      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       451   
    #2          2       218   
    #3          3       141   
    #4          4        31   
    #5        5-10       64   
    #6        11-50      31   
    #7       51-100      3    
    #8       101-500     1    
  Average     2.93            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 435
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 973, pip num: 8588
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 9
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 781 valid insts, and 24371 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100101110001001001010100
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.390344s wall, 8.937500s user + 0.109375s system = 9.046875s CPU (378.5%)

RUN-1004 : used memory is 473 MB, reserved memory is 442 MB, peak memory is 673 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230305_011712.log"
