0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Renan/Documents/GitHub/Simulador_FPGA_UERJ/Projetos VIVADO/Circuito_resistivo_read_mem/Circuito_resistivo_read_mem.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Renan/Documents/GitHub/Simulador_FPGA_UERJ/Projetos VIVADO/Circuito_resistivo_read_mem/Circuito_resistivo_read_mem.srcs/sources_1/new/original.v,1592522116,verilog,,,,original,,,,,,,,
C:/Users/Renan/Documents/GitHub/Simulador_FPGA_UERJ/Projetos VIVADO/Circuito_resistivo_read_mem/Circuito_resistivo_read_mem.srcs/sources_1/new/sinus_gen.v,1592529191,verilog,,,,sinus_gen,,,,,,,,
