{
    "code": "module TopModule (\n    input logic clk,\n    input logic d,\n    input logic r,\n    output logic q\n);\n\n// D flip-flop with synchronous active high reset\nalways_ff @(posedge clk) begin\n    if (r) begin\n        q <= 1'b0;  // Reset output to 0\n    end else begin\n        q <= d;     // Capture input d\n    end\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}