
edif2ngd  -l "ECP5U" -d LFE5U-85F -path "/home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/systemverilog/impl1" -path "/home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/systemverilog"   "/home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/systemverilog/impl1/OneBitSDR_impl1.edi" "OneBitSDR_impl1.ngo"   
edif2ngd:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="CLKS_PER_BIT"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="OFFSET"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="COUNTER_WIDTH"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="GAIN_WIDTH"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DECIMATION_RATIO"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="REGISTER_WIDTH"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="GAIN_WIDTH"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DECIMATION_RATIO"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="REGISTER_WIDTH"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="REGISTER_WIDTH"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DECIMATION_RATIO"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="GAIN_WIDTH"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="REGISTER_WIDTH"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DECIMATION_RATIO"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="GAIN_WIDTH"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="COUNTER_WIDTH"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="OFFSET"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="CLKS_PER_BIT"  />
Writing the design to OneBitSDR_impl1.ngo...

Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 47 MB


ngdbuild  -a "ECP5U" -d LFE5U-85F  -p "/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/sa5p00/data"  -p "/home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/systemverilog/impl1" -p "/home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/systemverilog"  "OneBitSDR_impl1.ngo" "OneBitSDR_impl1.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'OneBitSDR_impl1.ngo' ...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_SIGNEDR" arg2="AMDemodulator_inst/square_sum_1_SIGNEDR"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_R53" arg2="AMDemodulator_inst/square_sum_1_R53"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_R52" arg2="AMDemodulator_inst/square_sum_1_R52"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_R51" arg2="AMDemodulator_inst/square_sum_1_R51"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_R50" arg2="AMDemodulator_inst/square_sum_1_R50"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_R49" arg2="AMDemodulator_inst/square_sum_1_R49"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_R48" arg2="AMDemodulator_inst/square_sum_1_R48"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_R47" arg2="AMDemodulator_inst/square_sum_1_R47"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_R46" arg2="AMDemodulator_inst/square_sum_1_R46"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_R45" arg2="AMDemodulator_inst/square_sum_1_R45"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_R44" arg2="AMDemodulator_inst/square_sum_1_R44"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_R43" arg2="AMDemodulator_inst/square_sum_1_R43"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_R42" arg2="AMDemodulator_inst/square_sum_1_R42"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_R41" arg2="AMDemodulator_inst/square_sum_1_R41"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_R40" arg2="AMDemodulator_inst/square_sum_1_R40"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_R39" arg2="AMDemodulator_inst/square_sum_1_R39"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_R38" arg2="AMDemodulator_inst/square_sum_1_R38"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_R37" arg2="AMDemodulator_inst/square_sum_1_R37"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_R36" arg2="AMDemodulator_inst/square_sum_1_R36"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_R35" arg2="AMDemodulator_inst/square_sum_1_R35"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_R34" arg2="AMDemodulator_inst/square_sum_1_R34"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_R33" arg2="AMDemodulator_inst/square_sum_1_R33"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_R32" arg2="AMDemodulator_inst/square_sum_1_R32"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_R31" arg2="AMDemodulator_inst/square_sum_1_R31"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_R30" arg2="AMDemodulator_inst/square_sum_1_R30"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_R29" arg2="AMDemodulator_inst/square_sum_1_R29"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_R28" arg2="AMDemodulator_inst/square_sum_1_R28"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_R27" arg2="AMDemodulator_inst/square_sum_1_R27"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_R26" arg2="AMDemodulator_inst/square_sum_1_R26"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_R25" arg2="AMDemodulator_inst/square_sum_1_R25"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_R24" arg2="AMDemodulator_inst/square_sum_1_R24"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1[1]" arg2="AMDemodulator_inst/square_sum_1[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1[0]" arg2="AMDemodulator_inst/square_sum_1[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO53" arg2="AMDemodulator_inst/square_sum_1_CO53"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO52" arg2="AMDemodulator_inst/square_sum_1_CO52"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO51" arg2="AMDemodulator_inst/square_sum_1_CO51"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO50" arg2="AMDemodulator_inst/square_sum_1_CO50"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO49" arg2="AMDemodulator_inst/square_sum_1_CO49"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO48" arg2="AMDemodulator_inst/square_sum_1_CO48"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO47" arg2="AMDemodulator_inst/square_sum_1_CO47"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO46" arg2="AMDemodulator_inst/square_sum_1_CO46"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO45" arg2="AMDemodulator_inst/square_sum_1_CO45"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO44" arg2="AMDemodulator_inst/square_sum_1_CO44"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO43" arg2="AMDemodulator_inst/square_sum_1_CO43"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO42" arg2="AMDemodulator_inst/square_sum_1_CO42"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO41" arg2="AMDemodulator_inst/square_sum_1_CO41"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO40" arg2="AMDemodulator_inst/square_sum_1_CO40"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO39" arg2="AMDemodulator_inst/square_sum_1_CO39"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO38" arg2="AMDemodulator_inst/square_sum_1_CO38"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO37" arg2="AMDemodulator_inst/square_sum_1_CO37"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO36" arg2="AMDemodulator_inst/square_sum_1_CO36"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO35" arg2="AMDemodulator_inst/square_sum_1_CO35"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO34" arg2="AMDemodulator_inst/square_sum_1_CO34"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO33" arg2="AMDemodulator_inst/square_sum_1_CO33"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO32" arg2="AMDemodulator_inst/square_sum_1_CO32"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO31" arg2="AMDemodulator_inst/square_sum_1_CO31"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO30" arg2="AMDemodulator_inst/square_sum_1_CO30"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO29" arg2="AMDemodulator_inst/square_sum_1_CO29"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO28" arg2="AMDemodulator_inst/square_sum_1_CO28"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO27" arg2="AMDemodulator_inst/square_sum_1_CO27"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO26" arg2="AMDemodulator_inst/square_sum_1_CO26"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO25" arg2="AMDemodulator_inst/square_sum_1_CO25"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO24" arg2="AMDemodulator_inst/square_sum_1_CO24"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO23" arg2="AMDemodulator_inst/square_sum_1_CO23"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO22" arg2="AMDemodulator_inst/square_sum_1_CO22"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO21" arg2="AMDemodulator_inst/square_sum_1_CO21"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO20" arg2="AMDemodulator_inst/square_sum_1_CO20"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO19" arg2="AMDemodulator_inst/square_sum_1_CO19"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO18" arg2="AMDemodulator_inst/square_sum_1_CO18"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO17" arg2="AMDemodulator_inst/square_sum_1_CO17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO16" arg2="AMDemodulator_inst/square_sum_1_CO16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO15" arg2="AMDemodulator_inst/square_sum_1_CO15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO14" arg2="AMDemodulator_inst/square_sum_1_CO14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO13" arg2="AMDemodulator_inst/square_sum_1_CO13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO12" arg2="AMDemodulator_inst/square_sum_1_CO12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO11" arg2="AMDemodulator_inst/square_sum_1_CO11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO10" arg2="AMDemodulator_inst/square_sum_1_CO10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO9" arg2="AMDemodulator_inst/square_sum_1_CO9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO8" arg2="AMDemodulator_inst/square_sum_1_CO8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO7" arg2="AMDemodulator_inst/square_sum_1_CO7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO6" arg2="AMDemodulator_inst/square_sum_1_CO6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO5" arg2="AMDemodulator_inst/square_sum_1_CO5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO4" arg2="AMDemodulator_inst/square_sum_1_CO4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO3" arg2="AMDemodulator_inst/square_sum_1_CO3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO2" arg2="AMDemodulator_inst/square_sum_1_CO2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO1" arg2="AMDemodulator_inst/square_sum_1_CO1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_CO0" arg2="AMDemodulator_inst/square_sum_1_CO0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_EQZ" arg2="AMDemodulator_inst/square_sum_1_EQZ"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_EQZM" arg2="AMDemodulator_inst/square_sum_1_EQZM"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_EQOM" arg2="AMDemodulator_inst/square_sum_1_EQOM"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_EQPAT" arg2="AMDemodulator_inst/square_sum_1_EQPAT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_EQPATB" arg2="AMDemodulator_inst/square_sum_1_EQPATB"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_OVER" arg2="AMDemodulator_inst/square_sum_1_OVER"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_UNDER" arg2="AMDemodulator_inst/square_sum_1_UNDER"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/square_sum_1_OVERUNDER" arg2="AMDemodulator_inst/square_sum_1_OVERUNDER"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_SROA17" arg2="AMDemodulator_inst/mult_result_i_2_SROA17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_SROA16" arg2="AMDemodulator_inst/mult_result_i_2_SROA16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_SROA15" arg2="AMDemodulator_inst/mult_result_i_2_SROA15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_SROA14" arg2="AMDemodulator_inst/mult_result_i_2_SROA14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_SROA13" arg2="AMDemodulator_inst/mult_result_i_2_SROA13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_SROA12" arg2="AMDemodulator_inst/mult_result_i_2_SROA12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_SROA11" arg2="AMDemodulator_inst/mult_result_i_2_SROA11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_SROA10" arg2="AMDemodulator_inst/mult_result_i_2_SROA10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_SROA9" arg2="AMDemodulator_inst/mult_result_i_2_SROA9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_SROA8" arg2="AMDemodulator_inst/mult_result_i_2_SROA8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_SROA7" arg2="AMDemodulator_inst/mult_result_i_2_SROA7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_SROA6" arg2="AMDemodulator_inst/mult_result_i_2_SROA6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_SROA5" arg2="AMDemodulator_inst/mult_result_i_2_SROA5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_SROA4" arg2="AMDemodulator_inst/mult_result_i_2_SROA4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_SROA3" arg2="AMDemodulator_inst/mult_result_i_2_SROA3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_SROA2" arg2="AMDemodulator_inst/mult_result_i_2_SROA2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_SROA1" arg2="AMDemodulator_inst/mult_result_i_2_SROA1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_SROA0" arg2="AMDemodulator_inst/mult_result_i_2_SROA0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_SROB17" arg2="AMDemodulator_inst/mult_result_i_2_SROB17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_SROB16" arg2="AMDemodulator_inst/mult_result_i_2_SROB16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_SROB15" arg2="AMDemodulator_inst/mult_result_i_2_SROB15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_SROB14" arg2="AMDemodulator_inst/mult_result_i_2_SROB14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_SROB13" arg2="AMDemodulator_inst/mult_result_i_2_SROB13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_SROB12" arg2="AMDemodulator_inst/mult_result_i_2_SROB12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_SROB11" arg2="AMDemodulator_inst/mult_result_i_2_SROB11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_SROB10" arg2="AMDemodulator_inst/mult_result_i_2_SROB10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_SROB9" arg2="AMDemodulator_inst/mult_result_i_2_SROB9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_SROB8" arg2="AMDemodulator_inst/mult_result_i_2_SROB8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_SROB7" arg2="AMDemodulator_inst/mult_result_i_2_SROB7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_SROB6" arg2="AMDemodulator_inst/mult_result_i_2_SROB6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_SROB5" arg2="AMDemodulator_inst/mult_result_i_2_SROB5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_SROB4" arg2="AMDemodulator_inst/mult_result_i_2_SROB4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_SROB3" arg2="AMDemodulator_inst/mult_result_i_2_SROB3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_SROB2" arg2="AMDemodulator_inst/mult_result_i_2_SROB2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_SROB1" arg2="AMDemodulator_inst/mult_result_i_2_SROB1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_SROB0" arg2="AMDemodulator_inst/mult_result_i_2_SROB0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_ROC17" arg2="AMDemodulator_inst/mult_result_i_2_ROC17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_ROC16" arg2="AMDemodulator_inst/mult_result_i_2_ROC16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_ROC15" arg2="AMDemodulator_inst/mult_result_i_2_ROC15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_ROC14" arg2="AMDemodulator_inst/mult_result_i_2_ROC14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_ROC13" arg2="AMDemodulator_inst/mult_result_i_2_ROC13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_ROC12" arg2="AMDemodulator_inst/mult_result_i_2_ROC12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_ROC11" arg2="AMDemodulator_inst/mult_result_i_2_ROC11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_ROC10" arg2="AMDemodulator_inst/mult_result_i_2_ROC10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_ROC9" arg2="AMDemodulator_inst/mult_result_i_2_ROC9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_ROC8" arg2="AMDemodulator_inst/mult_result_i_2_ROC8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_ROC7" arg2="AMDemodulator_inst/mult_result_i_2_ROC7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_ROC6" arg2="AMDemodulator_inst/mult_result_i_2_ROC6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_ROC5" arg2="AMDemodulator_inst/mult_result_i_2_ROC5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_ROC4" arg2="AMDemodulator_inst/mult_result_i_2_ROC4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_ROC3" arg2="AMDemodulator_inst/mult_result_i_2_ROC3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_ROC2" arg2="AMDemodulator_inst/mult_result_i_2_ROC2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_ROC1" arg2="AMDemodulator_inst/mult_result_i_2_ROC1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_i_2_ROC0" arg2="AMDemodulator_inst/mult_result_i_2_ROC0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_SROA17" arg2="AMDemodulator_inst/mult_result_q_2_SROA17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_SROA16" arg2="AMDemodulator_inst/mult_result_q_2_SROA16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_SROA15" arg2="AMDemodulator_inst/mult_result_q_2_SROA15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_SROA14" arg2="AMDemodulator_inst/mult_result_q_2_SROA14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_SROA13" arg2="AMDemodulator_inst/mult_result_q_2_SROA13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_SROA12" arg2="AMDemodulator_inst/mult_result_q_2_SROA12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_SROA11" arg2="AMDemodulator_inst/mult_result_q_2_SROA11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_SROA10" arg2="AMDemodulator_inst/mult_result_q_2_SROA10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_SROA9" arg2="AMDemodulator_inst/mult_result_q_2_SROA9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_SROA8" arg2="AMDemodulator_inst/mult_result_q_2_SROA8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_SROA7" arg2="AMDemodulator_inst/mult_result_q_2_SROA7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_SROA6" arg2="AMDemodulator_inst/mult_result_q_2_SROA6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_SROA5" arg2="AMDemodulator_inst/mult_result_q_2_SROA5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_SROA4" arg2="AMDemodulator_inst/mult_result_q_2_SROA4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_SROA3" arg2="AMDemodulator_inst/mult_result_q_2_SROA3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_SROA2" arg2="AMDemodulator_inst/mult_result_q_2_SROA2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_SROA1" arg2="AMDemodulator_inst/mult_result_q_2_SROA1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_SROA0" arg2="AMDemodulator_inst/mult_result_q_2_SROA0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_SROB17" arg2="AMDemodulator_inst/mult_result_q_2_SROB17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_SROB16" arg2="AMDemodulator_inst/mult_result_q_2_SROB16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_SROB15" arg2="AMDemodulator_inst/mult_result_q_2_SROB15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_SROB14" arg2="AMDemodulator_inst/mult_result_q_2_SROB14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_SROB13" arg2="AMDemodulator_inst/mult_result_q_2_SROB13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_SROB12" arg2="AMDemodulator_inst/mult_result_q_2_SROB12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_SROB11" arg2="AMDemodulator_inst/mult_result_q_2_SROB11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_SROB10" arg2="AMDemodulator_inst/mult_result_q_2_SROB10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_SROB9" arg2="AMDemodulator_inst/mult_result_q_2_SROB9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_SROB8" arg2="AMDemodulator_inst/mult_result_q_2_SROB8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_SROB7" arg2="AMDemodulator_inst/mult_result_q_2_SROB7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_SROB6" arg2="AMDemodulator_inst/mult_result_q_2_SROB6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_SROB5" arg2="AMDemodulator_inst/mult_result_q_2_SROB5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_SROB4" arg2="AMDemodulator_inst/mult_result_q_2_SROB4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_SROB3" arg2="AMDemodulator_inst/mult_result_q_2_SROB3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_SROB2" arg2="AMDemodulator_inst/mult_result_q_2_SROB2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_SROB1" arg2="AMDemodulator_inst/mult_result_q_2_SROB1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_SROB0" arg2="AMDemodulator_inst/mult_result_q_2_SROB0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_ROC17" arg2="AMDemodulator_inst/mult_result_q_2_ROC17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_ROC16" arg2="AMDemodulator_inst/mult_result_q_2_ROC16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_ROC15" arg2="AMDemodulator_inst/mult_result_q_2_ROC15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_ROC14" arg2="AMDemodulator_inst/mult_result_q_2_ROC14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_ROC13" arg2="AMDemodulator_inst/mult_result_q_2_ROC13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_ROC12" arg2="AMDemodulator_inst/mult_result_q_2_ROC12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_ROC11" arg2="AMDemodulator_inst/mult_result_q_2_ROC11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_ROC10" arg2="AMDemodulator_inst/mult_result_q_2_ROC10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_ROC9" arg2="AMDemodulator_inst/mult_result_q_2_ROC9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_ROC8" arg2="AMDemodulator_inst/mult_result_q_2_ROC8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_ROC7" arg2="AMDemodulator_inst/mult_result_q_2_ROC7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_ROC6" arg2="AMDemodulator_inst/mult_result_q_2_ROC6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_ROC5" arg2="AMDemodulator_inst/mult_result_q_2_ROC5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_ROC4" arg2="AMDemodulator_inst/mult_result_q_2_ROC4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_ROC3" arg2="AMDemodulator_inst/mult_result_q_2_ROC3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_ROC2" arg2="AMDemodulator_inst/mult_result_q_2_ROC2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_ROC1" arg2="AMDemodulator_inst/mult_result_q_2_ROC1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AMDemodulator_inst/mult_result_q_2_ROC0" arg2="AMDemodulator_inst/mult_result_q_2_ROC0"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="203"  />

Design Results:
   4084 blocks expanded
Complete the first expansion.
Writing 'OneBitSDR_impl1.ngd' ...
Total CPU Time: 1 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 91 MB


map -a "ECP5U" -p LFE5U-85F -t CABGA381 -s 6 -oc Commercial   "OneBitSDR_impl1.ngd" -o "OneBitSDR_impl1_map.ncd" -pr "OneBitSDR_impl1.prf" -mp "OneBitSDR_impl1.mrp" -lpf "/home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/systemverilog/impl1/OneBitSDR_impl1_synplify.lpf" -lpf "/home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/systemverilog/OneBitSDR.lpf"             
map:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: OneBitSDR_impl1.ngd
   Picdevice="LFE5U-85F"

   Pictype="CABGA381"

   Picspeed=6

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFE5U-85FCABGA381, Performance used: 6.

Loading device for application map from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.

Running general design DRC...

Removing unused logic...

    <postMsg mid="52131473" type="Warning" dynamic="1" navigation="0" arg0="AMDemodulator_inst/square_sum_1[23:0]"  />
Optimizing...

37 CCU2 constant inputs absorbed.

    <postMsg mid="52131464" type="Warning" dynamic="1" navigation="0" arg0="AMDemodulator_inst/square_sum_1[23:0]"  />
    <postMsg mid="52131464" type="Warning" dynamic="1" navigation="0" arg0="AMDemodulator_inst/square_sum_1[23:0]"  />
    <postMsg mid="52131250" type="Warning" dynamic="1" navigation="0" arg0="AMDemodulator_inst/square_sum_1[23:0]"  />
    <postMsg mid="52131253" type="Warning" dynamic="1" navigation="0" arg0="AMDemodulator_inst/square_sum_1[23:0]"  />
    <postMsg mid="52131256" type="Warning" dynamic="1" navigation="0" arg0="AMDemodulator_inst/square_sum_1[23:0]"  />



Design Summary:
   Number of registers:   2664 out of 84255 (3%)
      PFU registers:         2659 out of 83640 (3%)
      PIO registers:            5 out of   615 (1%)
   Number of SLICEs:      1738 out of 41820 (4%)
      SLICEs as Logic/ROM:   1738 out of 41820 (4%)
      SLICEs as RAM:            0 out of 31365 (0%)
      SLICEs as Carry:        950 out of 41820 (2%)
   Number of LUT4s:        2357 out of 83640 (3%)
      Number used as logic LUTs:        457
      Number used as distributed RAM:     0
      Number used as ripple logic:      1900
      Number used as shift registers:     0
   Number of PIO sites used: 22 out of 205 (11%)
      Number of PIO sites used for single ended IOs: 20
      Number of PIO sites used for differential IOs: 2 (represented by 1 PIO comps in NCD)
   Number of block RAMs:  0 out of 208 (0%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  1 out of 4 (25%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18D          2
   MULT9X9D            0
   ALU54B              1
   ALU24B              0
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  4 out of 312 (1 %)
   Number of Used DSP ALU Sites:  2 out of 156 (1 %)
   Number of Used DSP PRADD Sites:  0 out of 312 (0 %)
   Number of clocks:  4
     Net clk_25mhz_c: 1 loads, 1 rising, 0 falling (Driver: PIO clk_25mhz )
     Net clk_80mhz: 1349 loads, 1349 rising, 0 falling (Driver: PLL_inst/PLLInst_0 )
     Net uart_rx_inst.UartClk_1[2]: 27 loads, 27 rising, 0 falling (Driver: uart_rx_inst/UartClk[2] )
     Net cic_sine_clk: 51 loads, 51 rising, 0 falling (Driver: cic_sine_inst/data_clk )
   Number of Clock Enables:  15
     Net rx_data_valid: 45 loads, 45 LSLICEs
     Net uart_rx_inst/r_Rx_Byte_RNO[7]: 1 loads, 1 LSLICEs
     Net uart_rx_inst/o_Rx_Byte_1_sqmuxa: 4 loads, 4 LSLICEs
     Net uart_rx_inst/r_Rx_Bytece[0]: 1 loads, 1 LSLICEs
     Net uart_rx_inst/r_Rx_Bytece[1]: 1 loads, 1 LSLICEs
     Net uart_rx_inst/r_Rx_Bytece[2]: 1 loads, 1 LSLICEs
     Net uart_rx_inst/r_Rx_Bytece[3]: 1 loads, 1 LSLICEs
     Net uart_rx_inst/r_Rx_Bytece[4]: 1 loads, 1 LSLICEs
     Net uart_rx_inst/r_Rx_Bytece[5]: 1 loads, 1 LSLICEs
     Net uart_rx_inst/r_Rx_Bytece[6]: 1 loads, 1 LSLICEs
     Net pwm_inst.data_in_reg10: 9 loads, 9 LSLICEs
     Net cic_sine_inst.count19: 74 loads, 74 LSLICEs
     Net cic_sine_inst.valid_comb: 346 loads, 346 LSLICEs
     Net cic_sine_inst.valid_comb_1: 346 loads, 346 LSLICEs
     Net cic_sine_inst/decimation_clk_eena: 1 loads, 1 LSLICEs
   Number of LSRs:  5
     Net rx_data_valid_RNI3TF83: 8 loads, 8 LSLICEs
     Net uart_rx_inst/r_Rx_DV_last: 1 loads, 1 LSLICEs
     Net uart_rx_inst/r_Rx_DV9: 10 loads, 10 LSLICEs
     Net AMDemodulator_inst/CO0_1: 2 loads, 2 LSLICEs
     Net cic_sine_inst.count[5]: 2 loads, 2 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net cic_sine_inst.valid_comb: 346 loads
     Net cic_sine_inst.valid_comb_1: 346 loads
     Net SinCos_inst/rom_addr0_r_10: 86 loads
     Net SinCos_inst/rom_addr0_r_8: 86 loads
     Net SinCos_inst/rom_addr0_r_9: 86 loads
     Net SinCos_inst/rom_addr0_r_7: 83 loads
     Net cic_sine_inst.count19: 75 loads
     Net mix_cosinewave[11]: 61 loads
     Net mix_sinewave[11]: 61 loads
     Net un1_rx_byte_10f: 56 loads
 

   Number of warnings:  6
   Number of errors:    0


. ALU54B  AMDemodulator_inst/square_sum_1[23:0]:

54-Bit ALU
	Opcode  0		1
	Opcode  1		0
	Opcode  2		1
	Opcode  3		0
	Opcode  4		0
	Opcode  5		0
	Opcode  6		0
	Opcode  7		0
	Opcode  8		0
	Opcode  9		1
	Opcode 10		0

	OpcodeOP0 Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    

	OpcodeOP1 Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	--	--
		Pipeline	    	--	--

	OpcodeIN Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    
Data
	Input Registers		CLK	CE	RST
	--------------------------------------------
		C0		    	   	    
		C1		    	   	    
		CFB		    	   	    

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output0		CLK0	CE0	RST0
		Output1		CLK0	CE0	RST0

	Flag Register		CLK	CE	RST
	--------------------------------------------
		Flag		    	   	    
Other
	MCPAT_SOURCE	STATIC
	MASKPAT_SOURCE	STATIC
	MASK01		0x00000000000000
	MCPAT		0x00000000000000
	MASKPAT		0x00000000000000
	RNDPAT		0x00000000000000
	PSE17		0b00000000000000000
	PSE44		0b00000000000000000000000000
	PSE53		0b00000000
	GSR		DISABLED
	RESETMODE	SYNC
	MULT9_MODE	DISABLED

	LEGACY  	DISABLED

	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED

. MULT18X18D  AMDemodulator_inst/mult_result_q_2[23:0]:

Multiplier
	Operation A		Signed
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0

	Operation B		Signed
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		CLK0	CE0	RST0	A Data In
		B		CLK0	CE0	RST0	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		    	   	    
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000

. MULT18X18D  AMDemodulator_inst/mult_result_i_2[23:0]:

Multiplier
	Operation A		Signed
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0

	Operation B		Signed
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		CLK0	CE0	RST0	A Data In
		B		CLK0	CE0	RST0	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		    	   	    
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000


Total CPU Time: 3 secs  
Total REAL Time: 3 secs  
Peak Memory Usage: 476 MB

Dumping design to file OneBitSDR_impl1_map.ncd.

mpartrce -p "OneBitSDR_impl1.p2t" -f "OneBitSDR_impl1.p3t" -tf "OneBitSDR_impl1.pt" "OneBitSDR_impl1_map.ncd" "OneBitSDR_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "OneBitSDR_impl1_map.ncd"
Wed Aug  7 16:23:43 2024

PAR: Place And Route Diamond (64-bit) 3.13.0.56.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF:parASE=1:par_low_skew_clock_net=0 OneBitSDR_impl1_map.ncd OneBitSDR_impl1.dir/5_1.ncd OneBitSDR_impl1.prf
Preference file: OneBitSDR_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file OneBitSDR_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA381
Performance: 6
Loading device for application par from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.
Performance Hardware Data Status:   Final          Version 55.1.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)      22/365           6% used
                     22/205          10% bonded
   IOLOGIC            5/365           1% used

   SLICE           1738/41820         4% used

   PLL                1/4            25% used
   MULT18             2/156           1% used
   ALU54              1/78            1% used


Number of Signals: 5723
Number of Connections: 11166

Pin Constraint Summary:
   21 out of 21 pins locked (100% locked).


The following 8 signals are selected to use the primary clock routing resources:
    clk_80mhz (driver: PLL_inst/PLLInst_0, clk/ce/sr load #: 1349/0/0)
    cic_sine_clk (driver: cic_sine_inst/SLICE_1265, clk/ce/sr load #: 51/0/0)
    uart_rx_inst.UartClk_1[2] (driver: uart_rx_inst/SLICE_1571, clk/ce/sr load #: 27/0/0)
    cic_sine_inst.valid_comb (driver: cic_sine_inst/SLICE_1266, clk/ce/sr load #: 0/346/0)
    cic_sine_inst.valid_comb_1 (driver: cic_sine_inst/SLICE_1267, clk/ce/sr load #: 0/346/0)
    cic_sine_inst.count19 (driver: SLICE_1647, clk/ce/sr load #: 0/74/0)
    rx_data_valid (driver: SLICE_1569, clk/ce/sr load #: 0/45/0)
    uart_rx_inst/r_Rx_DV9 (driver: uart_rx_inst/SLICE_1665, clk/ce/sr load #: 0/0/10)


No signal is selected as Global Set/Reset.
Starting Placer Phase 0.
..............
Finished Placer Phase 0.  REAL time: 15 secs 


Starting Placer Phase 1.
...................
Placer score = 3353752.
Finished Placer Phase 1.  REAL time: 26 secs 

Starting Placer Phase 2.
.
Placer score =  3222215
Finished Placer Phase 2.  REAL time: 27 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 12 (0%)
  GR_PCLK    : 0 out of 12 (0%)
  PLL        : 1 out of 4 (25%)
  DCS        : 0 out of 2 (0%)
  DCC        : 0 out of 60 (0%)
  CLKDIV     : 0 out of 4 (0%)

Quadrant TL Clocks:
  PRIMARY "clk_80mhz" from CLKOP on comp "PLL_inst/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 113
  PRIMARY "cic_sine_clk" from Q0 on comp "cic_sine_inst/SLICE_1265" on site "R59C67A", CLK/CE/SR load = 51
  PRIMARY "cic_sine_inst.valid_comb" from Q0 on comp "cic_sine_inst/SLICE_1266" on site "R19C60A", CLK/CE/SR load = 1
  PRIMARY "cic_sine_inst.valid_comb_1" from Q0 on comp "cic_sine_inst/SLICE_1267" on site "R19C60D", CLK/CE/SR load = 5
  PRIMARY "cic_sine_inst.count19" from F0 on comp "SLICE_1647" on site "R19C59C", CLK/CE/SR load = 4

  PRIMARY  : 5 out of 16 (31%)

Quadrant TR Clocks:
  PRIMARY "clk_80mhz" from CLKOP on comp "PLL_inst/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 25
  PRIMARY "cic_sine_inst.valid_comb_1" from Q0 on comp "cic_sine_inst/SLICE_1267" on site "R19C60D", CLK/CE/SR load = 21
  PRIMARY "cic_sine_inst.count19" from F0 on comp "SLICE_1647" on site "R19C59C", CLK/CE/SR load = 3

  PRIMARY  : 3 out of 16 (18%)

Quadrant BL Clocks:
  PRIMARY "clk_80mhz" from CLKOP on comp "PLL_inst/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 873
  PRIMARY "uart_rx_inst.UartClk_1[2]" from Q0 on comp "uart_rx_inst/SLICE_1571" on site "R59C68A", CLK/CE/SR load = 27
  PRIMARY "cic_sine_inst.valid_comb" from Q0 on comp "cic_sine_inst/SLICE_1266" on site "R19C60A", CLK/CE/SR load = 181
  PRIMARY "cic_sine_inst.valid_comb_1" from Q0 on comp "cic_sine_inst/SLICE_1267" on site "R19C60D", CLK/CE/SR load = 187
  PRIMARY "cic_sine_inst.count19" from F0 on comp "SLICE_1647" on site "R19C59C", CLK/CE/SR load = 61
  PRIMARY "rx_data_valid" from Q0 on comp "SLICE_1569" on site "R74C45A", CLK/CE/SR load = 31
  PRIMARY "uart_rx_inst/r_Rx_DV9" from F0 on comp "uart_rx_inst/SLICE_1665" on site "R55C46B", CLK/CE/SR load = 10

  PRIMARY  : 7 out of 16 (43%)

Quadrant BR Clocks:
  PRIMARY "clk_80mhz" from CLKOP on comp "PLL_inst/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 338
  PRIMARY "cic_sine_inst.valid_comb" from Q0 on comp "cic_sine_inst/SLICE_1266" on site "R19C60A", CLK/CE/SR load = 164
  PRIMARY "cic_sine_inst.valid_comb_1" from Q0 on comp "cic_sine_inst/SLICE_1267" on site "R19C60D", CLK/CE/SR load = 133
  PRIMARY "cic_sine_inst.count19" from F0 on comp "SLICE_1647" on site "R19C59C", CLK/CE/SR load = 6
  PRIMARY "rx_data_valid" from Q0 on comp "SLICE_1569" on site "R74C45A", CLK/CE/SR load = 14

  PRIMARY  : 5 out of 16 (31%)

Edge Clocks:

  No edge clock selected.


--------------- End of Clock Report ---------------


+
I/O Usage Summary (final):
   22 out of 365 (6.0%) PIO sites used.
   22 out of 205 (10.7%) bonded PIO sites used.
   Number of PIO comps: 21; differential: 1.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+------------+------------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+---------------+------------+------------+------------+
| 0        | 8 / 27 ( 29%) | 3.3V       | -          | -          |
| 1        | 0 / 33 (  0%) | -          | -          | -          |
| 2        | 2 / 34 (  5%) | 1.2V       | -          | -          |
| 3        | 1 / 33 (  3%) | 2.5V       | -          | -          |
| 6        | 2 / 33 (  6%) | 3.3V       | -          | -          |
| 7        | 9 / 32 ( 28%) | 3.3V       | -          | -          |
| 8        | 0 / 13 (  0%) | -          | -          | -          |
+----------+---------------+------------+------------+------------+

---------------------------------- DSP Report ----------------------------------

DSP Slice #:           1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26
# of MULT9                                                                                         
# of MULT18                                                                                        
# of ALU24                                                                                         
# of ALU54                                                                                         
# of PRADD9                                                                                        
# of PRADD18                                                                                       

DSP Slice #:          27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52
# of MULT9                                                                                         
# of MULT18                                                2                                       
# of ALU24                                                                                         
# of ALU54                                                 1                                       
# of PRADD9                                                                                        
# of PRADD18                                                                                       

DSP Slice #:          53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78
# of MULT9                                                                                         
# of MULT18                                                                                        
# of ALU24                                                                                         
# of ALU54                                                                                         
# of PRADD9                                                                                        
# of PRADD18                                                                                       

DSP Slice 39         Component_Type       Physical_Type                    Instance_Name                  
 MULT18_R34C58         MULT18X18D             MULT18          AMDemodulator_inst/mult_result_q_2[23:0]    
 MULT18_R34C59         MULT18X18D             MULT18          AMDemodulator_inst/mult_result_i_2[23:0]    
  ALU54_R34C61           ALU54B               ALU54            AMDemodulator_inst/square_sum_1[23:0]      

------------------------------ End of DSP Report -------------------------------
Total placer CPU time: 27 secs 

Dumping design to file OneBitSDR_impl1.dir/5_1.ncd.

0 connections routed; 11166 unrouted.
Starting router resource preassignment
DSP info: No dsp pins have been swapped.

Completed router resource preassignment. Real time: 50 secs 

Start NBR router at Wed Aug 07 16:24:33 CEST 2024

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at Wed Aug 07 16:24:34 CEST 2024

Start NBR section for initial routing at Wed Aug 07 16:24:35 CEST 2024
Level 1, iteration 1
115(0.00%) conflicts; 5923(53.04%) untouched conns; 7547181 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -29.052ns/-7547.181ns; real time: 55 secs 
Level 2, iteration 1
76(0.00%) conflicts; 5916(52.98%) untouched conns; 7553253 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -29.043ns/-7553.253ns; real time: 56 secs 
Level 3, iteration 1
56(0.00%) conflicts; 5916(52.98%) untouched conns; 7586972 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -29.184ns/-7586.972ns; real time: 57 secs 
Level 4, iteration 1
509(0.01%) conflicts; 0(0.00%) untouched conn; 7601701 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -29.169ns/-7601.702ns; real time: 59 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at Wed Aug 07 16:24:43 CEST 2024
Level 4, iteration 1
359(0.01%) conflicts; 0(0.00%) untouched conn; 7562776 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -29.019ns/-7562.776ns; real time: 1 mins 1 secs 
Level 4, iteration 2
219(0.01%) conflicts; 0(0.00%) untouched conn; 7563901 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -29.016ns/-7563.901ns; real time: 1 mins 2 secs 
Level 4, iteration 3
123(0.00%) conflicts; 0(0.00%) untouched conn; 7591960 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -29.160ns/-7591.960ns; real time: 1 mins 3 secs 
Level 4, iteration 4
97(0.00%) conflicts; 0(0.00%) untouched conn; 7591960 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -29.160ns/-7591.960ns; real time: 1 mins 4 secs 
Level 4, iteration 5
63(0.00%) conflicts; 0(0.00%) untouched conn; 7671891 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -29.589ns/-7671.892ns; real time: 1 mins 5 secs 
Level 4, iteration 6
42(0.00%) conflicts; 0(0.00%) untouched conn; 7671891 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -29.589ns/-7671.892ns; real time: 1 mins 5 secs 
Level 4, iteration 7
30(0.00%) conflicts; 0(0.00%) untouched conn; 7703911 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -29.547ns/-7703.911ns; real time: 1 mins 6 secs 
Level 4, iteration 8
25(0.00%) conflicts; 0(0.00%) untouched conn; 7703911 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -29.547ns/-7703.911ns; real time: 1 mins 6 secs 
Level 4, iteration 9
18(0.00%) conflicts; 0(0.00%) untouched conn; 7825816 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -30.129ns/-7825.816ns; real time: 1 mins 7 secs 
Level 4, iteration 10
11(0.00%) conflicts; 0(0.00%) untouched conn; 7825816 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -30.129ns/-7825.816ns; real time: 1 mins 7 secs 
Level 4, iteration 11
11(0.00%) conflicts; 0(0.00%) untouched conn; 7931068 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -30.588ns/-7931.069ns; real time: 1 mins 8 secs 
Level 4, iteration 12
5(0.00%) conflicts; 0(0.00%) untouched conn; 7931068 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -30.588ns/-7931.069ns; real time: 1 mins 8 secs 
Level 4, iteration 13
5(0.00%) conflicts; 0(0.00%) untouched conn; 7959118 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -30.588ns/-7959.119ns; real time: 1 mins 9 secs 
Level 4, iteration 14
5(0.00%) conflicts; 0(0.00%) untouched conn; 7959118 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -30.588ns/-7959.119ns; real time: 1 mins 9 secs 
Level 4, iteration 15
4(0.00%) conflicts; 0(0.00%) untouched conn; 7946276 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -30.588ns/-7946.277ns; real time: 1 mins 10 secs 
Level 4, iteration 16
3(0.00%) conflicts; 0(0.00%) untouched conn; 7946276 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -30.588ns/-7946.277ns; real time: 1 mins 10 secs 
Level 4, iteration 17
2(0.00%) conflicts; 0(0.00%) untouched conn; 7888923 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -30.153ns/-7888.924ns; real time: 1 mins 10 secs 
Level 4, iteration 18
2(0.00%) conflicts; 0(0.00%) untouched conn; 7888923 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -30.153ns/-7888.924ns; real time: 1 mins 10 secs 
Level 4, iteration 19
0(0.00%) conflict; 0(0.00%) untouched conn; 7962227 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -30.588ns/-7962.228ns; real time: 1 mins 11 secs 

Start NBR section for performance tuning (iteration 1) at Wed Aug 07 16:24:54 CEST 2024
Level 4, iteration 1
3(0.00%) conflicts; 0(0.00%) untouched conn; 7862952 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -30.042ns/-7862.952ns; real time: 1 mins 12 secs 
Level 4, iteration 2
1(0.00%) conflict; 0(0.00%) untouched conn; 7982356 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -30.639ns/-7982.357ns; real time: 1 mins 12 secs 

Start NBR section for re-routing at Wed Aug 07 16:24:56 CEST 2024
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 7962227 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -30.588ns/-7962.228ns; real time: 1 mins 13 secs 

Start NBR section for post-routing at Wed Aug 07 16:24:56 CEST 2024

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 317 (2.84%)
  Estimated worst slack<setup> : -30.588ns
  Timing score<setup> : 97991490
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 1 mins 19 secs 
Total REAL time: 1 mins 20 secs 
Completely routed.
End of route.  11166 routed (100.00%); 0 unrouted.

Hold time timing score: 31, hold timing errors: 72

Timing score: 97991490 

Dumping design to file OneBitSDR_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -30.588
PAR_SUMMARY::Timing score<setup/<ns>> = 97991.490
PAR_SUMMARY::Worst  slack<hold /<ns>> = -0.629
PAR_SUMMARY::Timing score<hold /<ns>> = 31.524
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 1 mins 22 secs 
Total REAL time to completion: 1 mins 22 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "OneBitSDR_impl1.pt" -o "OneBitSDR_impl1.twr" "OneBitSDR_impl1.ncd" "OneBitSDR_impl1.prf"
trce:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file OneBitSDR_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2
Wed Aug  7 16:25:11 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o OneBitSDR_impl1.twr -gui OneBitSDR_impl1.ncd OneBitSDR_impl1.prf 
Design file:     OneBitSDR_impl1.ncd
Preference file: OneBitSDR_impl1.prf
Device,speed:    LFE5U-85F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 4096  Score: 97991490
Cumulative negative slack: 97991490

Constraints cover 145202 paths, 4 nets, and 11145 connections (99.81% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2
Wed Aug  7 16:25:12 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o OneBitSDR_impl1.twr -gui OneBitSDR_impl1.ncd OneBitSDR_impl1.prf 
Design file:     OneBitSDR_impl1.ncd
Preference file: OneBitSDR_impl1.prf
Device,speed:    LFE5U-85F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 72  Score: 31524
Cumulative negative slack: 31524

Constraints cover 145202 paths, 4 nets, and 11145 connections (99.81% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4096 (setup), 72 (hold)
Score: 97991490 (setup), 31524 (hold)
Cumulative negative slack: 98023014 (97991490+31524)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 6 secs 
Total REAL Time: 6 secs 
Peak Memory Usage: 505 MB


tmcheck -par "OneBitSDR_impl1.par" 

bitgen -w "OneBitSDR_impl1.ncd" -f "OneBitSDR_impl1.t2b" -e -s "/home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/systemverilog/OneBitSDR.sec" -k "/home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/systemverilog/OneBitSDR.bek" "OneBitSDR_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.13.0.56.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file OneBitSDR_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA381
Performance: 6
Loading device for application Bitgen from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.
Performance Hardware Data Status:   Final          Version 55.1.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from OneBitSDR_impl1.prf.
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION *NOT* controlled by sa5p00.acd ###"  />
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION license_securityIP OK"  />

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        CfgMode  |                      Disable**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                             62  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                    CONFIG_MODE  |                         JTAG**  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                          OFF**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                         ENABLE  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                             ON  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                     DisableUES  |                        FALSE**  |
+---------------------------------+---------------------------------+
|            SLAVE_PARALLEL_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                      DONE_PULL  |                           ON**  |
+---------------------------------+---------------------------------+
|               CONFIG_IOVOLTAGE  |                            3.3  |
+---------------------------------+---------------------------------+
|                        TRANSFR  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 10.27.
 
Saving bit stream in "OneBitSDR_impl1.bit".
Total CPU Time: 18 secs 
Total REAL Time: 19 secs 
Peak Memory Usage: 812 MB
