\documentclass[letter,10pt]{scrartcl}
\raggedright
\usepackage[paperwidth=8.5in,paperheight=11.0in,margin=0.85in]{geometry}
%\usepackage[urw-garamond]{mathdesign}
%\usepackage[scaled]{helvet}
\usepackage[default]{sourcesanspro}
\usepackage[T1]{fontenc}
\usepackage{enumitem}
\setlist{nolistsep,noitemsep,leftmargin=1em,label=--}
\begin{document}
\pagestyle{empty}
\raggedright
%\setlength{\parindent}{2em}
%\begin{tabularx}{\textwidth}{lXr}
  %\multirow{4}{*}{\Huge \textsf{\textbf{Alexander C. Rucker}}} 
  %%&&\texttt{acrucker@stanford.edu} \\ 
  %&&\textsc{acrucker@stanford.edu} \\ 
  %&& (732) 470-5808 \\ 
  %&& 5 Comstock Cir., 401A \\ 
  %&& Stanford, CA 94305-7710
%\end{tabularx}
\parbox{4in}{
  \vfill
  \Huge \textsf{\textbf{Matthew Vilim}}\\
  \vfill
}\hfill
\parbox{1.75in}{
  \textsc{mvilim@stanford.edu} \\
  \textsc{github.com/matthewvilim} \\
  \newline
488 Winslow St, Apt 416 \\
Redwood City, CA 94063 \\
(331) 643-9982
} 

\newcommand{\entry}[3]{%
  \hfill%
  \parbox{1.6in}{\raggedleft\vfill{\large \textbf{#1}}\\#2\vfill}%
  \hskip 0.25in%
  \parbox{4.9in}{\raggedright\vfill#3\vfill}%
  \hfill%
  \vskip 1.0em %
}

\newcommand{\lineitem}[3]{%
  \parbox{1.2in}{#2}\hskip 0.10in%
  \parbox{1.1in}{\raggedright\textbf{#1}}\hskip 0.10in%
  \parbox{4.25in}{#3}\hfill\\[0.2em]%
}

%\newcommand{\listit}{\rule[0.65ex]{0.5em}{0.25ex}\hskip 0.5em}
\newcommand{\listit}{\raisebox{0.1ex}{--}\hskip 0.5em}
\newcommand{\header}[1]{%
  \vskip 1.0em %
  {\Large %
    \leavevmode{\leaders\hrule height.5ex depth\dimexpr-.5ex+0.4pt\hfill%
    %\hskip 0.5em \hbox{\textsc{#1}} \hskip 0.5em %
    \hskip 0.5em \hbox{{#1}} \hskip 0.5em %
    \leaders\hrule height.5ex depth\dimexpr-.5ex+0.4pt\hfill}
  }%
  %{\Large \hrulefill\hskip 0.5em{\textsc{#1}}\hskip 0.5em\hrulefill \\%
  \vskip 0.75em%
}

\header{Education}
\entry{Stanford University}{
  PhD, Electrical Eng. \\
  Sep 2016 -- Present
}{
  \begin{itemize}
    \item Advised by {Kunle Olukotun} \hfill GPA: \textbf{4.07}
    \item Languages, compilers, and architectures for FPGAs and reconfigurable accelerators
  \end{itemize}
}
\entry{Stanford University}{
  MS, Electrical Eng. \\
  Sep 2016 -- March 2018
}{
  \hfill GPA: \textbf{3.95}
}
\entry{U of I (UIUC)}{
  BS, Computer Eng. \\
  Aug 2012 -- Dec 2015

}{
  \begin{itemize}
    \item Highest Honors \hfill GPA: \textbf{3.95}
    \item University Honors (top 3\% of College of Engineering)
  \end{itemize}
}

\header{Work Experience}
\entry{NVIDIA}{
  \emph{GPU Verification Intern}\\
  March 2016 -- Aug 2016\\
  Santa Clara, CA
}{
  \begin{itemize}
    \item Contributed to features and performance of Volta randoms program generator
    \item Worked with GPU architecture team to test and verify Volta memory model
  \end{itemize}
}
\entry{NVIDIA}{
  \emph{Systems Software Intern}\\
  Summers 2014, 2015\\
  Santa Clara, CA
}{
  \begin{itemize}
    \item Developer on Mac OS X graphics drivers team
    \item Ported features only implemented in Windows drivers to OS X drivers
  \end{itemize}
}
\entry{Argonne (ANL)}{
  \emph{Research Intern}\\
  Summers 2012, 2013\\
  Lemont, IL
}{
  Developer on GREET (greet.es.anl.gov), a model of U.S. emissions
}
\entry{Entrepreneur}{
  \emph{Computer service business}\\
  2008, 2012
}{
  \begin{itemize}
    \item Sole proprietor of business with 180 customers, logging over 1500 hours
    \item Performed services such as computer setup and maintenance, network installation
  \end{itemize}
}

\header{Research Experience}
\entry{Prof. Kunle Olukotun}{
  Stanford University \\
  Sep 2017 -- Dec 2017
}{
  \begin{itemize}
    \item Y. Zhang, A. Rucker, \textbf{M. Vilim}, \emph{et al.} ``Compiler-Directed Hybrid Networks for Spatial Architectures.'' \emph{ASPLOS, 2019.} (Submitted)
  \end{itemize}
}
\entry{Prof. Rakesh Kumar}{
  UIUC\\
  Fall 2015
}{
  \begin{itemize}
    \item Developed technique to increase Bitcoin mining profits
    \item \textbf{M. Vilim}, H. Duwe, R. Kumar, ``Approximate Bitcoin Mining.'' \emph{DAC, 2016.}
  \end{itemize}
}

\end{document}
