// Seed: 2564414493
module module_0 (
    output tri1 id_0,
    output tri0 id_1,
    input  wor  id_2,
    input  wand id_3,
    input  tri0 id_4
);
  wire id_6 = id_4;
  assign module_1._id_3 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd62,
    parameter id_3 = 32'd27
) (
    input wire id_0,
    input wor _id_1,
    output wand id_2,
    input tri _id_3,
    output uwire id_4,
    output uwire id_5,
    output wor id_6,
    output supply0 id_7,
    output supply1 id_8,
    input wand id_9,
    input supply1 id_10
);
  logic [-1 'b0 : id_3  ==  id_1] id_12;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_10,
      id_9,
      id_9
  );
endmodule
