{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732548326509 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732548326509 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 10:25:26 2024 " "Processing started: Mon Nov 25 10:25:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732548326509 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548326509 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548326509 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732548326691 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732548326692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fetchstage.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/fetchstage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FetchStage " "Found entity 1: FetchStage" {  } { { "src/FetchStage.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/FetchStage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732548330198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548330198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "src/Adder.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732548330199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548330199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "src/MUX2.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/MUX2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732548330199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548330199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX3 " "Found entity 1: MUX3" {  } { { "src/MUX3.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/MUX3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732548330200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548330200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/instmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/instmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstMem " "Found entity 1: InstMem" {  } { { "src/InstMem.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/InstMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732548330201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548330201 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DecodeStage.sv(18) " "Verilog HDL warning at DecodeStage.sv(18): extended using \"x\" or \"z\"" {  } { { "src/DecodeStage.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/DecodeStage.sv" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1732548330201 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DecodeStage.sv(19) " "Verilog HDL warning at DecodeStage.sv(19): extended using \"x\" or \"z\"" {  } { { "src/DecodeStage.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/DecodeStage.sv" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1732548330202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decodestage.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/decodestage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecodeStage " "Found entity 1: DecodeStage" {  } { { "src/DecodeStage.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/DecodeStage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732548330202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548330202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732548330202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548330202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "src/ControlUnit.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732548330203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548330203 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting a direction RegUnit.sv(13) " "Verilog HDL syntax error at RegUnit.sv(13) near text: \")\";  expecting a direction. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/RegUnit.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/RegUnit.sv" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1732548330204 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "RegUnit RegUnit.sv(1) " "Ignored design unit \"RegUnit\" at RegUnit.sv(1) due to previous errors" {  } { { "src/RegUnit.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/RegUnit.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1732548330204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/regunit.sv 0 0 " "Found 0 design units, including 0 entities, in source file src/regunit.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548330204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/immunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/immunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImmUnit " "Found entity 1: ImmUnit" {  } { { "src/ImmUnit.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/ImmUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732548330205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548330205 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ExeStage.sv(51) " "Verilog HDL warning at ExeStage.sv(51): extended using \"x\" or \"z\"" {  } { { "src/ExeStage.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/ExeStage.sv" 51 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1732548330205 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ExeStage.sv(52) " "Verilog HDL warning at ExeStage.sv(52): extended using \"x\" or \"z\"" {  } { { "src/ExeStage.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/ExeStage.sv" 52 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1732548330205 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ExeStage.sv(65) " "Verilog HDL warning at ExeStage.sv(65): extended using \"x\" or \"z\"" {  } { { "src/ExeStage.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/ExeStage.sv" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1732548330205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/exestage.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/exestage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ExeStage " "Found entity 1: ExeStage" {  } { { "src/ExeStage.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/ExeStage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732548330205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548330205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "src/ALU.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732548330206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548330206 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting a direction BranchUnit.sv(9) " "Verilog HDL syntax error at BranchUnit.sv(9) near text: \")\";  expecting a direction. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/BranchUnit.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/BranchUnit.sv" 9 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1732548330207 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "BranchUnit.sv(12) " "Verilog HDL information at BranchUnit.sv(12): always construct contains both blocking and non-blocking assignments" {  } { { "src/BranchUnit.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/BranchUnit.sv" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1732548330207 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "BranchUnit BranchUnit.sv(1) " "Ignored design unit \"BranchUnit\" at BranchUnit.sv(1) due to previous errors" {  } { { "src/BranchUnit.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/BranchUnit.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1732548330207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/branchunit.sv 0 0 " "Found 0 design units, including 0 entities, in source file src/branchunit.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548330207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/memstage.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/memstage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemStage " "Found entity 1: MemStage" {  } { { "src/MemStage.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/MemStage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732548330208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548330208 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting a direction DataMemory.sv(9) " "Verilog HDL syntax error at DataMemory.sv(9) near text: \")\";  expecting a direction. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/DataMemory.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/DataMemory.sv" 9 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1732548330208 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "DataMemory DataMemory.sv(1) " "Ignored design unit \"DataMemory\" at DataMemory.sv(1) due to previous errors" {  } { { "src/DataMemory.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/DataMemory.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1732548330208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datamemory.sv 0 0 " "Found 0 design units, including 0 entities, in source file src/datamemory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548330209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/wbstage.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/wbstage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WBStage " "Found entity 1: WBStage" {  } { { "src/WBStage.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/WBStage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732548330209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548330209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hazarddetunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/hazarddetunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HazardDetUnit " "Found entity 1: HazardDetUnit" {  } { { "src/HazardDetUnit.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/HazardDetUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732548330210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548330210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/forwardingunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/forwardingunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "src/ForwardingUnit.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/ForwardingUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732548330211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548330211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "src/CPU.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/CPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732548330212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548330212 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/output_files/top_level.map.smsg " "Generated suppressed messages file C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/output_files/top_level.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548330225 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732548330246 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 25 10:25:30 2024 " "Processing ended: Mon Nov 25 10:25:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732548330246 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732548330246 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732548330246 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548330246 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 1  " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548330850 ""}
