
---------- Begin Simulation Statistics ----------
final_tick                               152644754000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 227690                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707000                       # Number of bytes of host memory used
host_op_rate                                   228137                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   439.19                       # Real time elapsed on the host
host_tick_rate                              347556223                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196366                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.152645                       # Number of seconds simulated
sim_ticks                                152644754000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.695336                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095255                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101658                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81343                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727329                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             809                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              518                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477361                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65344                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196366                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.526448                       # CPI: cycles per instruction
system.cpu.discardedOps                        189809                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42608251                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43401536                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11000849                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        20626864                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.655116                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        152644754                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531407     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693599     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950622     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196366                       # Class of committed instruction
system.cpu.tickCycles                       132017890                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       117187                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        300508                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          143                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       316635                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        36565                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       642123                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          36568                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 152644754000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              55597                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        65828                       # Transaction distribution
system.membus.trans_dist::CleanEvict            51355                       # Transaction distribution
system.membus.trans_dist::ReadExReq            127728                       # Transaction distribution
system.membus.trans_dist::ReadExResp           127728                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         55597                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       483833                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 483833                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     15945792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15945792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            183325                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  183325    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              183325                       # Request fanout histogram
system.membus.respLayer1.occupancy          989415250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           563820000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 152644754000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            130913                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       327570                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           10                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          109724                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           194577                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          194577                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           675                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       130238                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1360                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       966253                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                967613                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     37539648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               37583488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          120671                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4212992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           446161                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.082293                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.274836                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 409448     91.77%     91.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  36710      8.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             446161                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1165627000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         974448996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2025000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 152644754000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   19                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               142142                       # number of demand (read+write) hits
system.l2.demand_hits::total                   142161                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  19                       # number of overall hits
system.l2.overall_hits::.cpu.data              142142                       # number of overall hits
system.l2.overall_hits::total                  142161                       # number of overall hits
system.l2.demand_misses::.cpu.inst                656                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             182673                       # number of demand (read+write) misses
system.l2.demand_misses::total                 183329                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               656                       # number of overall misses
system.l2.overall_misses::.cpu.data            182673                       # number of overall misses
system.l2.overall_misses::total                183329                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65091000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18758975000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18824066000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65091000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18758975000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18824066000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              675                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           324815                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               325490                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             675                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          324815                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              325490                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.971852                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.562391                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.563240                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.971852                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.562391                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.563240                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99224.085366                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102691.558139                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102679.150598                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99224.085366                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102691.558139                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102679.150598                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               65828                       # number of writebacks
system.l2.writebacks::total                     65828                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           656                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        182669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            183325                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          656                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       182669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           183325                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     51971000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15105280000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15157251000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     51971000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15105280000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15157251000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.971852                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.562379                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.563228                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.971852                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.562379                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.563228                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79224.085366                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82692.082400                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82679.672712                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79224.085366                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82692.082400                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82679.672712                       # average overall mshr miss latency
system.l2.replacements                         120671                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       261742                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           261742                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       261742                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       261742                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           10                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               10                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           10                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           10                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        33080                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         33080                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             66849                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 66849                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          127728                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              127728                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13322542000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13322542000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        194577                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            194577                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.656439                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.656439                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104304.005386                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104304.005386                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       127728                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         127728                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10767982000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10767982000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.656439                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.656439                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84304.005386                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84304.005386                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             19                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 19                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          656                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              656                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65091000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65091000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.971852                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.971852                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99224.085366                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99224.085366                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          656                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          656                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     51971000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     51971000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.971852                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.971852                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79224.085366                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79224.085366                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         75293                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             75293                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        54945                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           54945                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5436433000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5436433000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       130238                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        130238                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.421881                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.421881                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 98943.179543                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98943.179543                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        54941                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        54941                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4337298000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4337298000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.421851                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.421851                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78944.649715                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78944.649715                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 152644754000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 52829.767767                       # Cycle average of tags in use
system.l2.tags.total_refs                      608896                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    186165                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.270733                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     310.952595                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       286.416607                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     52232.398564                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004745                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004370                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.797003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.806118                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65494                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          390                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        65092                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999359                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    828145                       # Number of tag accesses
system.l2.tags.data_accesses                   828145                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 152644754000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          41984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       11690816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11732800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        41984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         41984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4212992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4212992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          182669                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              183325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        65828                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              65828                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            275044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          76588390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              76863434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       275044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           275044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       27599979                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             27599979                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       27599979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           275044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         76588390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            104463413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     65828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       656.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    182653.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.016672080500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3925                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3925                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              464994                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              62027                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      183325                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      65828                       # Number of write requests accepted
system.mem_ctrls.readBursts                    183325                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    65828                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4153                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.25                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2294359000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  916545000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5731402750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12516.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31266.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   128550                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   47218                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                183325                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                65828                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  135173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   47271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        73346                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    217.371036                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   120.967291                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   276.894360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        48889     66.66%     66.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4721      6.44%     73.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2923      3.99%     77.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2003      2.73%     79.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8437     11.50%     91.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          879      1.20%     92.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          372      0.51%     93.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          326      0.44%     93.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4796      6.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        73346                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3925                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.701146                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.699627                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    149.866332                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3737     95.21%     95.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           61      1.55%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          125      3.18%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3925                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3925                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.765605                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.736105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.008420                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2431     61.94%     61.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               77      1.96%     63.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1355     34.52%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               36      0.92%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               20      0.51%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3925                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11731776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4211520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11732800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4212992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        76.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        27.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     76.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     27.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  152637147000                       # Total gap between requests
system.mem_ctrls.avgGap                     612624.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        41984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     11689792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4211520                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 275043.844611915061                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 76581681.935823366046                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 27590335.662632729858                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          656                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       182669                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        65828                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18304250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5713098500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3512133195500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27902.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31275.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  53353180.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            263073300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            139826775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           655730460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          171581400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12049402560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      27996328050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      35039730720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        76315673265                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        499.956083                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  90798864750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5097040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  56748849250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            260617140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            138521295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           653095800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          171920700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12049402560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      28191301110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      34875542880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        76340401485                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        500.118081                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  90367324500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5097040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  57180389500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    152644754000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 152644754000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9661629                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9661629                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9661629                       # number of overall hits
system.cpu.icache.overall_hits::total         9661629                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          675                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            675                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          675                       # number of overall misses
system.cpu.icache.overall_misses::total           675                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     68902000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     68902000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     68902000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     68902000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9662304                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9662304                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9662304                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9662304                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000070                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000070                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000070                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000070                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 102077.037037                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 102077.037037                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 102077.037037                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 102077.037037                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           10                       # number of writebacks
system.cpu.icache.writebacks::total                10                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          675                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          675                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          675                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          675                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     67552000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67552000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     67552000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67552000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 100077.037037                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 100077.037037                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 100077.037037                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 100077.037037                       # average overall mshr miss latency
system.cpu.icache.replacements                     10                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9661629                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9661629                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          675                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           675                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     68902000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     68902000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9662304                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9662304                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 102077.037037                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 102077.037037                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          675                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          675                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     67552000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67552000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 100077.037037                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 100077.037037                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 152644754000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           546.343284                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9662304                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               675                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14314.524444                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   546.343284                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.133385                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.133385                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          665                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          665                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.162354                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9662979                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9662979                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 152644754000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 152644754000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 152644754000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51715804                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51715804                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51716365                       # number of overall hits
system.cpu.dcache.overall_hits::total        51716365                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       369319                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         369319                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       377177                       # number of overall misses
system.cpu.dcache.overall_misses::total        377177                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  24079827000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24079827000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24079827000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24079827000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52085123                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52085123                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52093542                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52093542                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007091                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007091                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007240                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007240                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65200.617894                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65200.617894                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63842.246478                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63842.246478                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       125157                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2871                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    43.593521                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       261742                       # number of writebacks
system.cpu.dcache.writebacks::total            261742                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52357                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52357                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52357                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52357                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       316962                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       316962                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       324815                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       324815                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21816632000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21816632000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22747967999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22747967999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006085                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006085                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006235                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006235                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68830.433932                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68830.433932                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70033.612977                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70033.612977                       # average overall mshr miss latency
system.cpu.dcache.replacements                 316623                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     41012150                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        41012150                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       122874                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        122874                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6767483000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6767483000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41135024                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41135024                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002987                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002987                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55076.606931                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55076.606931                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          472                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          472                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       122402                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       122402                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6495190000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6495190000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002976                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002976                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 53064.410712                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53064.410712                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10703654                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10703654                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       246445                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       246445                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  17312344000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17312344000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950099                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950099                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022506                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022506                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70248.306924                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70248.306924                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        51885                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        51885                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       194560                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       194560                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  15321442000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15321442000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.017768                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017768                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78749.187911                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78749.187911                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          561                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           561                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7858                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7858                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.933365                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.933365                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7853                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7853                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    931335999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    931335999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.932771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.932771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 118596.205145                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 118596.205145                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 152644754000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          8072.027524                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52041256                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            324815                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            160.218143                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  8072.027524                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985355                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985355                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          281                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2345                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         4941                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          482                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52418433                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52418433                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 152644754000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 152644754000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
