
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 14.6 Build EDK_P.68d
# Thu Dec 12 12:31:44 2013
# Target Board:  k7 netfpga board
# Family:    kintex7
# Device:    xc7k325t
# Package:   ffg900
# Speed Grade:  -3
# ##############################################################################
 PARAMETER VERSION = 2.1.0


# System Clock & Reset
 PORT CLK_100MHz = CLK_100MHz, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 PORT RESET = RESET, DIR = I, SIGIS = RST, RST_POLARITY = 0
 PORT RS232_Uart_1_sout = RS232_Uart_1_sout, DIR = O
 PORT RS232_Uart_1_sin = RS232_Uart_1_sin, DIR = I
# 100Mhz ethernet
 PORT mii_to_rmii_0_Phy2Rmii_crs_dv_pin = mii_to_rmii_0_Phy2Rmii_crs_dv, DIR = I
 PORT mii_to_rmii_0_Phy2Rmii_rx_er_pin = mii_to_rmii_0_Phy2Rmii_rx_er, DIR = I
 PORT mii_to_rmii_0_Phy2Rmii_rxd_pin = mii_to_rmii_0_Phy2Rmii_rxd, DIR = I, VEC = [1:0]
 PORT mii_to_rmii_0_Rmii2Phy_txd_pin = mii_to_rmii_0_Rmii2Phy_txd, DIR = O, VEC = [1:0]
 PORT mii_to_rmii_0_Rmii2Phy_tx_en_pin = mii_to_rmii_0_Rmii2Phy_tx_en, DIR = O
 PORT xps_ethernetlite_0_50_O_pin = clk_50_0000MHzPLLE0, DIR = O, SIGIS = CLK
 PORT xps_ethernetlite_0_50_I_pin = clk_50_0000MHz, DIR = I, SIGIS = CLK
 PORT xps_ethernetlite_0_PHY_rst_n_pin = xps_ethernetlite_0_PHY_rst_n, DIR = O
# PORT xps_ethernetlite_0_PHY_MDC_pin = xps_ethernetlite_0_PHY_MDC, DIR = O
# PORT xps_ethernetlite_0_PHY_MDIO_pin = xps_ethernetlite_0_PHY_MDIO, DIR = IO
 PORT xps_ethernetlite_0_PWRDOWN_pin = net_vcc, DIR = O
# DDR3
 PORT c0_ddr3_reset_n = ddr_memory_ddr3_rst, DIR = O
 PORT c0_ddr3_we_n = ddr_memory_we_n, DIR = O
 PORT c0_ddr3_ras_n = ddr_memory_ras_n, DIR = O
 PORT c0_ddr3_odt = ddr_memory_odt, DIR = O
 PORT c0_ddr3_dqs_n = c0_ddr3_dqs_n, DIR = IO, VEC = [7:0]
 PORT c0_ddr3_dqs_p = c0_ddr3_dqs_p, DIR = IO, VEC = [7:0]
 PORT c0_ddr3_dq = c0_ddr3_dq, DIR = IO, VEC = [63:0]
 PORT c0_ddr3_dm = ddr_memory_dm, DIR = O, VEC = [7:0]
 PORT c0_ddr3_cs_n = ddr_memory_cs_n, DIR = O
 PORT c0_ddr3_clk_n = ddr_memory_clk_n, DIR = O, SIGIS = CLK
 PORT c0_ddr3_clk_p = ddr_memory_clk, DIR = O, SIGIS = CLK
 PORT c0_ddr3_cke = ddr_memory_cke, DIR = O
 PORT c0_ddr3_cas_n = ddr_memory_cas_n, DIR = O
 PORT c0_ddr3_ba = ddr_memory_ba, DIR = O, VEC = [2:0]
 PORT c0_ddr3_addr = ddr_memory_addr, DIR = O, VEC = [15:0]
# PCI Express
 PORT PCI_Express_pci_exp_txp = PCI_Express_pci_exp_txp, DIR = O, VEC = [7:0]
 PORT PCI_Express_pci_exp_txn = PCI_Express_pci_exp_txn, DIR = O, VEC = [7:0]
 PORT PCI_Express_pci_exp_rxp = PCI_Express_pci_exp_rxp, DIR = I, VEC = [7:0]
 PORT PCI_Express_pci_exp_rxn = PCI_Express_pci_exp_rxn, DIR = I, VEC = [7:0]
 PORT PCIe_Diff_Clk_P = PCIe_Diff_Clk_P, DIR = I, CLK_FREQ = 100000000
 PORT PCIe_Diff_Clk_N = PCIe_Diff_Clk_N, DIR = I, CLK_FREQ = 100000000
 PORT PCIe_perstn = PCIe_perstn, DIR = I, SIGIS = RST
# Flash
 PORT Linear_Flash_we_n = Linear_Flash_we_n, DIR = O
 PORT Linear_Flash_oe_n = Linear_Flash_oe_n, DIR = O
 PORT Linear_Flash_data = Linear_Flash_data, DIR = IO, VEC = [0:15]
 PORT Linear_Flash_ce_n = Linear_Flash_ce_n, DIR = O
 PORT Linear_Flash_adv_ldn = Linear_Flash_adv_ldn, DIR = O
 PORT Linear_Flash_address = Linear_Flash_address, DIR = O, VEC = [0:25]
 PORT IIC_DDR3_SDA = IIC_DDR3_SDA, DIR = IO
 PORT IIC_DDR3_SCL = IIC_DDR3_SCL, DIR = IO


BEGIN util_vector_logic
 PARAMETER INSTANCE = util_and_logic_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_SIZE = 1
 PORT OP1 = PCIe_MMCM_Lock
 PORT OP2 = clk_gen_locked
 PORT RES = proc_sys_reset_0_Dcm_locked
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER C_AUX_RESET_HIGH = 0
 PORT MB_Debug_Sys_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT Dcm_locked = proc_sys_reset_0_Dcm_locked
 PORT MB_Reset = proc_sys_reset_0_MB_Reset
 PORT Slowest_sync_clk = clk_100_0000MHzPLLE0
 PORT Interconnect_aresetn = proc_sys_reset_0_Interconnect_aresetn
 PORT Ext_Reset_In = RESET
 PORT BUS_STRUCT_RESET = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT Aux_Reset_In = PCIe_perstn
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_ilmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHzPLLE0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_i_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00001fff
 BUS_INTERFACE SLMB = microblaze_0_ilmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_dlmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHzPLLE0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_d_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00001fff
 BUS_INTERFACE SLMB = microblaze_0_dlmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN bram_block
 PARAMETER INSTANCE = microblaze_0_bram_block
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
 BUS_INTERFACE PORTB = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER HW_VER = 8.50.b
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_USE_FPU = 0
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_ICACHE_BASEADDR = 0xc0000000
 PARAMETER C_ICACHE_HIGHADDR = 0xc7ffffff
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_CACHE_BYTE_SIZE = 8192
 PARAMETER C_ICACHE_ALWAYS_USED = 1
 PARAMETER C_DCACHE_BASEADDR = 0xc0000000
 PARAMETER C_DCACHE_HIGHADDR = 0xc7ffffff
 PARAMETER C_USE_DCACHE = 1
 PARAMETER C_DCACHE_BYTE_SIZE = 8192
 PARAMETER C_DCACHE_ALWAYS_USED = 1
 BUS_INTERFACE ILMB = microblaze_0_ilmb
 BUS_INTERFACE DLMB = microblaze_0_dlmb
 BUS_INTERFACE M_AXI_DP = axi4lite_0
 BUS_INTERFACE M_AXI_IP = axi4lite_0
 BUS_INTERFACE M_AXI_DC = axi4_0
 BUS_INTERFACE M_AXI_IC = axi4_0
 BUS_INTERFACE DEBUG = microblaze_0_debug
 PORT MB_RESET = proc_sys_reset_0_MB_Reset
 PORT CLK = clk_100_0000MHzPLLE0
END

BEGIN mdm
 PARAMETER INSTANCE = debug_module
 PARAMETER HW_VER = 2.10.a
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_UART = 1
 PARAMETER C_BASEADDR = 0x41400000
 PARAMETER C_HIGHADDR = 0x4140ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_debug
 PORT Debug_SYS_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT S_AXI_ACLK = clk_100_0000MHzPLLE0
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_CLKIN_FREQ = 100000000
 PARAMETER C_CLKOUT0_FREQ = 400000000
 PARAMETER C_CLKOUT0_PHASE = 337.5
 PARAMETER C_CLKOUT0_GROUP = PLLE0
 PARAMETER C_CLKOUT0_BUF = FALSE
 PARAMETER C_CLKOUT1_FREQ = 400000000
 PARAMETER C_CLKOUT1_GROUP = PLLE0
 PARAMETER C_CLKOUT1_BUF = FALSE
 PARAMETER C_CLKOUT2_FREQ = 25000000
 PARAMETER C_CLKOUT2_PHASE = 9.84375
 PARAMETER C_CLKOUT2_DUTY_CYCLE = 0.0625
 PARAMETER C_CLKOUT2_GROUP = PLLE0
 PARAMETER C_CLKOUT2_BUF = FALSE
 PARAMETER C_CLKOUT3_FREQ = 100000000
 PARAMETER C_CLKOUT3_GROUP = PLLE0
 PARAMETER C_CLKOUT4_FREQ = 200000000
 PARAMETER C_CLKOUT4_GROUP = PLLE0
 PARAMETER C_CLKOUT5_FREQ = 50000000
 PARAMETER C_CLKOUT5_GROUP = PLLE0
 PARAMETER C_EXT_RESET_HIGH = 0
 PORT LOCKED = clk_gen_locked
 PORT CLKOUT3 = clk_100_0000MHzPLLE0
 PORT RST = RESET
 PORT CLKOUT2 = clk_25_0000MHz9.84375PLLE0_nobuf
 PORT CLKOUT1 = clk_400_0000MHzPLLE0_nobuf
 PORT CLKOUT0 = clk_400_0000MHz337.5PLLE0_nobuf
 PORT CLKOUT4 = clk_200_0000MHzPLLE0
 PORT CLKOUT5 = clk_50_0000MHzPLLE0
 PORT CLKIN = CLK_100MHz
END

BEGIN axi_cdma
 PARAMETER INSTANCE = axi_cdma_0
 PARAMETER HW_VER = 3.04.a
 PARAMETER C_READ_ADDR_PIPE_DEPTH = 9
 PARAMETER C_INCLUDE_SF = 1
 PARAMETER C_INCLUDE_SG = 0
 PARAMETER C_WRITE_ADDR_PIPE_DEPTH = 5
 PARAMETER C_AXI_LITE_IS_ASYNC = 1
 PARAMETER C_M_AXI_MAX_BURST_LEN = 64
 PARAMETER C_M_AXI_DATA_WIDTH = 64
 PARAMETER C_BASEADDR = 0x7e200000
 PARAMETER C_HIGHADDR = 0x7e20ffff
 BUS_INTERFACE S_AXI_LITE = axi4lite_0
 BUS_INTERFACE M_AXI = axi4_0
 PORT s_axi_lite_aclk = clk_100_0000MHzPLLE0
 PORT m_axi_aclk = clk_100_0000MHzPLLE0
END

BEGIN axi2axi_connector
 PARAMETER INSTANCE = axi4lite_0_to_axi4_0_connector
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_S_AXI_NUM_ADDR_RANGES = 2
 PARAMETER C_S_AXI_RNG00_BASEADDR = 0x72e00000
 PARAMETER C_S_AXI_RNG00_HIGHADDR = 0x72e0ffff
 PARAMETER C_S_AXI_RNG01_BASEADDR = 0xc0000000
 PARAMETER C_S_AXI_RNG01_HIGHADDR = 0xc7ffffff
 BUS_INTERFACE M_AXI = axi4_0
 BUS_INTERFACE S_AXI = axi4lite_0
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
 PORT INTERCONNECT_ACLK = clk_100_0000MHzPLLE0
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4_0
 PARAMETER HW_VER = 1.06.a
 PORT interconnect_aclk = clk_100_0000MHzPLLE0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
END

BEGIN axi_uartlite
 PARAMETER INSTANCE = RS232_Uart_1
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BAUDRATE = 9600
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_ODD_PARITY = 1
 PARAMETER C_BASEADDR = 0x40600000
 PARAMETER C_HIGHADDR = 0x4060ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLLE0
 PORT TX = RS232_Uart_1_sout
 PORT RX = RS232_Uart_1_sin
END

BEGIN util_ds_buf
 PARAMETER INSTANCE = PCIe_Diff_Clk_I
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_BUF_TYPE = IBUFDSGTE
 PORT IBUF_DS_P = PCIe_Diff_Clk_P
 PORT IBUF_DS_N = PCIe_Diff_Clk_N
 PORT IBUF_OUT = PCIe_Diff_Clk
END

BEGIN axi_pcie
 PARAMETER INSTANCE = PCI_Express
 PARAMETER HW_VER = 1.08.a
 PARAMETER C_S_AXI_ID_WIDTH = 4
 PARAMETER C_S_AXI_DATA_WIDTH = 128
 PARAMETER C_M_AXI_DATA_WIDTH = 128
 PARAMETER C_NO_OF_LANES = 8
 PARAMETER C_MAX_LINK_SPEED = 0
 PARAMETER C_DEVICE_ID = 0x0505
 PARAMETER C_VENDOR_ID = 0x10EE
 PARAMETER C_CLASS_CODE = 0x058000
 PARAMETER C_REV_ID = 0x1
 PARAMETER C_REF_CLK_FREQ = 0
 PARAMETER C_PCIE_CAP_SLOT_IMPLEMENTED = 0
 PARAMETER C_INTERRUPT_PIN = 1
 PARAMETER C_COMP_TIMEOUT = 1
 PARAMETER C_INCLUDE_RC = 0
 PARAMETER C_S_AXI_SUPPORTS_NARROW_BURST = 1
 PARAMETER C_INCLUDE_BAROFFSET_REG = 0
 PARAMETER C_AXIBAR_NUM = 1
 PARAMETER C_AXIBAR2PCIEBAR_0 = 0x00000000
 PARAMETER C_AXIBAR_AS_0 = 0
 PARAMETER C_PCIEBAR_AS = 0
 PARAMETER C_AXIBAR_0 = 0xffffffff
 PARAMETER C_AXIBAR_HIGHADDR_0 = 0x00000000
 PARAMETER C_PCIEBAR_NUM = 1
 PARAMETER C_PCIEBAR_LEN_0 = 16
 PARAMETER C_PCIEBAR2AXIBAR_0 = 0xc4000000
 PARAMETER C_S_AXI_CTL_ACLK_FREQ_HZ = 100000000
 PARAMETER C_AXI_ACLK_FREQ_HZ = 100000000
 PARAMETER C_FAMILY = kintex7
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = axi_cdma_0.M_AXI & axi4lite_0_to_axi4_0_connector.M_AXI
 PARAMETER C_BASEADDR = 0x72e20000
 PARAMETER C_HIGHADDR = 0x72e2ffff
 PARAMETER C_PCIE_USE_MODE = 3.0
 BUS_INTERFACE S_AXI_CTL = axi4lite_0
 BUS_INTERFACE M_AXI = axi4_0
 BUS_INTERFACE S_AXI = axi4_0
 PORT pci_exp_txp = PCI_Express_pci_exp_txp
 PORT pci_exp_txn = PCI_Express_pci_exp_txn
 PORT pci_exp_rxp = PCI_Express_pci_exp_rxp
 PORT pci_exp_rxn = PCI_Express_pci_exp_rxn
 PORT axi_ctl_aclk = axi_ctl_aclk_out
 PORT axi_aclk = axi_aclk_out
 PORT axi_aclk_out = axi_aclk_out
 PORT axi_ctl_aclk_out = axi_ctl_aclk_out
 PORT REFCLK = PCIe_Diff_Clk
 PORT mmcm_lock = PCIe_MMCM_Lock
END

BEGIN axi_emc
 PARAMETER INSTANCE = Linear_Flash
 PARAMETER HW_VER = 1.03.b
 PARAMETER C_NUM_BANKS_MEM = 1
 PARAMETER C_MEM0_WIDTH = 16
 PARAMETER C_INCLUDE_DATAWIDTH_MATCHING_0 = 1
 PARAMETER C_MEM0_TYPE = 2
 PARAMETER C_TCEDV_PS_MEM_0 = 130000
 PARAMETER C_TAVDV_PS_MEM_0 = 130000
 PARAMETER C_THZCE_PS_MEM_0 = 7000
 PARAMETER C_TWC_PS_MEM_0 = 80000
 PARAMETER C_TWP_PS_MEM_0 = 80000
 PARAMETER C_TLZWE_PS_MEM_0 = 50000
 PARAMETER C_MAX_MEM_WIDTH = 16
 PARAMETER C_S_AXI_MEM0_BASEADDR = 0x48000000
 PARAMETER C_S_AXI_MEM0_HIGHADDR = 0x4fffffff
 BUS_INTERFACE S_AXI_MEM = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLLE0
 PORT RdClk = clk_100_0000MHzPLLE0
 PORT Mem_WEN = Linear_Flash_we_n
 PORT Mem_OEN = Linear_Flash_oe_n
 PORT Mem_DQ = Linear_Flash_data
 PORT Mem_CEN = Linear_Flash_ce_n
 PORT Mem_ADV_LDN = Linear_Flash_adv_ldn
 PORT Mem_A = 0b00000 & Linear_Flash_address & 0b0
END

BEGIN axi_iic
 PARAMETER INSTANCE = IIC_DDR3
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_IIC_FREQ = 100000
 PARAMETER C_TEN_BIT_ADR = 0
 PARAMETER C_BASEADDR = 0x40810000
 PARAMETER C_HIGHADDR = 0x4081ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLLE0
 PORT Sda = IIC_DDR3_SDA
 PORT Scl = IIC_DDR3_SCL
END

BEGIN mii_to_rmii
 PARAMETER INSTANCE = mii_to_rmii_0
 PARAMETER HW_VER = 1.01.a
 PORT Rmii2Phy_txd = mii_to_rmii_0_Rmii2Phy_txd
 PORT Rmii2Phy_tx_en = mii_to_rmii_0_Rmii2Phy_tx_en
 PORT Phy2Rmii_crs_dv = mii_to_rmii_0_Phy2Rmii_crs_dv
 PORT Phy2Rmii_rx_er = mii_to_rmii_0_Phy2Rmii_rx_er
 PORT Phy2Rmii_rxd = mii_to_rmii_0_Phy2Rmii_rxd
 PORT Rst_n = xps_ethernetlite_0_PHY_rst_n
 PORT Ref_Clk = clk_50_0000MHz
 PORT Mac2Rmii_tx_en = mii_to_rmii_0_Mac2Rmii_tx_en
 PORT Mac2Rmii_txd = mii_to_rmii_0_Mac2Rmii_txd
 PORT Rmii2Mac_tx_clk = mii_to_rmii_0_Rmii2Mac_tx_clk
 PORT Rmii2Mac_rx_clk = mii_to_rmii_0_Rmii2Mac_rx_clk
 PORT Rmii2Mac_col = mii_to_rmii_0_Rmii2Mac_col
 PORT Rmii2Mac_crs = mii_to_rmii_0_Rmii2Mac_crs
 PORT Rmii2Mac_rx_dv = mii_to_rmii_0_Rmii2Mac_rx_dv
 PORT Rmii2Mac_rx_er = mii_to_rmii_0_Rmii2Mac_rx_er
 PORT Rmii2Mac_rxd = mii_to_rmii_0_Rmii2Mac_rxd
END

BEGIN axi_ethernetlite
 PARAMETER INSTANCE = Ethernet_Lite
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_BASEADDR = 0x40e00000
 PARAMETER C_HIGHADDR = 0x40e0ffff
# PARAMETER C_DUPLEX = 1
# PARAMETER C_RX_PING_PONG = 1
# PARAMETER C_TX_PING_PONG = 1
 PARAMETER C_INCLUDE_MDIO = 0
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLLE0
# PORT PHY_MDIO = Ethernet_Lite_MDIO
# PORT PHY_MDC = Ethernet_Lite_MDC
 PORT PHY_rst_n = xps_ethernetlite_0_PHY_rst_n
 PORT PHY_tx_clk = mii_to_rmii_0_Rmii2Mac_tx_clk
 PORT PHY_rx_clk = mii_to_rmii_0_Rmii2Mac_rx_clk
 PORT PHY_crs = mii_to_rmii_0_Rmii2Mac_crs
 PORT PHY_dv = mii_to_rmii_0_Rmii2Mac_rx_dv
 PORT PHY_col = mii_to_rmii_0_Rmii2Mac_col
 PORT PHY_rx_data = mii_to_rmii_0_Rmii2Mac_rxd
 PORT PHY_rx_er = mii_to_rmii_0_Rmii2Mac_rx_er
 PORT PHY_tx_en = mii_to_rmii_0_Mac2Rmii_tx_en
 PORT PHY_tx_data = mii_to_rmii_0_Mac2Rmii_txd
END

BEGIN axi_7series_ddrx
 PARAMETER INSTANCE = DDR3_SDRAM
 PARAMETER HW_VER = 1.08.a
 PARAMETER C_MEM_PARTNO = CUSTOM
 PARAMETER C_INTERCONNECT_S_AXI_AR_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_AW_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_R_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_W_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_B_REGISTER = 8
 PARAMETER C_DM_WIDTH = 8
 PARAMETER C_DQS_WIDTH = 8
 PARAMETER C_DQ_WIDTH = 64
 PARAMETER C_ROW_WIDTH = 15
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = microblaze_0.M_AXI_DC & microblaze_0.M_AXI_IC & PCI_Express.M_AXI & axi_cdma_0.M_AXI
 PARAMETER C_S_AXI_SUPPORTS_NARROW_BURST = 1
 PARAMETER C_MEM_BASEPARTNO = MT8JTF12864HZ-1G6
 PARAMETER C_S_AXI_BASEADDR = 0xc0000000
 PARAMETER C_S_AXI_HIGHADDR = 0xc7ffffff
 BUS_INTERFACE S_AXI = axi4_0
 PORT clk = clk_100_0000MHzPLLE0
 PORT ddr_we_n = ddr_memory_we_n
 PORT ddr_ras_n = ddr_memory_ras_n
 PORT ddr_odt = ddr_memory_odt
 PORT ddr_dqs_n = c0_ddr3_dqs_n
 PORT ddr_dqs_p = c0_ddr3_dqs_p
 PORT ddr_dq = c0_ddr3_dq
 PORT ddr_dm = ddr_memory_dm
 PORT ddr_reset_n = ddr_memory_ddr3_rst
 PORT ddr_cs_n = ddr_memory_cs_n
 PORT ddr_ck_n = ddr_memory_clk_n
 PORT ddr_ck_p = ddr_memory_clk
 PORT ddr_cke = ddr_memory_cke
 PORT ddr_cas_n = ddr_memory_cas_n
 PORT ddr_ba = ddr_memory_ba
 PORT ddr_addr = ddr_memory_addr
 PORT sync_pulse = clk_25_0000MHz9.84375PLLE0_nobuf
 PORT mem_refclk = clk_400_0000MHzPLLE0_nobuf
 PORT freq_refclk = clk_400_0000MHz337.5PLLE0_nobuf
 PORT clk_ref = clk_200_0000MHzPLLE0
 PORT pll_lock = proc_sys_reset_0_Dcm_locked
END

