<?xml version="1.0"?>
<doc>
    <assembly>
        <name>SystemFirmware</name>
    </assembly>
    <members>
        <member name="T:AlphaOmega.Debug.Firmware">
            <summary>Base Firmware facade</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Firmware.TableType">
            <summary>Identifier of the firmware table provider</summary>
        </member>
        <member name="M:AlphaOmega.Debug.Firmware.#ctor(AlphaOmega.Debug.Native.Methods.FirmwareTableType)">
            <summary>Crate instanceOf base firmware table type with required data</summary>
            <param name="tableType">Required firmware table</param>
        </member>
        <member name="M:AlphaOmega.Debug.Firmware.EnumFirmwareTables">
            <summary>Loads all firmware tables from Win32 API</summary>
            <exception cref="T:System.ComponentModel.Win32Exception">Failed to retrieve firmware information</exception>
            <returns>ID's of known firmware tables</returns>
        </member>
        <member name="M:AlphaOmega.Debug.Firmware.GetSystemFirmwareTable(System.UInt32)">
            <summary>Gets all data from firmware table by ID</summary>
            <param name="firmwareTableID">Firmware table ID</param>
            <returns>Payload</returns>
        </member>
        <member name="T:AlphaOmega.Debug.FirmwareAcpi">
            <summary>ACPI facade</summary>
        </member>
        <member name="P:AlphaOmega.Debug.FirmwareAcpi.Header">
            <summary>ACPI header</summary>
        </member>
        <member name="T:AlphaOmega.Debug.FirmwareFirm">
            <summary>Firmware storage</summary>
        </member>
        <member name="T:AlphaOmega.Debug.FirmwareSmBios">
            <summary>SMBIOS facade</summary>
        </member>
        <member name="P:AlphaOmega.Debug.FirmwareSmBios.Header">
            <summary>SMBIOS header</summary>
        </member>
        <member name="P:AlphaOmega.Debug.FirmwareSmBios.Types">
            <summary>Array of all loaded SMBIOS Types</summary>
        </member>
        <member name="M:AlphaOmega.Debug.FirmwareSmBios.GetType``1">
            <summary>Gets specified type from parsed SMBIOS memory</summary>
            <typeparam name="T">SMBIOS type facade</typeparam>
            <returns>First found type</returns>
        </member>
        <member name="M:AlphaOmega.Debug.FirmwareSmBios.GetTypes``1">
            <summary>Get all specified types from parsed SMBIOS memory</summary>
            <typeparam name="T">SMBIOS type facade</typeparam>
            <returns>All found types</returns>
        </member>
        <member name="T:AlphaOmega.Debug.FirmwareT`1">
            <summary>Base firmware typed facade</summary>
            <typeparam name="T">Type of required firmware</typeparam>
        </member>
        <member name="M:AlphaOmega.Debug.FirmwareT`1.#ctor(System.Byte[])">
            <summary>Creates instance of base firmware with previously collected data</summary>
            <param name="data">Full payload with all tables</param>
            <exception cref="T:System.ArgumentNullException"><paramref name="data"/> is empty or null</exception>
            <exception cref="T:System.InvalidOperationException">Invalid signature or invalid type</exception>
        </member>
        <member name="M:AlphaOmega.Debug.FirmwareT`1.#ctor">
            <summary>Creates instance of base firmware typed facade</summary>
        </member>
        <member name="M:AlphaOmega.Debug.FirmwareT`1.Save">
            <summary>Save loaded data to Byte[] for future examination</summary>
            <returns>Byte[] with custom header</returns>
        </member>
        <member name="M:AlphaOmega.Debug.FirmwareT`1.EnumFirmwareTables">
            <summary>Loads all firmware tables from Win32 API or loads from local storage</summary>
            <returns>ID's of known firmware tables</returns>
        </member>
        <member name="M:AlphaOmega.Debug.FirmwareT`1.GetSystemFirmwareTable(System.UInt32)">
            <summary>Gets all data from Win32 API or from local storage table by ID</summary>
            <param name="firmwareTableID">Firmware table ID</param>
            <returns>Payload</returns>
        </member>
        <member name="M:AlphaOmega.Debug.FirmwareT`1.GetData">
            <summary>Load firmware data from memory or from Win32 API function(s)</summary>
            <returns>Firmware tables</returns>
        </member>
        <member name="T:AlphaOmega.Debug.FirmwareTable">
            <summary>Base firmware information storage</summary>
        </member>
        <member name="P:AlphaOmega.Debug.FirmwareTable.TableId">
            <summary>ID of firmware table</summary>
        </member>
        <member name="P:AlphaOmega.Debug.FirmwareTable.Data">
            <summary>Payload</summary>
        </member>
        <member name="M:AlphaOmega.Debug.FirmwareTable.#ctor">
            <summary>Creates instance of base firmware information</summary>
        </member>
        <member name="M:AlphaOmega.Debug.FirmwareTable.#ctor(System.UInt32,System.Byte[])">
            <summary>Creates instance of base firmware information with external data</summary>
            <param name="tableId">ID of firmware table</param>
            <param name="data">Payload</param>
            <exception cref="T:System.ArgumentNullException"><paramref name="data"/> is null or empty</exception>
        </member>
        <member name="T:AlphaOmega.Debug.Native.Acpi">
            <summary>Known ACPI structures</summary>
            <example>
            https://www.intel.com/content/www/us/en/developer/topic-technology/open/acpica/overview.html
            https://uefi.org/specs/ACPI/6.4/05_ACPI_Software_Programming_Model/ACPI_Software_Programming_Model.html
            </example>
        </member>
        <member name="T:AlphaOmega.Debug.Native.Acpi.Table">
            <summary>Known ACPI headers</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.APIC">
            <summary>Multiple APIC Description Table (MADT)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.BERT">
            <summary>Boot Error Record Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.BGRT">
            <summary>Boot Graphics Resource Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.CPEP">
            <summary>Corrected Platform Error Polling Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.DSDT">
            <summary>Differentiated System Description Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.ECDT">
            <summary>Embedded Controller Boot Resources Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.EINJ">
            <summary>Error Injection Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.ERST">
            <summary>Error Record Serialization Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.FACP">
            <summary>Fixed ACPI Description Table (FADT)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.FACS">
            <summary>Firmware ACPI Control Structure</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.FPDT">
            <summary>Firmware Performance Data Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.GTDT">
            <summary>Generic Timer Description Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.HEST">
            <summary>Hardware Error Source Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.MSCT">
            <summary>Maximum System Characteristics Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.MPST">
            <summary>Memory Power StateTable</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.NFIT">
            <summary>NVDIMM Firmware Interface Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.PCCT">
            <summary>Platform Communications Channel Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.PHAT">
            <summary>Platform Health Assessment Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.PMTT">
            <summary>Platform Memory Topology Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.PSDT">
            <summary>Persistent System Description Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.RASF">
            <summary>ACPI RAS Feature Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.RSDT">
            <summary>Root System Description Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.SBST">
            <summary>Smart Battery Specification Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.SDEV">
            <summary>Secure DEVices Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.SLIT">
            <summary>System Locality Distance Information Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.SRAT">
            <summary>System Resource Affinity Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.SSDT">
            <summary>Secondary System Description Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.XSDT">
            <summary>Extended System Description Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.AEST">
            <summary>Arm Error Source Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.BDAT">
            <summary>BIOS Data ACPI Table – exposing platform margining data</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.BOOT">
            <summary>Reserved Signature</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.CDIT">
            <summary>Component Distance Information Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.CEDT">
            <summary>CXL Early Discovery Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.CRAT">
            <summary>Component Resource Attribute Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.CSRT">
            <summary>Core System Resource Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.DBGP">
            <summary>Debug Port Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.DMAR">
            <summary>DMA Remapping Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.DRTM">
            <summary>Dynamic Root of Trust for Measurement Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.ETDT">
            <summary>Event Timer Description Table (Obsolete)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.HPET">
            <summary>IA-PC High Precision Event Timer Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.IBFT">
            <summary>iSCSI Boot Firmware Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.IORT">
            <summary>I/O Remapping Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.IVRS">
            <summary>I/O Virtualization Reporting Structure</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.LPIT">
            <summary>Low Power Idle Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.MCFG">
            <summary>PCI Express Memory-mapped Configuration Space base address description table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.MCHI">
            <summary>Management Controller Host Interface table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.MPAM">
            <summary>Memory Partitioning And Monitoring</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.MSDM">
            <summary>Microsoft Data Management Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.PRMT">
            <summary>Platform Runtime Mechanism Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.RGRT">
            <summary>Regulatory Graphics Resource Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.SDEI">
            <summary>Software Delegated Exceptions Interface</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.SLIC">
            <summary>Microsoft Software Licensing table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.SPCR">
            <summary>Microsoft Serial Port Console Redirection table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.SPMI">
            <summary>Server Platform Management Interface table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.STAO">
            <summary>_STA Override table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.SVKL">
            <summary>Storage Volume Key Data table in the Intel Trusted Domain Extensions</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.TCPA">
            <summary>Trusted Computing Platform Alliance Capabilities Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.TPM2">
            <summary>Trusted Platform Module 2 Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.UEFI">
            <summary>Unified Extensible Firmware Interface Specification</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.WAET">
            <summary>Windows ACPI Emulated Devices Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.WDAT">
            <summary>Watch Dog Action Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.WDRT">
            <summary>Watchdog Resource Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.WPBT">
            <summary>Windows Platform Binary Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.WSMT">
            <summary>Windows Security Mitigations Table</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.XENV">
            <summary>Xen Project</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.RTMA">
            <summary>Banana banana banana</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.OEML">
            <summary>Banana banana banana</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Table.NHLT">
            <summary>Table for Audio</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.Acpi.Header">
            <summary>ACPI header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Header.Signature">
            <summary>All the ACPI tables have a 4 byte Signature field (except the RSDP which has an 8 byte one)</summary>
            <remarks>Using the signature, you can determine what table are you working with</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Header.Length">
            <summary>Total size of the table, inclusive of the header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Header.Revision">
            <summary>Revision</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Header.Checksum">
            <summary>A 8-bit checksum field of the whole table, inclusive of the header</summary>
            <remarks>
            All bytes of the table summed must be equal to 0 (mod 0x100).
            You should always do a checksum of the table before using it, even if you found the table linked by other tables
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Header._OemId">
            <summary>ASCII OEM identification</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Header._OemTableId">
            <summary>ASCII OEM table identification</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Header.OemRevision">
            <summary>OEM Revision</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Header.CreatorRevision">
            <summary>Creator Revision</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Native.Acpi.Header.SignatureStr">
            <summary>All the ACPI tables have a 4 byte Signature field (except the RSDP which has an 8 byte one)</summary>
            <remarks>Using the signature, you can determine what table are you working with</remarks>
        </member>
        <member name="P:AlphaOmega.Debug.Native.Acpi.Header.OemId">
            <summary>OEM Id</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Native.Acpi.Header.OemTableId">
            <summary>OEM table Id</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Native.Acpi.Header.CreatorId">
            <summary>Creator Id</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.Acpi.Lpit">
            <summary>
            LPI state descriptor provides OSPM with additional characteristics including entry trigger, residency and latency requirements and associated residency counter descriptor.
            If multiple LPI states exist, the more shallow LPI states are expected to have smaller residency and latency requirements(and higher power).
            If multiple LPI states are defined, they must be ordered from shallowest to deepest with a zero-based monotonically increasing value(0..n)
            Unique ID.Multiple LPI state descriptors may exist for a single Unique ID, but only one may be enabled (as indicated in Flags) per Unique ID.
            </summary>
            <example>https://uefi.org/sites/default/files/resources/Intel_ACPI_Low_Power_S0_Idle.pdf</example>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Lpit.Type">
            <summary>LPI State Descriptor Type 0</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Lpit.Length">
            <summary>Length of LPI State Descriptor Structure</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Lpit.UniqueID">
            <summary>Unique LPI state identifier: zero based, monotonically increasing identifier</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Lpit.Reserved">
            <summary>Must be zero</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Lpit.Flags">
            <summary>See Flags descriptor in Table 4</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Lpit.EntryTrigger">
            <summary>The LPI entry trigger, matching an existing _CST.Register object, represented as a Generic Address Structure.</summary>
            <remarks>All processors must request this state or deeper to trigger</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Lpit.Residency">
            <summary>Minimum residency or “break-even” in microseconds(uS)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Lpit.Latency">
            <summary>Worst case exit latency in microseconds uS</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Lpit.ResidencyCounter">
            <summary>
            [optional] Residency counter, represented as a Generic Address Structure.
            If not present, Flags[1] bit should be set.
            </summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Lpit.ResidencyCounterFrequency">
            <summary>
            Residency counter frequency in cycles per second.
            A value of 0 indicates that counter runs at TSC frequency.
            Valid only if Residency Counter is present.
            </summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.Acpi.Fadt">
            <summary>FADT - Fixed ACPI Description Table (Signature "FACP") (Version=4)</summary>
            <remarks>Even if the pointer was found in another ACPI valid structure, you should anyway do the checksum to check that the table is valid.</remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.Acpi.Fadt.acpi_generic_address">
            <summary>GAS - Generic Address Structure (ACPI 2.0+)</summary>
            <remarks>
            Note: Since this structure is used in the ACPI tables, it is byte aligned.
            If misaligned access is not supported by the hardware, accesses to the
            64-bit Address field must be performed with care.
            </remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.Acpi.Fadt.acpi_generic_address.AccessSizeType">
            <summary>Defines how many bytes at once you can read/write</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.acpi_generic_address.AccessSizeType.Undefined">
            <summary>Undefined</summary>
            <remarks>legacy reasons</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.acpi_generic_address.AccessSizeType.ByteAccess">
            <summary>Byte access</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.acpi_generic_address.AccessSizeType.Access16bit">
            <summary>16-bit (word) access</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.acpi_generic_address.AccessSizeType.Access32bit">
            <summary>32-bit (dword) access</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.acpi_generic_address.AccessSizeType.Access64bit">
            <summary>64-bit (qword) access</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.Acpi.Fadt.acpi_generic_address.AddressSpaceType">
            <summary>Address space where struct or register exists</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.acpi_generic_address.AddressSpaceType.SystemMemory">
            <summary>System Memory</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.acpi_generic_address.AddressSpaceType.SystemIO">
            <summary>System I/O</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.acpi_generic_address.AddressSpaceType.PCIConfigurationSpace">
            <summary>PCI Configuration Space </summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.acpi_generic_address.AddressSpaceType.EmbeddedController">
            <summary>Embedded Controller</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.acpi_generic_address.AddressSpaceType.SystemManagementBus">
            <summary>System Management Bus</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.acpi_generic_address.AddressSpaceType.SystemCMOS">
            <summary>System CMOS</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.acpi_generic_address.AddressSpaceType.PCIDeviceBARTarget">
            <summary>PCI Device BAR Target</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.acpi_generic_address.AddressSpaceType.IntelligentPlatformManagementInfrastructure">
            <summary>Intelligent Platform Management Infrastructure</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.acpi_generic_address.AddressSpaceType.GeneralPurposeIO">
            <summary>General Purpose I/O</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.acpi_generic_address.AddressSpaceType.GenericSerialBus">
            <summary>Generic Serial Bus</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.acpi_generic_address.AddressSpaceType.PlatformCommunicationChannel">
            <summary>Platform Communication Channel</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.acpi_generic_address.AddressSpace">
            <summary>Address space where struct or register exists</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.acpi_generic_address.BitWidth">
            <summary>Size in bits of given register</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.acpi_generic_address.BitOffset">
            <summary>Bit offset within the register</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.acpi_generic_address.AccessSize">
            <summary>Defines how many bytes at once you can read/write (ACPI 3.0)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.acpi_generic_address.Address">
            <summary>Address is a 64-bit pointer in the defined address space to the data structure</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.Acpi.Fadt.PreferredPowerManagementType">
            <summary>This field contains a value which should address you to a power management profile</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.PreferredPowerManagementType.Unspecified">
            <summary>Unspecified power management profile</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.PreferredPowerManagementType.Desktop">
            <summary>Power management profile for desktop</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.PreferredPowerManagementType.Mobile">
            <summary>Power management profile for mobile</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.PreferredPowerManagementType.Workstation">
            <summary>Power management profile for workstation</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.PreferredPowerManagementType.EnterpriseServer">
            <summary>Power management profile for enterprise server</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.PreferredPowerManagementType.SohoServer">
            <summary>Power management profile for SOHO server</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.PreferredPowerManagementType.AplliancePC">
            <summary>Power management profile for Appliance PC</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.PreferredPowerManagementType.PerformanceServer">
            <summary>Power management profile for performance server</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.PreferredPowerManagementType.Tabled">
            <summary>Power management profile for tablet</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.Acpi.Fadt.BootArchitectureFlags">
            <summary>Masks for FADT Boot Architecture Flags (boot_flags) [Vx]=Introduced in this FADT revision</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.BootArchitectureFlags.LEGACY_DEVICES">
            <summary>[V2] System has LPC or ISA bus devices</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.BootArchitectureFlags._8042">
            <summary>[V3] System has an 8042 controller on port 60/64</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.BootArchitectureFlags.NO_VGA">
            <summary>[V4] It is not safe to probe for VGA hardware</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.BootArchitectureFlags.NO_MSI">
            <summary>[V4] Message Signaled Interrupts (MSI) must not be enabled</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.BootArchitectureFlags.NO_ASPM">
            <summary>[V4] PCIe ASPM control must not be enabled</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.BootArchitectureFlags.NO_CMOS_RTC">
            <summary>[V5] No CMOS real-time clock present</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.Acpi.Fadt.FadtFlags">
            <summary>Masks for FADT flags</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.FadtFlags.WBINVD">
            <summary>[V1] The WBINVD instruction works properly</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.FadtFlags.WBINVD_FLUSH">
            <summary>[V1] WBINVD flushes but does not invalidate caches</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.FadtFlags.C1_SUPPORTED">
            <summary>[V1] All processors support C1 state</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.FadtFlags.C2_MP_SUPPORTED">
            <summary>[V1] C2 state works on MP system</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.FadtFlags.POWER_BUTTON">
            <summary>[V1] Power button is handled as a control method device</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.FadtFlags.SLEEP_BUTTON">
            <summary>[V1] Sleep button is handled as a control method device</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.FadtFlags.FIXED_RTC">
            <summary>[V1] RTC wakeup status is not in fixed register space</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.FadtFlags.S4_RTC_WAKE">
            <summary>[V1] RTC alarm can wake system from S4</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.FadtFlags._32BIT_TIMER">
            <summary>[V1] ACPI timer width is 32-bit (0=24-bit)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.FadtFlags.DOCKING_SUPPORTED">
            <summary>[V1] Docking supported</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.FadtFlags.RESET_REGISTER">
            <summary>[V2] System reset via the FADT RESET_REG supported</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.FadtFlags.SEALED_CASE">
            <summary>[V3] No internal expansion capabilities and case is sealed</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.FadtFlags.HEADLESS">
            <summary>[V3] No local video capabilities or local input devices</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.FadtFlags.SLEEP_TYPE">
            <summary>[V3] Must execute native instruction after writing SLP_TYPx register</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.FadtFlags.PCI_EXPRESS_WAKE">
            <summary>[V4] System supports PCIEXP_WAKE (STS/EN) bits (ACPI 3.0)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.FadtFlags.PLATFORM_CLOCK">
            <summary>[V4] OSPM should use platform-provided timer (ACPI 3.0)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.FadtFlags.S4_RTC_VALID">
            <summary>[V4] Contents of RTC_STS valid after S4 wake (ACPI 3.0)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.FadtFlags.REMOTE_POWER_ON">
            <summary>[V4] System is compatible with remote power on (ACPI 3.0)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.FadtFlags.APIC_CLUSTER">
            <summary>[V4] All local APICs must use cluster model (ACPI 3.0)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.FadtFlags.APIC_PHYSICAL">
            <summary>[V4] All local xAPICs must use physical dest mode (ACPI 3.0)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.FadtFlags.HW_REDUCED">
            <summary>[V5] ACPI hardware is not implemented (ACPI 5.0)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.FadtFlags.LOW_POWER_S0">
            <summary>[V5] S0 power savings are equal or better than S3 (ACPI 5.0)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.FirmwareCtrl">
            <summary>Physical memory address of the FACS, where OSPM and Firmware exchange control information.</summary>
            <remarks>
            Since ACPI 2.0 a new field has been added to the table, <see cref="F:AlphaOmega.Debug.Native.Acpi.Fadt.X_FirmwareControl"/> of type GAS, which is 64-bits wide.
            Only one of the two fields is used, the other contains 0.
            According to the Specs, the <see cref="F:AlphaOmega.Debug.Native.Acpi.Fadt.X_FirmwareControl"/> is used only when the FACS is placed above the 4th GB.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.Dsdt">
            <summary>Physical memory address of the DSDT.</summary>
            <remarks>If the <see cref="F:AlphaOmega.Debug.Native.Acpi.Fadt.X_Dsdt"/> field contains a non-zero value which can be used by the OSPM, then this field must be ignored by the OSPM.</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.model">
            <summary>ACPI 1.0 defined this offset as a field named INT_MODEL, which was eliminated in ACPI 2.0.</summary>
            <remarks>Platforms should set this field to zero but field values of one are also allowed to maintain compatibility with ACPI 1.0.</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.PreferredPowerManagementProfile">
            <summary>
            This field is set by the OEM to convey the preferred power management profile to OSPM.
            OSPM can use this field to set default power management policy parameters during OS installation.
            </summary>
            <remarks>For example if it contains 2, the computer is a laptop and you should configure power management in power saving mode.</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.SCI_Interrupt">
            <summary>The System Control Interrupt is used by ACPI to notify the OS about fixed events, such as for example, pressing the power button, or for General Purpose Events (GPEs), which are firmware specific</summary>
            <remarks>
            This member in the FADT structure indicates the PIC or IOAPIC interrupt pin for it.
            To know if it's a PIC IRQ, check if the dual 8259 interrupt controllers are present via the MADT.
            Otherwise, it's a GSI.
            If you are using the IOAPIC and the PIC is present, remember to check the Interrupt Source Overrides first to get the GSI associated with the IRQ source.
            On systems that do not contain the 8259, this field contains the Global System interrupt number of the SCI interrupt. OSPM is required to treat the ACPI SCI interrupt as a shareable, level, active low interrupt.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.SMI_CommandPort">
            <summary>
            System port address of the SMI Command Port.
            During ACPI OS initialization, OSPM can determine that the ACPI hardware registers are owned by SMI (by way of the SCI_EN bit), in which case the ACPI OS issues the ACPI_ENABLE command to the SMI_CMD port.
            The SCI_EN bit effectively tracks the ownership of the ACPI hardware registers.
            OSPM issues commands to the SMI_CMD port synchronously from the boot processor.</summary>
            <remarks>
            This is where the OS writes AcpiEnable or AcpiDisable to get or release the ownership over the ACPI registers.
            This field is reserved and must be zero on system that does not support System Management mode.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.AcpiEnable">
            <summary>
            The value to write to SMI_CMD to disable SMI ownership of the ACPI hardware registers.
            The last action SMI does to relinquish ownership is to set the SCI_EN bit.
            </summary>
            <remarks>
            During the OS initialization process, OSPM will synchronously wait for the ntransfer of SMI ownership to complete, so the ACPI system releases SMI ownership as quickly as possible.
            This field is reserved and must be zero on systems that do not support Legacy Mode.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.AcpiDisable">
            <summary>The value to write to SMI_CMD to re-enable SMI ownership of the ACPI hardware registers.</summary>
            <remarks>
            This can only be done when ownership was originally acquired from SMI by OSPM using ACPI_ENABLE.
            An OS can hand ownership back to SMI by relinquishing use to the ACPI hardware registers, masking off all SCI interrupts, clearing the SCI_EN bit and then writing ACPI_DISABLE to the SMI_CMD port from the boot processor.
            This field is reserved and must be zero on systems that do not support Legacy Mode.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.S4BIOS_REQ">
            <summary>Value to write to SMI_CMD to enter S4BIOS state</summary>
            <remarks>
            The S4BIOS state provides an alternate way to enter the S4 state where the firmware saves and restores the memory context.
            A value of zero in S4BIOS_F indicates S4BIOS_REQ is not supported.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.PSTATE_Control">
            <summary>If non-zero, this field contains the value OSPM writes to the SMI_CMD register to assume processor performance state control responsibility.</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.PM1aEventBlock">
            <summary>System port address of the PM1a Event Register Block</summary>
            <remarks>
            This is a required field.
            If the <see cref="F:AlphaOmega.Debug.Native.Acpi.Fadt.X_PM1aControlBlock"/> field contains a non zero value which can be used by the OSPM, then this field must be ignored by the OSPM.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.PM1bEventBlock">
            <summary>System port address of the PM1b Event Register Block</summary>
            <remarks>
            This field is optional; if this register block is not supported, this field contains zero.
            If the <see cref="F:AlphaOmega.Debug.Native.Acpi.Fadt.X_PM1bControlBlock"/> field contains a non zero value which can be used by the OSPM, then this field must be ignored by the OSPM.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.PM1aControlBlock">
            <summary>System port address of the PM1a Control Register Block</summary>
            <remarks>
            This is a required field.
            If the <see cref="F:AlphaOmega.Debug.Native.Acpi.Fadt.X_PM1aControlBlock"/> field contains a non zero value which can be used by the OSPM, then this field must be ignored by the OSPM.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.PM1bControlBlock">
            <summary>System port address of the PM1b Control Register Block</summary>
            <remarks>
            This field is optional; if this register block is not supported, this field contains zero.
            If the <see cref="F:AlphaOmega.Debug.Native.Acpi.Fadt.X_PM1bControlBlock"/> field contains a non zero value which can be used by the OSPM, then this field must be ignored by the OSPM.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.PM2ControlBlock">
            <summary>System port address of the PM2 Control Register Block</summary>
            <remarks>
            This field is optional; if this register block is not supported, this field contains zero.
            If the X_PM2_CNT_BLK field contains a non zero value which can be used by the OSPM, then this field must be ignored by the OSPM.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.PMTimerBlock">
            <summary>System port address of the Power Management Timer Control Register Block</summary>
            <remarks>
            This is an optional field; if this register block is not supported, this field contains zero.
            If the X_PM_TMR_BLK field contains a non-zero value which can be used by the OSPM, then this field must be ignored by the OSPM
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.GPE0Block">
            <summary>System port address of General-Purpose Event 0 Register Block</summary>
            <remarks>
            If this register block is not supported, this field contains zero.
            If the X_GPE0_BLK field contains a nonzero value which can be used by the OSPM, then this field must be ignored by the OSPM.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.GPE1Block">
            <summary>System port address of General-Purpose Event 1 Register Block</summary>
            <remarks>
            This is an optional field; if this register block is not supported, this field contains zero.
            If the X_GPE1_BLK field contains a nonzero value which can be used by the OSPM, then this field must be ignored by the OSPM.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.PM1EventLength">
            <summary>Number of bytes decoded by PM1a_EVT_BLK and, if supported, PM1b_ EVT_BLK. This value is >= 4.</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.PM1ControlLength">
            <summary>Number of bytes decoded by PM1a_CNT_BLK and, if supported, PM1b_CNT_BLK. This value is >= 2.</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.PM2ControlLength">
            <summary>Number of bytes decoded by PM2_CNT_BLK</summary>
            <remarks>
            Support for the PM2 register block is optional.
            If supported, this value is >= 1.
            If not supported, this field contains zero.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.PMTimerLength">
            <summary>Number of bytes decoded by PM_TMR_BLK</summary>
            <remarks>
            If the PM Timer is supported, this field’s value must be 4.
            If not supported, this field contains zero.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.GPE0BlockLength">
            <summary>The length of the register whose address is given by X_GPE0_BLK (if nonzero) or by GPE0_BLK (otherwise) in bytes</summary>
            <remarks>The value is a non-negative multiple of 2</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.GPE1BlockLength">
            <summary>The length of the register whose address is given by X_GPE1_BLK (if nonzero) or by GPE1_BLK (otherwise) in bytes</summary>
            <remarks>The value is a non-negative multiple of 2</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.GPE1Base">
            <summary>Offset within the ACPI general-purpose event model where GPE1 based events start</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.CStateControl">
            <summary>If non-zero, this field contains the value OSPM writes to the SMI_CMD register to indicate OS support for the _CST object and C States Changed notification</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.WorstC2Latency">
            <summary>The worst-case hardware latency, in microseconds, to enter and exit a C2 state</summary>
            <remarks>A value > 100 indicates the system does not support a C2 state</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.WorstC3Latency">
            <summary>The worst-case hardware latency, in microseconds, to enter and exit a C3 state</summary>
            <remarks>A value > 1000 indicates the system does not support a C3 state</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.FlushSize">
            <summary>
            If WBINVD=0, the value of this field is the number of flush strides that need to be read (using cacheable addresses) to completely flush dirty lines from any processor’s memory caches.
            Notice that the value in FLUSH_STRIDE is typically the smallest cache line width on any of the processor’s caches (for more information, see the FLUSH_STRIDE field definition).
            If the system does not support a method for flushing the processor’s caches, then FLUSH_SIZE and WBINVD are set to zero.
            Notice that this method of flushing the processor caches has limitations, and WBINVD=1 is the preferred way to flush the processors caches.
            This value is typically at least 2 times the cache size.
            The maximum allowed value for FLUSH_SIZE multiplied by FLUSH_STRIDE is 2 MB for a typical maximum supported cache size of 1 MB.
            Larger cache sizes are supported using WBINVD=1.
            This value is ignored if WBINVD=1.
            This field is maintained for ACPI 1.0 processor compatibility on existing systems.
            Processors in new ACPI-compatible systems are required to support the WBINVD function and indicate this to OSPM by setting the WBINVD field = 1.
            </summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.FlushStride">
            <summary>
            If WBINVD=0, the value of this field is the cache line width, in bytes, of the processor’s memory caches.
            This value is typically the smallest cache line width on any of the processor’s caches.
            For more information, see the description of the FLUSH_SIZE field.
            This value is ignored if WBINVD=1.
            This field is maintained for ACPI 1.0 processor compatibility on existing systems.
            Processors in new ACPI-compatible systems are required to support the WBINVD function and indicate this to OSPM by setting the WBINVD field = 1.
            </summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.DutyOffset">
            <summary>The zero-based index of where the processor’s duty cycle setting is within the processor’s P_CNT register</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.DutyWidth">
            <summary>
            The bit width of the processor’s duty cycle setting value in the P_CNT register.
            Each processor’s duty cycle setting allows the software to select a nominal processor frequency below its absolute frequency as defined by: THTL_EN = 1 BF * DC/(2DUTY_WIDTH) Where: BF-Base frequency DC-Duty cycle setting When THTL_EN is 0, the processor runs at its absolute BF.
            A DUTY_WIDTH value of 0 indicates that processor duty cycle is not supported and the processor continuously runs at its base frequency.
            </summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.DayAlarm">
            <summary>The RTC CMOS RAM index to the day-of-month alarm value</summary>
            <remarks>
            If this field contains a zero, then the RTC day of the month alarm feature is not supported.
            If this field has a non-zero value, then this field contains an index into RTC RAM space that OSPM can use to program the day of the month alarm
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.MonthAlarm">
            <summary>The RTC CMOS RAM index to the month of year alarm value</summary>
            <remarks>
            If this field contains a zero, then the RTC month of the year alarm feature is not supported.
            If this field has a non-zero value, then this field contains an index into RTC RAM space that OSPM can use to program the month of the year alarm.
            If this feature is supported, then the DAY_ALRM feature must be supported also
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.Century">
            <summary>Index to century in RTC CMOS RAM</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.BootArchitecture">
            <summary>IA-PC Boot Architecture Flags</summary>
            <remarks>Reserved in ACPI 1.0; used since ACPI 2.0+</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.Reserved2">
            <summary>Reserved, must be zero</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.Flags">
            <summary>Miscellaneous flag bits</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.ResetRegister">
            <summary>64-bit address of the Reset register</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.ResetValue">
            <summary>Value to write to the reset_register port to reset the system</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.Reserved4">
            <summary>Reserved, must be zero</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.X_FirmwareControl">
            <summary>64-bit physical address of FACS</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.X_Dsdt">
            <summary>64-bit physical address of DSDT</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.X_PM1aEventBlock">
            <summary>64-bit Extended Power Mgt 1a Event Reg Blk address</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.X_PM1bEventBlock">
            <summary>64-bit Extended Power Mgt 1b Event Reg Blk address</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.X_PM1aControlBlock">
            <summary>64-bit Extended Power Mgt 1a Control Reg Blk address</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.X_PM1bControlBlock">
            <summary>64-bit Extended Power Mgt 1b Control Reg Blk address</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.X_PM2ControlBlock">
            <summary>64-bit Extended Power Mgt 2 Control Reg Blk address</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.X_PMTimerBlock">
            <summary>64-bit Extended Power Mgt Timer Ctrl Reg Blk address</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Acpi.Fadt.X_GPE0Block">
            <summary>64-bit Extended General Purpose Event 0 Reg Blk address</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.FirmwareImage.bdb_header.version">
            <summary>version of data block definitions</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.FirmwareImage.bdb_header.header_size">
            <summary>size of this structure</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.FirmwareImage.bdb_header.bdb_size">
            <summary>size of this structure and all data blocks</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.Methods">
            <summary>Win32 API wrapper</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.Methods.FirmwareTableType">
            <summary>Identifier of the firmware table provider</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Methods.FirmwareTableType.Acpi">
            <summary>The ACPI firmware table provider</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Methods.FirmwareTableType.Firm">
            <summary>The raw firmware table provider</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.Methods.FirmwareTableType.Rsmb">
            <summary>The raw SMBIOS firmware table provider</summary>
        </member>
        <member name="M:AlphaOmega.Debug.Native.Methods.GetSystemFirmwareTable(AlphaOmega.Debug.Native.Methods.FirmwareTableType,System.UInt32,System.IntPtr,System.UInt32)">
            <summary>Retrieves the specified firmware table from the firmware table provider</summary>
            <param name="FirmwareTableProviderSignature">
            The identifier of the firmware table provider to which the query is to be directed. This parameter can be one of the following values:
            <list type="bullet">
            	<item>
            		<term>ACPI</term>
            		<description>The ACPI firmware table provider</description>
            	</item>
            	<item>
            		<term>FIRM</term>
            		<description>The raw firmware table provider</description>
            	</item>
            	<item>
            		<term>RSMB</term>
            		<description>The raw SMBIOS firmware table provider</description>
            	</item>
            </list>
            </param>
            <param name="FirmwareTableID">
            The identifier of the firmware table. This identifier is little endian, you must reverse the characters in the string.
            For example, FACP is an ACPI provider, as described in the Signature field of the DESCRIPTION_HEADER structure in the ACPI specification (see http://www.acpi.info).
            
            Therefore, use 'PCAF' to specify the FACP table, as shown in the following example: retVal = GetSystemFirmwareTable('ACPI', 'PCAF', pBuffer, BUFSIZE);
            </param>
            <param name="pFirmwareTableBuffer">A pointer to a buffer that receives the requested firmware table. If this parameter is NULL, the return value is the required buffer size.</param>
            <param name="BufferSize">The size of the pFirmwareTableBuffer buffer, in bytes.</param>
            <remarks>
            Starting with Windows 10, version 1803, Universal Windows apps can access the System Management BIOS (SMBIOS) information by declaring the smbios restricted capability in the app manifest.
            See Access SMBIOS information from a Universal Windows App for details.
            Only raw SMBIOS (RSMB) firmware tables can be accessed from a Universal Windows app.
            
            As of Windows Server 2003 with Service Pack 1 (SP1), applications cannot access the \Device\PhysicalMemory object.
            Access to this object is limited to kernel-mode drivers.
            This change affects applications read System Management BIOS (SMBIOS) or other BIOS data stored in the lowest 1MB of physical memory. Applications have the following alternatives to read data from low physical memory:
            1) Retrieve the SMBIOS properties using WMI.
            2) Use the GetSystemFirmwareTable function to read the raw SMBIOS firmware table.
            
            The raw SMBIOS table provider ('RSMB') retrieves the contents of the raw SMBIOS firmware table.
            </remarks>
            <returns>
            If the function succeeds, the return value is the number of bytes written to the buffer. This value will always be less than or equal to BufferSize.
            If the function fails because the buffer is not large enough, the return value is the required buffer size, in bytes. This value is always greater than BufferSize.
            If the function fails for any other reason, the return value is zero. To get extended error information, call GetLastError.
            </returns>
        </member>
        <member name="M:AlphaOmega.Debug.Native.Methods.EnumSystemFirmwareTables(AlphaOmega.Debug.Native.Methods.FirmwareTableType,System.IntPtr,System.UInt32)">
            <summary>Enumerates all system firmware tables of the specified type</summary>
            <param name="FirmwareTableProviderSignature">
            The identifier of the firmware table provider to which the query is to be directed.
            This parameter can be one of the following values:
            <list type="bullet">
            	<item>
            		<term>ACPI</term>
            		<description>The ACPI firmware table provider</description>
            	</item>
            	<item>
            		<term>FIRM</term>
            		<description>The raw firmware table provider. Not supported for UEFI systems; use 'RSMB' instead.</description>
            	</item>
            	<item>
            		<term>RSMB</term>
            		<description>The raw SMBIOS firmware table provider</description>
            	</item>
            </list>
            </param>
            <param name="pFirmwareTableEnumBuffer">
            A pointer to a buffer that receives the list of firmware tables.
            If this parameter is NULL, the return value is the required buffer size.
            </param>
            <param name="BufferSize">The size of the pFirmwareTableBuffer buffer, in bytes.</param>
            <remarks>
            Starting with Windows 10, version 1803, Universal Windows apps can access the System Management BIOS (SMBIOS) information by declaring the smbios restricted capability in the app manifest.
            See Access SMBIOS information from a Universal Windows App for details.
            Only raw SMBIOS (RSMB) firmware tables can be accessed from a Universal Windows app.
            
            As of Windows Server 2003 with Service Pack 1 (SP1), applications cannot access the \Device\PhysicalMemory object.
            Access to this object is limited to kernel-mode drivers.
            This change affects applications read System Management BIOS (SMBIOS) or other BIOS data stored in the lowest 1MB of physical memory. Applications have the following alternatives to read data from low physical memory:
            1) Retrieve the SMBIOS properties using WMI.
            2) Use the GetSystemFirmwareTable function to read the raw SMBIOS firmware table.
            
            The raw SMBIOS table provider ('RSMB') retrieves the contents of the raw SMBIOS firmware table.
            </remarks>
            <returns>
            If the function succeeds, the return value is the number of bytes written to the buffer. This value will always be less than or equal to BufferSize.
            If the function fails because the buffer is not large enough, the return value is the required buffer size, in bytes. This value is always greater than BufferSize.
            If the function fails for any other reason, the return value is zero. To get extended error information, call GetLastError.
            </returns>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios">
            <example>https://www.dmtf.org/standards/smbios</example>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type">
            <summary>System Management BIOS (SMBIOS) Reference Specification</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.Bios">
            <summary>BIOS Information (Type 0)</summary>
            <remarks>
            One and only one structure is present in the structure-table.
            BIOS Version and BIOS Release Date strings are non-null; the date field uses a 4-digit year (for example, 1999).
            All other fields reflect full BIOS support information.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.System">
            <summary>System Information (Type 1)</summary>
            <remarks>
            Manufacturer and Product Name strings are non-null. UUID field identifies the system’s non-zero UUID value.
            Wake-up Type field identifies the wake-up source and cannot be Unknown. One and only one structure is present in the structure-table.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.Baseboard">
            <summary>Baseboard (or Module) Information (Type 2)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.Chassis">
            <summary>System Enclosure or Chassis (Type 3)</summary>
            <remarks>Manufacturer string is non-null; the Type field identifies the type of enclosure. (Unknown is disallowed.)</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.Processor">
            <summary>Processor Information (Type 4)</summary>
            <remarks>
            One structure is required for each system processor.
            The presence of two structures with the Processor Type field set to Central Processor, for instance, identifies that the system is capable of dual-processor operations.
            
            Socket Designation string is non-null.
            Processor Type, Max Speed, and Processor Upgrade fields are all set to “known” values (that is, the Unknown value is disallowed for each field).
            
            If the associated processor is present (that is, the CPU Socket Populated sub-field of the Status field indicates that the socket is populated),
            the Processor Manufacturer string is non-null and the Processor Family, Current Speed, and CPU Status sub-field of the Status field are all set to “known” values.
            
            Each of the Lx Cache Handle fields is either set to 0xFFFF (no further cache description) or references a valid Cache Information structure.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.MemoryController">
            <summary>Memory Controller Information (Type 5, Obsolete)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.MemoryModule">
            <summary>Memory Module Information (Type 6, Obsolete)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.Cache">
            <summary>Cache Information (Type 7)</summary>
            <remarks>
            One structure is required for each cache that is external to the processor.
            
            Socket Designation string is non-null if the cache is external to the processor.
            If the cache is present (that is, the Installed Size is non-zero), the Cache Configuration field is set to a “known” value (that is, the Unknown value is disallowed).
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.PortConnector">
            <summary>Port Connector Information (Type 8)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.SystemSlots">
            <summary>System Slots (Type 9)</summary>
            <remarks>
            One structure is required for each upgradeable system slot.
            A structure is not required if the slot must be populated for proper system operation (for example, the system contains a single memory-card slot).
            
            Slot Designation string is non-null.
            Slot Type, Slot Data Bus Width, Slot ID, and Slot Characteristics 1 &amp; 2 are all set to “known” values.
            
            If device presence is detectable within the slot (for example, PCI), the Current Usage field must be set to either Available or In-use.
            Otherwise (for example, ISA), the Unknown value for the field is also allowed.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.OnBoardDevices">
            <summary>On Board Devices Information (Type 10, Obsolete)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.OEMStrings">
            <summary>OEM Strings (Type 11)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.SystemConfigurationOptions">
            <summary>System Configuration Options (Type 12)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.BiosLanguage">
            <summary>BIOS Language Information (Type 13)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.GroupAssociations">
            <summary>Group Associations (Type 14)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.SystemEventLog">
            <summary>System Event Log (Type 15)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.PhysicalMemoryArray">
            <summary>Physical Memory Array (Type 16)</summary>
            <remarks>
            One structure is required for the system memory.
            
            Location, Use, and Memory Error Correction are all set to “known” values.
            Either Maximum Capacity or Extended Maximum Capacity must be set to a known, non-zero value.
            Number of Memory Devices is non-zero and identifies the number of Memory Device structures that are associated with this Physical Memory Array.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.MemoryDevice">
            <summary>Memory Device (Type 17)</summary>
            <remarks>
            One structure is required for each socketed system-memory device, whether or not the socket is currently populated;
            if the system includes soldered system-memory, one additional structure is required to identify that memory device. 
            
            Device Locator string is set to a non-null value.
            Memory Array Handle contains the handle associated with the Physical Memory Array structure to which this device belongs.
            Data Width, Size, Form Factor, and Device Set are all set to “known” values.
            If the device is present (for instance, Size is non-zero), the Total Width field is not set to 0xFFFF (Unknown).
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.MemoryError32Bit">
            <summary>32-Bit Memory Error Information (Type 18)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.MemoryArrayMappedAddress">
            <summary>Memory Array Mapped Address (Type 19)</summary>
            <remarks>
            One structure is required for each contiguous block of memory addresses mapped to a Physical Memory Array.
            
            Either the pair of Starting Address and Ending Address is set to a valid address range or the pair of Extended Starting Address and Extended Ending Address is set to a valid address range.
            If the pair of Starting Address and Ending Address is used, Ending Address must be larger than Starting Address.
            If the pair of Extended Starting Address and Extended Ending Address is used, Extended Ending Address must be larger than Extended Starting Address.
            Each structure’s address range is unique and non-overlapping.
            Memory Array Handle references a Physical Memory Array structure.
            Partition Width is non-zero.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.MemoryDeviceMappedAddress">
            <summary>Memory Device Mapped Address (Type 20)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.BuiltInPointingDevice">
            <summary>Built-in Pointing Device (Type 21)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.PortableBattery">
            <summary>Portable Battery (Type 22)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.SystemReset">
            <summary>System Reset (Type 23)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.HardwareSecurity">
            <summary>Hardware Security (Type 24)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.SystemPowerControls">
            <summary>System Power Controls (Type 25)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.VoltageProbe">
            <summary>Voltage Probe (Type 26)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.CoolingDevice">
            <summary>Cooling Device (Type 27)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.TemperatureProbe">
            <summary>Temperature Probe (Type 28)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.ElectricalCurrentProbe">
            <summary>Electrical Current Probe (Type 29)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.OobRemoteAccess">
            <summary> Out-of-Band Remote Access (Type 30)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.BisEntryPoint">
            <summary>Boot Integrity Services (BIS) Entry Point (Type 31)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.SystemBootInformation">
            <summary>System Boot Information (Type 32)</summary>
            <remarks>Structure’s length is at least 0x0B (for instance, at least one byte of System Boot Status is provided).</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.MemoryError64Bit">
            <summary>64-Bit Memory Error Information (Type 33)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.ManagementDevice">
            <summary>Management Device (Type 34)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.ManagementDeviceComponent">
            <summary>Management Device Component (Type 35)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.ManagementDeviceThresholdData">
            <summary>Management Device Threshold Data (Type 36)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.MemoryChannel">
            <summary>Memory Channel (Type 37)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.IPMIDeviceInformation">
            <summary>IPMI Device Information (Type 38)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.SystemPowerSupply">
            <summary>System Power Supply (Type 39)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.AdditionalInformation">
            <summary>Additional Information (Type 40)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.OnboardDevicesExtended">
            <summary>Onboard Devices Extended Information (Type 41)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.ManagementControllerHostInterface">
            <summary>Management Controller Host Interface (Type 42)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.TpmDevice">
            <summary>TPM Device (Type 43)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.ProcessorAdditionalInformation">
            <summary>Processor Additional Information (Type 44)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.Inactive">
            <summary>Inactive (Type 126)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type.EoT">
            <summary>End-of-Table (Type 127)</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.ChasisSecurityStatus">
            <summary>System Enclosure or Chassis Security Status field</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.ChasisSecurityStatus.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.ChasisSecurityStatus.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.ChasisSecurityStatus.None">
            <summary>None</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.ChasisSecurityStatus.ExternalInterfaceLockedOut">
            <summary>External interface locked out</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.ChasisSecurityStatus.ExternalInterfaceEnabled">
            <summary>External interface enabled</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.RawSMBIOSHeader">
            <summary>SMBIOS Header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.RawSMBIOSHeader.Used20CallingMethod">
            <summary>Used 2.0 Calling method</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.RawSMBIOSHeader.SMBIOSMajorVersion">
            <summary>SMBIOS Major version</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.RawSMBIOSHeader.SMBIOSMinorVersion">
            <summary>SMBIOS Minor version</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.RawSMBIOSHeader.DmiRevision">
            <summary>DMI Revision</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.RawSMBIOSHeader.Length">
            <summary>Length</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.RawSMBIOSHeader.SMBIOSVersion">
            <summary>SMBIOS version</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Header">
            <summary>SMBIOS unified type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Header.Type">
            <summary>Specifies the type of structure</summary>
            <remarks>
            Types 0 through 127 (0x7f) are reserved for and defined by this specification.
            Types 128 through 256 (0x80 to 0xff) are available for system- and OEM-specific information
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Header.Length">
            <summary>Specifies the length of the formatted area of the structure, starting at the Type field</summary>
            <remarks>The length of the structure’s string-set is not included.</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Header.Handle">
            <summary>Specifies the structure’s handle, a unique 16-bit number in the range 0 to 0x0fffe (for version 2.0) or 0 to 0x0feff (for version 2.1 and later)</summary>
            <remarks>
            The handle can be used with the Get SMBIOS Structure function to retrieve a specific structure; the handle numbers are not required to be contiguous.
            For version 2.1 and later, handle values in the range 0x0ff00 to 0x0ffff are reserved for use by this specification.[1] 
            
            If the system configuration changes, a previously assigned handle might no longer exist.
            However, after a handle has been assigned by the BIOS, the BIOS cannot re-assign that handle number to another structure.
            </remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type0">
            <summary>BIOS Information (Type 0)</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type0.BiosCharacteristics">
            <summary>Array of BIOS characteristics supported by the system as defined by the System Management BIOS Reference Specification</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.BiosCharacteristics.Reserved0">
            <summary>Reserved</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.BiosCharacteristics.Reserved1">
            <summary>Reserved</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.BiosCharacteristics.Unknown2">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.BiosCharacteristics.BIOSCharacteristicsNotSupported">
            <summary>BIOS Characteristics are not supported</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.BiosCharacteristics.IsaSupported">
            <summary>ISA is supported</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.BiosCharacteristics.McaSupported">
            <summary>MCA is supported</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.BiosCharacteristics.EisaSupported">
            <summary>EISA is supported</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.BiosCharacteristics.PciSupported">
            <summary>PCI is supported</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.BiosCharacteristics.PcmciaSupported">
            <summary>PC Card (PCMCIA) is supported</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.BiosCharacteristics.PnPSupported">
            <summary>Plug and Play is supported</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.BiosCharacteristics.ApmSupported">
            <summary>APM is supported</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.BiosCharacteristics.BiosUpgradeable">
            <summary>BIOS is Upgradeable (Flash)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.BiosCharacteristics.BiosShadowingAllowed">
            <summary>BIOS shadowing is allowed</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.BiosCharacteristics.VL_VesaSupported">
            <summary>VL-VESA is supported</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.BiosCharacteristics.EscdSupportAvailable">
            <summary>ESCD support is available</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.BiosCharacteristics.BootFromCdSupported">
            <summary>Boot from CD is supported</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.BiosCharacteristics.SelectableBootSupported">
            <summary>Selectable Boot is supported</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.BiosCharacteristics.BiosRomSocketed">
            <summary>BIOS ROM is socketed</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.BiosCharacteristics.BootFromPcmciaSupported">
            <summary>Boot From PC Card (PCMCIA) is supported</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.BiosCharacteristics.EddSpecificationSupported">
            <summary>EDD (Enhanced Disk Drive) Specification is supported</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.BiosCharacteristics.Floppy35_Nec9800Supported">
            <summary>Int 13h - Japanese Floppy for NEC 9800 1.2mb (3.5\", 1k Bytes/Sector, 360 RPM) is supported</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.BiosCharacteristics.Floppy35_ToshibaSupported">
            <summary>Int 13h - Japanese Floppy for Toshiba 1.2mb (3.5\", 360 RPM) is supported</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.BiosCharacteristics.Floppy525_360KbSupported">
            <summary>Int 13h - 5.25\" / 360 KB Floppy Services are supported</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.BiosCharacteristics.Floppy525_12MbSupported">
            <summary>Int 13h - 5.25\" /1.2MB Floppy Services are supported</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.BiosCharacteristics.Floppy35_720KbSupported">
            <summary>Int 13h - 3.5\" / 720 KB Floppy Services are supported</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.BiosCharacteristics.Floppy35_288MbSupported">
            <summary>Int 13h - 3.5\" / 2.88 MB Floppy Services are supported</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.BiosCharacteristics.ServicePrintScreenSupported">
            <summary>Int 5h, Print Screen Service is supported</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.BiosCharacteristics.Keyboard8042Supported">
            <summary>Int 9h, 8042 Keyboard services are supported</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.BiosCharacteristics.ServiceSerialSupported">
            <summary>Int 14h, Serial Services are supported</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.BiosCharacteristics.ServicePrinterSuppoerted">
            <summary>Int 17h, printer services are supported </summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.BiosCharacteristics.ServiceMonoVideoSupported">
            <summary>Int 10h, CGA/Mono Video Services are supported</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.BiosCharacteristics.NecPC_98">
            <summary>NEC PC-98</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.BiosCharacteristics.AcpiSupported">
            <summary>ACPI supported</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.BiosCharacteristics.UsbLegacySupported">
            <summary>USB Legacy is supported</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.BiosCharacteristics.AgpSupported">
            <summary>AGP is supported</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.BiosCharacteristics.BootI2OSupported">
            <summary>I2O boot is supported</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.BiosCharacteristics.BootLS_120Supported">
            <summary>LS-120 boot is supported</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.BiosCharacteristics.BootAtapiZipDriveSupported">
            <summary>ATAPI ZIP Drive boot is supported</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.BiosCharacteristics.Boot1394Supported">
            <summary>1394 boot is supported</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.BiosCharacteristics.SmartBatterySupported">
            <summary>Smart Battery supported</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type0.SizeType">
            <summary>BIOS size type</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.SizeType.Mb">
            <summary>Size in megabytes</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.SizeType.Gb">
            <summary>Size in gigabytes</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.SizeType.Kb">
            <summary>Size in kilobytes</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.Vendor">
            <summary>BIOS Vendor</summary>
            <remarks>String number of the BIOS Vendor’s Name</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.Version">
            <summary>BIOS Version</summary>
            <remarks>String number of the BIOS Version. This value is a free-form string that may contain Core and OEM version information</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.StartingAddrSeg">
            <summary>BIOS Starting Address Segment</summary>
            <remarks>
            Segment location of BIOS starting address (for example, 0x0e800).
            The size of the runtime BIOS image can be computed by subtracting the Starting Address Segment from 0x10000 and multiplying the result by 16.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.ReleaseDate">
            <summary>BIOS Release Date</summary>
            <remarks>
            String number of the BIOS release date.
            The date string, if supplied, is in either mm/dd/yy or mm/dd/yyyy format.
            If the year portion of the string is two digits, the year is assumed to be 19yy.
            The mm/dd/yyyy format is required for SMBIOS version 2.3 and late
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0._RomSize">
            <summary>BIOS ROM Size</summary>
            <remarks>
            Size (n) where 64K * (n+1) is the size of the physical device containing the BIOS, in bytes.
            0xff - size is 16MB or greater, see <see cref="F:AlphaOmega.Debug.Native.SmBios.Type0.ExtendedBiosRomSize"/> for actual size
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.Characteristics">
            <summary>BIOS Characteristics</summary>
            <remarks>Defines which functions the BIOS supports: PCI, PCMCIA, Flash, etc.</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.CharacteristicsExtension">
            <summary>BIOS Characteristics Extension Bytes</summary>
            <remarks>
            Optional space reserved for future supported functions.
            The number of Extension Bytes that is present is indicated by the Length in offset 1 minus 0x12.
            For version 2.4 and later implementations, two BIOS Characteristics Extension Bytes are defined (0x12-0x13) and bytes 0x14-0x17 are also defined.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.MajorRelease">
            <summary>Identifies the major release of the System BIOS; for example, the value is 0x0a for revision 10.22 and 0x02 for revision 2</summary>
            <remarks>
            This field or the System BIOS Minor Release field or both are updated each time a System BIOS update for a given system is released.
            If the system does not support the use of this field, the value is 0FFh for both this field and the System BIOS Minor Release field.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.MinorRelease">
            <summary>Identifies the minor release of the System BIOS; for example, the value is 0x16 for revision 10.22 and 0x01 for revision 2.1</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.EmbeddedControllerFirmwareMajor">
            <summary>Embedded Controller Firmware Major Release</summary>
            <remarks>
            Identifies the major release of the embedded controller firmware; for example, the value would be 0Ah for revision 10.22 and 0x02 for revision 2.1.
            This field or the Embedded Controller Firmware Minor Release field or both are updated each time an embedded controller firmware update for a given system is released.
            If the system does not have field upgradeable embedded controller firmware, the value is 0x0ff.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.EmbeddedControllerFirmwareMinor">
            <summary>Embedded Controller Firmware Minor Release</summary>
            <remarks>
            Identifies the minor release of the embedded controller firmware; for example, the value is 0x16 for revision 10.22 and 0x01 for revision 2.1.
            If the system does not have field upgradeable embedded controller firmware, the value is 0x0ff
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type0.ExtendedBiosRomSize">
            <summary>Extended BIOS ROM Size</summary>
            <remarks>
            Extended size of the physical device(s) containing the BIOS, rounded up if needed.
            Bits 15:14  Unit 
            	00b - megabytes 
            	01b - gigabytes 
            	10b - reserved 
            	11b - reserved
            	Bits 13:0   Size
            Examples: a 16 MB device would be represented as 0x0010
            A 48 GB device set would be represented as 0100_0000_0011_0000b or 0x4030.
            </remarks>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type0.RomSize">
            <summary>BIOS ROM size</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type0.RomSizeUnits">
            <summary>BIOS ROM size units</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type0.ReleaseVersion">
            <summary>System BIOS release version</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type0.EmbeddedControllerFirmwareRelease">
            <summary>Embedded Controller Firmware</summary>
            <remarks>Identifies release of the embedded controller firmware</remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type1">
            <summary>System Information (Type 1)</summary>
            <remarks>
            The information in this structure defines attributes of the overall system and is intended to be associated with the Component ID group of the system’s MIF.
            An SMBIOS implementation is associated with a single system instance and contains one and only one System Information (Type 1) structure.
            </remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type1.WakeUpType">
            <summary>Shows what the byte values mean for the System — Wake-up Type</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type1.WakeUpType.Reserved">
            <summary>Reserved</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type1.WakeUpType.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type1.WakeUpType.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type1.WakeUpType.APMTimer">
            <summary>APM Timer</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type1.WakeUpType.ModemRing">
            <summary>Modem Ring</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type1.WakeUpType.LanRemote">
            <summary>LAN Remote</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type1.WakeUpType.PowerSwitch">
            <summary>Power Switch</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type1.WakeUpType.PciPme">
            <summary>PCI PME#</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type1.WakeUpType.ACPowerRestored">
            <summary>AC Power Restored</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type1.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type1.Manufacturer">
            <summary>Manufacturer</summary>
            <remarks>Number of null-terminated string</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type1.ProductName">
            <summary>Product Name</summary>
            <remarks>Number of null-terminated string</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type1.Version">
            <summary>Version</summary>
            <remarks>Number of null-terminated string</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type1.SerialNumber">
            <summary>Serial number</summary>
            <remarks>Number of null-terminated string</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type1._UUID">
            <summary>UUID</summary>
            <remarks>Universal unique ID number</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type1.WakeUp">
            <summary>Wake-up Type</summary>
            <remarks>Identifies the event that caused the system to power up</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type1.SKUNumber">
            <summary>SKU Number</summary>
            <remarks>
            Number of null-terminated string
            This text string identifies a particular computer configuration for sale. It is sometimes also called a product ID or purchase order number.
            This number is frequently found in existing fields, but there is no standard format.
            Typically for a given system board from a given OEM, there are tens of unique processor, memory, hard drive, and optical drive configurations.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type1.Family">
            <summary>Family</summary>
            <remarks>
            Number of null-terminated string.
            This text string identifies the family to which a particular computer belongs.
            A family refers to a set of computers that are similar but not identical from a hardware or software point of view.
            Typically, a family is composed of different computer models, which have different configurations and pricing points.
            Computers in the same family often have similar branding and cosmetic features
            </remarks>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type1.UUID">
            <summary>UUID</summary>
            <remarks>
            A UUID is an identifier that is designed to be unique across both time and space.
            It requires no central registration process. The UUID is 128 bits long.
            Its format is described in RFC4122, but the actual field contents are opaque and not significant to the SMBIOS specification, which is only concerned with the byte order.
            </remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type2">
            <summary>Baseboard (or Module) Information (Type 2)</summary>
            <remarks>
            As shown in Table 13, the information in this structure defines attributes of a system baseboard (for example, a motherboard, planar, server blade, or other standard system module).
            </remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type2.FeatureFlags">
            <summary>Collection of flags that identify features of this baseboard</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type2.FeatureFlags.Motherboard">
            <summary>Set to 1 if the board is a hosting board (for example, a motherboard)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type2.FeatureFlags.RequiresDaughter">
            <summary>Set to 1 if the board requires at least one daughter board or auxiliary card to function properly</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type2.FeatureFlags.Removable">
            <summary>Set to 1 if the board is removable; it is designed to be taken in and out of the chassis without impairing the function of the chassis</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type2.FeatureFlags.Replaceable">
            <summary>
            Set to 1 if the board is replaceable; it is possible to replace (either as a field repair or as an upgrade) the board with a physically different board.
            The board is inherently removable.
            </summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type2.FeatureFlags.Swappable">
            <summary>
            Set to 1 if the board is hot swappable; it is possible to replace the board with a physically different but equivalent board while power is applied to the board.
            The board is inherently replaceable and removable.
            </summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type2.BoardType">
            <summary>Baseboard — Board Type</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type2.BoardType.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type2.BoardType.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type2.BoardType.ServerBlade0x03">
            <summary>Server Blade</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type2.BoardType.ConnectivitySwitch">
            <summary>Connectivity Switch</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type2.BoardType.SystemManagementModule">
            <summary>System Management Module</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type2.BoardType.ProcessorModule">
            <summary>Processor Module</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type2.BoardType.IOModule">
            <summary>I/O Module</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type2.BoardType.MemoryModule">
            <summary>Memory Module</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type2.BoardType.DaughterBoard">
            <summary>Daughter board</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type2.BoardType.Motherboard">
            <summary>Motherboard (includes processor, memory, and I/O</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type2.BoardType.ProcessorMemoryModule">
            <summary>Processor/Memory Module</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type2.BoardType.ProcessorIOModule">
            <summary>Processor/IO Module</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type2.BoardType.InterconnectBoard">
            <summary>Interconnect board</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type2.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type2.Manufacturer">
            <summary>Manufacturer</summary>
            <remarks>Number of null-terminated string</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type2.Product">
            <summary>Product</summary>
            <remarks>Number of null-terminated string</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type2.Version">
            <summary>Version</summary>
            <remarks>Number of null-terminated string</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type2.SerialNumber">
            <summary>Serial number</summary>
            <remarks>Number of null-terminated string</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type2.AssetTag">
            <summary>Asset Tag</summary>
            <remarks>Number of null-terminated string</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type2.Feature">
            <summary>Feature</summary>
            <remarks>Collection of flags that identify features of this baseboard</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type2.LocationInChassis">
            <summary>Location in Chassis</summary>
            <remarks>Number of a null-terminated string that describes this board's location within the chassis referenced by the Chassis Handle</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type2.ChassisHandle">
            <summary>Chassis Handle</summary>
            <remarks>Handle, or instance number, associated with the chassis in which this board resides</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type2.Board">
            <summary>Board Type</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type2.NumberContainedObjectHandles">
            <summary>Number of Contained Object Handles(n)</summary>
            <remarks>Number (0 to 255) of Contained Object Handles that follow</remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type3">
            <summary>System Enclosure or Chassis (Type 3)</summary>
            <remarks>
            The information in this structure (see Table 16) defines attributes of the system’s mechanical enclosure(s).
            For example, if a system included a separate enclosure for its peripheral devices, two structures would be returned:
            one for the main system enclosure and the second for the peripheral device enclosure.
            The additions to this structure in version 2.1 of this specification support the population of the CIM_Chassis class.
            </remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type3.EnclosureType">
            <summary>Chassis type</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.EnclosureType.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.EnclosureType.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.EnclosureType.Desktop">
            <summary>Desktop</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.EnclosureType.LowProfileDesktop">
            <summary>Low Profile Desktop</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.EnclosureType.PizzaBox">
            <summary>Pizza Box</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.EnclosureType.MiniTower">
            <summary>Mini Tower </summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.EnclosureType.Tower">
            <summary>Tower</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.EnclosureType.Portable">
            <summary>Portable</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.EnclosureType.Laptop">
            <summary>Laptop</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.EnclosureType.Notebook">
            <summary>Notebook</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.EnclosureType.HandHeld">
            <summary>HandHeld</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.EnclosureType.DockingStation">
            <summary>Docking Station</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.EnclosureType.AllInOne">
            <summary>All in One</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.EnclosureType.SubNotebook">
            <summary>Sub Notebook</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.EnclosureType.SpaceSaving">
            <summary>Space-saving</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.EnclosureType.LunchBox">
            <summary>Lunch Box</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.EnclosureType.MainServerChassis">
            <summary>Main Server Chassis</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.EnclosureType.ExpansionChassis">
            <summary>Expansion Chassis</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.EnclosureType.SubChassis">
            <summary>SubChassis</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.EnclosureType.BusExpansionChassis">
            <summary>Bus Expansion Chassis</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.EnclosureType.PeripheralChassis">
            <summary>Peripheral Chassis</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.EnclosureType.RAIDChassis">
            <summary>RAID Chassis</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.EnclosureType.RackMountChassis">
            <summary>Rack Mount Chassis</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.EnclosureType.SealedCasePC">
            <summary>Sealed-case PC </summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.EnclosureType.MultiSystemChassis">
            <summary>Multi-system chassis</summary>
            <remarks>
            When this value is specified by an SMBIOS implementation, the physical chassis associated with this structure supports multiple, independently reporting physical systems—regardless of the chassis' current configuration.
            Systems in the same physical chassis are required to report the same value in this structure's Serial Number field.
            For a chassis that may also be configured as either a single system or multiple physical systems, the Multi-system chassis value is reported even if the chassis is currently configured as a single system.
            This allows management applications to recognize the multi-system potential of the chassis.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.EnclosureType.CompactPCI">
            <summary>Compact PCI</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.EnclosureType.AdvancedTCA">
            <summary>Advanced TCA</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.EnclosureType.Blade">
            <summary>Blade</summary>
            <remarks>
            An SMBIOS implementation for a Blade would contain a Type 3 Chassis structure for the individual Blade system as well as one for the Blade Enclosure that completes the Blade system
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.EnclosureType.BladeEnclosure">
            <summary>Blade Enclosure</summary>
            <remarks>
            A Blade Enclosure is a specialized chassis that contains a set of Blades.
            It provides much of the non-core computing infrastructure for a set of Blades (power, cooling, networking, etc.).
            A Blade Enclosure may itself reside inside a Rack or be a standalone chassis.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.EnclosureType.Tablet">
            <summary>Tablet</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.EnclosureType.Convertible">
            <summary>Convertible</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.EnclosureType.Detachable">
            <summary>Detachable</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.EnclosureType.IoTGateway">
            <summary>IoT Gateway</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.EnclosureType.EmbeddedPC">
            <summary>Embedded PC</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.EnclosureType.MiniPC">
            <summary>Mini PC</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.EnclosureType.StickPC">
            <summary>Stick PC</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type3.ChassisState">
            <summary>System Enclosure or Chassis States</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.ChassisState.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.ChassisState.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.ChassisState.Safe">
            <summary>Safe</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.ChassisState.Warning">
            <summary>Warning</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.ChassisState.Critical">
            <summary>Critical</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.ChassisState.NonRecoverable">
            <summary>Non-recoverable</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.Manufacturer">
            <summary>Manufacturer</summary>
            <remarks>Number of null-terminated string</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3._Type">
            <summary>Type</summary>
            <remarks>
            Bit 7		Chassis lock is present if 1. 
            				Otherwise, either a lock is not present or it is unknown if the enclosure has a lock.
            Bits 6:0	Enumeration value; see below.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.Version">
            <summary>Version</summary>
            <remarks>Number of null-terminated string</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.SerialNumber">
            <summary>Serial number</summary>
            <remarks>Number of null-terminated string</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.AssetTagNumber">
            <summary>Asset Tag Number</summary>
            <remarks>Number of null-terminated string</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.BootupState">
            <summary>Boot-up State</summary>
            <remarks>State of the enclosure when it was last booted</remarks>
            <value>v2.1+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.PowerSupplyState">
            <summary>Power Supply State</summary>
            <remarks>State of the enclosure’s power supply (or supplies) when last booted</remarks>
            <value>v2.1+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.ThermalState">
            <summary>Thermal State</summary>
            <remarks>Thermal state of the enclosure when last booted</remarks>
            <value>v2.1+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.SecurityStatus">
            <summary>Security Status</summary>
            <remarks>Physical security status of the enclosure when last booted</remarks>
            <value>v2.1+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.OEMDefined">
            <summary>OEM-defined</summary>
            <remarks>OEM- or BIOS vendor-specific information</remarks>
            <value>v2.3+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.Height">
            <summary>Height</summary>
            <remarks>
            Height of the enclosure, in 'U's A U is a standard unit of measure for the height of a rack or rack-mountable component and is equal to 1.75 inches or 4.445 cm.
            A value of 0x00 indicates that the enclosure height is unspecified.
            </remarks>
            <value>v2.3+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.NumberOfPowerCords">
            <summary>Number of Power Cords</summary>
            <remarks>
            Number of power cords associated with the enclosure or chassis.
            A value of 0x00 indicates that the number is unspecified.
            </remarks>
            <value>v2.3+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.ContainedElementCount">
            <summary>Contained Element Count(n)</summary>
            <remarks>
            Number of Contained Element records that follow, in the range 0 to 255 Each Contained Element group comprises m bytes, as specified by the Contained Element Record Length field that follows.
            If no Contained Elements are included, this field is set to 0.
            </remarks>
            <value>v2.3+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type3.ContainedElementRecordLength">
            <summary>Contained Element Record Length(m)</summary>
            <remarks>
            Byte length of each Contained Element record that follows, in the range 0 to 255 If no Contained Elements are included, this field is set to 0.
            For version 2.3.2 and later of this specification, this field is set to at least 03h when Contained Elements are specified.
            </remarks>
            <value>v2.3+</value>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type3.ChassisLockPresent">
            <summary>Lock is present</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type3.Type">
            <summary>Type</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type4">
            <summary>Processor Information (Type 4)</summary>
            <remarks>
            The information in this structure (see Table 21) defines the attributes of a single processor; a separate structure instance is provided for each system processor socket/slot.
            For example, a system with an IntelDX2™ processor would have a single structure instance while a system with an IntelSX2™ processor would have a structure to describe the main CPU and a second structure to describe the 80487 co-processor.
            </remarks>
            <value>v2.0+</value>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorType">
            <summary>Processor type</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorType.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorType.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorType.CentralProcessor">
            <summary>Central Processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorType.MathProcessor">
            <summary>Math processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorType.DspProcessor">
            <summary>DSP processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorType.VideoProcessor">
            <summary>Video processor</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type4.VoltageFlags">
            <summary>
            Two forms of information can be specified by the SMBIOS in this field, dependent on the value present in bit 7 (the most-significant bit).
            If bit 7 is 0 (legacy mode), the remaining bits of the field represent the specific voltages that the processor socket can accept
            </summary>
            <remarks>If bit 7 is set to 1, the remaining seven bits of the field are set to contain the processor’s current voltage times 10.</remarks>
            <example>
            The field value for a processor voltage of 1.8 volts would be:
            0x92 = 0x80 + (1.8 * 10) = 0x80 + 18 = 0x80 +12
            </example>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.VoltageFlags._5V">
            <summary>Voltage Capability 5V</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.VoltageFlags._33V">
            <summary>Voltage Capability 3.3V</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.VoltageFlags._29V">
            <summary>Voltage Capability 2.9V</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.VoltageFlags.Legacy">
            <summary>Set to 0, indicating "legacy" mode for processor voltag</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorStatusFlags">
            <summary>Processor Status</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorStatusFlags.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorStatusFlags.CpuEnabled">
            <summary>CPU Enabled</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorStatusFlags.CpuDisabledByUser">
            <summary>CPU Disabled by User through BIOS Setup</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorStatusFlags.CpuDisabledByBios">
            <summary>CPU Disabled By BIOS (POST Error)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorStatusFlags.CpuIdle">
            <summary>CPU is Idle, waiting to be enabled</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorStatusFlags.CpuSocketPopulated">
            <summary>CPU Socket Populated</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType">
            <summary>What the byte values mean for the Processor Information — Processor Upgrade</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.Other">
            <summary></summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.Unknown">
            <summary></summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.DaughterBoard">
            <summary>Daughter Board</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.ZifSocket">
            <summary>ZIF Socket</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.ReplaceablePiggyBack">
            <summary>Replaceable Piggy Back</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.None">
            <summary>None</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.LifSocket">
            <summary>LIF Socket</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.Slot1">
            <summary>Slot 1</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.Slot2">
            <summary>Slot 2</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.Socket370Pin">
            <summary>370-pin socket</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SlotA">
            <summary>Slot A</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SlotM">
            <summary>Slot M</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.Socket423">
            <summary>Socket 423</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketA">
            <summary>Socket A (Socket 462)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.Socket478">
            <summary>Socket 478</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.Socket754">
            <summary>Socket 754</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.Socket940">
            <summary>Socket 940</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.Socket939">
            <summary>Socket 939</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketMPGA604">
            <summary>Socket mPGA604</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketLGA771">
            <summary>Socket LGA771</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketLGA775">
            <summary>Socket LGA775</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketS1">
            <summary>Socket S1</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketAM2">
            <summary>Socket AM2</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketF">
            <summary>Socket F (1207)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketLGA1366">
            <summary>Socket LGA1366</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketG34">
            <summary>Socket G34</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketAM3">
            <summary>Socket AM3</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketC32">
            <summary>Socket C32</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketLGA1156">
            <summary>Socket LGA1156</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketLGA1567">
            <summary>Socket LGA1567</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketPGA988A">
            <summary>Socket PGA988A</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketBGA1288">
            <summary>Socket BGA1288</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketRPGA988B">
            <summary>Socket rPGA988B</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketBGA1023">
            <summary>Socket BGA1023</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketBGA1224">
            <summary>Socket BGA1224</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketLGA1155">
            <summary>Socket LGA1155</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketLGA1356">
            <summary>Socket LGA1356</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketLGA2011">
            <summary>Socket LGA2011</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketFS1">
            <summary>Socket FS1</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketFS2">
            <summary>Socket FS2</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketFM1">
            <summary>Socket FM1</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketFM2">
            <summary>Socket FM2</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketLGA2011_3">
            <summary>Socket LGA2011-3</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketLGA1356_3">
            <summary>Socket LGA1356-3</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketLGA1150">
            <summary>Socket LGA1150</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketBGA1168">
            <summary>Socket BGA1168</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketBGA1234">
            <summary>Socket BGA1234</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketBGA1364">
            <summary>Socket BGA1364</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketAM4">
            <summary>Socket AM4</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketLGA1151">
            <summary>Socket LGA1151</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketBGA1356">
            <summary>Socket BGA1356</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketBGA1440">
            <summary>Socket BGA1440</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketBGA1515">
            <summary>Socket BGA1515</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketLGA3647_1">
            <summary>Socket LGA3647-1</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketSP3">
            <summary>Socket SP3</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketSP3r2">
            <summary>Socket SP3r2</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketLGA2066">
            <summary>Socket LGA2066</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketBGA1392">
            <summary>Socket BGA1392</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketBGA1510">
            <summary>Socket BGA1510</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketBGA1528">
            <summary>Socket BGA1528</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketLGA4189">
            <summary>Socket LGA4189</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgradeType.SocketLGA1200">
            <summary>Socket LGA1200</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorCharacteristicsFlags">
            <summary>Defines which functions the processor support</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorCharacteristicsFlags.Reserved">
            <summary>Reserved</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorCharacteristicsFlags.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorCharacteristicsFlags.Capable64Bit">
            <summary>64-bit Capable</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorCharacteristicsFlags.MultiCore">
            <summary>Multi-Core</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorCharacteristicsFlags.HardwareThread">
            <summary>Hardware Thread</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorCharacteristicsFlags.ExecuteProtection">
            <summary>Execute Protection</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorCharacteristicsFlags.EnhancedVirtualization">
            <summary>Enhanced Virtualization</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorCharacteristicsFlags.PowerPerformanceControl">
            <summary>Power/Performance Control</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorCharacteristicsFlags.Capable128Bit">
            <summary>128-bit Capable</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorCharacteristicsFlags.Arm64SoCID">
            <summary>Arm64 SoC ID</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType">
            <summary>Processor family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType._8086">
            <summary>8086</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType._80286">
            <summary>80286</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.Intel386Processor">
            <summary>Intel386™ processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.Intel486Processor">
            <summary>Intel486™ processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType._8087">
            <summary>8087</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType._80287">
            <summary>80287</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType._80387">
            <summary>_80387</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType._80487">
            <summary>80487</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelPentium">
            <summary>Intel® Pentium® processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelPentiumPro">
            <summary>Intel® Pentium® Pro processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelPentiumII">
            <summary>Pentium® II processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelPentiumMMX">
            <summary>Pentium® processor with MMX™ technology</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelCeleron">
            <summary>Intel® Celeron® processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelPentiumIIXeon">
            <summary>Pentium® II Xeon™ processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelPentiumIII">
            <summary>Pentium® III processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.M1Family">
            <summary>M1 Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.M2Family">
            <summary>M2 Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelCeleronM">
            <summary>Intel® Celeron® M processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelPentium4HT">
            <summary>Intel® Pentium® 4 HT processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdDuron">
            <summary>AMD Duron™ Processor Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.K5">
            <summary>K5 Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.K6">
            <summary>K6 Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.K6_2">
            <summary>K6-2</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.K6_3">
            <summary>K6-3</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdAthlon">
            <summary>AMD Athlon™ Processor Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.Amd29000Family">
            <summary>AMD29000 Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.K6_2P">
            <summary>K6-2+</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.PowerPCFamily">
            <summary>Power PC Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.PowerPC601">
            <summary>Power PC 601</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.PowerPC603">
            <summary>Power PC 603</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.PowerPC603P">
            <summary>Power PC 603+</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.PowerPC604">
            <summary>Power PC 604</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.PowerPC620">
            <summary>Power PC 620</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.PowerPCx704">
            <summary>Power PC x704</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.PowerPC750">
            <summary>Power PC 750</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelCoreDuo">
            <summary>Intel® Core™ Duo processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelCoreDuoMobile">
            <summary>Intel® Core™ Duo mobile processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelCoreSoloMobile">
            <summary>Intel® Core™ Solo mobile processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelAtom">
            <summary>Intel® Atom™ processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelCoreM">
            <summary>Intel® Core™ M processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelCoreM3">
            <summary>Intel(R) Core(TM) m3 processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelCoreM5">
            <summary>Intel(R) Core(TM) m5 processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelCoreM7">
            <summary>Intel(R) Core(TM) m7 processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AlphaFamily">
            <summary>Alpha Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.Alpha21064">
            <summary>Alpha 21064</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.Alpha21066">
            <summary>Alpha 21066</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.Alpha21164">
            <summary>Alpha 21164</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.Alpha21164PC">
            <summary>Alpha 21164PC</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.Alpha21164a">
            <summary>Alpha 21164a</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.Alpha21264">
            <summary>Alpha 21264</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.Alpha21364">
            <summary>Alpha 21364</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdTurionIIUltraDualCoreMobileM">
            <summary>AMD Turion™ II Ultra Dual-Core Mobile M Processor Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdTurionIIDualCoreMobileM">
            <summary>AMD Turion™ II Dual-Core Mobile M Processor Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdAthlonIIDualCoreM">
            <summary>AMD Athlon™ II Dual-Core M Processor Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdOpteron6100">
            <summary>AMD Opteron™ 6100 Series Processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdOpteron4100">
            <summary>AMD Opteron™ 4100 Series Processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdOpteron6200">
            <summary>AMD Opteron™ 6200 Series Processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdOpteron4200">
            <summary>AMD Opteron™ 4200 Series Processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdFX">
            <summary>AMD FX™ Series Processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.Mips">
            <summary>MIPS Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.MipsR4000">
            <summary>MIPS R4000</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.MipsR4200">
            <summary>MIPS R4200</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.MipsR4400">
            <summary>MIPS R4400</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.MipsR4600">
            <summary>MIPS R4600</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.MipsR10000">
            <summary>MIPS R10000</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdCSeries">
            <summary>AMD C-Series Processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdESeries">
            <summary>AMD E-Series Processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdASeries">
            <summary>AMD A-Series Processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdGSeries">
            <summary>AMD G-Series Processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdZSeries">
            <summary>AMD Z-Series Processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdRSeries">
            <summary>AMD R-Series Processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdOpteron4300">
            <summary>AMD Opteron™ 4300 Series Processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdOpteron6300">
            <summary>AMD Opteron™ 6300 Series Processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdOpteron3300">
            <summary>AMD Opteron™ 3300 Series Processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AMDFirePro">
            <summary>AMD FirePro™ Series Processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.Spark">
            <summary>SPARC Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.SuperSpark">
            <summary>SuperSPARC</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.microSparkII">
            <summary>microSPARC II </summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.microSparkIIep">
            <summary>microSPARC IIep </summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.UltraSpark">
            <summary>UltraSPARC</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.UltraSparkII">
            <summary>UltraSPARC II</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.UltraSparcIii">
            <summary>UltraSPARC Iii</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.UltraSparcIII">
            <summary>UltraSPARC III</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.UltraSparcIIIi">
            <summary>UltraSPARC IIIi</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType._68040">
            <summary>68040 Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType._68xxx">
            <summary>68xxx</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType._68000">
            <summary>68000</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType._68010">
            <summary>68010</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType._68020">
            <summary>68020</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType._68030">
            <summary>68030</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdAthlonX4QuadCore">
            <summary>AMD Athlon(TM) X4 Quad-Core Processor Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdOpteronX1000">
            <summary>AMD Opteron(TM) X1000 Series Processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdOpteronX2000">
            <summary>AMD Opteron(TM) X2000 Series APU</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdOpteronASeries">
            <summary>AMD Opteron(TM) A-Series Processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdOpteronX3000">
            <summary>AMD Opteron(TM) X3000 Series APU</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdZen">
            <summary>AMD Zen Processor Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.HobbitFamily">
            <summary>Hobbit Family </summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.CrusoeTM5000">
            <summary>Crusoe™ TM5000 Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.CrusoeTM3000Family">
            <summary>Crusoe™ TM3000 Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.EfficeonTM8000">
            <summary>Efficeon™ TM8000 Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.Weitek">
            <summary>Weitek</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.Itanium">
            <summary>Itanium™ processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdAthlon64">
            <summary>AMD Athlon™ 64 Processor Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdOpteron">
            <summary>AMD Opteron™ Processor Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdSempron">
            <summary>AMD Sempron™ Processor Family </summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdTurion64Mobile">
            <summary>AMD Turion™ 64 Mobile Technology</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdOpteronDualCore">
            <summary>Dual-Core AMD Opteron™ Processor Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdAthlon64X2DualCore">
            <summary>AMD Athlon™ 64 X2 Dual-Core Processor Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdTurion64X2Mobile">
            <summary>AMD Turion™ 64 X2 Mobile Technology</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdOpteronQuadCore">
            <summary>Quad-Core AMD Opteron™ Processor Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdOpteronThirdGeneration">
            <summary>Third-Generation AMD Opteron™ Processor Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdPhenomFXQuadCore">
            <summary>AMD Phenom™ FX Quad-Core Processor Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdPhenomX4QuadCore">
            <summary>AMD Phenom™ X4 Quad-Core Processor Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdPhenomX2DualCore">
            <summary>AMD Phenom™ X2 Dual-Core Processor Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdAthlonX2DualCore">
            <summary>AMD Athlon™ X2 Dual-Core Processor Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.PA_Risc">
            <summary>PA-RISC Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.PA_Risc8500">
            <summary>PA-RISC 8500</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.PA_Risc8000">
            <summary>PA-RISC 8000</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.PA_Risc7300LC">
            <summary>PA-RISC 7300LC</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.PA_Risc7200">
            <summary>PA-RISC 7200</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.PA_Risc7100LC">
            <summary>PA-RISC 7100LC</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.PA_Risc7100">
            <summary>PA-RISC 7100</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.V30Family">
            <summary>V30 Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelXeonQuadCore3200">
            <summary>Quad-Core Intel® Xeon® processor 3200 Series</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelXeonDualCore3000">
            <summary>Dual-Core Intel® Xeon® processor 3000 Series</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelXeonQuadCore5300">
            <summary>Quad-Core Intel® Xeon® processor 5300 Series</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelXeonDualCore5100">
            <summary>Dual-Core Intel® Xeon® processor 5100 Series</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelXeonDualCore5000">
            <summary>Dual-Core Intel® Xeon® processor 5000 Series</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelXeonDualCoreLV">
            <summary>Dual-Core Intel® Xeon® processor LV</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelXeonDualCoreULV">
            <summary>Dual-Core Intel® Xeon® processor ULV</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelXeonDualCore7100">
            <summary>Dual-Core Intel® Xeon® processor 7100 Series</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelXeon5400QuadCore">
            <summary>Quad-Core Intel® Xeon® processor 5400 Series</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelXeonQuadCore">
            <summary>Quad-Core Intel® Xeon® processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelXeon5200DualCore">
            <summary>Dual-Core Intel® Xeon® processor 5200 Series</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelXeon7200DualCore">
            <summary>Dual-Core Intel® Xeon® processor 7200 Series</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelXeon7300QuadCore">
            <summary>Quad-Core Intel® Xeon® processor 7300 Series</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelXeon7400QuadCore">
            <summary>Quad-Core Intel® Xeon® processor 7400 Series</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelXeonMultiCore7400">
            <summary>Multi-Core Intel® Xeon® processor 7400 Series</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelPentiumIIIXeon">
            <summary>Pentium® III Xeon™ processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelPentiumIIISpeedStep">
            <summary>Pentium® III Processor with Intel® SpeedStep™ Technology</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelPentium4">
            <summary>Pentium® 4 Processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelXeon">
            <summary>Intel® Xeon® processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AS400">
            <summary>AS400 Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelXeonMP">
            <summary>Intel® Xeon™ processor MP</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdAthlonXP">
            <summary>AMD Athlon™ XP Processor Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdAthlonMP">
            <summary>AMD Athlon™ MP Processor Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelItanium2">
            <summary>Intel® Itanium® 2 processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelPentiumM">
            <summary>Intel® Pentium® M processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelCeleronD">
            <summary>Intel® Celeron® D processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelPentiumD">
            <summary>Intel® Pentium® D processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelPentiumExtremeEdition">
            <summary>Intel® Pentium® Processor Extreme Edition</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelCoreSolo">
            <summary>Intel® Core™ Solo Processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelCore2Duo">
            <summary>Intel® Core™ 2 Duo Processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelCore2Solo">
            <summary>Intel® Core™ 2 Solo processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelCore2Extreme">
            <summary>Intel® Core™ 2 Extreme processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelCore2Quad">
            <summary>Intel® Core™ 2 Quad processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelCore2ExtremeMobile">
            <summary>Intel® Core™ 2 Extreme mobile processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelCore2DuoMobile">
            <summary>Intel® Core™ 2 Duo mobile processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelCore2SoloMobile">
            <summary>Intel® Core™ 2 Solo mobile processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelCoreI7">
            <summary>Intel® Core™ i7 processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.DualCoreIntelCeleron">
            <summary>Dual-Core Intel® Celeron® processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.Ibm390Family">
            <summary>IBM390 Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.G4">
            <summary>G4</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.G5">
            <summary>G5</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.ESA_390_G6">
            <summary>ESA/390 G6</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.zArchitectureBase">
            <summary>z/Architecture base</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelCoreI5">
            <summary>Intel® Core™ i5 processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelCoreI3">
            <summary>Intel® Core™ i3 processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelCoreI9">
            <summary>Intel® Core™ i9 processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.ViaC7_M">
            <summary>VIA C7™-M Processor Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.ViaC7_D">
            <summary>VIA C7™-D Processor Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.ViaC7">
            <summary>VIA C7™ Processor Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.ViaEden">
            <summary>VIA Eden™ Processor Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelXeonMultiCore">
            <summary>Multi-Core Intel® Xeon® processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelXeonDualCore3xxx">
            <summary>Dual-Core Intel® Xeon® processor 3xxx Series</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelXeonQuadCore3xxx">
            <summary>Quad-Core Intel® Xeon® processor 3xxx Series</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.ViaNano">
            <summary>VIA Nano™ Processor Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelXeonDualCore5xxx">
            <summary>Dual-Core Intel® Xeon® processor 5xxx Series</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelXeonQuadCore5xxx">
            <summary>Quad-Core Intel® Xeon® processor 5xxx Series</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelXeonDualCore7xxx">
            <summary>Dual-Core Intel® Xeon® processor 7xxx Series</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelXeonQuadCore7xxx">
            <summary>Quad-Core Intel® Xeon® processor 7xxx Series</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelXeonMultiCore7xxx">
            <summary>Multi-Core Intel® Xeon® processor 7xxx Series</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.IntelXeon3400MultiCore">
            <summary>Multi-Core Intel® Xeon® processor 3400 Series</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdOpteron3000">
            <summary>AMD Opteron™ 3000 Series Processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdSempronII">
            <summary>AMD Sempron™ II Processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdOpteronQuadCoreEmbedded">
            <summary>Embedded AMD Opteron™ Quad-Core Processor Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdPhenomTripleCore">
            <summary>AMD Phenom™ Triple-Core Processor Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdTurionUltraDualCoreMobile">
            <summary>AMD Turion™ Ultra Dual-Core Mobile Processor Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdTurionDualCoreMobile">
            <summary>AMD Turion™ Dual-Core Mobile Processor Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdAthlonDualCore">
            <summary>AMD Athlon™ Dual-Core Processor Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdSempronSI">
            <summary>AMD Sempron™ SI Processor Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdPhenomII">
            <summary>AMD Phenom™ II Processor Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdAthlonII">
            <summary>AMD Athlon™ II Processor Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdOpteronSixCore">
            <summary>Six-Core AMD Opteron™ Processor Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.AmdSempronM">
            <summary>AMD Sempron™ M Processor Family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.i860">
            <summary>i860</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.i960">
            <summary>i960</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.Indicator">
            <summary>Indicator to obtain the processor family from the Processor Family 2 field</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.Reserved">
            <summary>Reserved</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.Armv7">
            <summary>ARMv7</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.Armv8">
            <summary>ARMv8</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.SH3">
            <summary>SH-3</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.SH4">
            <summary>SH-4</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.ARM">
            <summary>ARM</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.StrongARM">
            <summary>StrongARM</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType._6x86">
            <summary>6x86</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.MediaGX">
            <summary>MediaGX</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.MII">
            <summary>MII</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.WinChip">
            <summary>WinChip</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.DSP">
            <summary>DSP</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.VideoProcessor">
            <summary>Video Processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.RiscV_RV32">
            <summary>RISC-V RV32</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.RiscV_RV64">
            <summary>RISC-V RV64</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamilyType.RiscV_RV128">
            <summary>RISC-V RV128</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.SocketDesignation">
            <summary>Socket Designation</summary>
            <remarks>String number for Reference Designation</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.Processor">
            <summary>Processor Type</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamily1">
            <summary>Processor family</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorManufacturer">
            <summary>Processor manufacturer</summary>
            <remarks>String number of Processor Manufacturer</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorID">
            <summary>Processor ID</summary>
            <remarks>
            Raw processor identification data.
            The Processor ID field contains processor-specific information that describes the processor’s features
            <list type="square">
            	<item>
            		<term>x86-class CPUs</term>
            		<description>
            		For x86 class CPUs, the field’s format depends on the processor’s support of the CPUID instruction.
            		If the instruction is supported, the Processor ID field contains two DWORD-formatted values.
            		The first (offsets 0x08-0x0b) is the EAX value returned by a CPUID instruction with input EAX set to 1; the second (offsets 0x0c-0x0f) is the EDX value returned by that instruction.
            		</description>
            	</item>
            	<item>
            		<term>ARM32-class CPUs</term>
            		<description>
            		For ARM32-class CPUs, the Processor ID field contains two DWORD-formatted values.
            		The first (offsets 0x08-0x0b) is the contents of the Main ID Register (MIDR); the second (offsets 0x0c-0x0f) is zero.
            		</description>
            	</item>
            	<item>
            		<term>ARM64-class CPUs</term>
            		<description>
            		For ARM64-class CPUs, the Processor ID field contains two DWORD-formatted values.
            		The field's format depends on the processor's support of the SMCCC_ARCH_SOC_ID architectural call, as defined in the Arm SMC Calling Convention Specification v1.2 at https://developer.arm.com/architectures/system-1058 architectures/software-standards/smccc.
            		Software can determine the support for SoC ID by examining the Processor Characteristics field for “Arm64 SoC ID” bit as defined in Table 27 – Processor Characteristics.
            		If SoC ID is supported, the first DWORD (offsets 0x08-0x0b) is the JEP-106 code for the SiP value returned by a SMCCC_ARCH_SOC_ID call with input parameter SoC_ID_type set to 0;
            		the second DWORD (offsets 0x0c-0x0f) is the SoC revision value returned by the SMCCC_ARCH_SOC_ID call with input parameter SoC_ID_type set to 1.
            		System Management BIOS (SMBIOS) Reference Specification DSP0134 56 Published  Version 3.4.0 If SoC ID is not supported, the first DWORD (offsets 0x08-0x0b) is the contents of the MIDR_EL1 register; the second DWORD (offsets 0x0c-0x0f) is zero.
            		</description>
            	</item>
            	<item>
            		<term>RISC-V-class CPUs</term>
            		<description>
            		For RISC-V class CPUs, the processor ID contains a QWORD Machine Vendor ID CSR (mvendorid) of RISC-V processor hart 0.
            		More information of RISC-V class CPU feature is described in RISC-V processor additional information (SMBIOS structure Type 44, 7.45).
            		</description>
            	</item>
            </list>
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorVersion">
            <summary>Processor Version</summary>
            <remarks>String number describing the Processor</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.Voltage">
            <summary>Voltage</summary>
            <remarks>
            Two forms of information can be specified by the SMBIOS in this field, dependent on the value present in bit 7 (the most-significant bit).
            If bit 7 is 0 (legacy mode), the remaining bits of the field represent the specific voltages that the processor socket can accept
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ExternalClock">
            <summary>External Clock</summary>
            <remarks>External Clock Frequency, in MHz If the value is unknown, the field is set to 0.</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.MaxSpeed">
            <summary>Max Speed</summary>
            <remarks>
            Maximum processor speed (in MHz) supported by the system for this processor socket 0x0e9 is for a 233 MHz processor.
            If the value is unknown, the field is set to 0.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.CurrentSpeed">
            <summary>Current Speed</summary>
            <remarks>Same format as Max Speed</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4._Status">
            <summary>Status</summary>
            <remarks>Processor Status</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorUpgrade">
            <summary>Processor Upgrade</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.L1CacheHandle">
            <summary>L1 Cache Handle</summary>
            <remarks>
            Handle of a Cache Information structure that defines the attributes of the primary (Level 1) cache for this processor For version 2.1 and version 2.2 implementations, the value is 0FFFFh if the processor has no L1 cache.
            For version 2.3 and later implementations, the value is 0FFFFh if the Cache Information structure is not provided.
            </remarks>
            <value>v2.1+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.L2CacheHandle">
            <summary>L2 Cache Handle</summary>
            <remarks>
            Handle of a Cache Information structure that defines the attributes of the secondary (Level 2) cache for this processor For version 2.1 and version 2.2 implementations, the value is 0FFFFh if the processor has no L2 cache.
            For version 2.3 and later implementations, the value is 0FFFFh if the Cache Information structure is not provided.
            </remarks>
            <value>v2.1+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.L3CacheHandle">
            <summary>L3 Cache Handle</summary>
            <remarks>
            Handle of a Cache Information structure that defines the attributes of the tertiary(Level 3) cache for this processor.
            For version 2.1 and version 2.2 implementations, the value is 0x0ffff if the processor has no L3 cache.
            For version 2.3 and later implementations, the value is 0x0ffff if the Cache Information structure is not provided.
            </remarks>
            <value>v2.1+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.SerialNumber">
            <summary>Serial number</summary>
            <remarks>
            String number for the serial number of this processor.
            This value is set by the manufacturer and normally not changeable.
            </remarks>
            <value>v2.1+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.AssetType">
            <summary>Asset Tag</summary>
            <remarks>String number for the asset tag of this processor</remarks>
            <value>v2.3+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.PartNumber">
            <summary>Part Number</summary>
            <remarks>
            String number for the part number of this processor.
            This value is set by the manufacturer and normally not changeable.
            </remarks>
            <value>v2.3+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4._CoreCount">
            <summary>Core Count</summary>
            <remarks>
            Core Count is the number of cores detected by the BIOS for this processor socket.
            It does not necessarily indicate the full capability of the processor. For example, platform hardware may have the capability to limit the number of cores reported by the processor without BIOS intervention or knowledge.
            For a dual-core processor installed in a platform where the hardware is set to limit it to one core, the BIOS reports a value of 1 in <see cref="F:AlphaOmega.Debug.Native.SmBios.Type4._CoreCount"/>.
            For a dual-core processor with multi-core support disabled by BIOS, the BIOS reports a value of 2 in <see cref="F:AlphaOmega.Debug.Native.SmBios.Type4._CoreCount"/>.
            
            If the value is unknown, the field is set to 0.
            For core counts of 256 or greater, the <see cref="F:AlphaOmega.Debug.Native.SmBios.Type4._CoreCount"/> field is set to 0xff and the <see cref="F:AlphaOmega.Debug.Native.SmBios.Type4._CoreCount2"/> field is set to the number of cores.
            </remarks>
            <value>v2.5+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4._CoreEnabled">
            <summary>Core Enabled</summary>
            <remarks>
            Number of enabled cores per processor socket.
            Core Enabled is the number of cores that are enabled by the BIOS and available for Operating System use.
            For example, if the BIOS detects a dual-core processor, it would report a value of 2 if it leaves both cores enabled, and it would report a value of 1 if it disables multi-core support.
            
            The Core Enabled 2 field supports core enabled counts > 255.
            For core enabled counts of 256 or greater, the Core Enabled field is set to FFh and the Core Enabled 2 field is set to the number of enabled cores.
            For core enabled counts of 255 or fewer, if Core Enabled 2 is present it shall be set to the same value as Core Enabled.
            This follows the approach used for the Core Count and Core Count 2 fields.
            </remarks>
            <example>
            If the value is unknown, the field is set 0.
            For core counts of 256 or greater, the Core Enabled field is set to FFh and the Core Enabled 2 field is set to the number of enabled cores.
            </example>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4._ThreadCount">
            <summary>Thread Count</summary>
            <remarks>
            <see cref="F:AlphaOmega.Debug.Native.SmBios.Type4._ThreadCount"/> is the total number of threads detected by the BIOS for this processor socket.
            It is a processor-wide count, not a thread-per-core count. It does not necessarily indicate the full capability of the processor.
            For example, platform hardware may have the capability to limit the number of threads reported by the processor without BIOS intervention or knowledge.
            For a dual-thread processor installed in a platform where the hardware is set to limit it to one thread, the BIOS reports a value of 1 in <see cref="F:AlphaOmega.Debug.Native.SmBios.Type4._ThreadCount"/>.
            For a dual-thread processor with multi-threading disabled by BIOS, the BIOS reports a value of 2 in <see cref="F:AlphaOmega.Debug.Native.SmBios.Type4._ThreadCount"/>.
            For a dual-core, dual-thread-per-core processor, the BIOS reports a value of 4 in <see cref="F:AlphaOmega.Debug.Native.SmBios.Type4._ThreadCount"/>.
            
            If the value is unknown, the field is set to 0.
            For thread counts of 256 or greater, the <see cref="F:AlphaOmega.Debug.Native.SmBios.Type4._ThreadCount"/> field is set to 0xff and the <see cref="F:AlphaOmega.Debug.Native.SmBios.Type4._ThreadCount2"/> field is set to the number of threads.
            </remarks>
            <value>v2.5+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorCharacteristics">
            <summary>Processor Characteristics</summary>
            <remarks>
            Enhanced Virtualization indicates that the processor is capable of executing enhanced virtualization instructions.
            This bit does not indicate the present state of this feature.
            
            Power/Performance Control indicates that the processor is capable of load-based power savings.
            This bit does not indicate the present state of this feature.
            
            Arm64 SoC ID indicates that the processor supports returning a SoC ID value using the SMCCC_ARCH_SOC_ID architectural call, as defined in the Arm SMC Calling Convention Specification v1.2 at
            https://developer.arm.com/architectures/system-architectures/software-standards/smccc.
            </remarks>
            <value>v2.5+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamily2">
            <summary>Processor family</summary>
            <remarks>Details the values for the Processor Information — Processor Family field.</remarks>
            <value>v2.6+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4._CoreCount2">
            <summary>Core Count 2</summary>
            <remarks>
            The Core Count 2 field supports core counts > 255.
            For core counts of 256 or greater, the <see cref="F:AlphaOmega.Debug.Native.SmBios.Type4._CoreCount"/> field is set to 0xff and the Core Count 2 field is set to the number of cores.
            For core counts of 255 or fewer, if <see cref="F:AlphaOmega.Debug.Native.SmBios.Type4._CoreCount2"/> is present it shall be set the same value as <see cref="F:AlphaOmega.Debug.Native.SmBios.Type4._CoreCount"/>.
            
            Number of Cores per processor socket.
            Supports core counts >255.
            If this field is present, it holds the core count for the processor socket.
            Core Count will also hold the core count, except for core counts that are 256 or greater.
            In that case, <see cref="F:AlphaOmega.Debug.Native.SmBios.Type4._CoreCount"/> shall be set to FFh and Core Count 2 will hold the count.
            </remarks>
            <example>
            Legal values:
            0x0000 = unknown 
            0x0001-0x00ff =  Core counts 1 to 255. Matches Core Count value. 
            0x0100-0xfffe = Core counts 256 to 65534, respectively. 
            0xffff = reserved
            </example>
            <value>v3.0+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4._CoreEnabled2">
            <summary>Core Enabled 2</summary>
            <remarks>
            Number of enabled cores per processor socket.
            Supports core enabled counts >255.
            If this field is present, it holds the core enabled count for the processor socket.
            <see cref="F:AlphaOmega.Debug.Native.SmBios.Type4._CoreEnabled"/> will also hold the core enabled count, except for core counts that are 256 or greater.
            In that case, Core Enabled shall be set to 0xff and <see cref="F:AlphaOmega.Debug.Native.SmBios.Type4._CoreEnabled2"/> will hold the count.
            </remarks>
            <example>
            Legal values: 
            0x0000 = unknown 
            0x0001-0x00ff =  core enabled counts 1 to 255. Matches Core Enabled value. 
            0x0100-0xfffe = core enabled counts 256 to 65534, respectively. 
            FFFFh = reserved
            </example>
            <value>v3.0+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type4._ThreadCount2">
             <summary>Thread Count 2</summary>
             <remarks>
             Number of threads per processor socket.
             Supports thread counts >255.
             If this field is present, it holds the thread count for the processor socket.
             <see cref="F:AlphaOmega.Debug.Native.SmBios.Type4._ThreadCount"/> will also hold the thread count, except for thread counts that are 256 or greater.
             In that case, <see cref="F:AlphaOmega.Debug.Native.SmBios.Type4._ThreadCount"/> shall be set to 0xff and <see cref="F:AlphaOmega.Debug.Native.SmBios.Type4._ThreadCount2"/> will hold the count
            
             The <see cref="F:AlphaOmega.Debug.Native.SmBios.Type4._ThreadCount2"/> field supports thread counts > 255.
             For thread counts of 256 or greater, the <see cref="F:AlphaOmega.Debug.Native.SmBios.Type4._ThreadCount"/> field is set to 0xff and the <see cref="F:AlphaOmega.Debug.Native.SmBios.Type4._ThreadCount2"/> field is set to the number of threads.
             For thread counts of 255 or fewer, if <see cref="F:AlphaOmega.Debug.Native.SmBios.Type4._ThreadCount2"/> is present it shall be set to the same value as Thread Count.
             This follows the approach used for the <see cref="F:AlphaOmega.Debug.Native.SmBios.Type4._CoreCount"/> and <see cref="F:AlphaOmega.Debug.Native.SmBios.Type4._CoreCount2"/> fields.
             </remarks>
             <example>
             Legal values:
             0x0000 = unknown 
             0x0001-0x00ff = thread counts 1 to 255. Matches Thread Count value. 
             0x0100-0xfffe = thread counts 256 to 65534, respectively. 
             0xffff = reserved.
             </example>
             <value>v3.0+</value>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type4.ProcessorFamily">
            <summary>Processor family</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type4.Status">
            <summary>CPU status</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type4.StatusPopulated">
            <summary>CPU Socket populated</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type4.ThreadCount">
            <summary>Thread count</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type4.CoreCount">
            <summary>Core count</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type4.CoreEnabled">
            <summary>Core enabled count</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type5">
            <summary>Memory Controller Information (Type 5, Obsolete)</summary>
            <remarks>
            This structure, and its companion, Memory Module Information (Type 6, Obsolete), are obsolete starting with version 2.1 of this specification;
            the Physical Memory Array (Type 16) and Memory Device (Type 17) structures should be used instead.
            </remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type5.ErrorDetectingMethodType">
            <summary>Byte values for the Memory Controller Error Detecting Method field</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type5.ErrorDetectingMethodType.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type5.ErrorDetectingMethodType.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type5.ErrorDetectingMethodType.None">
            <summary>None</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type5.ErrorDetectingMethodType.Parity8Bit">
            <summary>8-bit Parity</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type5.ErrorDetectingMethodType.Ecc32Bit">
            <summary>32-bit ECC</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type5.ErrorDetectingMethodType.Ecc64Bit">
            <summary>64-bit ECC</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type5.ErrorDetectingMethodType.Ecc128Bit">
            <summary>128-bit ECC</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type5.ErrorDetectingMethodType.CRC">
            <summary>CRC</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type5.ErrorCorrectingCapabilityFlags">
            <summary>Byte values for the Memory Controller Information — Interleave Support field</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type5.ErrorCorrectingCapabilityFlags.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type5.ErrorCorrectingCapabilityFlags.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type5.ErrorCorrectingCapabilityFlags.None">
            <summary>None</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type5.ErrorCorrectingCapabilityFlags.SingleBitErrorCorrecting">
            <summary>Single-Bit Error Correcting</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type5.ErrorCorrectingCapabilityFlags.DoubleBitErrorCorrecting">
            <summary>Double-Bit Error Correcting</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type5.ErrorCorrectingCapabilityFlags.ErrorScrubbing">
            <summary>Error Scrubbing</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type5.InterleaveType">
            <summary>Interleave Support field</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type5.InterleaveType.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type5.InterleaveType.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type5.InterleaveType.OneWayInterleave">
            <summary>One-Way Interleave</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type5.InterleaveType.TwoWayInterleave">
            <summary>Two-Way Interleave</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type5.InterleaveType.FourWayInterleave">
            <summary>Four-Way Interleave</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type5.InterleaveType.EightWayInterleave">
            <summary>Eight-Way Interleave</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type5.InterleaveType.SixteenWayInterleave">
            <summary>Sixteen-Way Interleave</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type5.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type5.ErrorDetectingMethod">
            <summary>Error Detecting Method</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type5.ErrorCorrectingCapability">
            <summary>Error Correcting Capability</summary>
            <remarks>Byte values for the Memory Controller Information — Interleave Support field</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type5.SupportedInterleave">
            <summary>Supported Interleave</summary>
            <remarks>Interleave Support field</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type5.CurrentInterleave">
            <summary>Current Interleave</summary>
            <remarks>Interleave Support field</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type5.MaximumMemoryModuleSize">
            <summary>Maximum Memory Module Size</summary>
            <remarks>
            Size of the largest memory module supported (per slot), specified as n, where 2**n is themaximum size in MB.
            The maximum amount of memory supported by this controller is that value times the number ofslots, as specified in offset 0Eh of this structure.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type5.SupportedSpeeds">
            <summary>Supported Speeds</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type5.SupportedMemoryTypes">
            <summary>Supported Memory Types</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type5.MemoryModuleVoltage">
            <summary>Memory Module Voltage</summary>
            <remarks>
            Describes the required voltages for each of the memory module sockets controlled by this controller: 
            	Bits 7:3 Reserved, must be zero
            	Bit 2  2.9V
            	Bit 1  3.3V
            	Bit 0  5V
            NOTE:  Setting of multiple bits indicates that the sockets are configurable.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type5.NumberOfAssociatedMemorySlots">
            <summary>Number of Associated Memory Slots</summary>
            <remarks>Defines how many of the Memory Module Information blocks are controlled by this controller</remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type6">
            <summary>Memory Module Information (Type 6, Obsolete) structure</summary>
            <remarks>
            This structure and its companion Memory Controller Information (Type 5, Obsolete) are obsolete starting with version 2.1 of this specification;
            the Physical Memory Array (Type 16) and Memory Device (Type 17) structures should be used instead.
            BIOS providers might choose to implement both memory description types to allow existing DMI browsers to properly display the system’s memory attributes. 
            </remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type6.MemoryTypeFlags">
            <summary>Memory module type</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type6.MemoryTypeFlags.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type6.MemoryTypeFlags.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type6.MemoryTypeFlags.Standard">
            <summary>Standard</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type6.MemoryTypeFlags.FastPageMode">
            <summary>Fast Page Mode</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type6.MemoryTypeFlags.EDO">
            <summary>EDO</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type6.MemoryTypeFlags.Parity">
            <summary>Parity</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type6.MemoryTypeFlags.ECC">
            <summary>ECC</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type6.MemoryTypeFlags.SIMM">
            <summary>SIMM</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type6.MemoryTypeFlags.DIMM">
            <summary>DIMM</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type6.MemoryTypeFlags.BurstEDO">
            <summary>Burst EDO</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type6.MemoryTypeFlags.SDRAM">
            <summary>SDRAM</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type6.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type6.SocketDesignation">
            <summary>String number for reference designation</summary>
            <example>"J202",0</example>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type6.BankConnections">
            <summary>Each nibble indicates a bank (RAS#) connection; 0xF means no connection</summary>
            <example>
            If banks 1 and 3 (RAS# 1 and 3) were connected to a SIMM socket the byte for that socket would be 0x13.
            If only bank 2 (RAS 2) were connected, the byte for that socket would be 0x2f
            </example>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type6.CurrentSpeed">
            <summary>
            Speed of the memory module, in ns (for example, 70d for a 70ns module)
            If the speed is unknown, the field is set to 0.
            </summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type6.CurrentMemoryType">
            <summary>Describes the physical characteristics of the memory modules that are supported by (and currently installed in) the system</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type6.InstalledSize">
            <summary>
            The Installed Size fields identify the size of the memory module that is installed in the socket, as determined by reading and correlating the module’s presence-detect information.
            If the system does not support presence-detect mechanisms, the Installed Size field is set to 0x7d to indicate that the installed size is not determinable.
            </summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type6.EnabledSize">
            <summary>
            The Enabled Size field identifies the amount of memory currently enabled for the system’s use from the module.
            If a module is known to be installed in a connector, but all memory in the module has been disabled due to error, the Enabled Size field is set to 0x7e
            </summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type6.ErrorStatus">
            <summary>
            Bits 7:3	Reserved, set to 0s
            Bit 2		If set, the Error Status information should be obtained from the event log; bits 1and 0 are reserved. 
            Bit 1		Correctable errors received for the module, if set. This bit is reset only during a system reset.
            Bit 0		Uncorrectable errors received for the module, if set.
            			All or a portion of the module has been disabled.
            			This bit is only reset on power-on.
            </summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type7">
            <summary>Cache Information (Type 7)</summary>
            <remarks>
            The information in this structure defines the attributes of CPU cache device in the system.
            One structure is specified for each such device, whether the device is internal to or external to the CPU module.
            Cache modules can be associated with a processor structure in one or two ways depending on the SMBIOS version
            </remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type7.SramTypeFlags">
            <summary>SRAM Type</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.SramTypeFlags.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.SramTypeFlags.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.SramTypeFlags.NonBurst">
            <summary>Non-Burst</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.SramTypeFlags.Burst">
            <summary>Burst</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.SramTypeFlags.PipelineBurst">
            <summary>Pipeline Burst</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.SramTypeFlags.Synchronous">
            <summary>Synchronous</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.SramTypeFlags.Asynchronous">
            <summary>Asynchronous</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type7.ErrorCorrectionType">
            <summary>Error-correction scheme supported by this cache component</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.ErrorCorrectionType.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.ErrorCorrectionType.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.ErrorCorrectionType.None">
            <summary>None</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.ErrorCorrectionType.Parity">
            <summary>Parity</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.ErrorCorrectionType.EccSingleBit">
            <summary>Single-bit ECC</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.ErrorCorrectionType.EccMultiBit">
            <summary>Multi-bit ECC</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type7.SystemCacheType">
            <summary>System Cache Type</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.SystemCacheType.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.SystemCacheType.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.SystemCacheType.Instruction">
            <summary>Instruction</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.SystemCacheType.Data">
            <summary>Data</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.SystemCacheType.Unified">
            <summary>Unified</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type7.AssociativityType">
            <summary>Associativity of the cache</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.AssociativityType.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.AssociativityType.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.AssociativityType.DirectMapped">
            <summary>Direct Mapped</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.AssociativityType.SetAssociative2Way">
            <summary>2-way Set-Associative</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.AssociativityType.SetAssociative4Way">
            <summary>4-way Set-Associative</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.AssociativityType.FullyAssociative">
            <summary>Fully Associative</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.AssociativityType.SetAssociative8Way">
            <summary>8-way Set-Associative</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.AssociativityType.SetAssociative16Way">
            <summary>16-way Set-Associative</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.AssociativityType.SetAssociative12Way">
            <summary>12-way Set-Associative</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.AssociativityType.SetAssociative24Way">
            <summary>24-way Set-Associative</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.AssociativityType.SetAssociative32Way">
            <summary>32-way Set-Associative</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.AssociativityType.SetAssociative48Way">
            <summary>48-way Set-Associative</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.AssociativityType.SetAssociative64Way">
            <summary>64-way Set-Associative</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.AssociativityType.SetAssociative20Way">
            <summary>20-way Set-Associative</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type7.CacheConfigurationOperationalModeType">
            <summary>Cache configuration Operational Mode</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.CacheConfigurationOperationalModeType.WriteThrough">
            <summary>Write Through</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.CacheConfigurationOperationalModeType.WriteBack">
            <summary>Write Back</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.CacheConfigurationOperationalModeType.MemoryAddressVary">
            <summary>Memory Address Vary</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.CacheConfigurationOperationalModeType.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type7.CacheConfigurationLocationType">
            <summary>Cache configuration Location, relative to the CPU module</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.CacheConfigurationLocationType.Internal">
            <summary>Internal</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.CacheConfigurationLocationType.External">
            <summary>External</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.CacheConfigurationLocationType.Reserved">
            <summary>Reserved</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.SocketDesignation">
            <summary>Socket Designation</summary>
            <remarks>String number for reference designation</remarks>
            <example>"CACHE1", 0</example>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.CacheConfiguration">
            <summary>Cache Configuration</summary>
            <remarks>
            Bits 15:10 Reserved, must be zero 
            Bits 9:8 Operational Mode 
             00b – Write Through 
             01b – Write Back 
             10b – Varies with Memory Address 
             11b – Unknown 
            Bit 7  Enabled/Disabled (at boot time) 
             1b – Enabled 
             0b – Disabled 
            Bits 6:5 Location, relative to the CPU module:  
             00b – Internal  
             01b – External 
             10b – Reserved 
             11b – Unknown Bit 4 Reserved, must be zero 
            Bit 3  Cache Socketed (e.g. Cache on a Stick) 
             1b – Socketed 
             0b – Not Socketed 
            Bits 2:0 Cache Level – 1 through 8 (For example, an L1 cache would use value 000b and an L3 cache would use 010b.) 
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.MaximumCacheSize">
            <summary>Maximum Cache Size</summary>
            <remarks>
            Maximum size that can be installed
            Bit 15 Granularity 
            	0 – 1K granularity 
            	1 – 64K granularity 
            Bits 14:0  Max size in given granularity
            
            For multi-core processors, the cache size for the different levels of the cache (L1, L2, L3) is the total amount of cache per level per processor socket.
            The cache size is independent of the core count.
            For example, the cache size is 2 MB for both a dual core processor with a 2 MB L3 cache shared between the cores and a dual core processor with 1 MB L3 cache (non-shared) per core.
            Refer to the descriptions of the Maximum Cache Size 2 and Installed Cache 2 fields for information on representing cache sizes >2047MB.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.InstalledSize">
            <summary>Installed Size</summary>
            <remarks>Same format as Max Cache Size field; set to 0 if no cache is installed</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.SupportedSRAMType">
            <summary>Supported SRAM Type</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.CurrentSRAMType">
            <summary>Current SRAM Type</summary>
            <value>v2.0+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.CacheSpeed">
            <summary>Cache Speed</summary>
            <remarks>
            Cache module speed, in nanoseconds.
            The value is 0 if the speed is unknown.
            </remarks>
            <value>v2.1+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.ErrorCorrection">
            <summary>Error Correction Type</summary>
            <remarks>Error-correction scheme supported by this cache component</remarks>
            <value>v2.1+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.SystemCache">
            <summary>System Cache Type</summary>
            <remarks>
            Logical type of cache.
            The cache type for a cache level (L1, L2, L3, ...) is type 03h (Instruction) when all the caches at that level are Instruction caches.
            The cache type for a specific cache level (L1, L2, L3, ...) is type 0x04 (Data) when all the caches at that level are Data caches.
            The cache type for a cache level (L1, L2, L3, ...) is type 05h (Unified) when the caches at that level are a mix of Instruction and Data caches.
            </remarks>
            <value>v2.1+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.Associativity">
            <summary>Associativity</summary>
            <remarks>Associativity of the cache</remarks>
            <value>v2.1+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.MaximumCacheSize2">
            <summary>Maximum Cache Size 2</summary>
            <remarks>
            If this field is present, for cache sizes of 2047 MB or smaller the value in the Max size in given granularity portion of the field equals the size given in the corresponding portion of the Maximum Cache Size field, and the Granularity bit matches the value of the Granularity bit in the <see cref="F:AlphaOmega.Debug.Native.SmBios.Type7.MaximumCacheSize"/> field. 
            
            For Cache sizes greater than 2047 MB, the <see cref="F:AlphaOmega.Debug.Native.SmBios.Type7.MaximumCacheSize"/> field is set to 0xFFFF and the <see cref="F:AlphaOmega.Debug.Native.SmBios.Type7.MaximumCacheSize2"/> field is present,
            the Granularity bit is set to 1b, and the size set as required; see <see cref="T:AlphaOmega.Debug.Native.SmBios.Type7.SystemCacheType"/>. 
            
            Bit 31 Granularity 
            	0 – 1K granularity 
            	1 – 64K granularity (always 1b for cache sizes >2047 MB) 
            Bits 30:0  Max size in given granularity
            </remarks>
            <value>v3.1+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type7.InstalledCacheSize2">
            <summary>Installed Cache Size 2</summary>
            <remarks>Same format as <see cref="F:AlphaOmega.Debug.Native.SmBios.Type7.MaximumCacheSize2"/> field; Absent or set to 0 if no cache is installed. <see cref="T:AlphaOmega.Debug.Native.SmBios.Type7.SystemCacheType"/></remarks>
            <value>v3.1+</value>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type7.CacheConfigurationOperationalMode">
            <summary>Operational Mode</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type7.CacheConfigurationEnabled">
            <summary>Enabled/Disabled (at boot time)</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type7.CacheConfigurationLocation">
            <summary>Location, relative to the CPU module</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type7.CacheConfigurationSocketed">
            <summary>Socketed/not socketed</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type7.CacheConfigurationLevel">
            <summary>Cache level</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type7.MaximumCacheSize64KGranularity">
            <summary>True - 64K granularity; False - 1K granularity</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type7.MaximumCacheSizeNoGranularity">
            <summary>Maximum cache size</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type8">
            <summary>Port Connector Information (Type 8)</summary>
            <remarks>
            the information in this structure defines the attributes of a system port connector (for example, parallel, serial, keyboard, or mouse ports).
            The port’s type and connector information are provided.
            One structure is present for each port provided by the system.
            </remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType">
            <summary>Shows the values of the bytes in the Port Information — Connector Types field</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType.None">
            <summary>None</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType.Centronics">
            <summary>Centronics</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType.MiniCentronics">
            <summary>Mini Centronics</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType.Proprietary">
            <summary>Proprietary</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType.DB25PinMale">
            <summary>DB-25 pin male</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType.DB25PinFemale">
            <summary>DB-25 pin female</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType.DB15PinMale">
            <summary>DB-15 pin male</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType.DB15PinFemale">
            <summary>DB-15 pin female</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType.DB9PinMale">
            <summary>DB-9 pin male</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType.DB9PinFemale">
            <summary>DB-9 pin female</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType.RJ11">
            <summary>RJ-11</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType.RJ45">
            <summary>RJ-45</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType.MiniScsi50Pin">
            <summary>50-pin MiniSCSI</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType.MiniDIN">
            <summary>Mini-DIN</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType.MicroDIN">
            <summary>Micro-DIN</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType.PS2">
            <summary>PS/2</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType.Infrared">
            <summary>Infrared</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType.HpHil">
            <summary>HP-HIL</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType.AccessBusUSB">
            <summary>Access Bus (USB)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType.SsaScsi">
            <summary>SSA SCSI</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType.CircularDin8Male">
            <summary>Circular DIN-8 male</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType.CircularDin8Female">
            <summary>Circular DIN-8 female</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType.OnBoardIde">
            <summary>On Board IDE</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType.OnBoardFloppy">
            <summary>On Board Floppy</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType.DualInline9Pin">
            <summary>9-pin Dual Inline (pin 10 cut)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType.DualInline25Pin">
            <summary>25-pin Dual Inline (pin 26 cut)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType.DualInline50Pin">
            <summary>50-pin Dual Inline</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType.DualInline68Pin">
            <summary>68-pin Dual Inline</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType.OnBoardSoundInput">
            <summary>On Board Sound Input from CD-ROM</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType.MiniCentronicsType14">
            <summary>Mini-Centronics Type-14</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType.MiniCentronicsType26">
            <summary>Mini-Centronics Type-26</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType.MiniJack">
            <summary>Mini-jack (headphones)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType.Bnc">
            <summary>BNC</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType._1394">
            <summary>1394</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType.SAS_SATAPlug">
            <summary>SAS/SATA Plug Receptacle</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType.UsbTypeC">
            <summary>USB Type-C Receptacle</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType.Pc98">
            <summary>PC-98</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType.Pc98Hireso">
            <summary>PC-98Hireso</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType.PcH98">
            <summary>PC-H98</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType.Pc98Note">
            <summary>PC-98Note</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ConnectorType.Pc98Full">
            <summary>PC-98Full</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type8.PortType">
            <summary>Describes the function of the port</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.PortType.None">
            <summary>None</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.PortType.ParallelPortXT_AT">
            <summary>Parallel Port XT/AT Compatible</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.PortType.ParallelPortPS_2">
            <summary>Parallel Port PS/2</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.PortType.ParallelPortECP">
            <summary>Parallel Port ECP</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.PortType.ParallelPortEPP">
            <summary>Parallel Port EPP</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.PortType.ParallelPortECP_EPP">
            <summary>Parallel Port ECP/EPP</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.PortType.SerialPortXT_AT">
            <summary>Serial Port XT/AT Compatible</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.PortType.SerialPort16450">
            <summary>Serial Port 16450 Compatible</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.PortType.SerialPort16550">
            <summary>Serial Port 16550 Compatible</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.PortType.SerialPort16550A">
            <summary>Serial Port 16550A Compatible</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.PortType.Scsi">
            <summary>SCSI Port</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.PortType.Midi">
            <summary>MIDI Port</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.PortType.JoyStick">
            <summary>Joy Stick Port</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.PortType.Keyboard">
            <summary>Keyboard Port</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.PortType.Mouse">
            <summary>Mouse Port</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.PortType.SsaScsi">
            <summary>SSA SCSI</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.PortType.USB">
            <summary>USB</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.PortType.FireWire">
            <summary>FireWire (IEEE P1394)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.PortType.PcmciaI2">
            <summary>PCMCIA Type I2</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.PortType.PcmciaII">
            <summary>PCMCIA Type II</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.PortType.PcmciaIII">
            <summary>PCMCIA Type III</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.PortType.CardBus">
            <summary>CardBus</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.PortType.AccessBus">
            <summary>Access Bus Port</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.PortType.ScsiII">
            <summary>SCSI II</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.PortType.ScsiWide">
            <summary>SCSI Wide</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.PortType.Pc98">
            <summary>PC-98</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.PortType.Pc98Hireso">
            <summary>PC-98-Hireso</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.PortType.PcH98">
            <summary>PC-H98</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.PortType.Video">
            <summary>Video Port</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.PortType.Audio">
            <summary>Audio Port</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.PortType.Modem">
            <summary>Modem Port</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.PortType.Network">
            <summary>Network Port</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.PortType.Sata">
            <summary>SATA</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.PortType.Sas">
            <summary>SAS</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.PortType.Mfdp">
            <summary>MFDP (Multi-Function Display Port)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.PortType.Thunderbolt">
            <summary>Thunderbolt</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.PortType.Compatible8251">
            <summary>8251 Compatible </summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.PortType.Compatible8251Fifo">
            <summary>8251 FIFO Compatible</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.InternalReferenceDesignator">
            <summary>Internal Reference Designator</summary>
            <remarks>String number for Internal Reference Designator, that is, internal to the system enclosure</remarks>
            <example> "J101", 0</example>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.InternalConnectorType">
            <summary>Internal Connector type</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ExternalReferenceDesignator">
            <summary>External Reference Designator</summary>
            <remarks>String number for the External Reference Designation external to the system enclosure</remarks>
            <example>"COM A", 0</example>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.ExternalConnectorType">
            <summary>External Connector type</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type8.Port">
            <summary>Port</summary>
            <remarks>Describes the function of the port</remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type9">
            <summary>System Slots (Type 9)</summary>
            <remarks>
            The information in this structure defines the attributes of a system slot.
            One structure is provided for each slot in the system
            </remarks>
            <value>v2.0+</value>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type9.SlotType">
            <summary>System Slots — Slot Type</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.Isa">
            <summary>ISA</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.Mcs">
            <summary></summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.Eisa">
            <summary>EISA</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PCI">
            <summary>PCI</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.Pcmcia">
            <summary>PC Card (PCMCIA)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.VlVesa">
            <summary>VL-VESA</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.Proprietary">
            <summary>Proprietary</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.ProcessorCard">
            <summary>Processor Card Slot</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.MemoryCardProprietary">
            <summary>Proprietary Memory Card Slot</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.IORiserCardSlot">
            <summary>I/O Riser Card Slot</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.NuBus">
            <summary>NuBus</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.Pci_66MHzCapable">
            <summary>PCI – 66MHz Capable</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.Agp">
            <summary>AGP</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.Agp2X">
            <summary>0x10</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.Agp4X">
            <summary>AGP 4X</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PciX">
            <summary>PCI-X</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.Agp8X">
            <summary>AGP 8X</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.M2Socket1DPKeyA">
            <summary>M.2 Socket 1-DP (Mechanical Key A)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.M2Socket1KeyE">
            <summary>M.2 Socket 1-SD (Mechanical Key E)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.M2Socket2KeyB">
            <summary>M.2 Socket 2 (Mechanical Key B)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.M2Socket3KeyM">
            <summary>M.2 Socket 3 (Mechanical Key M)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.MxmTypeI">
            <summary>MXM Type I</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.MxmTypeII">
            <summary>MXM Type II</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.MxmTypeIIIStandard">
            <summary>MXM Type III (standard connector)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.MxmTypeIII_He">
            <summary>MXM Type III (HE connector)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.MxmTypeIV">
            <summary>MXM Type IV</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.Mxm30TypeA">
            <summary>MXM 3.0 Type A</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.Mxm30TypeB">
            <summary>MXM 3.0 Type B</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PciExpressGen2_Sff8639">
            <summary>PCI Express Gen 2 SFF-8639 (U.2)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PciExpressGen3_Sff8639">
            <summary>PCI Express Gen 3 SFF-8639 (U.2)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PciExpressMini52Pin_WithBottomSize">
            <summary>PCI Express Mini 52-pin (CEM spec. 2.0) with bottom-side keep-outs</summary>
            <remarks>
            Use Slot Length field value
            0x03 (short length) for "half-Mini card" -only support,
            0x04 (long length) for "full-Mini card" or dual support.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PciExpressMini52Pin_WithoutBottomSide">
            <summary>PCI Express Mini 52-pin (CEM spec. 2.0) without bottom-side keep-outs</summary>
            <remarks>
            Use Slot Length field value
            0x03 (short length) for "half-Mini card" -only support,
            0x04 (long length) for "full-Mini card" or dual support.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PciExpressMini76Pin">
            <summary>PCI Express Mini 76-pin (CEM spec. 2.0) Corresponds to Display-Mini card</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PciExpressGen4_Sff8639">
            <summary>PCI Express Gen 4 SFF-8639 (U.2)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PciExpressGen5_Sff8639">
            <summary>PCI Express Gen 5 SFF-8639 (U.2)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.OcpNic30_SFF">
            <summary>OCP NIC 3.0 Small Form Factor (SFF)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.OcpNic30_LFF">
            <summary>OCP NIC 3.0 Large Form Factor (LFF)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.OcpNic">
            <summary>OCP NIC Prior to 3.0</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.CxlFlexbus10">
            <summary>CXL Flexbus 1.0 (deprecated, see note below)</summary>
            <remarks>
            CXL Flexbus-capable slots can be described in Table 51 – Slot Characteristics 2 (section 7.10.7), Bits[6:5] for any PCIe Gen 5 or above (all lengths) slot types.
            For example, if Slot Type is PCIe Gen 5 x4 and bit 5 of Slot Characteristics 2 is set, this indicates a CXL 1.0-capable x4 slot that can operate at PCIe Gen 5 data rate.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PC98_C20">
            <summary>PC-98/C20</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PC98_C24">
            <summary>PC-98/C24</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PC98_E">
            <summary>PC-98/E</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PC98_LocalBus">
            <summary>PC-98/Local Bus</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PC98_Card">
            <summary>PC-98/Card</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PciExpress">
            <summary>PCI Express</summary>
            <remarks>
            Slot types A5h, ABh, B1h, B8h, and BEh should be used only for PCI Express slots where the physical width is identical to the electrical width;
            in that case the System Slots – Slot Data Bus Width field specifies the width.
            Other PCI Express slot types (A6h-AAh, ACh-B0h, B2h-B6h, B9h-BDh, BFh-C3h) should be used to describe slots where the physical width is different from the maximum electrical width;
            in these cases the width indicated in this field refers to the physical width of the slot, while electrical width is described in the System Slots – Slot Data Bus Width field. 
            Although not expressly defined in the table above, slot types A5h through AAh are PCI Express Generation 1 values. 
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PciExpressX1">
            <summary>PCI Express x1</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PciExpressX2">
            <summary>PCI Express x2</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PciExpressX4">
            <summary>PCI Express x4</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PciExpressX8">
            <summary>PCI Express x8</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PciExpressX16">
            <summary></summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PciExpressGen2">
            <summary>PCI Express Gen 2</summary>
            <remarks>
            Slot types A5h, ABh, B1h, B8h, and BEh should be used only for PCI Express slots where the physical width is identical to the electrical width;
            in that case the System Slots – Slot Data Bus Width field specifies the width.
            Other PCI Express slot types (A6h-AAh, ACh-B0h, B2h-B6h, B9h-BDh, BFh-C3h) should be used to describe slots where the physical width is different from the maximum electrical width;
            in these cases the width indicated in this field refers to the physical width of the slot, while electrical width is described in the System Slots – Slot Data Bus Width field. 
            Although not expressly defined in the table above, slot types A5h through AAh are PCI Express Generation 1 values.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PciExpressGen2x1">
            <summary>PCI Express Gen 2 x1</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PciExpressGen2x2">
            <summary>PCI Express Gen 2 x2</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PciExpressGen2x4">
            <summary>PCI Express Gen 2 x4</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PciExpressGen2x8">
            <summary>PCI Express Gen 2 x8</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PciExpressGen2x16">
            <summary>PCI Express Gen 2 x16</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PciExpressGen3">
            <summary>PCI Express Gen 3</summary>
            <remarks>
            Slot types A5h, ABh, B1h, B8h, and BEh should be used only for PCI Express slots where the physical width is identical to the electrical width;
            in that case the System Slots – Slot Data Bus Width field specifies the width.
            Other PCI Express slot types (A6h-AAh, ACh-B0h, B2h-B6h, B9h-BDh, BFh-C3h) should be used to describe slots where the physical width is different from the maximum electrical width;
            in these cases the width indicated in this field refers to the physical width of the slot, while electrical width is described in the System Slots – Slot Data Bus Width field. 
            Although not expressly defined in the table above, slot types A5h through AAh are PCI Express Generation 1 values.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PciExpressGen3x1">
            <summary>PCI Express Gen 3 x1</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PciExpressGen3x2">
            <summary>PCI Express Gen 3 x2</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PciExpressGen3x4">
            <summary>PCI Express Gen 3 x4</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PciExpressGen3x8">
            <summary>PCI Express Gen 3 x8</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PciExpressGen3x16">
            <summary>PCI Express Gen 3 x16</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PciExpressGen4">
            <summary>PCI Express Gen 4</summary>
            <remarks>
            Slot types A5h, ABh, B1h, B8h, and BEh should be used only for PCI Express slots where the physical width is identical to the electrical width;
            in that case the System Slots – Slot Data Bus Width field specifies the width.
            Other PCI Express slot types (A6h-AAh, ACh-B0h, B2h-B6h, B9h-BDh, BFh-C3h) should be used to describe slots where the physical width is different from the maximum electrical width;
            in these cases the width indicated in this field refers to the physical width of the slot, while electrical width is described in the System Slots – Slot Data Bus Width field. 
            Although not expressly defined in the table above, slot types A5h through AAh are PCI Express Generation 1 values.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PciExpressGen4x1">
            <summary>PCI Express Gen 4 x1</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PciExpressGen4x2">
            <summary>PCI Express Gen 4 x2</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PciExpressGen4x4">
            <summary>PCI Express Gen 4 x4</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PciExpressGen4x8">
            <summary>PCI Express Gen 4 x8</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PciExpressGen4x16">
            <summary>PCI Express Gen 4 x16</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PciExpressGen5">
            <summary>PCI Express Gen 5</summary>
            <remarks>
            Slot types A5h, ABh, B1h, B8h, and BEh should be used only for PCI Express slots where the physical width is identical to the electrical width;
            in that case the System Slots – Slot Data Bus Width field specifies the width.
            Other PCI Express slot types (A6h-AAh, ACh-B0h, B2h-B6h, B9h-BDh, BFh-C3h) should be used to describe slots where the physical width is different from the maximum electrical width;
            in these cases the width indicated in this field refers to the physical width of the slot, while electrical width is described in the System Slots – Slot Data Bus Width field. 
            Although not expressly defined in the table above, slot types A5h through AAh are PCI Express Generation 1 values.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PciExpressGen5x1">
            <summary>PCI Express Gen 5 x1</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PciExpressGen5x2">
            <summary>PCI Express Gen 5 x2</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PciExpressGen5x4">
            <summary>PCI Express Gen 5 x4</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PciExpressGen5x8">
            <summary>PCI Express Gen 5 x8</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PciExpressGen5x16">
            <summary>PCI Express Gen 5 x16</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.PciExpressGen6Plus">
            <summary>PCI Express Gen 6 and Beyond</summary>
            <remarks>see Slot Information and Slot Physical Width fields for more details</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.EnterpriseAndDatacenter">
            <summary>
            Enterprise and Datacenter 1U E1 Form Factor Slot (EDSFF E1.S, E1.L) 
            E1 slot length is reported in Slot Length field. 
            E1 slot pitch is reported in Slot Pitch field. 
            </summary>
            <remarks>See specifications SFF-TA-1006 and SFF-TA-1007 for more details on values for slot length and pitch.</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotType.EnterpriseAndDatacenter3">
            <summary>
            Enterprise and Datacenter 3" E3 Form Factor Slot (EDSFF E3.S, E3.L) 
            E3 slot length is reported in Slot Length field. 
            E3 slot pitch is reported in Slot Pitch field. See specification SFF-TA-1008 for details on values for slot length and pitch
            </summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type9.SlotWidthType">
            <summary>
            Slot Data Bus Width meanings of type “n bit” are for parallel buses such as PCI.
            Slot Data Bus Width meanings of type “nx or xn” are for serial buses such as PCI Express.
            </summary>
            <remarks>
            For PCI Express, width refers to the maximum supported electrical width of the “data bus”;
            physical slot width is described in System Slots – Slot Type, and the actual link width resulting from PCI Express link training can be read from configuration space.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotWidthType.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotWidthType.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotWidthType.Bit8">
            <summary>8 bit</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotWidthType.Bit16">
            <summary>16 bit</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotWidthType.Bit32">
            <summary>32 bit</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotWidthType.Bit64">
            <summary>64 bit</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotWidthType.Bit128">
            <summary>128 bit</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotWidthType._1xORx1">
            <summary>1x or x1</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotWidthType._2xORx2">
            <summary>2x or x2</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotWidthType._4xORx4">
            <summary>4x or x4</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotWidthType._8xORx8">
            <summary>8x or x8</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotWidthType._12xORx12">
            <summary>12x or x12</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotWidthType._16xORx16">
            <summary>16x or x16</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotWidthType._32xORx32">
            <summary>32x or x32</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type9.CurrentUsageType">
            <summary>System Slots — Current Usage field</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.CurrentUsageType.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.CurrentUsageType.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.CurrentUsageType.Available">
            <summary>Available</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.CurrentUsageType.InUse">
            <summary>In Use</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.CurrentUsageType.Unavailable">
            <summary>Unavailable (e.g., connected to a processor that is not installed)</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type9.SlotLengthType">
            <summary>System Slots — Slot Length field</summary>
            <remarks>
            For EDSFF E1.S slots, use "short length". For EDSFF E1.L slots, use "long length".
            For EDSFF E3.S slots, use "short length". For EDSFF E3.L slots, use "long length".
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotLengthType.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotLengthType.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotLengthType.ShortLength">
            <summary>Short Length</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotLengthType.LongLength">
            <summary>Long Length</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotLengthType.Drive25">
            <summary>2.5" drive form factor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotLengthType.Drive35">
            <summary>3.5" drive form factor</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type9.SlotCharacteristicsFlags1">
            <summary>Slot Characteristics 1</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotCharacteristicsFlags1.Unknown">
            <summary>Characteristics unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotCharacteristicsFlags1.Volts50">
            <summary>Provides 5.0 volts</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotCharacteristicsFlags1.Volts33">
            <summary>Provides 3.3 volts</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotCharacteristicsFlags1.SharedSlot">
            <summary>Slot’s opening is shared with another slot (for example, PCI/EISA shared slot)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotCharacteristicsFlags1.PcCard16_Supported">
            <summary>PC Card slot supports PC Card-16</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotCharacteristicsFlags1.CardBus_Supported">
            <summary>PC Card slot supports CardBus</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotCharacteristicsFlags1.ZoomVideo_Supported">
            <summary>PC Card slot supports Zoom Video</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotCharacteristicsFlags1.ModemRingResume_Supported">
            <summary>PC Card slot supports Modem Ring Resume</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type9.SlotCharacteristicsFlags2">
            <summary>Slot Characteristics 2</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotCharacteristicsFlags2.PowerManagementEvent">
            <summary>PCI slot supports Power Management Event (PME#) signal</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotCharacteristicsFlags2.HotPlug">
            <summary>Slot supports hot-plug devices</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotCharacteristicsFlags2.SmBus">
            <summary>PCI slot supports SMBus signal</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotCharacteristicsFlags2.Bifurcation">
            <summary>PCIe slot supports bifurcation. This slot can partition its lanes into two or more PCIe devices plugged into the slot</summary>
            <remarks>This field does not indicate complete details on what levels of bifurcation are supported by the slot, but only that the slot supports some level of bifurcation.</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotCharacteristicsFlags2.AsyncSurpriseRemoval">
            <summary>Slot supports async/surprise removal (i.e., removal without prior notification to the operating system, device driver, or applications)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotCharacteristicsFlags2.CxlCapable10">
            <summary>Flexbus slot, CXL 1.0 capable</summary>
            <remarks>
            CXL capability of slots should be reported as below:
            Bit5=0 and Bit6=0 - Non CXL-capable slot
            Bit5=X and Bit6=1 - Flexbus slot, CXL 2.0 capable (backward compatible to 1.0)
            Bit5=1 and Bit6=0 - Flexbus slot, CXL 1.0 capable 
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotCharacteristicsFlags2.CxlCapable20">
            <summary>Flexbus slot, CXL 2.0 capable</summary>
            <remarks>
            CXL capability of slots should be reported as below:
            Bit5=0 and Bit6=0 - Non CXL-capable slot
            Bit5=X and Bit6=1 - Flexbus slot, CXL 2.0 capable (backward compatible to 1.0)
            Bit5=1 and Bit6=0 - Flexbus slot, CXL 1.0 capable 
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotCharacteristicsFlags2.Reserved">
            <summary>Reserved, set to 0</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotDesignation">
            <summary>Slot Designation</summary>
            <remarks>String number for reference designation</remarks>
            <example>"PCI-1",0</example>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.Slot">
            <summary>Slot</summary>
            <remarks>System Slots — Slot Type</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotDataBusWidth">
            <summary>Slot Data Bus width</summary>
            <remarks>
            Slot Data Bus Width meanings of type “n bit” are for parallel buses such as PCI.
            Slot Data Bus Width meanings of type “nx or xn” are for serial buses such as PCI Express.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.CurrentUsage">
            <summary>Current Usage</summary>
            <remarks>System Slots — Current Usage field</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotLength">
            <summary>Slot length</summary>
            <remarks>System Slots — Slot Length field</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotID">
            <summary>Slot ID</summary>
            <remarks>
            The Slot ID field of the System Slot structure provides a mechanism to correlate the physical attributes of the slot to its logical access method (which varies based on the Slot Type field).
            
            MCA - Identifies the logical Micro Channel slot number, in the range 1 to 15, in offset 09h. Offset 0Ah is set to 0.
            EISA - Identifies the logical EISA slot number, in the range 1 to 15, in offset 09h. Offset 0Ah is set to 0.
            PCI, AGP, PCI-X, PCI Express - 
            	On a system that supports ACPI, identifies the value returned in the _SUN object for this slot.
            	On a system that supports the PCI IRQ Routing Table Specification, identifies the value present in the Slot Number field of the PCI Interrupt Routing table entry that is associated with this slot, 
            	in offset 09h—offset 0Ah is set to 0.
            	The table is returned by the “Get PCI Interrupt Routing Options” PCI BIOS function call and provided directly in the PCI IRQ Routing Table Specification ($PIRQ).
            	Software can determine the PCI bus number and device associated with the slot by matching the "Slot ID" to an entry in the routing-table and ultimately determine what device is present in that slot.
            PCMCIA - Identifies the Adapter Number (offset 09h) and Socket Number (offset 0Ah) to be passed to PCMCIA Socket Services to identify this slot.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotCharacteristics1">
            <summary>Slot Characteristics 1</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SlotCharacteristics2">
            <summary>Slot Characteristics 2</summary>
            <value>v2.1+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.SegmentGroupNumber">
            <summary>Segment Group Number</summary>
            <remarks>
            For slots that are not of types PCI, AGP, PCI-X, or PCI-Express that do not have bus/device/function information, 0FFh should be populated in the fields of Segment Group Number, Bus Number, Device/Function Number.
            
            Segment Group Number is defined in the PCI Firmware Specification. The value is 0 for a single-segment topology.
            
            For PCI Express slots, Bus Number and Device/Function Number refer to the endpoint in the slot, not the upstream switch.
            </remarks>
            <value>v2.6+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.BusNumber">
            <summary>Bus Number</summary>
            <remarks>
            Because some slots can be partitioned into smaller electrical widths, additional peer device Segment/Bus/Device/Function are defined.
            These peer groups are defined in Table 53.
            The base device is the lowest ordered Segment/Bus/Device/Function and is listed first (offsets 0x0d-0x11).
            Peer devices are listed in the peer grouping section.
            This definition does not cover children devices i.e., devices behind a PCIe bridge in the slot.
            </remarks>
            <value>v2.6+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.DeviceFunctionNumber">
            <summary>Device Function Number</summary>
            <remarks>
            For slots that are not of types PCI, AGP, PCI-X, or PCI-Express that do not have bus/device/function information, 0x0ff should be populated in the fields of Segment Group Number, Bus Number, Device/Function Number.
            Segment Group Number is defined in the PCI Firmware Specification. The value is 0 for a single-segment topology.
            For PCI Express slots, Bus Number and Device/Function Number refer to the endpoint in the slot, not the upstream switch.
            
            Bits 7:3 – device number
            Bits 2:0 – function number
            </remarks>
            <value>v2.6+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.DataBusWidth">
            <summary>Data Bus Width</summary>
            <remarks>Indicate electrical bus width of base Segment/Bus/Device/Function/Width</remarks>
            <value>v3.2</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type9.PeerCount">
            <summary>Peer Count</summary>
            <remarks>Number of peer Segment/Bus/Device/Function/Width groups that follow</remarks>
            <value>v3.2</value>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type9.DeviceNumber">
            <summary>Device number</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type9.FunctionNumber">
            <summary>Function number</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type10">
            <summary>On Board Devices Information (Type 10, Obsolete)</summary>
            <remarks>
            Because this structure was originally defined with the Length implicitly defining the number of devices present,
            no further fields can be added to this structure without adversely affecting existing software’s ability to properly parse the data.
            Thus, if additional fields are required for this structure type a brand new structure must be defined to add a device count field, carry over the existing fields, and add the new information.
            </remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type10.DeviceType">
            <summary>Type of the onBoard device</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type10.DeviceType.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type10.DeviceType.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type10.DeviceType.Video">
            <summary>Video</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type10.DeviceType.SCSI">
            <summary>SCSI Controller</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type10.DeviceType.Ethernet">
            <summary>Ethernet</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type10.DeviceType.TokenRing">
            <summary>Token Ring</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type10.DeviceType.Sound">
            <summary>Sound</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type10.DeviceType.PATA">
            <summary>PATA Controller</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type10.DeviceType.SATA">
            <summary>SATA Controller</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type10.DeviceType.SAS">
            <summary>SAS Controller</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type10.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type10.NumberOfDevices">
            <summary>Number of Devices</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type11">
            <summary>OEM Strings (Type 11)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type11.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type11.Count">
            <summary>Count</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type12">
            <summary>System Configuration Options (Type 12)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type12.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type12.Count">
            <summary>Count</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type13">
            <summary>BIOS Language Information (Type 13)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type13.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type13.InstallableLanguages">
            <summary>Installable Languages</summary>
            <remarks>
            Number of languages available Each available language has a description string.
            This field contains the number of strings that follow the formatted area of the structure.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type13.Flags">
            <summary>Flags</summary>
            <remarks>
            Bits 7:1 Reserved 
            Bit 0 If set to 1, the Current Language strings use the abbreviated format. 
            Otherwise, the strings use the long format.
            
            If the bit is 0, each language string is in the form “ISO 639-1 Language Name | ISO 3166-1-alpha-2 Territory Name | Encoding Method”. See Example 1 below.
            If the bit is 1, each language string consists of the two-character “ISO 639-1 Language Name” directly followed by the two-character “ISO 3166-1-alpha-2 Territory Name”.
            </remarks>
            <example>
            EXAMPLE 1: BIOS Language Information (Long Format)
            db	13		; language information
            db	16h		; length 
            dw	??		; handle 
            db	3		; three languages available 
            db	0		; use long-format for language strings 
            db	15 dup (0)		; reserved
            db	2		; current language is French Canadian 
            db	‘en|US|iso8859-1’,0		; language 1 is US English 
            db	‘fr|CA|iso8859-1’,0		; language 2 is French Canadian 
            db	‘ja|JP|unicode’,0		; language 3 is Japanese 
            db	0		; Structure termination
            
            EXAMPLE 2: BIOS Language Information (Abbreviated Format)
            db	13		; language information 
            db	16h		; length 
            dw	??		; handle 
            db	3		; three languages available 
            db	01h		; use abbreviated format for language strings 
            db	15 dup (0)	; reserved 
            db	2		; current language is French Canadian 
            db	‘enUS’,0	; language 1 is US English 
            db	‘frCA’,0	; language 2 is French Canadian 
            db	‘jaJP’,0	; language 3 is Japanese 
            db	0		; Structure termination 
            </example>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type13.Reserved">
            <summary>Reserved</summary>
            <remarks>Reserved for future use</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type13.CurrentLanguage">
            <summary>Current language</summary>
            <remarks>String number (one-based) of the currently installed language</remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type14">
            <summary>Group Associations (Type 14)</summary>
            <remarks>
            The Group Associations structure is provided for OEMs who want to specify the arrangement or hierarchy of certain components (including other Group Associations) within the system.
            For example, you can use the Group Associations structure to indicate that two CPUs share a common external cache system.
            These structures might look similar to the examples shown in Example 1 and Example 2.
            </remarks>
            <example>
            EXAMPLE 1: First Group Association Structure
            db	14	; Group Association structure 
            db	11	; Length 
            dw	28h	; Handle 
            db	01h	; String Number (First String) 
            db	04	; CPU Structure 
            dw	08h	; CPU Structure’s Handle 
            db	07	; Cache Structure 
            dw	09h	; Cache Structure’s Handle 
            db	‘Primary CPU Module’, 0 
            db	0
            
            EXAMPLE 2: Second Group Association Structure
            db	14	; Group Association structure 
            db	11	; Length 
            dw	29h	; Handle 
            db	01h	; String Number (First String) 
            db	04	; CPU Structure 
            dw	0Ah	; CPU Structure’s Handle 
            db	07	; Cache Structure 
            dw	09h	; Cache Structure’s Handle 
            db	‘Secondary CPU Module’, 0 
            db	0
            In the examples above, CPU structures 08h and 0Ah are associated with the same cache, 09h.
            This relationship could also be specified as a single group, as shown in Example 3.
            
            EXAMPLE 3:  
            db	14	; Group Association structure 
            db	14	; Length (5 + 3 * 3) 
            dw	28h	; Structure handle for Group Association 
            db	1	; String Number (First string) 
            db	4	; 1st CPU
            dw	08h	; CPU Structure’s Handle 
            db	4	; 2nd CPU 
            dw	0Ah	; CPU Structure’s Handle 
            db	7	; Shared cache 
            dw	09h	; Cache Structure’s Handle 
            db	‘Dual-Processor CPU Complex’, 0 
            db	0
            </example>
            <version>
            Because this structure was originally defined with the Length implicitly defining the number of items present,
            no further fields can be added to this structure without adversely affecting existing software’s ability to properly parse the data.
            Thus, if additional fields are required for this structure type, a brand new structure must be defined to add an item count field, carry over the existing fields, and add the new information.
            </version>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type14.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type14.GroupName">
            <summary>Group name</summary>
            <remarks>String number of string describing the group</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type14.ItemType">
            <summary>Item type</summary>
            <remarks>Item (Structure) Type of this member</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type14.ItemHandle">
            <summary>Item handle</summary>
            <remarks>Handle corresponding to this structure</remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type15">
            <summary>System Event Log (Type 15)</summary>
            <remarks>
            The presence of this structure within the SMBIOS data returned for a system indicates that the system supports an event log.
            An event log is a fixed-length area within a non-volatile storage element, starting with a fixed-length (and vendor-specific) header record, followed by one or more variable-length log records.
            
            An application can implement event-log change notification by periodically reading the System Event Log structure (by its assigned handle)
            and looking for a change in the Log Change Token.
            This token uniquely identifies the last time the event log was updated.
            When it sees the token changed, the application can retrieve the entire event log and determine the changes since the last time it read the event log.
            </remarks>
            <value>v2.0</value>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type15.AccessMethodType">
            <summary>Defines the Location and Method used by higher-level software to access the log area</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type15.AccessMethodType.IndexedIO_1_8Bit">
            <summary>
            Indexed I/O: 1 8-bit index port, 1 8-bit data port.
            The Access Method Address field contains the 16-bit I/O addresses for the index and data ports.
            </summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type15.AccessMethodType.IndexedIO_2_8Bit">
            <summary>
            Indexed I/O: 2 8-bit index ports, 1 8-bit data port.
            The Access Method Address field contains the 16-bit I/O address for the index and data ports
            </summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type15.AccessMethodType.IndexedIO_1_16Bit">
            <summary>
            Indexed I/O: 1 16-bit index port, 1 8-bit data port.
            The Access Method Address field contains the 16-bit I/O address for the index and data ports.
            </summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type15.AccessMethodType.MemoryMapped32Bit">
            <summary>
            Memory-mapped physical 32-bit address.
            The Access Method Address field contains the 4-byte (Intel DWORD format) starting physical address
            </summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type15.AccessMethodType.GeneralPurpose">
            <summary>Available through General-Purpose NonVolatile Data functions</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type15.LogHeaderType">
            <summary>Format of the log header area</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type15.LogHeaderType.NoHeader">
            <summary>No header (for example, the header is 0 bytes in length)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type15.LogHeaderType.Type1LogHeader">
            <summary>Type 1 log header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type15.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type15.LogAreaLength">
            <summary>Log Area Length</summary>
            <remarks>Length, in bytes, of the overall event log area, from the first byte of header to the last byte of data</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type15.LogHeaderStartOffset">
            <summary>Log Header Start Offset</summary>
            <remarks>
            Defines the starting offset (or index) within the nonvolatile storage of the event-log’s header,
            from the Access Method Address For single-byte indexed I/O accesses, the most-significant byte of the start offset is set to 0x00.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type15.LogDataStartOffset">
             <summary>Log Data Start Offset</summary>
             <remarks>
             Defines the starting offset (or index) within the nonvolatile storage of the event-log’s first data byte,
             from the Access Method Address For single-byte indexed I/O accesses, the most-significant byte of the start offset is set to 0x00.
            
             The data directly follows any header information. Therefore, the header length can be determined by subtracting the Header Start Offset from the Data Start Offset.
             </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type15.AccessMethod">
            <summary>Access method</summary>
            <remarks>Defines the Location and Method used by higher-level software to access the log area</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type15.LogStatus">
            <summary>Log status</summary>
            <remarks>
            Current status of the system event-log: 
            Bits 7:2	Reserved, set to 0s 
            Bit 1		Log area full, if 1 
            Bit 0		Log area valid, if 1
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type15.LogChangeToken">
            <summary>Log Change Token</summary>
            <remarks>Unique token that is reassigned every time the event log changes Can be used to determine if additional events have occurred since the last time the log was read.</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type15.AccessMethodAddress">
            <summary>Access Method Address</summary>
            <remarks>
            Address associated with the access method.
            The data present depends on the Access Method field value The area’s format can be described by the following 1-byte-packed "C" union:
            union 
            { 
            	struct 
            	{ 
            		short IndexAddr; 
            		short DataAddr; 
            	} IO;
            	long PhysicalAddr32; 
            	short GPNVHandle;  
            } AccessMethodAddress;
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type15.LogHeaderFormat">
            <summary>Log Header Format</summary>
            <remarks>Format of the log header area</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type15.NumberOfSupportedLogTypeDescriptors">
            <summary>Number of Supported Log Type Descriptors (x)</summary>
            <remarks>If the value is 0, the list that starts at offset 0x17 is not present</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type15.LengthOfEachLogTypeDescriptor">
            <summary>Length of each Log Type Descriptor (y)</summary>
            <remarks>
            The value is currently “hard-coded” as 2, because each entry consists of two bytes.
            This field’s presence allows future additions to the type list. Software that interprets the following list should not assume a list entry’s length.
            </remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type16">
            <summary>Physical Memory Array (Type 16)</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type16.LocationType">
            <summary>Physical location of the Memory Array, whether on the system board or an add-in board</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type16.LocationType.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type16.LocationType.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type16.LocationType.Motherboard">
            <summary>System board or motherboard</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type16.LocationType.ISA">
            <summary>ISA add-on card</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type16.LocationType.EISA">
            <summary>EISA add-on card</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type16.LocationType.PCI">
            <summary>PCI add-on card</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type16.LocationType.MCA">
            <summary>MCA add-on card</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type16.LocationType.PCMCIA">
            <summary>PCMCIA add-on card</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type16.LocationType.Proprietary">
            <summary>Proprietary add-on card</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type16.LocationType.NuBus">
            <summary>NuBus</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type16.LocationType.PC98_C20">
            <summary>PC-98/C20 add-on card</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type16.LocationType.PC98_C24">
            <summary>PC-98/C24 add-on card</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type16.LocationType.PC98_E">
            <summary>PC-98/E add-on card</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type16.LocationType.PC98_Local">
            <summary>PC-98/Local bus add-on card</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type16.LocationType.CXL">
            <summary>CXL add-on card</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type16.UseType">
            <summary>Function for which the array is used</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type16.UseType.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type16.UseType.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type16.UseType.System">
            <summary>System memory</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type16.UseType.Video">
            <summary>Video memory</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type16.UseType.Flash">
            <summary>Flash memory</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type16.UseType.NonVolatile">
            <summary>Non-volatile RAM</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type16.UseType.Cache">
            <summary>Cache memory</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type16.MemoryErrorCorrectionType">
            <summary>Primary hardware error correction or detection method supported by this memory array</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type16.MemoryErrorCorrectionType.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type16.MemoryErrorCorrectionType.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type16.MemoryErrorCorrectionType.None">
            <summary>None</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type16.MemoryErrorCorrectionType.Parity">
            <summary>Parity</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type16.MemoryErrorCorrectionType.EccSingleBit">
            <summary>Single-bit ECC</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type16.MemoryErrorCorrectionType.EccMultiBit">
            <summary>Multi-bit ECC</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type16.MemoryErrorCorrectionType.CRC">
            <summary>CRC</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type16.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type16.Location">
            <summary>Location</summary>
            <remarks>Physical location of the Memory Array, whether on the system board or an add-in board</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type16.Use">
            <summary>Use</summary>
            <remarks>Function for which the array is used</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type16.MemoryErrorCorrection">
            <summary>Memory error correction</summary>
            <remarks>Primary hardware error correction or detection method supported by this memory array</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type16.MaximumCapacity">
            <summary>Maximum capacity</summary>
            <remarks>
            Maximum memory capacity, in kilobytes, for this array If the capacity is not represented in this field, then this field contains 0x8000_0000 and the Extended Maximum Capacity field should be used.
            Values 2 TB (0x8000_0000) or greater must be represented in the Extended Maximum Capacity field.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type16.MemoryErrorInformationHandle">
            <summary>Memory error information handle</summary>
            <remarks>
            Handle, or instance number, associated with any error that was previously detected for the array
            If the system does not provide the error information structure, the field contains 0xfffe; 
            otherwise, the field contains either 0xffff (if no error was detected) or the handle of the error-information structure.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type16.NumberOfMemoryDevices">
            <summary>Number of memory devices</summary>
            <remarks>
            Number of slots or sockets available for Memory Devices in this array
            This value represents the number of Memory Device structures that compose this Memory Array.
            Each Memory Device has a reference to the “owning” Memory Array.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type16.ExtendedMaximumCapacity">
            <summary>Extended maximum capacity</summary>
            <remarks>
            Maximum memory capacity, in bytes, for this array
            This field is only valid when the Maximum Capacity field contains 0x8000_0000.
            When Maximum Capacity contains a value that is not 0x8000_0000, Extended Maximum Capacity must contain zeros.
            </remarks>
            <value>v2.7+</value>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type17">
            <summary>Memory Device (Type 17)</summary>
            <remarks>
            This structure describes a single memory device that is part of a larger Physical Memory Array (Type 16) structure.
            
            If a system includes memory-device sockets, the SMBIOS implementation includes a Memory Device structure instance for each slot, whether or not the socket is currently populated.
            </remarks>
            <value>v2.1+</value>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type17.FormFactorType">
            <summary>Refer to 6.3 for the CIM properties associated with this enumerated value</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.FormFactorType.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.FormFactorType.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.FormFactorType.SIMM">
            <summary>SIMM</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.FormFactorType.SIP">
            <summary>SIP</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.FormFactorType.Chip">
            <summary>Chip</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.FormFactorType.DIP">
            <summary>DIP</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.FormFactorType.ZIP">
            <summary>ZIP</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.FormFactorType.ProprietaryCard">
            <summary>Proprietary Card</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.FormFactorType.DIMM">
            <summary>DIMM</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.FormFactorType.TSOP">
            <summary>TSOP</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.FormFactorType.RowOfChips">
            <summary>Row of chips</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.FormFactorType.RIMM">
            <summary>RIMM</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.FormFactorType.SODIMM">
            <summary>SODIMM</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.FormFactorType.SRIMM">
            <summary>SRIMM</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.FormFactorType.FBDimm">
            <summary>FB-DIMM</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.FormFactorType.Die">
            <summary>Die</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type17.MemoryType">
            <summary>Type of memory used in this device</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryType.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryType.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryType.DRAM">
            <summary>DRAM</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryType.EDRAM">
            <summary>EDRAM</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryType.VRAM">
            <summary>VRAM</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryType.SRAM">
            <summary>SRAM</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryType.RAM">
            <summary>RAM</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryType.ROM">
            <summary>ROM</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryType.FLASH">
            <summary>FLASH</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryType.EEPROM">
            <summary>EEPROM</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryType.FEPROM">
            <summary>FEPROM</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryType.EPROM">
            <summary>EPROM</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryType.CDRAM">
            <summary>CDRAM</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryType._3DRAM">
            <summary>RAM</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryType.SDRAM">
            <summary>SDRAM</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryType.SGRAM">
            <summary>SGRAM</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryType.RDRAM">
            <summary>RDRAM</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryType.DDR">
            <summary>DDR</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryType.DDR2">
            <summary>DDR2</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryType.DDR2_FBDIMM">
            <summary>DDR2 FB-DIMM</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryType.DDR3">
            <summary>DDR3</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryType.FBD2">
            <summary>FBD2</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryType.DDR4">
            <summary>DDR4</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryType.LPDDR">
            <summary>LPDDR</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryType.LPDDR2">
            <summary>LPDDR2</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryType.LPDDR3">
            <summary>LPDDR3</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryType.LPDDR4">
            <summary>LPDDR4</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryType.LogicalDevice">
            <summary>Logical non-volatile device</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryType.HBM">
            <summary>HBM (High Bandwidth Memory)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryType.HBM2">
            <summary>HBM2 (High Bandwidth Memory Generation 2)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryType.DDR5">
            <summary>DDR5</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryType.LPDDR5">
            <summary>LPDDR5</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type17.MemoryDeviceTypeDetailFlags">
            <summary>Additional detail on the memory device type</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryDeviceTypeDetailFlags.Reserved">
            <summary>Reserved</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryDeviceTypeDetailFlags.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryDeviceTypeDetailFlags.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryDeviceTypeDetailFlags.FastPaged">
            <summary>Fast-paged</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryDeviceTypeDetailFlags.StaticColumn">
            <summary>Static column</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryDeviceTypeDetailFlags.PseudoStatic">
            <summary>Pseudo-static</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryDeviceTypeDetailFlags.RAMBUS">
            <summary>RAMBUS</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryDeviceTypeDetailFlags.Synchronous">
            <summary>Synchronous</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryDeviceTypeDetailFlags.CMOS">
            <summary>CMOS</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryDeviceTypeDetailFlags.EDO">
            <summary>EDO</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryDeviceTypeDetailFlags.WindowDRAM">
            <summary>Window DRAM</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryDeviceTypeDetailFlags.CacheDRAM">
            <summary>Cache DRAM</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryDeviceTypeDetailFlags.NonVolatile">
            <summary>Non-volatile</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryDeviceTypeDetailFlags.Buffered">
            <summary>Registered (Buffered) </summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryDeviceTypeDetailFlags.Unbuffered">
            <summary>Unbuffered (Unregistered)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryDeviceTypeDetailFlags.LRDIMM">
            <summary>LRDIMM</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type17.MemoryTechnologyType">
            <summary>Memory technology type for this memory device</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryTechnologyType.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryTechnologyType.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryTechnologyType.DRAM">
            <summary>DRAM</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryTechnologyType.NVDIMM_N">
            <summary>NVDIMM-N</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryTechnologyType.NVDIMM_F">
            <summary>NVDIMM-F</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryTechnologyType.NVDIMM_P">
            <summary>NVDIMM-P</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryTechnologyType.IntelOptane">
            <summary>Intel® Optane™ persistent memory</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type17.MemoryOperatingModeCapabilityFlags">
            <summary>The operating modes supported by this memory device</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryOperatingModeCapabilityFlags.Reserved">
            <summary>Reserved, set to 0</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryOperatingModeCapabilityFlags.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryOperatingModeCapabilityFlags.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryOperatingModeCapabilityFlags.VolatileMemory">
            <summary>Volatile Memory</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryOperatingModeCapabilityFlags.ByteAccessible">
            <summary>Byte-accessible persistent memory</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryOperatingModeCapabilityFlags.BlockAccessible">
            <summary>Block-accessible persistent memory</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.PhysicalMemoryArrayHandle">
            <summary>Physical memory array handle</summary>
            <remarks>Handle, or instance number, associated with the Physical Memory Array to which this device belongs</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryErrorInformationHandle">
            <summary>Memory error information handle</summary>
            <remarks>
            Handle, or instance number, associated with any error that was previously detected for the device
            If the system does not provide the error information structure, the field contains 0xfffe; otherwise, the field contains either 0xffff (if no error was detected) or the handle of the error-information structure.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.TotalWidth">
            <summary>Total width</summary>
            <remarks>
            Total width, in bits, of this memory device, including any check or error-correction bits If there are no error-correction bits, this value should be equal to Data Width.
            If the width is unknown, the field is set to 0xffff.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.DataWidth">
            <summary>Data width</summary>
            <remarks>
            Data width, in bits, of this memory device A Data Width of 0 and a Total Width of 8 indicates that the device is being used solely to provide 8 error-correction bits.
            If the width is unknown, the field is set to 0xffff.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17._Size">
            <summary>Size</summary>
            <remarks>
            Size of the memory device If the value is 0, no memory device is installed in the socket; if the size is unknown, the field value is 0xffff.
            If the size is 32 GB-1 MB or greater, the field value is 0x7fff and the actual size is stored in the <see cref="F:AlphaOmega.Debug.Native.SmBios.Type17._ExtendedSize"/> field.
            
            The granularity in which the value is specified depends on the setting of the most-significant bit (bit 15).
            If the bit is 0, the value is specified in megabyte units; if the bit is 1, the value is specified in kilobyte units.
            For example, the value 0x8100 identifies a 256 KB memory device and 0x0100 identifies a 256 MB memory device.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.FormFactor">
            <summary>Form Factor</summary>
            <remarks>Implementation form factor for this memory device</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.DeviceSet">
            <summary>Device Set</summary>
            <remarks>
            Identifies when the Memory Device is one of a set of Memory Devices that must be populated with all devices of the same type and size, and the set to which this device belongs
            A value of 0 indicates that the device is not part of a set; a value of FFh indicates that the attribute is unknown.
            A Device Set number must be unique within the context of the Memory Array containing this Memory Device.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.DeviceLocator">
            <summary>Device locator</summary>
            <remarks>String number of the string that identifies the physically-labeled socket or board position where the memory device is located</remarks>
            <example>"SIMM 3"</example>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.BankLocator">
            <summary>Bank locator</summary>
            <remarks>String number of the string that identifies the physically labeled bank where the memory device is located</remarks>
            <example>"Bank 0" or "A"</example>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.Memory">
            <summary>Memory</summary>
            <remarks>Type of memory used in this device</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.TypeDetail">
            <summary>Type Detail</summary>
            <remarks>Additional detail on the memory device type</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.Speed">
            <summary>Speed</summary>
            <remarks>
            Identifies the maximum capable speed of the device, in megatransfers per second (MT/s).
            Memory speed is expressed in megatransfers per second (MT/s).
            Previous revisions (3.0.0 and earlier) of this specification used MHz to indicate clock speed.
            With double data rate memory, clock speed is distinct from transfer rate, since data is transferred on both the rising and the falling edges of the clock signal.
            This maintains backward compatibility with observed DDR implementations prior to this revision, which already reported transfer rate instead of clock speed, e.g., DDR4-2133 (PC4-17000) memory was reported as 2133 instead of 1066.
            </remarks>
            <example>
            0x0000 = the speed is unknown 
            0xffff = the speed is 65,535 MT/s or greater, and the actual speed is stored in the <see cref="F:AlphaOmega.Debug.Native.SmBios.Type17.ExtendedSpeed"/> field
            </example>
            <value>v2.3+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.Manufacturer">
            <summary>Manufacturer</summary>
            <remarks>String number for the manufacturer of this memory device</remarks>
            <value>v2.3+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.SerialNumber">
            <summary>The serial number</summary>
            <remarks>
            String number for the serial number of this memory device.
            This value is set by the manufacturer and normally is not changeable.
            </remarks>
            <value>v2.3+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.AssetTag">
            <summary>Asset tag</summary>
            <remarks>String number for the asset tag of this memory device</remarks>
            <value>v2.3+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.PartNumber">
            <summary>Part number</summary>
            <remarks>
            String number for the part number of this memory device.
            This value is set by the manufacturer and normally is not changeable.
            </remarks>
            <value>v2.3+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.Attributes">
            <summary>Attributes</summary>
            <remarks>
            Bits 7-4:	reserved
            Bits 3-0:	rank
            Value=0		for unknown rank information
            </remarks>
            <value>v2.6+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17._ExtendedSize">
            <summary>Extended size</summary>
            <remarks>
            Extended size of the memory device (complements the Size field at offset 0x0c).
            The Extended Size field is intended to represent memory devices larger than 32,767 MB (32 GB - 1 MB), which cannot be described using the <see cref="F:AlphaOmega.Debug.Native.SmBios.Type17._Size"/> field.
            This field is only meaningful if the value in the <see cref="F:AlphaOmega.Debug.Native.SmBios.Type17._Size"/> field is 0x7fff.
            For compatibility with older SMBIOS parsers, memory devices smaller than (32 GB - 1 MB) should be represented using their size in the <see cref="P:AlphaOmega.Debug.Native.SmBios.Type17.Size"/> field, leaving the Extended Size field set to 0. 
            Bit 31 is reserved for future use and must be set to 0. 
            Bits 30:0 represent the size of the memory device in megabytes.
            </remarks>
            <example>
            EXAMPLE: 0x0000_8000 indicates a 32 GB memory device (32,768 MB), 0x0002_0000 represents a 128 GB memory device (131,072 MB), and 0x0000_7fff represents a 32,767 MB (32 GB – 1 MB) device.
            </example>
            <value>v2.7+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.ConfiguredMemorySpeed">
            <summary>Configured memory speed</summary>
            <remarks>
            Identifies the configured speed of the memory device, in megatransfers per second (MT/s).
            Memory speed is expressed in megatransfers per second (MT/s).
            Previous revisions (3.0.0 and earlier) of this specification used MHz to indicate clock speed.
            With double data rate memory, clock speed is distinct from transfer rate, since data is transferred on both the rising and the falling edges of the clock signal.
            This maintains backward compatibility with observed DDR implementations prior to this revision, which already reported transfer rate instead of clock speed, e.g., DDR4-2133 (PC4-17000) memory was reported as 2133 instead of 1066.
            </remarks>
            <example>
            0x0000 = the speed is unknown 
            0xffff = the speed is 65,535 MT/s or greater, and the actual speed is stored in the <see cref="F:AlphaOmega.Debug.Native.SmBios.Type17.ExtendedConfiguredMemorySpeed"/> field 
            </example>
            <value>v2.7+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MinimumVoltage">
            <summary>Minimum voltage</summary>
            <remarks>
            Minimum operating voltage for this device, in millivolts
            If the value is 0, the voltage is unknown
            </remarks>
            <value>v2.8+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MaximumVoltage">
            <summary>Maximum voltage</summary>
            <remarks>
            Maximum operating voltage for this device, in millivolts.
            If the value is 0, the voltage is unknown
            </remarks>
            <value>v2.8+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.ConfiguredVoltage">
            <summary>Configured voltage</summary>
            <remarks>
            Configured voltage for this device, in millivolts.
            If the value is 0, the voltage is unknown
            </remarks>
            <value>v2.8+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryTechnology">
            <summary>Memory technology</summary>
            <remarks>Memory technology type for this memory device</remarks>
            <value>v3.2+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemoryOperatingModeCapability">
            <summary>Memory operating mode capability</summary>
            <remarks>
            The operating modes supported by this memory device.
            What the word bit positions mean for the Memory Device - Memory Operating Mode Capability field.
            This field indicates the supported operating mode(s);
            it does not indicate the current configured operating mode(s).
            </remarks>
            <value>v3.2+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.FirmwareVersion">
            <summary>Firmware version</summary>
            <remarks>String number for the firmware version of this memory device</remarks>
            <value>v3.2+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.ModuleManufacturerID">
            <summary>Module manufacturer ID</summary>
            <remarks>
            The two-byte module manufacturer ID found in the SPD of this memory device; LSB first.
            
            The Module Manufacturer ID indicates the manufacturer of the memory device.
            This field shall be set to the value of the SPD Module Manufacturer ID Code.
            Refer to JEDEC Standard JEP106AV for the list of manufacturer IDs.
            A value of 0x0000 indicates the Module Manufacture ID is unknown.
            </remarks>
            <value>v3.2+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.ModuleProductID">
            <summary>Module product ID</summary>
            <remarks>
            The two-byte module product ID found in the SPD of this memory device; LSB first.
            
            The Module Product ID is the identifier of the memory device, which is assigned by the manufacturer of the memory device.
            This field shall be set to the value of the SPD Module Product Identifier.
            A value of 0x0000 indicates the Module Product ID is unknown. 
            
            Note that the location (byte addresses) of the SPD Module Product Identifier may vary and is defined by the memory type/technology SPD Standard.
            For example, for NVDIMM-N DDR4, this field will have the first byte correspond to the value in byte 192 and the second byte corresponds to the value in byte 193.
            </remarks>
            <value>v3.2+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemorySubsystemControllerManufacturerID">
            <summary>Memory subsystem controller manufacturer ID</summary>
            <remarks>
            The two-byte memory subsystem controller manufacturer ID found in the SPD of this memory device; LSB first
            
            The Memory Subsystem Controller Manufacturer ID indicates the vendor of the memory subsystem controller.
            This field shall be set to the value of the SPD Memory Subsystem Controller Manufacturer ID Code.
            Refer to JEDEC Standard JEP106AV for the list of manufacturer IDs.
            A value of 0x0000 indicates the Memory Subsystem Controller Manufacturer ID is unknown. 
            
            Note that the location (byte addresses) of the SPD Memory Subsystem Controller Manufacturer ID Code may vary and is defined by the memory type/technology SPD Standard.
            For example, for NVDIMM-N 1658 DDR4, this field will have the first byte correspond to the value in byte 194 and the second byte corresponds to the value in byte 195.
            </remarks>
            <value>v3.2+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.MemorySubsystemControllerProductID">
            <summary>Memory subsystem controller product ID</summary>
            <remarks>
            The two-byte memory subsystem controller product ID found in the SPD of this memory device; LSB first.
            
            The Memory Subsystem Controller Product ID is the identifier of the memory subsystem controller, which is assigned by the vendor of the memory subsystem controller.
            This field shall be set to the value of the SPD Memory Subsystem Controller Product Identifier.
            A value of 0x0000 indicates the Memory Subsystem Controller Product ID is unknown. 
            
            Note that the location (byte addresses) of the SPD Memory Subsystem Controller Product Identifier may vary and is defined by the memory type/technology SPD Standard.
            For example, for NVDIMM-N DDR4, this field will have the first byte correspond to the value in byte 196 and the second byte corresponds to the value in byte 197. 
            </remarks>
            <value>v3.2+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.NonVolatileSize">
            <summary>Non volatile size</summary>
            <remarks>
            Size of the Non-volatile portion of the memory device in Bytes, if any.
            If the value is 0, there is no non-volatile portion.
            If the Non-volatile Size is unknown, the field is set to 0xffffffffffffffff. 
            
            These fields are intended to represent the size of the portions of the memory device used for volatile, non-volatile and cache respectively.
            The existing Size and ExtendedSize fields shall continue to report the total physical capacity of the device, except when the Memory Device – Type is set to 1Fh (Logical).
            It is not required that the Volatile Size, Non-volatile Size and Cache Size add up to the total physical capacity of the device.
            
            If the memory device has any non-volatile capacity, the Non-volatile size field shall be set to a non-zero value or all Fs and Bit 12 (Non-volatile) in the Memory Device – Type Detail field shall be set to 1.
            
            If the memory device has no non-volatile capacity, the Non-volatile size field shall be set to 0 or all 0xFs and Bit 12 (Non-volatile) in the Memory Device – Type Detail field shall be set to 0.
            </remarks>
            <example>
            For volatile memory device (such as Memory Type = DDR4 and Memory Technology = DRAM), Volatile Size would equal the total physical size of the memory device, with Non-volatile Size = 0 and Cache Size = 0. 
            
            For volatile memory device (such as Memory Type = DDR4 and Memory Technology = DRAM), configured for cache, Cache Size would equal the total physical size of the memory device, with Non-volatile Size = 0 and Volatile Size = 0.
            
            For single use non-volatile memory device (such as Memory Type = DDR4 and Memory Technology = NVDIMM-N), Non-volatile Size is less than or equal to the total physical size of the memory device, with Volatile Size = 0 and Cache Size = 0. 
            
            For multiple use non-volatile memory device (such as Memory Type = DDR4 and Memory Technology = NVDIMM-P), that is configured for non-volatile and volatile usage, Cache Size = 0, with the value of Non-Volatile Size plus Volatile Size less than or equal to the total physical size of the memory device.
            
            The total amount of available volatile memory shall be calculated by adding the total of Volatile Size not set to unknown for all memory devices.
            The total amount of available non-volatile memory shall be calculated by adding the total of Non-volatile Size not set to unknown for all memory devices.
            </example>
            <value>v3.2+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.VolatileSize">
            <summary>Volatile size</summary>
            <remarks>
            Size of the Volatile portion of the memory device in Bytes, if any.
            If the value is 0, there is no Volatile portion.
            If the Volatile Size is unknown, the field is set to 0xffffffffffffffff
            
            These fields are intended to represent the size of the portions of the memory device used for volatile, non-volatile and cache respectively.
            The existing Size and ExtendedSize fields shall continue to report the total physical capacity of the device, except when the Memory Device – Type is set to 1Fh (Logical).
            It is not required that the Volatile Size, Non-volatile Size and Cache Size add up to the total physical capacity of the device.
            
            If the memory device has any non-volatile capacity, the Non-volatile size field shall be set to a non-zero value or all Fs and Bit 12 (Non-volatile) in the Memory Device – Type Detail field shall be set to 1.
            
            If the memory device has no non-volatile capacity, the Non-volatile size field shall be set to 0 or all 0xFs and Bit 12 (Non-volatile) in the Memory Device – Type Detail field shall be set to 0.
            </remarks>
            <example>
            For volatile memory device (such as Memory Type = DDR4 and Memory Technology = DRAM), Volatile Size would equal the total physical size of the memory device, with Non-volatile Size = 0 and Cache Size = 0. 
            
            For volatile memory device (such as Memory Type = DDR4 and Memory Technology = DRAM), configured for cache, Cache Size would equal the total physical size of the memory device, with Non-volatile Size = 0 and Volatile Size = 0.
            
            For single use non-volatile memory device (such as Memory Type = DDR4 and Memory Technology = NVDIMM-N), Non-volatile Size is less than or equal to the total physical size of the memory device, with Volatile Size = 0 and Cache Size = 0. 
            
            For multiple use non-volatile memory device (such as Memory Type = DDR4 and Memory Technology = NVDIMM-P), that is configured for non-volatile and volatile usage, Cache Size = 0, with the value of Non-Volatile Size plus Volatile Size less than or equal to the total physical size of the memory device.
            
            The total amount of available volatile memory shall be calculated by adding the total of Volatile Size not set to unknown for all memory devices.
            The total amount of available non-volatile memory shall be calculated by adding the total of Non-volatile Size not set to unknown for all memory devices.
            </example>
            <value>v3.2+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.CacheSize">
            <summary>Cache size</summary>
            <remarks>
            Size of the Cache portion of the memory device in Bytes, if any.
            If the value is 0, there is no Cache portion.
            If the Cache Size is unknown, the field is set to 0xffffffffffffffff.
            
            These fields are intended to represent the size of the portions of the memory device used for volatile, non-volatile and cache respectively.
            The existing Size and ExtendedSize fields shall continue to report the total physical capacity of the device, except when the Memory Device – Type is set to 1Fh (Logical).
            It is not required that the Volatile Size, Non-volatile Size and Cache Size add up to the total physical capacity of the device.
            
            If the memory device has any non-volatile capacity, the Non-volatile size field shall be set to a non-zero value or all Fs and Bit 12 (Non-volatile) in the Memory Device – Type Detail field shall be set to 1.
            
            If the memory device has no non-volatile capacity, the Non-volatile size field shall be set to 0 or all 0xFs and Bit 12 (Non-volatile) in the Memory Device – Type Detail field shall be set to 0.
            </remarks>
            <example>
            For volatile memory device (such as Memory Type = DDR4 and Memory Technology = DRAM), Volatile Size would equal the total physical size of the memory device, with Non-volatile Size = 0 and Cache Size = 0. 
            
            For volatile memory device (such as Memory Type = DDR4 and Memory Technology = DRAM), configured for cache, Cache Size would equal the total physical size of the memory device, with Non-volatile Size = 0 and Volatile Size = 0.
            
            For single use non-volatile memory device (such as Memory Type = DDR4 and Memory Technology = NVDIMM-N), Non-volatile Size is less than or equal to the total physical size of the memory device, with Volatile Size = 0 and Cache Size = 0. 
            
            For multiple use non-volatile memory device (such as Memory Type = DDR4 and Memory Technology = NVDIMM-P), that is configured for non-volatile and volatile usage, Cache Size = 0, with the value of Non-Volatile Size plus Volatile Size less than or equal to the total physical size of the memory device.
            
            The total amount of available volatile memory shall be calculated by adding the total of Volatile Size not set to unknown for all memory devices.
            The total amount of available non-volatile memory shall be calculated by adding the total of Non-volatile Size not set to unknown for all memory devices.
            </example>
            <value>v3.2+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.LogicalSize">
            <summary>Logical size</summary>
            <remarks>
            Size of the Logical memory device in Bytes.
            If the size is unknown, the field is set to 0xffffffffffffffff
            
            Logical non-volatile memory devices are not physically installed in the system.
            Logical memory devices are created using memory capacity from the installed physical volatile memory devices.
            Logical memory devices are not created from installed physical non-volatile memory devices.
            
            The size of the Logical memory device is described in the Logical Size field.
            Logical Size is valid when Memory Type is Logical.
            When Memory Type is not Logical, Logical Size shall be 0.
            The total amount of Logical memory from all Logical Size fields shall never by be larger than the total amount of physical volatile memory.
            
            Non-volatile Logical devices using Memory Device Type enumeration value 1Fh (Logical) shall set the existing Size field to FFFFh indicating the size is unknown.
            The new Non-volatile Size field shall report the size of the Non-volatile Logical device.
            </remarks>
            <value>v3.2+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.ExtendedSpeed">
            <summary>Extended speed</summary>
            <remarks>
            Extended speed of the memory device (complements the Speed field at offset 15h).
            Identifies the maximum capable speed of the device, in megatransfers per second (MT/s)
            
            The Extended Speed and Extended Configured Memory Speed fields are intended to represent memory devices that operate faster than 65,535 MT/s,
            which cannot be described using the Speed or Configured Memory Speed fields.
            These fields are only meaningful if the value in the Speed or Configured Memory Speed fields are FFFFh.
            For compatibility with older SMBIOS parsers, memory devices slower than 65,535 MT/s
            should represent their speed using the Speed and Configured Memory Speed fields, leaving the Extended Speed and Extended Configured Memory Speed fields set to 0. 
            
            Bit 31 is reserved for future use and must be set to 0 
            Bits 30:0 represent the speed or configured memory speed of the device in MT/s.
            </remarks>
            <value>v3.3+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type17.ExtendedConfiguredMemorySpeed">
            <summary>Extended configured memory speed</summary>
            <remarks>
            Extended configured memory speed of the memory device (complements the Configured Memory Speed field at offset 20h).
            Identifies the configured speed of the memory device, in megatransfers per second (MT/s).
            
            The Extended Speed and Extended Configured Memory Speed fields are intended to represent memory devices that operate faster than 65,535 MT/s,
            which cannot be described using the Speed or Configured Memory Speed fields.
            These fields are only meaningful if the value in the Speed or Configured Memory Speed fields are FFFFh.
            For compatibility with older SMBIOS parsers, memory devices slower than 65,535 MT/s
            should represent their speed using the Speed and Configured Memory Speed fields, leaving the Extended Speed and Extended Configured Memory Speed fields set to 0. 
            
            Bit 31 is reserved for future use and must be set to 0 
            Bits 30:0 represent the speed or configured memory speed of the device in MT/s.
            </remarks>
            <value>v3.3+</value>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type17.IsSizeInKb">
            <summary>True - kilobytes; False - megabytes</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type17.AttributesRank">
            <summary>Attributes Rank</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type17.Size">
            <summary>Size</summary>
            <remarks>Size of the memory device</remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type18">
            <summary>32-Bit Memory Error Information (Type 18)</summary>
            <remarks>This structure identifies the specifics of an error that might be detected within a Physical Memory Array.</remarks>
            <value>v2.1+</value>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type18.ErrorType">
            <summary>Type of error that is associated with the current status reported for the memory array or device</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type18.ErrorType.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type18.ErrorType.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type18.ErrorType.OK">
            <summary>OK</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type18.ErrorType.BadRead">
            <summary>Bad read</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type18.ErrorType.Parity">
            <summary>Parity error</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type18.ErrorType.SingleBit">
            <summary>Single-bit error</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type18.ErrorType.DoubleBit">
            <summary>Double-bit error</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type18.ErrorType.MultiBit">
            <summary>Multi-bit error</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type18.ErrorType.Nibble">
            <summary>Nibble error</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type18.ErrorType.Checksum">
            <summary>Checksum error</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type18.ErrorType.CRC">
            <summary>CRC error</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type18.ErrorType.CorrectedSingleBit">
            <summary>Corrected single-bit error</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type18.ErrorType.Corrected">
            <summary>Corrected error</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type18.ErrorType.Uncorrectable">
            <summary>Uncorrectable error</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type18.ErrorOperationType">
            <summary>Type of error that is associated with the current status reported for the memory array or device</summary>
            <remarks>Refer to 6.3 for the CIM properties associated with this enumerated value.</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type18.ErrorOperationType.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type18.ErrorOperationType.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type18.ErrorOperationType.Read">
            <summary>Read</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type18.ErrorOperationType.Write">
            <summary>Write</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type18.ErrorOperationType.PartialWrite">
            <summary>Partial write</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type18.ErrorGranularityType">
            <summary>Granularity (for example, device versus Partition) to which the error can be resolved</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type18.ErrorGranularityType.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type18.ErrorGranularityType.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type18.ErrorGranularityType.DeviceLevel">
            <summary>Device level</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type18.ErrorGranularityType.MemoryPartitionLevel">
            <summary>Memory partition level</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type18.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type18.Error">
            <summary>Error</summary>
            <remarks>Type of error that is associated with the current status reported for the memory array or device</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type18.ErrorGranularity">
            <summary>Error granularity</summary>
            <remarks>Granularity (for example, device versus Partition) to which the error can be resolved</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type18.ErrorOperation">
            <summary>Error operation</summary>
            <remarks>Memory access operation that caused the error</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type18.VendorSyndrome">
            <summary>Vendor syndrome</summary>
            <remarks>Vendor-specific ECC syndrome or CRC data associated with the erroneous access If the value is unknown, this field contains 0x0000_0000.</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type18.MemoryArrayErrorAddress">
            <summary>Memory array error address</summary>
            <remarks>32-bit physical address of the error based on the addressing of the bus to which the memory array is connected If the address is unknown, this field contains 0x8000_0000.</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type18.DeviceErrorAddress">
            <summary>Device error address</summary>
            <remarks>32-bit physical address of the error relative to the start of the failing memory device, in bytes If the address is unknown, this field contains 0x8000_0000.</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type18.ErrorResolution">
            <summary>Error resolution</summary>
            <remarks>Range, in bytes, within which the error can be determined, when an error address is given If the range is unknown, this field contains 0x8000_0000.</remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type19">
            <summary>Memory Array Mapped Address (Type 19)</summary>
            <value>v2.1+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type19.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type19.StartingAddress">
            <summary>Starting address</summary>
            <remarks>
            Physical address, in kilobytes, of a range of memory mapped to the specified Physical Memory Array.
            
            When the field value is 0xffff_ffff, the actual address is stored in the <see cref="F:AlphaOmega.Debug.Native.SmBios.Type19.ExtendedStartingAddress"/> field.
            When this field contains a valid address, <see cref="F:AlphaOmega.Debug.Native.SmBios.Type19.EndingAddress"/> must also contain a valid address.
            When this field contains 0xffff_ffff, <see cref="F:AlphaOmega.Debug.Native.SmBios.Type19.EndingAddress"/> must also contain 0xffff_ffff
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type19.EndingAddress">
            <summary>Ending address</summary>
            <remarks>
            Physical ending address of the last kilobyte of a range of addresses mapped to the specified.
            
            Physical Memory Array When the field value is 0xffff_ffff and the <see cref="F:AlphaOmega.Debug.Native.SmBios.Type19.StartingAddress"/> field also contains 0xffff_ffff,
            the actual address is stored in the <see cref="F:AlphaOmega.Debug.Native.SmBios.Type19.ExtendedEndingAddress"/> field.
            When this field contains a valid address, <see cref="F:AlphaOmega.Debug.Native.SmBios.Type19.StartingAddress"/> must also contain a valid address.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type19.MemoryArrayHandle">
            <summary>Memory array handle</summary>
            <remarks>
            Handle, or instance number, associated with the Physical Memory Array to which this address range is mapped
            Multiple address ranges can be mapped to a single Physical Memory Array
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type19.PartitionWidth">
            <summary>Partition width</summary>
            <remarks>Number of Memory Devices that form a single row of memory for the address partition defined by this structure</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type19.ExtendedStartingAddress">
            <summary>Extended starting address</summary>
            <remarks>
            Physical address, in bytes, of a range of memory mapped to the specified Physical Memory Array.
            
            This field is valid when <see cref="F:AlphaOmega.Debug.Native.SmBios.Type19.StartingAddress"/> contains the value 0xffff_ffff.
            If <see cref="F:AlphaOmega.Debug.Native.SmBios.Type19.StartingAddress"/> contains a value other than 0xffff_ffff, this field contains zeros.
            When this field contains a valid address, <see cref="F:AlphaOmega.Debug.Native.SmBios.Type19.ExtendedEndingAddress"/> must also contain a valid address.
            </remarks>
            <value>v2.7+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type19.ExtendedEndingAddress">
            <summary>Extended ending address</summary>
            <remarks>
            Physical ending address, in bytes, of the last of a range of addresses mapped to the specified Physical Memory Array.
            
            This field is valid when both <see cref="F:AlphaOmega.Debug.Native.SmBios.Type19.StartingAddress"/> and <see cref="F:AlphaOmega.Debug.Native.SmBios.Type19.EndingAddress"/> contain the value 0xffff_ffff.
            If <see cref="F:AlphaOmega.Debug.Native.SmBios.Type19.EndingAddress"/> contains a value other than 0xffff_ffff, this field contains zeros.
            When this field contains a valid address, <see cref="F:AlphaOmega.Debug.Native.SmBios.Type19.ExtendedStartingAddress"/> must also contain a valid address.
            </remarks>
            <value>v2.7+</value>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type20">
            <summary>Memory Device Mapped Address (Type 20)</summary>
            <value>v2.1+</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type20.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type20.StartingAddress">
            <summary>Starting address</summary>
            <remarks>
            Physical address, in kilobytes, of a range of memory mapped to the referenced Memory Device.
            
            When the field value is 0xffff_ffff the actual address is stored in the <see cref="F:AlphaOmega.Debug.Native.SmBios.Type20.ExtendedStartingAddress"/> field.
            When this field contains a valid address, <see cref="F:AlphaOmega.Debug.Native.SmBios.Type20.EndingAddress"/> must also contain a valid address.
            When this field contains 0xffff_ffff, <see cref="F:AlphaOmega.Debug.Native.SmBios.Type20.EndingAddress"/> must also contain 0xffff_ffff.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type20.EndingAddress">
            <summary>Ending address</summary>
            <remarks>
            Physical ending address of the last kilobyte of a range of addresses mapped to the referenced Memory Device.
            
            When the field value is 0xffff_ffff the actual address is stored in the <see cref="F:AlphaOmega.Debug.Native.SmBios.Type20.ExtendedEndingAddress"/> field.
            When this field contains a valid address, <see cref="F:AlphaOmega.Debug.Native.SmBios.Type20.StartingAddress"/> must also contain a valid address.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type20.MemoryDeviceHandle">
            <summary>Memory device handle</summary>
            <remarks>
            Handle, or instance number, associated with the Memory Device structure to which this address range is mapped.
            
            Multiple address ranges can be mapped to a single Memory Device
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type20.MemoryArrayMappedAddressHandle">
            <summary>Memory array mapped address handle</summary>
            <remarks>
            Handle, or instance number, associated with the Memory Array Mapped Address structure to which this device address range is mapped.
            
            Multiple address ranges can be mapped to a single Memory Array Mapped Address.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type20.PartitionRowPosition">
            <summary>Partition row position</summary>
            <remarks>
            Position of the referenced Memory Device in a row of the address partition.
            The value 0 is reserved.
            If the position is unknown, the field contains 0xff
            </remarks>
            <example>For example, if two 8-bit devices form a 16-bit row, this field’s value is either 1 or 2.</example>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type20.InterleavePosition">
             <summary>Interleave position</summary>
             <remarks>
             Position of the referenced Memory Device in an interleave.
            
             The value 0 indicates non-interleaved, 1 indicates first interleave position, 2 the second interleave position, and so on.
             If the position is unknown, the field contains FFh.
             </remarks>
             <example>
             In a 2:1 interleave, the value 1 indicates the device in the ”even” position.
             In a 4:1 interleave, the value 1 indicates the first of four possible positions.
             </example>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type20.InterleavedDataDepth">
            <summary>Interleaved data depth</summary>
            <remarks>
            Maximum number of consecutive rows from the referenced Memory Device that are accessed in a single interleaved transfer.
            If the device is not part of an interleave, the field contains 0; if the interleave configuration is unknown, the value is 0xff.</remarks>
            <example>
            If a device transfers two rows each time it is read, its Interleaved Data Depth is set to 2.
            If that device is 2:1 interleaved and in Interleave Position 1, the rows mapped to that device are 1, 2, 5, 6, 9, 10, etc.
            </example>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type20.ExtendedStartingAddress">
            <summary>Extended starting address</summary>
            <remarks>
            Physical address, in bytes, of a range of memory mapped to the referenced Memory Device.
            
            This field is valid when <see cref="F:AlphaOmega.Debug.Native.SmBios.Type20.StartingAddress"/> contains the value 0xffff_ffff.
            If <see cref="F:AlphaOmega.Debug.Native.SmBios.Type20.StartingAddress"/> contains a value other than 0xffff_ffff, this field contains zeros.
            When this field contains a valid address, <see cref="F:AlphaOmega.Debug.Native.SmBios.Type20.ExtendedEndingAddress"/> must also contain a valid address
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type20.ExtendedEndingAddress">
            <summary>Extended ending address</summary>
            <remarks>
            Physical ending address, in bytes, of the last of a range of addresses mapped to the referenced Memory Device.
            
            This field is valid when both <see cref="F:AlphaOmega.Debug.Native.SmBios.Type20.StartingAddress"/> and <see cref="F:AlphaOmega.Debug.Native.SmBios.Type20.EndingAddress"/> contain the value 0xffff_ffff.
            If <see cref="F:AlphaOmega.Debug.Native.SmBios.Type20.EndingAddress"/> contains a value other than 0xffff_ffff, this field contains zeros.
            When this field contains a valid address, <see cref="F:AlphaOmega.Debug.Native.SmBios.Type20.ExtendedStartingAddress"/> must also contain a valid address.
            </remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type21">
            <summary>Built-in Pointing Device (Type 21)</summary>
            <remarks>
            This structure describes the attributes of the built-in pointing device for the system.
            The presence of this structure does not imply that the built-in pointing device is active for the system’s use.
            </remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type21.PointingDeviceType">
            <summary>Type of pointing device</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type21.PointingDeviceType.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type21.PointingDeviceType.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type21.PointingDeviceType.Mouse">
            <summary>Mouse</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type21.PointingDeviceType.TrackBall">
            <summary>Track Ball</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type21.PointingDeviceType.TrackPoint">
            <summary>Track Point</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type21.PointingDeviceType.GlidePoint">
            <summary>Glide Point</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type21.PointingDeviceType.TouchPad">
            <summary>Touch Pad</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type21.PointingDeviceType.TouchScreen">
            <summary>Touch Screen</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type21.PointingDeviceType.OpticalSensor">
            <summary>Optical Sensor</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type21.PointingDeviceInterfaceType">
            <summary>Interface type for the pointing device</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type21.PointingDeviceInterfaceType.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type21.PointingDeviceInterfaceType.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type21.PointingDeviceInterfaceType.Serial">
            <summary>Serial</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type21.PointingDeviceInterfaceType.PS_2">
            <summary>PS/2</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type21.PointingDeviceInterfaceType.Infrared">
            <summary>Infrared</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type21.PointingDeviceInterfaceType.HP_HIL">
            <summary>HP-HIL</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type21.PointingDeviceInterfaceType.BusMouse">
            <summary>Bus mouse</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type21.PointingDeviceInterfaceType.ADB">
            <summary>ADB (Apple Desktop Bus)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type21.PointingDeviceInterfaceType.BusMouseDB_9">
            <summary>Bus mouse DB-9</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type21.PointingDeviceInterfaceType.BusMouseMicroDIN">
            <summary>Bus mouse micro-DIN</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type21.PointingDeviceInterfaceType.USB">
            <summary>USB</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type21.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type21.Type">
            <summary>Type</summary>
            <remarks>Type of pointing device</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type21.Interface">
            <summary>Interface</summary>
            <summary>Interface type for the pointing device</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type21.NumberOfButtons">
            <summary>Number of buttons</summary>
            <remarks>
            Number of buttons on the pointing device.
            If the device has three buttons, the field value is 0x03.
            </remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type22">
            <summary>Portable Battery (Type 22)</summary>
            <remarks>
            This structure describes the attributes of the portable battery or batteries for the system.
            The structure contains the static attributes for the group.
            Each structure describes a single battery pack’s attributes.
            </remarks>
            <value>v2.1+</value>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type22.DeviceChemistryType">
            <summary>Identifies the battery chemistry</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type22.DeviceChemistryType.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type22.DeviceChemistryType.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type22.DeviceChemistryType.LeadAcid">
            <summary>Lead Acid</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type22.DeviceChemistryType.NickelCadmium">
            <summary>Nickel Cadmium</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type22.DeviceChemistryType.NickelMetalHydride">
            <summary>Nickel metal hydride</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type22.DeviceChemistryType.LithiumIon">
            <summary>Lithium-ion</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type22.DeviceChemistryType.ZincAir">
            <summary>Zinc air</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type22.DeviceChemistryType.LithiumPolymer">
            <summary>Lithium Polymer</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type22.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type22.Location">
            <summary>Location</summary>
            <remarks>Number of the string that identifies the location of the battery</remarks>
            <example>“in the back, on the left-hand side”</example>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type22.Manufacturer">
            <summary>Manufacturer</summary>
            <remarks>Number of the string that names the company that manufactured the batter</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type22.ManufactureDate">
            <summary>Manufacture date</summary>
            <remarks>
            Number of the string that identifies the date on which the battery was manufactured.
            Version 2.2+ implementations that use a Smart Battery set this field to 0 (no string) to indicate that the <see cref="P:AlphaOmega.Debug.Native.SmBios.Type22.SBDSManufactureDate"/> field contains the information
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type22.SerialNumber">
            <summary>Serial number</summary>
            <remarks>
            Number of the string that contains the serial number for the batter.
            Version 2.2+ implementations that use a Smart Battery set this field to 0 (no string) to indicate that the <see cref="F:AlphaOmega.Debug.Native.SmBios.Type22.SBDSSerialNumber"/> field contains the information
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type22.DeviceName">
            <summary>device name</summary>
            <remarks>Number of the string that names the battery device</remarks>
            <example>"DR-36"</example>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type22.DeviceChemistry">
            <summary>Device chemistry</summary>
            <remarks>
            Identifies the battery chemistry.
            Version 2.2+ implementations that use a Smart Battery set this field to 02h (Unknown) to indicate that the <see cref="F:AlphaOmega.Debug.Native.SmBios.Type22.SBDSDeviceChemistry"/> field contains the information
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type22.DesignCapacity">
            <summary>Design capacity</summary>
            <remarks>
            Design capacity of the battery in mWatt-hours.
            
            If the value is unknown, the field contains 0.
            For version 2.2+ implementations, this value is multiplied by the <see cref="F:AlphaOmega.Debug.Native.SmBios.Type22.DesignCapacityMultiplier"/> to produce the actual value.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type22.DesignVoltage">
            <summary>Design voltage</summary>
            <remarks>Design voltage of the battery in mVolts If the value is unknown, the field contains 0.</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type22.SBDSVersionNumber">
            <summary>SBDS version number</summary>
            <remarks>
            Number of the string that contains the Smart Battery Data Specification version number supported by this battery.
            If the battery does not support the function, no string is supplied.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type22.MaximumErrorInBatteryData">
            <summary>Maximum error in battery data</summary>
            <remarks>
            Maximum error (as a percentage in the range 0 to 100) in the Watt-hour data reported by the battery, indicating an upper bound on how much additional energy the battery might have above the energy it reports having.
            If the value is unknown, the field contains 0xff
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type22.SBDSSerialNumber">
            <summary>SBDS serial number</summary>
            <remarks>
            16-bit value that identifies the battery’s serial number.
            
            This value, when combined with the <see cref="F:AlphaOmega.Debug.Native.SmBios.Type22.Manufacturer"/>, <see cref="F:AlphaOmega.Debug.Native.SmBios.Type22.DeviceName"/>, and <see cref="F:AlphaOmega.Debug.Native.SmBios.Type22.ManufactureDate"/>, uniquely identifies the battery.
            The <see cref="F:AlphaOmega.Debug.Native.SmBios.Type22.SerialNumber"/> field must be set to 0 (no string) for this field to be valid. 
            </remarks>
            <value>v2.2</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type22._SBDSManufactureDate">
            <summary>SBDS manufacture date</summary>
            <remarks>
            The Manufacture Date field must be set to 0 (no string) for this field to be valid
            Date the cell pack was manufactured, in packed format: 
            Bits 15:9	Year, biased by 1980, in the range 0 to 127 
            Bits 8:5	Month, in the range 1 to 12 
            Bits 4:0	Date, in the range 1 to 3
            </remarks>
            <example>01 February 2000 would be identified as 0010 1000 0100 0001b (0x2841)</example>
            <value>v2.2</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type22.SBDSDeviceChemistry">
            <summary>SBDS Device chemistry</summary>
            <remarks>
            Number of the string that identifies the battery chemistry (for example, "PbAc")
            The <see cref="F:AlphaOmega.Debug.Native.SmBios.Type22.DeviceChemistry"/> field must be set to 0x02 (Unknown) for this field to be valid
            </remarks>
            <value>v2.2</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type22.DesignCapacityMultiplier">
            <summary>Design capacity multiplier</summary>
            <remarks>
            Multiplication factor of the <see cref="F:AlphaOmega.Debug.Native.SmBios.Type22.DesignCapacity"/> value, which assures that the mWatt hours value does not overflow for SBDS implementation.
            The multiplier default is 1, SBDS implementations use the value 10 to correspond to the data as returned from the SBDS Function 0x18.
            </remarks>
            <value>v2.2</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type22.OEMSpecific">
            <summary>OEM specific</summary>
            <remarks>Contains OEM- or BIOS vendor-specific information</remarks>
            <value>v2.2</value>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type22.SBDSManufactureDate">
            <summary>SBDS manufacture date</summary>
            <remarks>Date the cell pack was manufactured</remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type23">
            <summary>System Reset (Type 23)</summary>
            <remarks>
            This structure describes whether Automatic System Reset functions are enabled (Status).
            
            If the system has a watchdog timer and the timer is not reset (Timer Reset) before the Interval elapses, an automatic system reset occurs.
            The system re-boots according to the Boot Option.
            This function may repeat until the Limit is reached, at which time the system re-boots according to the Boot Option at Limit.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type23.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type23.Capabilities">
            <summary>Capabilities</summary>
            <remarks>
            Identifies the system-reset capabilities for the system.
            Bits 7:6	Reserved for future assignment by this specification; set to 00b 
            Bit 5		System contains a watchdog timer; either True (1) or False (0) 
            Bits 4:3	Boot Option on Limit. Identifies one of the following   system actions to be taken when the Reset Limit is reached: 
            	00b		Reserved, do not use. 
            	01b		Operating system 
            	10b		System utilities 
            	11b		Do not reboot 
            Bits 2:1	Boot Option. Indicates one of the following actions   to be taken after a watchdog reset:   
            	00b		Reserved, do not use. 
            	01b		Operating system 
            	10b		System utilities 
            	11b		Do not reboot 
            Bit 0		Status. Identifies whether (1) or not (0) the system reset is enabled by the use
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type23.ResetCount">
            <summary>Reset count</summary>
            <remarks>
            Number of automatic system resets since the last intentional reset.
            A value of 0FFFFh indicates unknown
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type23.ResetLimit">
            <summary>Reset limit</summary>
            <remarks>
            Number of consecutive times the system reset is attempted.
            A value of 0FFFFh indicates unknown.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type23.TimerInterval">
            <summary>Timer interval</summary>
            <remarks>
            Number of minutes to use for the watchdog timer If the timer is not reset within this interval, the system reset timeout begins.
            A value of 0FFFFh indicates unknown.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type23.Timeout">
            <summary>Timeout</summary>
            <remarks>
            Number of minutes before the reboot is initiated It is used after a system power cycle, system reset (local or remote), and automatic system reset.
            A value of 0x0ffff indicates unknown
            </remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type24">
            <summary>Hardware Security (Type 24)</summary>
            <remarks>This structure describes the system-wide hardware security settings</remarks>
            <value>v2.2</value>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type24.HardwareSecurityStatus">
            <summary>Identifies the password and reset status for the system</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type24.HardwareSecurityStatus.Disabled">
            <summary>Disabled</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type24.HardwareSecurityStatus.Enabled">
            <summary>Enabled</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type24.HardwareSecurityStatus.NotImplemented">
            <summary>Not implemented</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type24.HardwareSecurityStatus.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type24.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type24.HardwareSecuritySettings">
            <summary>Hardware security settings</summary>
            <remarks>
            Identifies the password and reset status for the system.
            
            Bits 7:6 Power-on Password Status value: 
            	00b		Disabled
            	01b		Enabled
            	10b		Not Implemented
            	11b		Unknown
            Bits 5:4 Keyboard Password Status value:
            	00b		Disabled
            	01b		Enabled
            	10b		Not Implemented
            	11b		Unknown
            Bits 3:2 Administrator Password Status value:
            	00b		Disabled
            	01b		Enabled
            	10b		Not Implemented
            	11b		Unknown
            Bits 1:0 Front Panel Reset Status value: 
            	00b		Disabled
            	01b		Enabled
            	10b		Not Implemented
            	11b		Unknown
            </remarks>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type24.FrontPanelResetStatus">
            <summary>Front Panel Reset Status</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type24.AdministratorPasswordStatus">
            <summary>Administrator Password Status</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type24.KeyboardPasswordStatus">
            <summary>Keyboard Password Status</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type24.PowerOnPasswordStatus">
            <summary>Power-on Password Status</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type25">
            <summary>System Power Controls (Type 25) </summary>
            <remarks>
            This structure describes the attributes for controlling the main power supply to the system.
            
            Software that interprets this structure uses the month, day, hour, minute, and second values to determine the number of seconds until the next power-on of the system.
            The presence of this structure implies that a timed power-on facility is available for the system.
            </remarks>
            <value>v2.2</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type25.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type25.NextScheduledPowerOnMonth">
            <summary>Next scheduled Power-on Month</summary>
            <remarks>
            BCD value of the month on which the next scheduled power-on is to occur, in the range 0x01 to 0x12;
            
            The DMTF System Power Controls group contains a Next Scheduled Power-on Time, specified as the number of seconds until the next scheduled power-on of the system.
            Management software uses the date and time information specified in the associated SMBIOS structure to calculate the total number of seconds.
            
            Any date or time field in the structure whose value is outside of the field’s specified range does not contribute to the total-seconds count.
            For example, if the Month field contains the value 0xFF the next power-on is scheduled to fall within the next month, perhaps on a specific day-of-month and time.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type25.NextScheduledPowerOnDayOfMonth">
            <summary>Next scheduled Power-on Day-of-month</summary>
            <remarks>BCD value of the day-of-month on which the next scheduled power-on is to occur, in the range 0x01 to 0x31</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type25.NextScheduledPowerOnHour">
            <summary>Next scheduled Power-on Hour</summary>
            <remarks>BCD value of the hour on which the next scheduled power-on is to occur, in the range 0x00 to 0x23</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type25.NextScheduledPowerOnMinute">
            <summary>Next scheduled Power-on Minute</summary>
            <remarks>BCD value of the minute on which the next scheduled power-on is to occur, in the range 0x00 to 0x59</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type25.NextScheduledPowerOnSecond">
            <summary>Next scheduled Power-on Second</summary>
            <remarks>BCD value of the second on which the next scheduled power-on is to occur, in the range 0x00 to 0x59</remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type26">
            <summary>Voltage Probe (Type 26)</summary>
            <remarks>
            This describes the attributes for a voltage probe in the system.
            Each structure describes a single voltage probe.
            </remarks>
            <value>v2.2</value>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type26.LocationType">
            <summary>Probe's physical location</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type26.LocationType.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type26.LocationType.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type26.LocationType.Processor">
            <summary>Processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type26.LocationType.Disk">
            <summary>Disk</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type26.LocationType.PeripheralBay">
            <summary>Peripheral Bay</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type26.LocationType.SystemManagementModule">
            <summary>System Management Module</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type26.LocationType.Motherboard">
            <summary>Motherboard</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type26.LocationType.MemoryModule">
            <summary>Memory Module</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type26.LocationType.ProcessorModule">
            <summary>Processor Module</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type26.LocationType.PowerUnit">
            <summary>Power Unit</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type26.LocationType.AddInCard">
            <summary>Add-in Card</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type26.StatusType">
            <summary>Probe's physical status</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type26.StatusType.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type26.StatusType.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type26.StatusType.OK">
            <summary>OK</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type26.StatusType.NonCritical">
            <summary>Non-critical</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type26.StatusType.Critical">
            <summary>Critical</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type26.StatusType.NonRecoverable">
            <summary>Non-recoverable</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type26.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type26.Description">
            <summary>Description</summary>
            <remarks>Number of the string that contains additional descriptive information about the probe or its location</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type26.LocationAndStatus">
            <summary>Location &amp; status</summary>
            <remarks>Probe’s physical location and status of the voltage monitored by this voltage probe</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type26.MaximumValue">
            <summary>Maximum value</summary>
            <remarks>
            Maximum voltage level readable by this probe, in millivolts.
            If the value is unknown, the field is set to 0x800
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type26.MinimumValue">
            <summary>Minimum value</summary>
            <remarks>
            Minimum voltage level readable by this probe, in millivolts.
            If the value is unknown, the field is set to 0x8000.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type26.Resolution">
            <summary>Resolution</summary>
            <remarks>
            Resolution for the probe’s reading, in tenths of millivolts.
            If the value is unknown, the field is set to 0x8000.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type26.Tolerance">
            <summary>Tolerance</summary>
            <remarks>
            Tolerance for reading from this probe, in plus/minus millivolts.
            If the value is unknown, the field is set to 0x8000.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type26.Accuracy">
            <summary>Accuracy</summary>
            <remarks>
            Accuracy for reading from this probe, in plus/minus 1/100th of a percent.
            If the value is unknown, the field is set to 0x8000.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type26.OEMDefined">
            <summary>OEM Defined</summary>
            <remarks>OEM- or BIOS vendor-specific information</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type26.NominalValue">
            <summary>Nominal value</summary>
            <remarks>
            Nominal value for the probe’s reading in millivolts.
            If the value is unknown, the field is set to 0x8000.
            This field is present in the structure only if the structure’s length is larger than 0x14
            </remarks>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type26.Location">
            <summary>Location</summary>
            <reamrks>Probe’s physical location of the voltage monitored by this voltage probe</reamrks>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type26.Status">
            <summary>Status</summary>
            <reamrks>Probe’s physical status of the voltage monitored by this voltage probe</reamrks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type27">
            <summary>Cooling Device (Type 27)</summary>
            <remarks>
            This structure describes the attributes for a cooling device in the system.
            Each structure describes a single cooling device.
            </remarks>
            <value>v2.2</value>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type27.StatusType">
            <summary>Cooling device status</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type27.StatusType.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type27.StatusType.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type27.StatusType.OK">
            <summary>OK</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type27.StatusType.NonCritical">
            <summary>Non-critical</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type27.StatusType.Critical">
            <summary>Critical</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type27.StatusType.NonRecoverable">
            <summary>Non-recoverable</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type27.DeviceType">
            <summary>Cooling device type</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type27.DeviceType.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type27.DeviceType.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type27.DeviceType.Fan">
            <summary>Fan</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type27.DeviceType.CentrifugalBlower">
            <summary>Centrifugal Blower</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type27.DeviceType.ChipFan">
            <summary>Chip Fan</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type27.DeviceType.CabinetFan">
            <summary>Cabinet Fan</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type27.DeviceType.PowerSupplyFan">
            <summary>Power Supply Fan</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type27.DeviceType.HeatPipe">
            <summary>Heat Pipe</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type27.DeviceType.IntegratedRefrigeration">
            <summary>Integrated Refrigeration</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type27.DeviceType.ActiveCooling">
            <summary>Active Cooling</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type27.DeviceType.PassiveCooling">
            <summary>Passive Cooling</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type27.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type27.TemperatureProbeHandle">
            <summary>Temperature Probe Handle</summary>
            <remarks>
            Handle, or instance number, of the temperature probe monitoring this cooling device.
            A value of 0xFFFF indicates that no probe is provided
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type27.DeviceTypeAndStatus">
            <summary>Device Type &amp; Status</summary>
            <remarks>Cooling device type and status</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type27.CoolingUnitGroup">
            <summary>Cooling unit group</summary>
            <remarks>
            Cooling unit group to which this cooling device is associated Having multiple cooling devices in the same cooling unit implies a redundant configuration.
            The value is 0x00 if the cooling device is not a member of a redundant cooling unit.
            Non-zero values imply redundancy and that at least one other cooling device will be enumerated with the same value
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type27.OEMDefined">
            <summary>OEM defined</summary>
            <remarks>OEM- or BIOS vendor-specific information</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type27._NominalSpeed">
            <summary>Nominal speed</summary>
            <remarks>
            Nominal value for the cooling device’s rotational speed, in revolutions-per-minute (rpm).
            If the value is unknown or the cooling device is non-rotating, the field is set to 0x8000.
            This field is present in the structure only if the structure’s length is larger than 0x0c
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type27.Description">
            <summary>Description</summary>
            <remarks>
            Number of the string that contains additional descriptive information about the cooling device or it's location.
            This field is present in the structure only if the structure’s length is 0x0f or larger.
            </remarks>
            <value>v2.7</value>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type27.Device">
            <summary>Device</summary>
            <remarks>Cooling device physical location of the voltage monitored by this voltage probe (TODO: Missed?)</remarks>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type27.Status">
            <summary>Status</summary>
            <remarks>Cooling device physical status of the voltage monitored by this voltage probe (TODO: Missed?)</remarks>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type27.NominalSpeed">
            <summary>Nominal speed</summary>
            <remarks>Nominal value for the cooling device’s rotational speed, in revolutions-per-minute (rpm)</remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type28">
            <summary>Temperature Probe (Type 28)</summary>
            <remarks>This structure describes the attributes for a temperature probe in the system. Each structure describes a single temperature probe.</remarks>
            <value>v2.2</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type28.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type28.Description">
            <summary>Description</summary>
            <remarks>Number of the string that contains additional descriptive information about the probe or its location</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type28.LocationAndStatus">
            <summary>Location &amp; Status</summary>
            <remarks>Probe’s physical location and the status of the temperature monitored by this temperature probe (TODO)</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type28.MaximumValue">
            <summary>Maximum value</summary>
            <remarks>
            Maximum temperature readable by this probe, in 1/10th degrees C.
            If the value is unknown, the field is set to 0x800
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type28.MinimumValue">
            <summary>Minimum value</summary>
            <remarks>
            Minimum temperature readable by this probe, in 1/10th degrees C.
            If the value is unknown, the field is set to 0x800
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type28.Resolution">
            <summary>Resolution</summary>
            <remarks>
            Resolution for the probe’s reading, in 1/1000th degrees C.
            If the value is unknown, the field is set to 0x800
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type28.Tolerance">
            <summary>Tolerance</summary>
            <remarks>
            Tolerance for reading from this probe, in plus/minus 1/10th degrees C.
            If the value is unknown, the field is set to 0x8000
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type28.Accuracy">
            <summary>Accuracy</summary>
            <remarks>
            Accuracy for reading from this probe, in plus/minus 1/100th of a percent.
            If the value is unknown, the field is set to 0x8000.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type28.OEMDefined">
            <summary>OEM-defined</summary>
            <remarks>OEM- or BIOS vendor-specific information</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type28.NominalValue">
            <summary>Nominal value</summary>
            <remarks>
            Nominal value for the probe’s reading in 1/10th degrees C.
            If the value is unknown, the field is set to 0x8000.
            This field is present in the structure only if the structure’s Length is larger than 14h
            </remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type29">
            <summary>Electrical Current Probe (Type 29)</summary>
            <remarks>
            This structure describes the attributes for an electrical current probe in the system.
            Each structure describes a single electrical current probe.
            </remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type29.LocationType">
            <summary>Electrical current probe location</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type29.LocationType.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type29.LocationType.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type29.LocationType.Processor">
            <summary>Processor</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type29.LocationType.Disk">
            <summary>Disk</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type29.LocationType.PeripheralBay">
            <summary>Peripheral Bay</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type29.LocationType.SystemManagementModule">
            <summary>System Management Module</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type29.LocationType.Motherboard">
            <summary>Motherboard</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type29.LocationType.MemoryModule">
            <summary>Memory Module</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type29.LocationType.ProcessorModule">
            <summary>Processor Module</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type29.LocationType.PowerUnit">
            <summary>Power Unit</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type29.LocationType.AddInCard">
            <summary>Add-in Card</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type29.StatusType">
            <summary>Electrical current probe status</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type29.StatusType.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type29.StatusType.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type29.StatusType.OK">
            <summary>OK</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type29.StatusType.NonCritical">
            <summary>Non-critical</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type29.StatusType.Critical">
            <summary>Critical</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type29.StatusType.NonRecoverable">
            <summary>Non-recoverable</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type29.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type29.Description">
            <summary>Description</summary>
            <remarks>Number of the string that contains additional descriptive information about the probe or its location</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type29.LocationAndStatus">
            <summary>Location &amp; Status</summary>
            <remarks>Defines the probe’s physical location and the status of the current monitored by this current probe</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type29.MaximumValue">
            <summary>Maximum value</summary>
            <remarks>
            Minimum current readable by this probe, in milliamps.
            If the value is unknown, the field is set to 0x800
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type29.MinimumValue">
            <summary>Minimum value</summary>
            <remarks>
            Minimum current readable by this probe, in milliamps.
            If the value is unknown, the field is set to 0x800
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type29.Resolution">
            <summary>Resolution</summary>
            <remarks>
            Resolution for the probe’s reading, in tenths of milliamp.
            If the value is unknown, the field is set to 0x8000
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type29.Tolerance">
            <summary>Tolerance</summary>
            <remarks>
            Tolerance for reading from this probe, in plus/minus milliamps.
            If the value is unknown, the field is set to 0x800
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type29.Accuracy">
            <summary>Accuracy</summary>
            <remarks>
            Accuracy for reading from this probe, in plus/minus 1/100th of a percent.
            If the value is unknown, the field is set to 0x800
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type29.OEMDefined">
            <summary>OEM defined</summary>
            <remarks>OEM- or BIOS vendor-specific information</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type29._NominalValue">
            <summary>Nominal value</summary>
            <remarks>
            Nominal value for the probe’s reading in milliamp.
            
            If the value is unknown, the field is set to 0x8000.
            This field is present in the structure only if the structure’s length is larger than 0x14
            </remarks>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type29.Location">
            <summary>Location</summary>
            <remarks>Defines the probe’s physical location of the current monitored by this current probe</remarks>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type29.Status">
            <summary>Status</summary>
            <remarks>Defines the probe’s status of the current monitored by this current probe</remarks>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type29.NominalValue">
            <summary>Nominal value</summary>
            <remarks>Nominal value for the probe’s reading in milliamp</remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type30">
            <summary>Out-of-Band Remote Access (Type 30)</summary>
            <remarks>
            This structure describes the attributes and policy settings of a hardware facility that may be used to gain remote access
            to a hardware system when the operating system is not available due to power-down status, hardware failures, or boot failures.
            </remarks>
            <value>v2.2</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type30.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type30.ManufacturerName">
            <summary>Manufacturer name</summary>
            <remarks>Number of the string that contains the manufacturer of the out-of-band access facility</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type30.Connections">
            <summary>Connections</summary>
            <remarks>
            Current remote-access connections.
            Bits 7:2	Reserved for future definition by this specification; set to all zeros
            Bit 1		Outbound Connection Enabled. Identifies whether (1) or not (0)
            				the facility is allowed to initiate outbound connections to contact an 
            				alert management facility when critical conditions occur 
            Bit 0		Inbound Connection Enabled. Identifies whether (1) or not (0)
            				the facility is allowed to initiate outbound connections to receive incoming connections
            				for the purpose of remote operations or problem management
            </remarks>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type30.InboundConnectionEnabled">
            <summary>Inbound Connection Enabled</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type30.OutboundConnectionEnabled">
            <summary>Outbound Connection Enabled</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type32">
            <summary>System Boot Information (Type 32)</summary>
            <remarks>
            The client system firmware (for example, BIOS) communicates the System Boot Status to the client’s Pre-boot Execution Environment (PXE)
            boot image or OS-present management application through this structure.
            
            When used in the PXE environment, for example, this code identifies the reason the PXE was initiated
            and can be used by boot-image software to further automate an enterprise’s PXE sessions.
            For example, an enterprise could choose to automatically download a hardware-diagnostic image to a client whose reason code indicated either a firmware- or an operating system-detected hardware failure.
            </remarks>
            <value>v2.3</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type32.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type32.Reserved">
            <summary>Reserved</summary>
            <remarks>Reserved for future assignment by this specification; all bytes are set to 0x00</remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type33">
            <summary>64-Bit Memory Error Information (Type 33)</summary>
            <remarks>This structure describes an error within a Physical Memory Array, when the error address is above 4G (0xffffffff).</remarks>
            <value>v2.3</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type33.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type33.ErrorType">
            <remarks>Type of error that is associated with the current status reported for the memory array or device</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type33.ErrorGranularity">
            <remarks>Granularity (for example, device versus Partition) to which the error can be resolve</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type33.ErrorOperation">
            <remarks>Memory access operation that caused the error</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type33.VendorSyndrome">
            <summary>Vendor syndrome</summary>
            <remarks>
            Vendor-specific ECC syndrome or CRC data associated with the erroneous access.
            If the value is unknown, this field contains 0x0000_0000
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type33.MemoryArrayErrorAddress">
            <summary>Memory array Error Address</summary>
            <remarks>
            64-bit physical address of the error based on the addressing of the bus to which the memory array is connected.
            If the address is unknown, this field contains 0x8000_0000_0000_0000
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type33.DeviceErrorAddress">
            <summary>Device Error Address</summary>
            <remarks>
            64-bit physical address of the error relative to the start of the failing memory device, in byte.
            If the address is unknown, this field contains 0x8000_0000_0000_0000
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type33.ErrorResolution">
            <summary>Error Resolution</summary>
            <remarks>
            Range, in bytes, within which the error can be determined, when an error address is given.
            If the range is unknown, this field contains 0x8000_0000
            </remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type34">
            <summary>Management Device (Type 34)</summary>
            <remarks>
            he information in this structure defines the attributes of a Management Device.
            A Management Device might control one or more fans or voltage, current, or temperature probes as defined by one or more Management Device Component structures. 
            </remarks>
            <value>v2.3</value>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type34.ManagementDeviceType">
            <summary>Device’s type</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type34.ManagementDeviceType.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type34.ManagementDeviceType.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type34.ManagementDeviceType.NS_LM7">
            <summary>National Semiconductor LM7</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type34.ManagementDeviceType.NS_LM78">
            <summary>National Semiconductor LM78</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type34.ManagementDeviceType.NS_LM79">
            <summary>National Semiconductor LM79</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type34.ManagementDeviceType.NS_LM80">
            <summary>National Semiconductor LM80</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type34.ManagementDeviceType.NS_LM81">
            <summary>National Semiconductor LM81</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type34.ManagementDeviceType.AD_ADM9240">
            <summary>Analog Devices ADM9240</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type34.ManagementDeviceType.DS_DS1780">
            <summary>Dallas Semiconductor DS1780</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type34.ManagementDeviceType.Maxim_1617">
            <summary>Maxim 1617</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type34.ManagementDeviceType.Genesys_GL518SM">
            <summary>Genesys GL518SM</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type34.ManagementDeviceType.Winbond_W83781D">
            <summary>Winbond W83781D</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type34.ManagementDeviceType.Holtek_HT82H79">
            <summary>Holtek HT82H79</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type34.ManagementDeviceAddressType">
            <summary>Type of addressing used to access the device</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type34.ManagementDeviceAddressType.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type34.ManagementDeviceAddressType.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type34.ManagementDeviceAddressType.IOPort">
            <summary>I/O Port</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type34.ManagementDeviceAddressType.Memory">
            <summary>Memory</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type34.ManagementDeviceAddressType.SMBus">
            <summary>SM Bus</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type34.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type34.Description">
            <summary>Description</summary>
            <remarks>Number of the string that contains additional descriptive information about the device or its location</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type34.Type">
            <summary>Device’s type</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type34.Address">
            <summary>Device’s address</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type34.AddressType">
            <summary>Address type</summary>
            <remarks>Type of addressing used to access the device</remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type35">
            <summary>Management Device Component (Type 35) </summary>
            <remarks>This structure associates a cooling device or environmental probe with structures that define the controlling hardware device and (optionally) the component’s thresholds.</remarks>
            <value>v2.3</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type35.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type35.Description">
            <summary>Description</summary>
            <remarks>Number of the string that contains additional descriptive information about the component</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type35.ManagementDeviceHandle">
            <summary>Management device handle</summary>
            <remarks>Handle, or instance number, of the Management Device that contains this component</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type35.ComponentHandle">
            <summary>Component handle</summary>
            <remarks>Handle, or instance number, of the probe or cooling device that defines this component</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type35.ThresholdHandle">
            <summary>Threshold handle</summary>
            <remarks>
            Handle, or instance number, associated with the device thresholds.
            A value of 0FFFFh indicates that no Threshold Data structure is associated with this component
            </remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type36">
            <summary>Management Device Threshold Data (Type 36)</summary>
            <remarks>
            The information in this structure defines threshold information for a component (probe or cooling-unit) contained within a Management Device.
            
            For each threshold field present in the structure: 
            • The threshold units (millivolts, milliamps, 1/10th degrees C, or RPMs) are as defined by the associated probe or cooling-unit component structure.
            • If the value is unavailable, the field is set to 0x8000.
            </remarks>
            <value>v2.3</value>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type36.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type36.LowerThresholdNonCritical">
            <summary>Lower threshold: Non critical</summary>
            <remarks>Lower non-critical threshold for this component</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type36.UpperThresholdNonCritical">
            <summary>Upper threshold: Non critical</summary>
            <remarks>Upper non-critical threshold for this component</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type36.LowerThresholdCritical">
            <summary>Lower threshold: Critical</summary>
            <remarks>Lower critical threshold for this component</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type36.UpperThresholdCritical">
            <summary>Upper threshold: Critical</summary>
            <remarks>Upper critical threshold for this component</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type36.LowerThresholdNonRecoverable">
            <summary>Lower threshold: Non recoverable</summary>
            <remarks>Lower non-recoverable threshold for this component</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type36.UpperThresholdNonRecoverable">
            <summary>Upper threshold: Non recoverable</summary>
            <remarks>Upper non-recoverable threshold for this component</remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type37">
            <summary>Memory Channel (Type 37)</summary>
            <remarks>
            The information in this structure provides the correlation between a Memory Channel and its associated Memory Devices.
            Each device presents one or more loads to the channel; the sum of all device loads cannot exceed the channel’s defined maximum.
            </remarks>
            <value>v2.3</value>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type37.ChannelType">
            <summary>Type of memory associated with the channel</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type37.ChannelType.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type37.ChannelType.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type37.ChannelType.RamBus">
            <summary>RamBus</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type37.ChannelType.SyncLink">
            <summary>SyncLink</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type37.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type37.Channel">
            <summary>Channel</summary>
            <remarks>Type of memory associated with the channel</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type37.MaximumChannelLoad">
            <summary>Maximum Channel Load</summary>
            <remarks>Maximum load supported by the channel; the sum of all device loads cannot exceed this value</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type37.MemoryDeviceCount">
            <summary>Memory Device Count</summary>
            <remarks>
            Number of Memory Devices (Type 11h) that are associated with this channel.
            This value also defines the number of Load/Handle pairs that follow.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type37.Memory1DeviceLoad">
            <summary>Memory 1 Device Load</summary>
            <remarks>Channel load provided by the first Memory Device associated with this channel</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type37.MemoryDevice1Handle">
            <summary>Memory Device 1 Handle</summary>
            <remarks>Structure handle that identifies the first Memory Device associated with this channel</remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type38">
            <summary> IPMI Device Information (Type 38)</summary>
            <remarks>
            The information in this structure defines the attributes of an Intelligent Platform Management Interface (IPMI) Baseboard Management Controller (BMC).
            Refer to the Intelligent Platform Management Interface (IPMI) Interface Specification for full documentation of IPMI and additional information on the use of this structure.
            
            The Type 42 structure can also be used to describe a physical management controller host interface and 
            one or more protocols that share that interface.
            If IPMI is not shared with other protocols, either the Type 38 or the Type 42 structures can be used.
            Providing Type 38 is recommended for backward compatibility.
            </remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type38.BmcInterfaceType">
            <summary>Baseboard Management Controller (BMC) interface type</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type38.BmcInterfaceType.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type38.BmcInterfaceType.KCS">
            <summary>KCS: Keyboard Controller Style</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type38.BmcInterfaceType.SMIC">
            <summary>SMIC: Server Management Interface Chip</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type38.BmcInterfaceType.BT">
            <summary>BT: Block Transfer</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type38.BmcInterfaceType.SSIF">
            <summary>SSIF: SMBus System Interface</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type38.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type38.InterfaceType">
            <summary>The interface type</summary>
            <remarks>Baseboard Management Controller (BMC) interface type</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type38.IpmiSpecificationRevision">
            <summary>IPMI specification revision</summary>
            <remarks>
            IPMI specification revision, in BCD format, to which the BMC was designed.
            Bits 7:4 hold the most significant digit of the revision, while 
            Bits 3:0 hold the least significant bits.
            </remarks>
            <example>A value of 0x10 indicates revision 1.</example>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type38.I2cTargetAddress">
            <summary>I2C Target Address</summary>
            <remarks>Target address on the I2C bus of this BMC</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type38.NVStorageDeviceAddress">
            <summary>NV Storage Device Address</summary>
            <remarks>
            Bus ID of the NV storage device.
            If no storage device exists for this BMC, the field is set to 0xff
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type38.BaseAddress">
            <summary>Base Address</summary>
            <remarks>
            Base address (either memory-mapped or I/O) of the BMC
            If the least-significant bit of the field is a 1, the address is in I/O space;
            otherwise, the address is memory-mapped.
            Refer to the IPMI Interface Specification for usage details
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type38.BaseAddressModifier">
             <summary>Base Address Modifier / Interrupt Info</summary>
             <remarks>
             (This field is unused and set to 0x00 for SSIF.) 
             bit 7:6 – Register spacing 
            		00b = Interface registers are on successive byte  boundaries. 
            		01b = Interface registers are on 32-bit boundaries. 
            		10b = Interface registers are on 16-byte boundaries. 
            		11b = Reserved. 
             bit 5 – Reserved. Return as 0b. 
             bit 4 – LS-bit for addresses: 
            		0b = Address bit 0 = 0b 
            		1b = Address bit 0 = 1b 
            
             Interrupt Info Identifies the type and polarity of the interrupt associated with the IPMI system interface, if any: 
             bit 3 – Interrupt Info 
            		1b = Interrupt information specified 
            		0b = Interrupt information not specified 
             bit 2 – Reserved. Return as 0b 
             bit 1 – Interrupt Polarity 
            		1b = active high 
            		0b = active low 
             bit 0 – Interrupt Trigger Mode 
            		1b = level 
            		0b = edge
             </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type38.InterruptNumber">
            <summary>Interrupt number</summary>
            <remarks>
            Interrupt number for IPMI System Interface 
            0x00 = unspecified/unsupported
            </remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type39">
            <summary>System Power Supply (Type 39)</summary>
            <remarks>
            This structure identifies attributes of a system power supply.
            One instance of this structure is present for each possible power supply in a system.
            </remarks>
            <value>v2.3.1</value>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type39.DmtfPowerType">
            <summary>Power supply type</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type39.DmtfPowerType.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type39.DmtfPowerType.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type39.DmtfPowerType.Linear">
            <summary>Linear</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type39.DmtfPowerType.Switching">
            <summary>Switching</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type39.DmtfPowerType.Battery">
            <summary>Battery</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type39.DmtfPowerType.UPS">
            <summary>UPS</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type39.DmtfPowerType.Converter">
            <summary>Converter</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type39.DmtfPowerType.Regulator">
            <summary>Regulator</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type39.DmtfInputVoltageType">
            <summary>DMTF Input Voltage Range Switching</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type39.DmtfInputVoltageType.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type39.DmtfInputVoltageType.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type39.DmtfInputVoltageType.Manual">
            <summary>Manual</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type39.DmtfInputVoltageType.AutoSwitch">
            <summary>Auto-switch</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type39.DmtfInputVoltageType.WideRange">
            <summary>Wide range</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type39.DmtfInputVoltageType.NotApplicable">
            <summary>Not applicable</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type39.StatusType">
            <summary>Power supply status</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type39.StatusType.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type39.StatusType.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type39.StatusType.OK">
            <summary>OK</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type39.StatusType.NonCritical">
            <summary>Non-critical</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type39.StatusType.Critical">
            <summary>Critical; power supply has failed and has been taken off-line</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type39.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type39.PowerUnitGroup">
            <summary>Power unit group</summary>
            <remarks>
            Power unit group to which this power supply is associated.
            Specifying the same Power Unit Group value for more than one System Power Supply structure indicates a redundant power supply configuration.
            The field’s value is 0x00 if the power supply is not a member of a redundant power unit.
            Non-zero values imply redundancy and that at least one other power supply will be enumerated with the same value.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type39.Location">
            <summary>Location</summary>
            <example>
            Number of the string that identifies the location of the power supply.
            “in the back, on the left-hand side” or "Left Supply Bay"
            </example>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type39.DeviceName">
            <summary>Device name</summary>
            <remarks>Number of the string that names the power supply device</remarks>
            <example>“DR-36”</example>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type39.Manufacturer">
            <summary>Manufacturer</summary>
            <remarks>Number of the string that names the company that manufactured the supply</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type39.SerialNumber">
            <summary>Serial number</summary>
            <remarks>Number of the string that contains the serial number for the power supply</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type39.AssetTagNumber">
            <summary>Asset Tag number</summary>
            <remarks>Number of the string that contains the Asset Tag Number</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type39.ModelPartNumber">
            <summary>Model Part number</summary>
            <remarks>Number of the string that contains the OEM Part Order Number</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type39.RevisionLevel">
            <summary>Revision Level</summary>
            <remarks>Power supply Revision String</remarks>
            <example>"2.30"</example>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type39.MaxPowerCapacity">
            <summary>Max Power Capacity</summary>
            <remarks>Maximum sustained power output in Watts</remarks>
            <remarks>Set to 0x8000 if unknown. Note that the units specified by the DMTF for this field are milliWatts</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type39.PowerSupplyCharacteristics">
            <summary>Power Supply Characteristics</summary>
            <remarks>
            Provides information about power supply characteristics
            15 to 14 Reserved; set to 0x00 
            13 to 10 DMTF Power Supply Type 
            	0001 Other 
            	0010 Unknown 
            	0011 Linear 
            	0100 Switching 
            	0101 Battery 
            	0110 UPS 
            	0111 Converter 
            	1000 Regulator 
            	1001 to 1111b — Reserved for future assignment  
            9 to 7 Status 
            	001 Other 
            	010 Unknown 
            	011 OK 
            	100 Non-critical 
            	101 Critical; power supply has failed and has been taken off-line. 
            6 to 3 DMTF Input Voltage Range Switching 
            	0001 Other 
            	0010 Unknown 
            	0011 Manual 
            	0100 Auto-switch 
            	0101 Wide range 
            	0110 Not applicable 
            	0111 to 1111b — Reserved for future assignment  
            2 1b power supply is unplugged from the wall 
            1 1b power supply is present 
            0 1b power supply is hot-replaceable
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type39.InputVoltageProbeHandle">
            <summary>Input Voltage Probe handle</summary>
            <remarks>
            Handle, or instance number, of a voltage probe (Type 26) monitoring this power supply’s input voltage.
            A value of 0xFFFF indicates that no probe is provided.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type39.CoolingDeviceHandle">
            <summary>Cooling device handle</summary>
            <remarks>
            Handle, or instance number, of a cooling device (Type 27) associated with this power supply.
            A value of 0xFFFF indicates that no cooling device is provided
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type39.InputCurrentProbeHandle">
            <summary>Input Current Probe handle</summary>
            <remarks>
            Handle, or instance number, of the electrical current probe (Type 29) monitoring this power supply’s input current.
            A value of 0xFFFF indicates that no current probe is provided
            </remarks>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type39.PowerSupplyIsHotReplaceable">
            <summary>Power supply is hot-replaceable</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type39.PowerSupplyIsPresent">
            <summary>Power supply is present</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type39.PowerSupplyIsUnplugged">
            <summary>Power supply is unplugged from the wall</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type39.PowerSupplyVoltageSwitch">
            <summary>DMTF Input Voltage Range Switching</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type39.PowerSupplyStatus">
            <summary>Power supply status</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type39.PowerSupplyType">
            <summary>Power supply type</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type40">
            <summary>Additional Information (Type 40)</summary>
            <remarks>This structure is intended to provide additional information for handling unspecified enumerated values and interim field updates in another structure.</remarks>
            <value>v2.6</value>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type40.Type40_AdditionalInformation">
            <summary>Additional Information Entry</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type40.Type40_AdditionalInformation.EntryLength">
            <summary>Length of this Additional Information Entry instance; a minimum of 6</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type40.Type40_AdditionalInformation.ReferencedHandle">
            <summary>Handle, or instance number, associated with the structure for which additional information is provided</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type40.Type40_AdditionalInformation.ReferencedOffset">
            <summary>Offset of the field within the structure referenced by the Referenced Handle for which additional information is provided</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type40.Type40_AdditionalInformation.String">
            <summary>Number of the optional string to be associated with the field referenced by the Referenced Offset</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type40.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type40.AdditionalInformationEntriesCount">
            <summary>Additional Information Entries Count</summary>
            <remarks>Number of Additional Information Entries that follow</remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type41">
            <summary>Onboard Devices Extended Information (Type 41)</summary>
            <remarks>
            The information in this structure defines the attributes of devices that are onboard (soldered onto) a system element, usually the baseboard.
            In general, an entry in this table implies that the BIOS has some level of control over the enablement of the associated device for use by the system.
            
            NOTE This structure replaces Onboard Device Information (<see cref="T:AlphaOmega.Debug.Native.SmBios.Type10"/>) starting with version 2.6 of this specification.
            BIOS providers can choose to implement both types to allow existing SMBIOS browsers to properly display the system’s onboard devices information
            </remarks>
            <value>v2.6</value>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type41.Device">
            <summary>Device type</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type41.Device.Other">
            <summary>Other</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type41.Device.Unknown">
            <summary>Unknown</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type41.Device.Video">
            <summary>Video</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type41.Device.ScsiController">
            <summary>SCSI Controller</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type41.Device.Ethernet">
            <summary>Ethernet</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type41.Device.TokenRing">
            <summary>Token Ring</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type41.Device.Sound">
            <summary>Sound</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type41.Device.PataController">
            <summary>PATA Controller</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type41.Device.SataController">
            <summary>SATA Controller</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type41.Device.SasController">
            <summary>SAS Controller</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type41.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type41.ReferenceDesignation">
            <summary>Reference Designation</summary>
            <remarks>String number of the onboard device reference designation</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type41._DeviceType">
            <summary>Type</summary>
            <remarks>
            Type of the device
            Bit 7 – Device Status: 
            	1 – Device Enabled 
            	0 – Device Disabled 
            Bits 6:0 – Type of Device
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type41.DeviceTypeInstance">
            <summary>Type instance</summary>
            <remarks>
            Device Type Instance is a unique value (within a given onboard device type) used to indicate the order the device is designated by the system.
            For example, a system with two identical Ethernet NICs may designate one NIC (with higher Bus/Device/Function=15/0/0) as the first onboard NIC (instance 1)
            and the other NIC (with lower Bus/Device/Function =3/0/0) as the second onboard NIC (instance 2).
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type41.SegmentGroupNumber">
            <summary>Segment Group number</summary>
            <remarks>
            For devices that are not of types PCI, AGP, PCI-X, or PCI-Express and that do not have bus/device/function information,
            0xff should be populated in the fields of Segment Group Number, Bus Number, Device/Function Number.
            
            Segment Group Number is defined in the PCI Firmware Specification.
            The value is 0 for a single-segment topology.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type41.BusNumber">
            <summary>Bus number</summary>
            <remarks>
            For devices that are not of types PCI, AGP, PCI-X, or PCI-Express and that do not have bus/device/function information,
            0xff should be populated in the fields of Segment Group Number, Bus Number, Device/Function Number.
            
            Segment Group Number is defined in the PCI Firmware Specification.
            The value is 0 for a single-segment topology.
            </remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type41.DeviceAndFunctionNumber">
            <summary>Device &amp; Function number</summary>
            <remarks>
            For devices that are not of types PCI, AGP, PCI-X, or PCI-Express and that do not have bus/device/function information,
            0xff should be populated in the fields of Segment Group Number, Bus Number, Device/Function Number.
            
            Bits 7:3 – Device number 
            Bits 2:0 – Function number
            </remarks>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type41.DeviceEnabled">
            <summary>Is Device enabled</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type41.DeviceType">
            <summary>Type of the device</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type41.FunctionNumber">
            <summary>Function number</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type41.DeviceNumber">
            <summary>Device number</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type42">
            <summary>Management Controller Host Interface (Type 42)</summary>
            <remarks>
            The information in this structure defines the attributes of a Management Controller Host Interface that is not discoverable by “Plug and Play” mechanisms.
            The Type 42 structure can be used to describe a physical management controller host interface and one or more protocols that share that interface.
            
            Type 42 should be used for management controller host interfaces that use protocols other than IPMI or that use multiple protocols on a single host interface type.
            
            This structure should also be provided if IPMI is shared with other protocols over the same interface hardware.
            If IPMI is not shared with other protocols, either the Type 38 or the Type 42 structures can be used.
            Providing Type 38 is recommended for backward compatibility.
            The structures are not required to be mutually exclusive.
            Type 38 and Type 42 structures may be implemented simultaneously to provide backward compatibility with IPMI applications or drivers that do not yet recognize the Type 42 structure. 
            Refer to the Intelligent Platform Management Interface (IPMI) Interface Specification for full 2011 documentation of IPMI and additional information on the use of this structure with IPMI.
            </remarks>
            <see>http://developer.intel.com/design/servers/ipmi/spec.htm</see>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type42.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type42.InterfaceType">
            <summary>Interface type</summary>
            <remarks>Management Controller Interface Type</remarks>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type42.InterfaceTypeSpecificDataLength">
            <summary>Interface Type specific data length</summary>
            <remarks>Management Controller Host Interface Data as specified by the Interface Type</remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type43">
            <summary>Trusted Platform Module Device (Type 43)</summary>
            <remarks>
            Trusted Platform Module (TPM) is an international standard for a secure cryptoprocessor, a dedicated microcontroller designed to secure hardware through integrated cryptographic keys.
            The term can also refer to a chip conforming to the standard ISO/IEC 11889.
            </remarks>
        </member>
        <member name="T:AlphaOmega.Debug.Native.SmBios.Type43.CharacteristicsType">
            <summary>TPM Device Characteristics</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type43.CharacteristicsType.Reserved0">
            <summary>Reserved</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type43.CharacteristicsType.Reserved1">
            <summary>Reserved</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type43.CharacteristicsType.NotSupported">
            <summary>TPM Device Characteristics are not supported</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type43.CharacteristicsType.FirmwareUpdate">
            <summary>Family configurable via firmware update; for example, switching between TPM 1.2 and TPM 2.0.</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type43.CharacteristicsType.PlatformSoftwareSupport">
            <summary>Family configurable via platform software support, such as BIOS Setup; for example, switching between TPM 1.2 and TPM 2.0</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type43.CharacteristicsType.ProprietaryMechanism">
            <summary>Family configurable via OEM proprietary mechanism; for example, switching between TPM 1.2 and TPM 2.0</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type43.Header">
            <summary>SMBIOS type header</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type43.MajorSpecVersion">
            <summary>Major TPM version supported by the TPM device</summary>
            <example>The value is 01h for TPM v1.2 and is 02h for TPM v2.0.</example>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type43.MinorSpecVersion">
            <summary>Minor TPM version supported by the TPM device</summary>
            <example>The value is 02h for TPM v1.2 and is 00h for TPM v2.0</example>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type43.FirmwareVersion1">
            <summary>
            For Major Spec Version 01h, this field contains the TPM_VERSION structure defined in the TPM Main Specification, Part 2, Section 5.3.
            For Major Spec Version 02h, this field contains the most significant 32 bits of a TPM vendor-specific value for firmware version(see TPM_PT_FIRMWARE_VERSION_1 in TPM Structures specification).
            </summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type43.FirmwareVersion2">
            <summary>
            For Major Spec Version 01h, this field contains 00h.
            For Major Spec Version 02h, this field contains the least significant 32 bits of a TPM vendor-specific value for firmware version(see TPM_PT_FIRMWARE_VERSION_2 in TPM Structures specification).
            </summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type43.Description">
            <summary>String number of descriptive information of the TPM device</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type43.Characteristics">
            <summary>TPM device characteristics information (see 7.44.1)</summary>
        </member>
        <member name="F:AlphaOmega.Debug.Native.SmBios.Type43.OemDefined">
            <summary>OEM- or BIOS vendor-specific information</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Native.SmBios.Type43.VendorID">
            <summary>Specified as four ASCII characters, as defined by TCG Vendor ID(see CAP_VID in TCG Vendor ID Registry)</summary>
            <example>
            Vendor ID string of "ABC" = (41 42 43 00)
            Vendor ID string of "ABCD" = (41 42 43 44)
            </example>
        </member>
        <member name="T:AlphaOmega.Debug.Smb.AdditionalInformation">
            <summary>Additional Information (Type 40)</summary>
        </member>
        <member name="M:AlphaOmega.Debug.Smb.AdditionalInformation.GetAdditionalInformation">
            <summary>Gets additional information</summary>
            <returns></returns>
        </member>
        <member name="T:AlphaOmega.Debug.Smb.AdditionalInformationEntry">
            <summary>Additional Information Entry</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.AdditionalInformationEntry.String">
            <summary>Optional string to be associated with the field referenced by the Referenced Offset</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Smb.Baseboard">
            <summary>Baseboard (or Module) Information (Type 2)</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.Baseboard.Manufacturer">
            <summary>Manufacturer</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.Baseboard.Product">
            <summary>Product</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.Baseboard.Version">
            <summary>Version</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.Baseboard.SerialNumber">
            <summary>Serial number</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.Baseboard.AssetTag">
            <summary>Asset tag</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.Baseboard.LocationInChassis">
            <summary>Location in Chassis</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Smb.Bios">
            <summary>BIOS Information (Type 0)</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.Bios.Vendor">
            <summary>BIOS Vendor</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.Bios.Version">
            <summary>BIOS version</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.Bios.ReleaseDate">
            <summary>BIOS release data</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.Bios.RomSize">
            <summary>BIOS ROM Size</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Smb.BiosLanguage">
            <summary>BIOS Language Information (Type 13)</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.BiosLanguage.CurrentLanguage">
            <summary>Current language</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.BiosLanguage.Languages">
            <summary>All languages</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Smb.Cache">
            <summary>Cache Information (Type 7)</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.Cache.SocketDesignation">
            <summary>Socket designation</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Smb.Chassis">
            <summary>System Enclosure or Chassis (Type 3)</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.Chassis.Manufacturer">
            <summary>Manufacturer</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.Chassis.Version">
            <summary>Version</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.Chassis.SerialNumber">
            <summary>Serial number</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.Chassis.AssetTagNumber">
            <summary>Asset tag</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Smb.CoolingDevice">
            <summary>Cooling Device (Type 27)</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.CoolingDevice.Description">
            <summary>Description</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Smb.ElectricalCurrentProbe">
            <summary>Electrical Current Probe (Type 29)</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.ElectricalCurrentProbe.Description">
            <summary>Description</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Smb.GroupAssociations">
            <summary>Group Associations (Type 14)</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.GroupAssociations.GroupName">
            <summary>Group name</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Smb.ManagementDevice">
            <summary>Management Device (Type 34)</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.ManagementDevice.Description">
            <summary>Description</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Smb.ManagementDeviceComponent">
            <summary>Management Device Component (Type 35) </summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.ManagementDeviceComponent.Description">
            <summary>Description</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Smb.MemoryController">
            <summary>Memory Controller Information (Type 5, Obsolete)</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Smb.MemoryDevice">
            <summary>Memory Device (Type 17)</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.MemoryDevice.DeviceLocator">
            <summary>Device locator</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.MemoryDevice.BankLocator">
            <summary>Bank locator</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.MemoryDevice.Manufacturer">
            <summary>Manufacturer</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.MemoryDevice.SerialNumber">
            <summary>Serial number</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.MemoryDevice.AssetTag">
            <summary>Asset tag</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.MemoryDevice.PartNumber">
            <summary>Part number</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.MemoryDevice.FirmwareVersion">
            <summary>Firmware version</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Smb.MemoryModule">
            <summary>Memory Module Information (Type 6, Obsolete) structure</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Smb.OEMStrings">
            <summary>OEM Strings (Type 11)</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.OEMStrings.OEM">
            <summary>OEM Strings</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Smb.OnBoardDevices">
            <summary>On Board Devices Information (Type 10, Obsolete)</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Smb.OnBoardDevices.DeviceInfo">
            <summary>Device info</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.OnBoardDevices.DeviceInfo.IsEnabled">
            <summary>Enabled</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.OnBoardDevices.DeviceInfo.Type">
            <summary>Type</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.OnBoardDevices.DeviceInfo.Name">
            <summary>Name</summary>
        </member>
        <member name="M:AlphaOmega.Debug.Smb.OnBoardDevices.GetDevices">
            <summary>On board devices</summary>
            <returns>List on on board devices</returns>
        </member>
        <member name="T:AlphaOmega.Debug.Smb.OnboardDevicesExtended">
            <summary>Onboard Devices Extended Information (Type 41)</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.OnboardDevicesExtended.ReferenceDesignation">
            <summary>Reference Designation</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Smb.PortableBattery">
            <summary>Portable Battery (Type 22)</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.PortableBattery.Location">
            <summary>Location</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.PortableBattery.Manufacturer">
            <summary>Manufacturer</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.PortableBattery.ManufactureDate">
            <summary>Manufacture date</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.PortableBattery.SerialNumber">
            <summary>Serial number</summary>
            <exception cref="T:System.NotImplementedException">Not implemented Serial Number</exception>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.PortableBattery.DeviceName">
            <summary>Device name</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.PortableBattery.SBDSVersionNumber">
            <summary>SBDS version number</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.PortableBattery.SBDSDeviceChemistry">
            <summary>SBDS Device chemistry</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Smb.PortConnector">
            <summary>Port Connector Information (Type 8)</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.PortConnector.InternalReferenceDesignator">
            <summary>Internal Reference Designator</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.PortConnector.ExternalReferenceDesignator">
            <summary>External Reference Designation</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Smb.Processor">
            <summary>Processor Information (Type 4)</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.Processor.SocketDesignation">
            <summary>Socket Designation</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.Processor.ProcessorManufacturer">
            <summary>Processor manufacturer</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.Processor.ProcessorVersion">
            <summary>Processor Version</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.Processor.SerialNumber">
            <summary>Serial number</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.Processor.AssetType">
            <summary>Asset type</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.Processor.PartNumber">
            <summary>Part number</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Smb.SystemConfigurationOptions">
            <summary>System Configuration Options (Type 12)</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.SystemConfigurationOptions.Options">
            <summary>The system configuration options information</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Smb.SystemPowerSupply">
            <summary>System Power Supply (Type 39)</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.SystemPowerSupply.Location">
            <summary>Location</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.SystemPowerSupply.DeviceName">
            <summary>Device name</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.SystemPowerSupply.Manufacturer">
            <summary>Manufacturer</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.SystemPowerSupply.SerialNumber">
            <summary>Serial number</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.SystemPowerSupply.AssetTagNumber">
            <summary>Asset Tag</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.SystemPowerSupply.ModelPartNumber">
            <summary>Model Part number</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.SystemPowerSupply.RevisionLevel">
            <summary>Revision level</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Smb.SystemSlots">
            <summary>System Slots (Type 9)</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.SystemSlots.SlotDesignation">
            <summary>Slot designation</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Smb.SystemType">
            <summary>System Information (Type 1)</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.SystemType.Manufacturer">
            <summary>Manufacturer</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.SystemType.ProductName">
            <summary>Product name</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.SystemType.Version">
            <summary>Version</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.SystemType.SerialNumber">
            <summary>Serial number</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.SystemType.SKUNumber">
            <summary>SKU Number</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.SystemType.Family">
            <summary>Family</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Smb.TemperatureProbe">
            <summary>Temperature Probe (Type 28)</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.TemperatureProbe.Description">
            <summary>The temperature probe description</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Smb.TpmDevice">
            <summary>TPM Device (Type 43)</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.TpmDevice.Description">
            <summary>The descriptive information of the TPM device</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Smb.TypeBase">
            <summary>Base SMBIOS Type facade</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Smb.TypeBase.TypeMapping">
            <summary>Type mapping for structures</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.TypeBase.TypeMapping.TableType">
            <summary>Facade type for SMBIOS type</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.TypeBase.TypeMapping.StructType">
            <summary>SMBIOS struct type</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.TypeBase.TypeMapping.Ctor">
            <summary>Constructor for facade</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.TypeBase.Header">
            <summary>SMBIOS header</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.TypeBase.Strings">
            <summary>All strings in SMBIOS Type</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.TypeBase.ExData">
            <summary>Additional variable data</summary>
        </member>
        <member name="M:AlphaOmega.Debug.Smb.TypeBase.#ctor(AlphaOmega.Debug.Native.SmBios.Header)">
            <summary>Creates instance if base type facade</summary>
            <param name="header">SMBIOS type header</param>
        </member>
        <member name="M:AlphaOmega.Debug.Smb.TypeBase.GetString(System.Byte)">
            <summary>Gets the string by index</summary>
            <param name="index">Index</param>
            <returns>String</returns>
        </member>
        <member name="T:AlphaOmega.Debug.Smb.TypeBaseT`1">
            <summary>Typed facade for SMBIOS Type</summary>
            <typeparam name="T">Type of SMBIOS structure</typeparam>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.TypeBaseT`1.Type">
            <summary>SMBIOS structure</summary>
        </member>
        <member name="T:AlphaOmega.Debug.Smb.VoltageProbe">
            <summary>Voltage Probe (Type 26)</summary>
        </member>
        <member name="P:AlphaOmega.Debug.Smb.VoltageProbe.Description">
            <summary>The voltage probe description</summary>
        </member>
        <member name="M:AlphaOmega.Debug.Utils.FileSizeToString(System.UInt64)">
            <summary>Convert file size in bytes to string with dimension</summary>
            <param name="length">size in bytes</param>
            <returns>Size with dimension</returns>
        </member>
        <member name="M:AlphaOmega.Debug.Utils.ClearOverflowFields``1(AlphaOmega.Debug.Native.SmBios.Header,``0@)">
            <summary>Clearing fields that were taken as surplus after the end of the structure</summary>
            <remarks>Due to the fact that the header describes the size of the structure, then in the structure itself, some values may be less than the structure itself</remarks>
            <typeparam name="T">Structure type</typeparam>
            <param name="header">Header with structure size</param>
            <param name="src">Structure where data will changed</param>
        </member>
        <member name="M:AlphaOmega.Debug.Utils.ConvertToBytes``1(``0)">
            <summary>Convert structure to bytes</summary>
            <typeparam name="T">Structure type</typeparam>
            <param name="data">Structure data</param>
            <returns>bytes</returns>
        </member>
        <member name="T:AlphaOmega.Debug.PinnedBufferReader">
            <summary>Reader from memory allocated bytes array</summary>
        </member>
        <member name="F:AlphaOmega.Debug.PinnedBufferReader._gcPointer">
            <summary>Allocated handle</summary>
        </member>
        <member name="P:AlphaOmega.Debug.PinnedBufferReader.Item(System.UInt32)">
            <summary>Read byte from buffer</summary>
            <param name="index">Index in the buffer array</param>
            <returns>One byte from the buffer</returns>
        </member>
        <member name="P:AlphaOmega.Debug.PinnedBufferReader.Length">
            <summary>Length of the buffer</summary>
        </member>
        <member name="M:AlphaOmega.Debug.PinnedBufferReader.#ctor(System.Byte[])">
            <summary>Create instance of <see cref="T:AlphaOmega.Debug.PinnedBufferReader"/> class</summary>
            <param name="buffer">Buffer</param>
        </member>
        <member name="M:AlphaOmega.Debug.PinnedBufferReader.BytesToStructure``1(System.UInt32@)">
            <summary>Overlaying a structure into an array of bytes and increasing the indentation by the size of array</summary>
            <typeparam name="T">Mapped structure type</typeparam>
            <param name="padding">Indent from the beginning of the byte array and indent from the beginning of the array + end of the structure</param>
            <returns>Mapped structure with data</returns>
        </member>
        <member name="M:AlphaOmega.Debug.PinnedBufferReader.BytesToStructure``1(System.UInt32)">
            <summary>Overlaying structure into an array of bytes</summary>
            <typeparam name="T">Mapped structure type</typeparam>
            <param name="padding">Indent from the beginning of the byte array</param>
            <returns>Mapped structure with data</returns>
        </member>
        <member name="M:AlphaOmega.Debug.PinnedBufferReader.BytesToStructure``1(System.UInt32,System.Int32@)">
            <summary>Overlaying structure into an array of bytes</summary>
            <typeparam name="T">Mapped structure type</typeparam>
            <param name="padding">Indent from the beginning of the byte array</param>
            <param name="length">Size of the resulting array</param>
            <exception cref="T:System.ArgumentOutOfRangeException">padding+structure size is out of range of byte array</exception>
            <returns>Mapped structure with data</returns>
        </member>
        <member name="M:AlphaOmega.Debug.PinnedBufferReader.BytesToStructure2(System.Type,System.UInt32,System.UInt32,System.Byte[]@)">
            <summary>Overlaying structure into an array of bytes and returns overflowed bytes</summary>
            <remarks>Used in SystemFirmware project</remarks>
            <param name="structType">Type of structure to map</param>
            <param name="padding">Basic offset from beginning of the array</param>
            <param name="dataLength">Length of current block from witch structure will extracted and extra bytes will be returned</param>
            <param name="exBytes">Returned extra bytes</param>
            <returns>returns mapped object &amp; extra bytes from current window</returns>
        </member>
        <member name="M:AlphaOmega.Debug.PinnedBufferReader.BytesToStringUni(System.UInt32)">
            <summary>Converts byte array to string from indent</summary>
            <param name="padding">Indent from the beginning of array</param>
            <returns>Result string</returns>
        </member>
        <member name="M:AlphaOmega.Debug.PinnedBufferReader.BytesToStringUni(System.UInt32@)">
            <summary>Converts byte array from indent to string</summary>
            <param name="padding">Indent from the beginning of the byte array, whose after reading will be cursor location at the end of a string</param>
            <returns>Result string</returns>
        </member>
        <member name="M:AlphaOmega.Debug.PinnedBufferReader.BytesToStringUni(System.UInt32,System.Int32@)">
            <summary>Converts byte array from indent to string</summary>
            <param name="padding">Indent from the beginning if the byte array</param>
            <param name="length">Result string length</param>
            <exception cref="T:System.ArgumentOutOfRangeException">Bytes array is smaller than padding</exception>
            <returns>Result string</returns>
        </member>
        <member name="M:AlphaOmega.Debug.PinnedBufferReader.BytesToStringAnsi(System.UInt32)">
            <summary>Converts byte array to string</summary>
            <param name="padding">Indent from the beginning of the array</param>
            <returns>Result string</returns>
        </member>
        <member name="M:AlphaOmega.Debug.PinnedBufferReader.BytesToStringAnsi(System.UInt32@)">
            <summary>Converting a byte array from padding to a string</summary>
            <param name="padding">Padding from the beginning of the array, which after returning will become padding from the end of the string</param>
            <returns>The resulting string</returns>
        </member>
        <member name="M:AlphaOmega.Debug.PinnedBufferReader.BytesToStringAnsi(System.UInt32,System.Int32@)">
            <summary>Converting a byte array from padding to a string</summary>
            <param name="padding">Offset from the beginning of the array</param>
            <param name="length">Resulting string size</param>
            <exception cref="T:System.ArgumentOutOfRangeException">Bytes array is smaller than padding</exception>
            <returns>Resulting string</returns>
        </member>
        <member name="M:AlphaOmega.Debug.PinnedBufferReader.GetBytes(System.UInt32,System.UInt32)">
            <summary>Get bytes from data</summary>
            <param name="padding">Offset from the beginning of the array</param>
            <param name="length">Length</param>
            <exception cref="T:System.ArgumentOutOfRangeException">index>Index and length is larger than bytes array length</exception>
            <returns>Bytes from index</returns>
        </member>
        <member name="M:AlphaOmega.Debug.PinnedBufferReader.BytesToStructure``1(System.Byte[],System.UInt32@)">
            <summary>Overlaying a structure into an array of bytes and increasing the indentation by the size of the array</summary>
            <typeparam name="T">Overlay structure type</typeparam>
            <param name="buffer">An array of bytes to apply the structure</param>
            <param name="padding">Indent from the beginning of the byte array and indent from the beginning of the array + end of the structure</param>
            <returns>Overlay structure with data</returns>
        </member>
        <member name="M:AlphaOmega.Debug.PinnedBufferReader.BytesToStructure``1(System.Byte[],System.UInt32)">
            <summary>Overlaying a structure into an array of bytes</summary>
            <typeparam name="T">Overlay structure type</typeparam>
            <param name="buffer">An array of bytes to apply the structure</param>
            <param name="padding">Indent from the beginning of array</param>
            <returns>Overlay structure with data</returns>
        </member>
        <member name="M:AlphaOmega.Debug.PinnedBufferReader.BytesToStructure``1(System.Byte[],System.UInt32,System.Int32@)">
            <summary>Overlaying a structure into an array of bytes</summary>
            <typeparam name="T">Overlay structure type</typeparam>
            <param name="buffer">An array of bytes to apply the structure</param>
            <param name="padding">Indent from the beginning of array</param>
            <param name="length">The size of the resulting array</param>
            <returns>Overlay structure with data</returns>
        </member>
        <member name="M:AlphaOmega.Debug.PinnedBufferReader.BytesToStringUni(System.Byte[],System.UInt32,System.Int32@)">
            <summary>Convert byte array from indent to string</summary>
            <param name="buffer">Convert byte array from indent to string</param>
            <param name="padding">Indent from the beginning of array</param>
            <param name="length">The size of the resulting array</param>
            <returns>Result string</returns>
        </member>
        <member name="M:AlphaOmega.Debug.PinnedBufferReader.BytesToStringAnsi(System.Byte[],System.UInt32,System.Int32@)">
            <summary>Convert byte array from indent to string</summary>
            <param name="buffer">Byte array</param>
            <param name="padding">Offset from the beginning of the array</param>
            <param name="length">Resulting string size</param>
            <returns>Result string</returns>
        </member>
        <member name="M:AlphaOmega.Debug.PinnedBufferReader.StructureToArray``1(``0)">
            <summary>Converting a structure from memory to an array of bytes</summary>
            <typeparam name="T">Structure to be converted</typeparam>
            <param name="structure">Structure to transform</param>
            <returns>Byte array</returns>
        </member>
        <member name="M:AlphaOmega.Debug.PinnedBufferReader.Dispose">
            <summary>Release allocated memory</summary>
        </member>
        <member name="M:AlphaOmega.Debug.PinnedBufferReader.Dispose(System.Boolean)">
            <summary>Release allocated memory</summary>
            <param name="disposing">Free managed resources</param>
        </member>
    </members>
</doc>
