// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "Conv1DMac_new_1.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic Conv1DMac_new_1::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic Conv1DMac_new_1::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> Conv1DMac_new_1::ap_ST_fsm_state1 = "1";
const sc_lv<3> Conv1DMac_new_1::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<3> Conv1DMac_new_1::ap_ST_fsm_state6 = "100";
const bool Conv1DMac_new_1::ap_const_boolean_1 = true;
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_1 = "1";
const bool Conv1DMac_new_1::ap_const_boolean_0 = false;
const sc_lv<1> Conv1DMac_new_1::ap_const_lv1_0 = "0";
const sc_lv<1> Conv1DMac_new_1::ap_const_lv1_1 = "1";
const sc_lv<19> Conv1DMac_new_1::ap_const_lv19_0 = "0000000000000000000";
const sc_lv<12> Conv1DMac_new_1::ap_const_lv12_0 = "000000000000";
const sc_lv<5> Conv1DMac_new_1::ap_const_lv5_0 = "00000";
const sc_lv<7> Conv1DMac_new_1::ap_const_lv7_0 = "0000000";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_0 = "00000000";
const sc_lv<6> Conv1DMac_new_1::ap_const_lv6_0 = "000000";
const sc_lv<19> Conv1DMac_new_1::ap_const_lv19_40000 = "1000000000000000000";
const sc_lv<19> Conv1DMac_new_1::ap_const_lv19_1 = "1";
const sc_lv<12> Conv1DMac_new_1::ap_const_lv12_400 = "10000000000";
const sc_lv<10> Conv1DMac_new_1::ap_const_lv10_0 = "0000000000";
const sc_lv<4> Conv1DMac_new_1::ap_const_lv4_0 = "0000";
const sc_lv<7> Conv1DMac_new_1::ap_const_lv7_40 = "1000000";
const sc_lv<5> Conv1DMac_new_1::ap_const_lv5_1 = "1";
const sc_lv<7> Conv1DMac_new_1::ap_const_lv7_3F = "111111";
const sc_lv<7> Conv1DMac_new_1::ap_const_lv7_1 = "1";
const sc_lv<12> Conv1DMac_new_1::ap_const_lv12_1 = "1";
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_C = "1100";
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_7 = "111";
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_6 = "110";
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_5 = "101";
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_D = "1101";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_F = "1111";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_7 = "111";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_1 = "1";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_8 = "1000";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_FD = "11111101";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_6 = "110";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_2 = "10";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_A = "1010";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_9 = "1001";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_11 = "10001";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_B = "1011";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_4 = "100";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_5 = "101";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_3 = "11";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_FB = "11111011";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_F7 = "11110111";
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_2 = "10";

Conv1DMac_new_1::Conv1DMac_new_1(sc_module_name name) : sc_module(name), mVcdFile(0) {
    weights5_m_weights_V_U = new Conv1DMac_new_1_wVhK("weights5_m_weights_V_U");
    weights5_m_weights_V_U->clk(ap_clk);
    weights5_m_weights_V_U->reset(ap_rst);
    weights5_m_weights_V_U->address0(weights5_m_weights_V_address0);
    weights5_m_weights_V_U->ce0(weights5_m_weights_V_ce0);
    weights5_m_weights_V_U->q0(weights5_m_weights_V_q0);
    weights5_m_weights_V_1_U = new Conv1DMac_new_1_wWhU("weights5_m_weights_V_1_U");
    weights5_m_weights_V_1_U->clk(ap_clk);
    weights5_m_weights_V_1_U->reset(ap_rst);
    weights5_m_weights_V_1_U->address0(weights5_m_weights_V_1_address0);
    weights5_m_weights_V_1_U->ce0(weights5_m_weights_V_1_ce0);
    weights5_m_weights_V_1_U->q0(weights5_m_weights_V_1_q0);
    weights5_m_weights_V_2_U = new Conv1DMac_new_1_wXh4("weights5_m_weights_V_2_U");
    weights5_m_weights_V_2_U->clk(ap_clk);
    weights5_m_weights_V_2_U->reset(ap_rst);
    weights5_m_weights_V_2_U->address0(weights5_m_weights_V_2_address0);
    weights5_m_weights_V_2_U->ce0(weights5_m_weights_V_2_ce0);
    weights5_m_weights_V_2_U->q0(weights5_m_weights_V_2_q0);
    weights5_m_weights_V_3_U = new Conv1DMac_new_1_wYie("weights5_m_weights_V_3_U");
    weights5_m_weights_V_3_U->clk(ap_clk);
    weights5_m_weights_V_3_U->reset(ap_rst);
    weights5_m_weights_V_3_U->address0(weights5_m_weights_V_3_address0);
    weights5_m_weights_V_3_U->ce0(weights5_m_weights_V_3_ce0);
    weights5_m_weights_V_3_U->q0(weights5_m_weights_V_3_q0);
    computeS1_mux_164DeQ_x_x_x_x_U127 = new computeS1_mux_164DeQ_x_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4,8>("computeS1_mux_164DeQ_x_x_x_x_U127");
    computeS1_mux_164DeQ_x_x_x_x_U127->din0(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U127->din1(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U127->din2(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U127->din3(ap_var_for_const1);
    computeS1_mux_164DeQ_x_x_x_x_U127->din4(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U127->din5(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U127->din6(ap_var_for_const2);
    computeS1_mux_164DeQ_x_x_x_x_U127->din7(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U127->din8(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U127->din9(ap_var_for_const3);
    computeS1_mux_164DeQ_x_x_x_x_U127->din10(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U127->din11(ap_var_for_const4);
    computeS1_mux_164DeQ_x_x_x_x_U127->din12(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U127->din13(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U127->din14(ap_var_for_const5);
    computeS1_mux_164DeQ_x_x_x_x_U127->din15(ap_var_for_const5);
    computeS1_mux_164DeQ_x_x_x_x_U127->din16(nm_t_mid2_reg_1130_pp0_iter2_reg);
    computeS1_mux_164DeQ_x_x_x_x_U127->dout(tmp_163_fu_908_p18);
    computeS1_mux_164DeQ_U128 = new computeS1_mux_164DeQ<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4,8>("computeS1_mux_164DeQ_U128");
    computeS1_mux_164DeQ_U128->din0(ap_var_for_const6);
    computeS1_mux_164DeQ_U128->din1(ap_var_for_const7);
    computeS1_mux_164DeQ_U128->din2(ap_var_for_const0);
    computeS1_mux_164DeQ_U128->din3(ap_var_for_const0);
    computeS1_mux_164DeQ_U128->din4(ap_var_for_const8);
    computeS1_mux_164DeQ_U128->din5(ap_var_for_const0);
    computeS1_mux_164DeQ_U128->din6(ap_var_for_const7);
    computeS1_mux_164DeQ_U128->din7(ap_var_for_const0);
    computeS1_mux_164DeQ_U128->din8(ap_var_for_const1);
    computeS1_mux_164DeQ_U128->din9(ap_var_for_const0);
    computeS1_mux_164DeQ_U128->din10(ap_var_for_const0);
    computeS1_mux_164DeQ_U128->din11(ap_var_for_const0);
    computeS1_mux_164DeQ_U128->din12(ap_var_for_const0);
    computeS1_mux_164DeQ_U128->din13(ap_var_for_const9);
    computeS1_mux_164DeQ_U128->din14(ap_var_for_const10);
    computeS1_mux_164DeQ_U128->din15(ap_var_for_const0);
    computeS1_mux_164DeQ_U128->din16(nm_t_mid2_reg_1130_pp0_iter2_reg);
    computeS1_mux_164DeQ_U128->dout(tmp_164_fu_951_p18);
    computeS1_mux_164DeQ_x_x_x_x_U129 = new computeS1_mux_164DeQ_x_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4,8>("computeS1_mux_164DeQ_x_x_x_x_U129");
    computeS1_mux_164DeQ_x_x_x_x_U129->din0(ap_var_for_const7);
    computeS1_mux_164DeQ_x_x_x_x_U129->din1(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U129->din2(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U129->din3(ap_var_for_const6);
    computeS1_mux_164DeQ_x_x_x_x_U129->din4(ap_var_for_const6);
    computeS1_mux_164DeQ_x_x_x_x_U129->din5(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U129->din6(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U129->din7(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U129->din8(ap_var_for_const11);
    computeS1_mux_164DeQ_x_x_x_x_U129->din9(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U129->din10(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U129->din11(ap_var_for_const12);
    computeS1_mux_164DeQ_x_x_x_x_U129->din12(ap_var_for_const13);
    computeS1_mux_164DeQ_x_x_x_x_U129->din13(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U129->din14(ap_var_for_const14);
    computeS1_mux_164DeQ_x_x_x_x_U129->din15(ap_var_for_const15);
    computeS1_mux_164DeQ_x_x_x_x_U129->din16(nm_t_mid2_reg_1130_pp0_iter2_reg);
    computeS1_mux_164DeQ_x_x_x_x_U129->dout(tmp_165_fu_994_p18);
    computeS1_mux_164DeQ_x_x_x_x_U130 = new computeS1_mux_164DeQ_x_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4,8>("computeS1_mux_164DeQ_x_x_x_x_U130");
    computeS1_mux_164DeQ_x_x_x_x_U130->din0(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U130->din1(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U130->din2(ap_var_for_const16);
    computeS1_mux_164DeQ_x_x_x_x_U130->din3(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U130->din4(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U130->din5(ap_var_for_const9);
    computeS1_mux_164DeQ_x_x_x_x_U130->din6(ap_var_for_const4);
    computeS1_mux_164DeQ_x_x_x_x_U130->din7(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U130->din8(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U130->din9(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U130->din10(ap_var_for_const7);
    computeS1_mux_164DeQ_x_x_x_x_U130->din11(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U130->din12(ap_var_for_const11);
    computeS1_mux_164DeQ_x_x_x_x_U130->din13(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U130->din14(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U130->din15(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U130->din16(nm_t_mid2_reg_1130_pp0_iter2_reg);
    computeS1_mux_164DeQ_x_x_x_x_U130->dout(tmp_166_fu_1037_p18);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state6);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_01001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten7_reg_1121 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( tmp_100_reg_1163_pp0_iter2_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten7_reg_1121 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( tmp_100_reg_1163_pp0_iter2_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten7_reg_1121 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( tmp_100_reg_1163_pp0_iter2_reg );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( exitcond_flatten7_reg_1121 );

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter3);
    sensitive << ( out_V_V_full_n );
    sensitive << ( tmp_100_reg_1163_pp0_iter2_reg );

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( exitcond_flatten7_fu_323_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state6 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( real_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( internal_ap_ready );

    SC_METHOD(thread_exitcond_flatten7_fu_323_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( indvar_flatten7_reg_247 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_exitcond_flatten_fu_335_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( indvar_flatten_reg_258 );
    sensitive << ( exitcond_flatten7_fu_323_p2 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_V_V_blk_n);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( exitcond_flatten7_reg_1121 );

    SC_METHOD(thread_in_V_V_read);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten7_reg_1121 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_indvar_flatten_next7_fu_329_p2);
    sensitive << ( indvar_flatten7_reg_247 );

    SC_METHOD(thread_indvar_flatten_next_fu_475_p3);
    sensitive << ( exitcond_flatten_fu_335_p2 );
    sensitive << ( indvar_flatten_op_fu_469_p2 );

    SC_METHOD(thread_indvar_flatten_op_fu_469_p2);
    sensitive << ( indvar_flatten_reg_258 );

    SC_METHOD(thread_internal_ap_ready);
    sensitive << ( ap_CS_fsm_state6 );

    SC_METHOD(thread_macRegisters_0_V_fu_846_p2);
    sensitive << ( macRegisters_0_V_5_fu_166 );
    sensitive << ( tmp1_cast_fu_843_p1 );

    SC_METHOD(thread_macRegisters_1_V_fu_855_p2);
    sensitive << ( macRegisters_1_V_5_fu_170 );
    sensitive << ( tmp2_cast_fu_852_p1 );

    SC_METHOD(thread_macRegisters_2_V_fu_864_p2);
    sensitive << ( macRegisters_2_V_5_fu_174 );
    sensitive << ( tmp3_cast_fu_861_p1 );

    SC_METHOD(thread_macRegisters_3_V_fu_882_p2);
    sensitive << ( tmp4_fu_876_p2 );
    sensitive << ( tmp_162_fu_870_p1 );

    SC_METHOD(thread_nm_2_fu_383_p2);
    sensitive << ( nm_mid_fu_341_p3 );

    SC_METHOD(thread_nm_mid2_fu_431_p3);
    sensitive << ( nm_mid_fu_341_p3 );
    sensitive << ( tmp_97_mid_fu_377_p2 );
    sensitive << ( nm_2_fu_383_p2 );

    SC_METHOD(thread_nm_mid_fu_341_p3);
    sensitive << ( nm_reg_269 );
    sensitive << ( exitcond_flatten_fu_335_p2 );

    SC_METHOD(thread_nm_t_mid2_fu_423_p3);
    sensitive << ( tmp_97_mid_fu_377_p2 );
    sensitive << ( tmp_647_fu_403_p1 );
    sensitive << ( nm_t_mid_fu_357_p3 );

    SC_METHOD(thread_nm_t_mid_fu_357_p3);
    sensitive << ( tmp_fu_311_p1 );
    sensitive << ( exitcond_flatten_fu_335_p2 );

    SC_METHOD(thread_not_exitcond_flatten_fu_365_p2);
    sensitive << ( exitcond_flatten_fu_335_p2 );

    SC_METHOD(thread_out_V_V_blk_n);
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( tmp_100_reg_1163_pp0_iter2_reg );

    SC_METHOD(thread_out_V_V_din);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( tmp_100_reg_1163_pp0_iter2_reg );
    sensitive << ( ap_block_pp0_stage0_01001 );
    sensitive << ( p_Val2_22_3_fu_1074_p2 );
    sensitive << ( p_Val2_22_2_fu_1031_p2 );
    sensitive << ( p_Val2_22_1_fu_988_p2 );
    sensitive << ( p_Val2_5_fu_945_p2 );

    SC_METHOD(thread_out_V_V_write);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( tmp_100_reg_1163_pp0_iter2_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_p_08_cast1_cast_fu_483_p1);
    sensitive << ( tmp_V_reg_1177 );

    SC_METHOD(thread_p_Val2_1_fu_581_p0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( p_08_cast1_cast_fu_483_p1 );

    SC_METHOD(thread_p_Val2_1_fu_581_p1);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( weights5_m_weights_V_7_reg_1188 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_p_Val2_1_fu_581_p2);
    sensitive << ( p_Val2_1_fu_581_p0 );
    sensitive << ( p_Val2_1_fu_581_p1 );

    SC_METHOD(thread_p_Val2_22_1_fu_988_p2);
    sensitive << ( macRegisters_1_V_fu_855_p2 );
    sensitive << ( tmp_164_fu_951_p18 );

    SC_METHOD(thread_p_Val2_22_2_fu_1031_p2);
    sensitive << ( macRegisters_2_V_fu_864_p2 );
    sensitive << ( tmp_165_fu_994_p18 );

    SC_METHOD(thread_p_Val2_22_3_fu_1074_p2);
    sensitive << ( macRegisters_3_V_fu_882_p2 );
    sensitive << ( tmp_166_fu_1037_p18 );

    SC_METHOD(thread_p_Val2_2_fu_670_p0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( p_08_cast1_cast_fu_483_p1 );

    SC_METHOD(thread_p_Val2_2_fu_670_p1);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( weights5_m_weights_V_9_reg_1193 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_p_Val2_2_fu_670_p2);
    sensitive << ( p_Val2_2_fu_670_p0 );
    sensitive << ( p_Val2_2_fu_670_p1 );

    SC_METHOD(thread_p_Val2_3_fu_759_p0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_V_reg_1177 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_p_Val2_3_fu_759_p1);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( weights5_m_weights_V_11_reg_1198 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_p_Val2_3_fu_759_p2);
    sensitive << ( p_Val2_3_fu_759_p0 );
    sensitive << ( p_Val2_3_fu_759_p1 );

    SC_METHOD(thread_p_Val2_5_fu_945_p2);
    sensitive << ( macRegisters_0_V_fu_846_p2 );
    sensitive << ( tmp_163_fu_908_p18 );

    SC_METHOD(thread_p_Val2_81_1_cast_fu_605_p1);
    sensitive << ( tmp_653_fu_595_p4 );

    SC_METHOD(thread_p_Val2_81_2_cast_fu_694_p1);
    sensitive << ( tmp_657_fu_684_p4 );

    SC_METHOD(thread_p_Val2_cast_fu_516_p1);
    sensitive << ( tmp_649_fu_506_p4 );

    SC_METHOD(thread_p_Val2_s_fu_492_p0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( p_08_cast1_cast_fu_483_p1 );

    SC_METHOD(thread_p_Val2_s_fu_492_p1);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( weights5_m_weights_V_5_reg_1183 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_p_Val2_s_fu_492_p2);
    sensitive << ( p_Val2_s_fu_492_p0 );
    sensitive << ( p_Val2_s_fu_492_p1 );

    SC_METHOD(thread_qb_assign_2_1_fu_651_p2);
    sensitive << ( tmp_227_1_fu_645_p2 );
    sensitive << ( tmp_654_fu_609_p3 );

    SC_METHOD(thread_qb_assign_2_2_fu_740_p2);
    sensitive << ( tmp_227_2_fu_734_p2 );
    sensitive << ( tmp_658_fu_698_p3 );

    SC_METHOD(thread_qb_assign_2_3_fu_825_p2);
    sensitive << ( tmp_227_3_fu_819_p2 );
    sensitive << ( tmp_661_fu_783_p3 );

    SC_METHOD(thread_qb_assign_2_fu_562_p2);
    sensitive << ( tmp_145_fu_556_p2 );
    sensitive << ( tmp_650_fu_520_p3 );

    SC_METHOD(thread_real_start);
    sensitive << ( ap_start );
    sensitive << ( start_full_n );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_sf_2_fu_463_p2);
    sensitive << ( sf_mid2_fu_395_p3 );

    SC_METHOD(thread_sf_cast2_fu_439_p1);
    sensitive << ( sf_mid2_fu_395_p3 );

    SC_METHOD(thread_sf_mid2_fu_395_p3);
    sensitive << ( sf_reg_280 );
    sensitive << ( tmp_359_fu_389_p2 );

    SC_METHOD(thread_start_out);
    sensitive << ( real_start );

    SC_METHOD(thread_start_write);
    sensitive << ( real_start );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_tmp1_cast_fu_843_p1);
    sensitive << ( tmp1_reg_1203 );

    SC_METHOD(thread_tmp1_fu_572_p2);
    sensitive << ( p_Val2_cast_fu_516_p1 );
    sensitive << ( tmp_146_cast_fu_568_p1 );

    SC_METHOD(thread_tmp2_cast_fu_852_p1);
    sensitive << ( tmp2_reg_1208 );

    SC_METHOD(thread_tmp2_fu_661_p2);
    sensitive << ( p_Val2_81_1_cast_fu_605_p1 );
    sensitive << ( tmp_228_1_cast_fu_657_p1 );

    SC_METHOD(thread_tmp3_cast_fu_861_p1);
    sensitive << ( tmp3_reg_1213 );

    SC_METHOD(thread_tmp3_fu_750_p2);
    sensitive << ( p_Val2_81_2_cast_fu_694_p1 );
    sensitive << ( tmp_228_2_cast_fu_746_p1 );

    SC_METHOD(thread_tmp4_fu_876_p2);
    sensitive << ( macRegisters_3_V_5_fu_178 );
    sensitive << ( tmp_228_3_fu_873_p1 );

    SC_METHOD(thread_tmp_100_fu_457_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( exitcond_flatten7_fu_323_p2 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( sf_mid2_fu_395_p3 );

    SC_METHOD(thread_tmp_142_fu_532_p2);
    sensitive << ( tmp_651_fu_528_p1 );
    sensitive << ( tmp_648_fu_498_p3 );

    SC_METHOD(thread_tmp_143_fu_538_p4);
    sensitive << ( p_Val2_s_fu_492_p2 );

    SC_METHOD(thread_tmp_144_fu_548_p3);
    sensitive << ( tmp_143_fu_538_p4 );
    sensitive << ( tmp_142_fu_532_p2 );

    SC_METHOD(thread_tmp_145_fu_556_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( exitcond_flatten7_reg_1121_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_144_fu_548_p3 );

    SC_METHOD(thread_tmp_146_cast_fu_568_p1);
    sensitive << ( qb_assign_2_fu_562_p2 );

    SC_METHOD(thread_tmp_148_fu_621_p2);
    sensitive << ( tmp_655_fu_617_p1 );
    sensitive << ( tmp_652_fu_587_p3 );

    SC_METHOD(thread_tmp_149_fu_627_p4);
    sensitive << ( p_Val2_1_fu_581_p2 );

    SC_METHOD(thread_tmp_150_fu_637_p3);
    sensitive << ( tmp_149_fu_627_p4 );
    sensitive << ( tmp_148_fu_621_p2 );

    SC_METHOD(thread_tmp_152_fu_710_p2);
    sensitive << ( tmp_659_fu_706_p1 );
    sensitive << ( tmp_656_fu_676_p3 );

    SC_METHOD(thread_tmp_153_fu_716_p4);
    sensitive << ( p_Val2_2_fu_670_p2 );

    SC_METHOD(thread_tmp_154_fu_726_p3);
    sensitive << ( tmp_153_fu_716_p4 );
    sensitive << ( tmp_152_fu_710_p2 );

    SC_METHOD(thread_tmp_156_fu_795_p2);
    sensitive << ( tmp_662_fu_791_p1 );
    sensitive << ( tmp_660_fu_765_p3 );

    SC_METHOD(thread_tmp_157_fu_801_p4);
    sensitive << ( p_Val2_3_fu_759_p2 );

    SC_METHOD(thread_tmp_158_fu_811_p3);
    sensitive << ( tmp_157_fu_801_p4 );
    sensitive << ( tmp_156_fu_795_p2 );

    SC_METHOD(thread_tmp_162_fu_870_p1);
    sensitive << ( tmp_161_reg_1218 );

    SC_METHOD(thread_tmp_227_1_fu_645_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( exitcond_flatten7_reg_1121_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_150_fu_637_p3 );

    SC_METHOD(thread_tmp_227_2_fu_734_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( exitcond_flatten7_reg_1121_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_154_fu_726_p3 );

    SC_METHOD(thread_tmp_227_3_fu_819_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( exitcond_flatten7_reg_1121_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_158_fu_811_p3 );

    SC_METHOD(thread_tmp_228_1_cast_fu_657_p1);
    sensitive << ( qb_assign_2_1_fu_651_p2 );

    SC_METHOD(thread_tmp_228_2_cast_fu_746_p1);
    sensitive << ( qb_assign_2_2_fu_740_p2 );

    SC_METHOD(thread_tmp_228_3_fu_873_p1);
    sensitive << ( qb_assign_2_3_reg_1223 );

    SC_METHOD(thread_tmp_359_fu_389_p2);
    sensitive << ( exitcond_flatten_fu_335_p2 );
    sensitive << ( tmp_97_mid_fu_377_p2 );

    SC_METHOD(thread_tmp_647_fu_403_p1);
    sensitive << ( nm_2_fu_383_p2 );

    SC_METHOD(thread_tmp_648_fu_498_p3);
    sensitive << ( p_Val2_s_fu_492_p2 );

    SC_METHOD(thread_tmp_649_fu_506_p4);
    sensitive << ( p_Val2_s_fu_492_p2 );

    SC_METHOD(thread_tmp_650_fu_520_p3);
    sensitive << ( p_Val2_s_fu_492_p2 );

    SC_METHOD(thread_tmp_651_fu_528_p1);
    sensitive << ( p_Val2_s_fu_492_p2 );

    SC_METHOD(thread_tmp_652_fu_587_p3);
    sensitive << ( p_Val2_1_fu_581_p2 );

    SC_METHOD(thread_tmp_653_fu_595_p4);
    sensitive << ( p_Val2_1_fu_581_p2 );

    SC_METHOD(thread_tmp_654_fu_609_p3);
    sensitive << ( p_Val2_1_fu_581_p2 );

    SC_METHOD(thread_tmp_655_fu_617_p1);
    sensitive << ( p_Val2_1_fu_581_p2 );

    SC_METHOD(thread_tmp_656_fu_676_p3);
    sensitive << ( p_Val2_2_fu_670_p2 );

    SC_METHOD(thread_tmp_657_fu_684_p4);
    sensitive << ( p_Val2_2_fu_670_p2 );

    SC_METHOD(thread_tmp_658_fu_698_p3);
    sensitive << ( p_Val2_2_fu_670_p2 );

    SC_METHOD(thread_tmp_659_fu_706_p1);
    sensitive << ( p_Val2_2_fu_670_p2 );

    SC_METHOD(thread_tmp_660_fu_765_p3);
    sensitive << ( p_Val2_3_fu_759_p2 );

    SC_METHOD(thread_tmp_661_fu_783_p3);
    sensitive << ( p_Val2_3_fu_759_p2 );

    SC_METHOD(thread_tmp_662_fu_791_p1);
    sensitive << ( p_Val2_3_fu_759_p2 );

    SC_METHOD(thread_tmp_96_fu_315_p3);
    sensitive << ( tmp_fu_311_p1 );

    SC_METHOD(thread_tmp_96_mid1_fu_407_p3);
    sensitive << ( tmp_647_fu_403_p1 );

    SC_METHOD(thread_tmp_96_mid2_fu_415_p3);
    sensitive << ( tmp_97_mid_fu_377_p2 );
    sensitive << ( tmp_96_mid1_fu_407_p3 );
    sensitive << ( tmp_96_mid_fu_349_p3 );

    SC_METHOD(thread_tmp_96_mid_fu_349_p3);
    sensitive << ( exitcond_flatten_fu_335_p2 );
    sensitive << ( tmp_96_fu_315_p3 );

    SC_METHOD(thread_tmp_97_mid_fu_377_p2);
    sensitive << ( tmp_s_fu_371_p2 );
    sensitive << ( not_exitcond_flatten_fu_365_p2 );

    SC_METHOD(thread_tmp_98_fu_443_p2);
    sensitive << ( tmp_96_mid2_fu_415_p3 );
    sensitive << ( sf_cast2_fu_439_p1 );

    SC_METHOD(thread_tmp_99_fu_449_p1);
    sensitive << ( tmp_98_fu_443_p2 );

    SC_METHOD(thread_tmp_fu_311_p1);
    sensitive << ( nm_reg_269 );

    SC_METHOD(thread_tmp_s_fu_371_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( sf_reg_280 );
    sensitive << ( exitcond_flatten7_fu_323_p2 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_weights5_m_weights_V_1_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_99_fu_449_p1 );

    SC_METHOD(thread_weights5_m_weights_V_1_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_weights5_m_weights_V_2_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_99_fu_449_p1 );

    SC_METHOD(thread_weights5_m_weights_V_2_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_weights5_m_weights_V_3_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_99_fu_449_p1 );

    SC_METHOD(thread_weights5_m_weights_V_3_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_weights5_m_weights_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_99_fu_449_p1 );

    SC_METHOD(thread_weights5_m_weights_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( exitcond_flatten7_fu_323_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_THREAD(thread_ap_var_for_const0);

    SC_THREAD(thread_ap_var_for_const1);

    SC_THREAD(thread_ap_var_for_const2);

    SC_THREAD(thread_ap_var_for_const3);

    SC_THREAD(thread_ap_var_for_const4);

    SC_THREAD(thread_ap_var_for_const5);

    SC_THREAD(thread_ap_var_for_const6);

    SC_THREAD(thread_ap_var_for_const7);

    SC_THREAD(thread_ap_var_for_const8);

    SC_THREAD(thread_ap_var_for_const9);

    SC_THREAD(thread_ap_var_for_const10);

    SC_THREAD(thread_ap_var_for_const11);

    SC_THREAD(thread_ap_var_for_const12);

    SC_THREAD(thread_ap_var_for_const13);

    SC_THREAD(thread_ap_var_for_const14);

    SC_THREAD(thread_ap_var_for_const15);

    SC_THREAD(thread_ap_var_for_const16);

    start_once_reg = SC_LOGIC_0;
    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "001";
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "Conv1DMac_new_1_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, start_full_n, "(port)start_full_n");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, start_out, "(port)start_out");
    sc_trace(mVcdFile, start_write, "(port)start_write");
    sc_trace(mVcdFile, in_V_V_dout, "(port)in_V_V_dout");
    sc_trace(mVcdFile, in_V_V_empty_n, "(port)in_V_V_empty_n");
    sc_trace(mVcdFile, in_V_V_read, "(port)in_V_V_read");
    sc_trace(mVcdFile, out_V_V_din, "(port)out_V_V_din");
    sc_trace(mVcdFile, out_V_V_full_n, "(port)out_V_V_full_n");
    sc_trace(mVcdFile, out_V_V_write, "(port)out_V_V_write");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, real_start, "real_start");
    sc_trace(mVcdFile, start_once_reg, "start_once_reg");
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, internal_ap_ready, "internal_ap_ready");
    sc_trace(mVcdFile, weights5_m_weights_V_address0, "weights5_m_weights_V_address0");
    sc_trace(mVcdFile, weights5_m_weights_V_ce0, "weights5_m_weights_V_ce0");
    sc_trace(mVcdFile, weights5_m_weights_V_q0, "weights5_m_weights_V_q0");
    sc_trace(mVcdFile, weights5_m_weights_V_1_address0, "weights5_m_weights_V_1_address0");
    sc_trace(mVcdFile, weights5_m_weights_V_1_ce0, "weights5_m_weights_V_1_ce0");
    sc_trace(mVcdFile, weights5_m_weights_V_1_q0, "weights5_m_weights_V_1_q0");
    sc_trace(mVcdFile, weights5_m_weights_V_2_address0, "weights5_m_weights_V_2_address0");
    sc_trace(mVcdFile, weights5_m_weights_V_2_ce0, "weights5_m_weights_V_2_ce0");
    sc_trace(mVcdFile, weights5_m_weights_V_2_q0, "weights5_m_weights_V_2_q0");
    sc_trace(mVcdFile, weights5_m_weights_V_3_address0, "weights5_m_weights_V_3_address0");
    sc_trace(mVcdFile, weights5_m_weights_V_3_ce0, "weights5_m_weights_V_3_ce0");
    sc_trace(mVcdFile, weights5_m_weights_V_3_q0, "weights5_m_weights_V_3_q0");
    sc_trace(mVcdFile, in_V_V_blk_n, "in_V_V_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, exitcond_flatten7_reg_1121, "exitcond_flatten7_reg_1121");
    sc_trace(mVcdFile, out_V_V_blk_n, "out_V_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, tmp_100_reg_1163, "tmp_100_reg_1163");
    sc_trace(mVcdFile, tmp_100_reg_1163_pp0_iter2_reg, "tmp_100_reg_1163_pp0_iter2_reg");
    sc_trace(mVcdFile, indvar_flatten7_reg_247, "indvar_flatten7_reg_247");
    sc_trace(mVcdFile, indvar_flatten_reg_258, "indvar_flatten_reg_258");
    sc_trace(mVcdFile, nm_reg_269, "nm_reg_269");
    sc_trace(mVcdFile, sf_reg_280, "sf_reg_280");
    sc_trace(mVcdFile, exitcond_flatten7_fu_323_p2, "exitcond_flatten7_fu_323_p2");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter2, "ap_block_state4_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter3, "ap_block_state5_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, exitcond_flatten7_reg_1121_pp0_iter1_reg, "exitcond_flatten7_reg_1121_pp0_iter1_reg");
    sc_trace(mVcdFile, indvar_flatten_next7_fu_329_p2, "indvar_flatten_next7_fu_329_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, nm_t_mid2_fu_423_p3, "nm_t_mid2_fu_423_p3");
    sc_trace(mVcdFile, nm_t_mid2_reg_1130, "nm_t_mid2_reg_1130");
    sc_trace(mVcdFile, nm_t_mid2_reg_1130_pp0_iter1_reg, "nm_t_mid2_reg_1130_pp0_iter1_reg");
    sc_trace(mVcdFile, nm_t_mid2_reg_1130_pp0_iter2_reg, "nm_t_mid2_reg_1130_pp0_iter2_reg");
    sc_trace(mVcdFile, nm_mid2_fu_431_p3, "nm_mid2_fu_431_p3");
    sc_trace(mVcdFile, tmp_100_fu_457_p2, "tmp_100_fu_457_p2");
    sc_trace(mVcdFile, tmp_100_reg_1163_pp0_iter1_reg, "tmp_100_reg_1163_pp0_iter1_reg");
    sc_trace(mVcdFile, sf_2_fu_463_p2, "sf_2_fu_463_p2");
    sc_trace(mVcdFile, indvar_flatten_next_fu_475_p3, "indvar_flatten_next_fu_475_p3");
    sc_trace(mVcdFile, tmp_V_reg_1177, "tmp_V_reg_1177");
    sc_trace(mVcdFile, weights5_m_weights_V_5_reg_1183, "weights5_m_weights_V_5_reg_1183");
    sc_trace(mVcdFile, weights5_m_weights_V_7_reg_1188, "weights5_m_weights_V_7_reg_1188");
    sc_trace(mVcdFile, weights5_m_weights_V_9_reg_1193, "weights5_m_weights_V_9_reg_1193");
    sc_trace(mVcdFile, weights5_m_weights_V_11_reg_1198, "weights5_m_weights_V_11_reg_1198");
    sc_trace(mVcdFile, tmp1_fu_572_p2, "tmp1_fu_572_p2");
    sc_trace(mVcdFile, tmp1_reg_1203, "tmp1_reg_1203");
    sc_trace(mVcdFile, tmp2_fu_661_p2, "tmp2_fu_661_p2");
    sc_trace(mVcdFile, tmp2_reg_1208, "tmp2_reg_1208");
    sc_trace(mVcdFile, tmp3_fu_750_p2, "tmp3_fu_750_p2");
    sc_trace(mVcdFile, tmp3_reg_1213, "tmp3_reg_1213");
    sc_trace(mVcdFile, tmp_161_reg_1218, "tmp_161_reg_1218");
    sc_trace(mVcdFile, qb_assign_2_3_fu_825_p2, "qb_assign_2_3_fu_825_p2");
    sc_trace(mVcdFile, qb_assign_2_3_reg_1223, "qb_assign_2_3_reg_1223");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, tmp_99_fu_449_p1, "tmp_99_fu_449_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_01001, "ap_block_pp0_stage0_01001");
    sc_trace(mVcdFile, macRegisters_0_V_5_fu_166, "macRegisters_0_V_5_fu_166");
    sc_trace(mVcdFile, macRegisters_0_V_fu_846_p2, "macRegisters_0_V_fu_846_p2");
    sc_trace(mVcdFile, macRegisters_1_V_5_fu_170, "macRegisters_1_V_5_fu_170");
    sc_trace(mVcdFile, macRegisters_1_V_fu_855_p2, "macRegisters_1_V_fu_855_p2");
    sc_trace(mVcdFile, macRegisters_2_V_5_fu_174, "macRegisters_2_V_5_fu_174");
    sc_trace(mVcdFile, macRegisters_2_V_fu_864_p2, "macRegisters_2_V_fu_864_p2");
    sc_trace(mVcdFile, macRegisters_3_V_5_fu_178, "macRegisters_3_V_5_fu_178");
    sc_trace(mVcdFile, macRegisters_3_V_fu_882_p2, "macRegisters_3_V_fu_882_p2");
    sc_trace(mVcdFile, tmp_fu_311_p1, "tmp_fu_311_p1");
    sc_trace(mVcdFile, exitcond_flatten_fu_335_p2, "exitcond_flatten_fu_335_p2");
    sc_trace(mVcdFile, tmp_96_fu_315_p3, "tmp_96_fu_315_p3");
    sc_trace(mVcdFile, tmp_s_fu_371_p2, "tmp_s_fu_371_p2");
    sc_trace(mVcdFile, not_exitcond_flatten_fu_365_p2, "not_exitcond_flatten_fu_365_p2");
    sc_trace(mVcdFile, nm_mid_fu_341_p3, "nm_mid_fu_341_p3");
    sc_trace(mVcdFile, tmp_97_mid_fu_377_p2, "tmp_97_mid_fu_377_p2");
    sc_trace(mVcdFile, tmp_359_fu_389_p2, "tmp_359_fu_389_p2");
    sc_trace(mVcdFile, nm_2_fu_383_p2, "nm_2_fu_383_p2");
    sc_trace(mVcdFile, tmp_647_fu_403_p1, "tmp_647_fu_403_p1");
    sc_trace(mVcdFile, tmp_96_mid1_fu_407_p3, "tmp_96_mid1_fu_407_p3");
    sc_trace(mVcdFile, tmp_96_mid_fu_349_p3, "tmp_96_mid_fu_349_p3");
    sc_trace(mVcdFile, nm_t_mid_fu_357_p3, "nm_t_mid_fu_357_p3");
    sc_trace(mVcdFile, sf_mid2_fu_395_p3, "sf_mid2_fu_395_p3");
    sc_trace(mVcdFile, tmp_96_mid2_fu_415_p3, "tmp_96_mid2_fu_415_p3");
    sc_trace(mVcdFile, sf_cast2_fu_439_p1, "sf_cast2_fu_439_p1");
    sc_trace(mVcdFile, tmp_98_fu_443_p2, "tmp_98_fu_443_p2");
    sc_trace(mVcdFile, indvar_flatten_op_fu_469_p2, "indvar_flatten_op_fu_469_p2");
    sc_trace(mVcdFile, p_Val2_s_fu_492_p0, "p_Val2_s_fu_492_p0");
    sc_trace(mVcdFile, p_08_cast1_cast_fu_483_p1, "p_08_cast1_cast_fu_483_p1");
    sc_trace(mVcdFile, p_Val2_s_fu_492_p1, "p_Val2_s_fu_492_p1");
    sc_trace(mVcdFile, p_Val2_s_fu_492_p2, "p_Val2_s_fu_492_p2");
    sc_trace(mVcdFile, tmp_649_fu_506_p4, "tmp_649_fu_506_p4");
    sc_trace(mVcdFile, tmp_651_fu_528_p1, "tmp_651_fu_528_p1");
    sc_trace(mVcdFile, tmp_648_fu_498_p3, "tmp_648_fu_498_p3");
    sc_trace(mVcdFile, tmp_143_fu_538_p4, "tmp_143_fu_538_p4");
    sc_trace(mVcdFile, tmp_142_fu_532_p2, "tmp_142_fu_532_p2");
    sc_trace(mVcdFile, tmp_144_fu_548_p3, "tmp_144_fu_548_p3");
    sc_trace(mVcdFile, tmp_145_fu_556_p2, "tmp_145_fu_556_p2");
    sc_trace(mVcdFile, tmp_650_fu_520_p3, "tmp_650_fu_520_p3");
    sc_trace(mVcdFile, qb_assign_2_fu_562_p2, "qb_assign_2_fu_562_p2");
    sc_trace(mVcdFile, p_Val2_cast_fu_516_p1, "p_Val2_cast_fu_516_p1");
    sc_trace(mVcdFile, tmp_146_cast_fu_568_p1, "tmp_146_cast_fu_568_p1");
    sc_trace(mVcdFile, p_Val2_1_fu_581_p0, "p_Val2_1_fu_581_p0");
    sc_trace(mVcdFile, p_Val2_1_fu_581_p1, "p_Val2_1_fu_581_p1");
    sc_trace(mVcdFile, p_Val2_1_fu_581_p2, "p_Val2_1_fu_581_p2");
    sc_trace(mVcdFile, tmp_653_fu_595_p4, "tmp_653_fu_595_p4");
    sc_trace(mVcdFile, tmp_655_fu_617_p1, "tmp_655_fu_617_p1");
    sc_trace(mVcdFile, tmp_652_fu_587_p3, "tmp_652_fu_587_p3");
    sc_trace(mVcdFile, tmp_149_fu_627_p4, "tmp_149_fu_627_p4");
    sc_trace(mVcdFile, tmp_148_fu_621_p2, "tmp_148_fu_621_p2");
    sc_trace(mVcdFile, tmp_150_fu_637_p3, "tmp_150_fu_637_p3");
    sc_trace(mVcdFile, tmp_227_1_fu_645_p2, "tmp_227_1_fu_645_p2");
    sc_trace(mVcdFile, tmp_654_fu_609_p3, "tmp_654_fu_609_p3");
    sc_trace(mVcdFile, qb_assign_2_1_fu_651_p2, "qb_assign_2_1_fu_651_p2");
    sc_trace(mVcdFile, p_Val2_81_1_cast_fu_605_p1, "p_Val2_81_1_cast_fu_605_p1");
    sc_trace(mVcdFile, tmp_228_1_cast_fu_657_p1, "tmp_228_1_cast_fu_657_p1");
    sc_trace(mVcdFile, p_Val2_2_fu_670_p0, "p_Val2_2_fu_670_p0");
    sc_trace(mVcdFile, p_Val2_2_fu_670_p1, "p_Val2_2_fu_670_p1");
    sc_trace(mVcdFile, p_Val2_2_fu_670_p2, "p_Val2_2_fu_670_p2");
    sc_trace(mVcdFile, tmp_657_fu_684_p4, "tmp_657_fu_684_p4");
    sc_trace(mVcdFile, tmp_659_fu_706_p1, "tmp_659_fu_706_p1");
    sc_trace(mVcdFile, tmp_656_fu_676_p3, "tmp_656_fu_676_p3");
    sc_trace(mVcdFile, tmp_153_fu_716_p4, "tmp_153_fu_716_p4");
    sc_trace(mVcdFile, tmp_152_fu_710_p2, "tmp_152_fu_710_p2");
    sc_trace(mVcdFile, tmp_154_fu_726_p3, "tmp_154_fu_726_p3");
    sc_trace(mVcdFile, tmp_227_2_fu_734_p2, "tmp_227_2_fu_734_p2");
    sc_trace(mVcdFile, tmp_658_fu_698_p3, "tmp_658_fu_698_p3");
    sc_trace(mVcdFile, qb_assign_2_2_fu_740_p2, "qb_assign_2_2_fu_740_p2");
    sc_trace(mVcdFile, p_Val2_81_2_cast_fu_694_p1, "p_Val2_81_2_cast_fu_694_p1");
    sc_trace(mVcdFile, tmp_228_2_cast_fu_746_p1, "tmp_228_2_cast_fu_746_p1");
    sc_trace(mVcdFile, p_Val2_3_fu_759_p0, "p_Val2_3_fu_759_p0");
    sc_trace(mVcdFile, p_Val2_3_fu_759_p1, "p_Val2_3_fu_759_p1");
    sc_trace(mVcdFile, p_Val2_3_fu_759_p2, "p_Val2_3_fu_759_p2");
    sc_trace(mVcdFile, tmp_662_fu_791_p1, "tmp_662_fu_791_p1");
    sc_trace(mVcdFile, tmp_660_fu_765_p3, "tmp_660_fu_765_p3");
    sc_trace(mVcdFile, tmp_157_fu_801_p4, "tmp_157_fu_801_p4");
    sc_trace(mVcdFile, tmp_156_fu_795_p2, "tmp_156_fu_795_p2");
    sc_trace(mVcdFile, tmp_158_fu_811_p3, "tmp_158_fu_811_p3");
    sc_trace(mVcdFile, tmp_227_3_fu_819_p2, "tmp_227_3_fu_819_p2");
    sc_trace(mVcdFile, tmp_661_fu_783_p3, "tmp_661_fu_783_p3");
    sc_trace(mVcdFile, tmp1_cast_fu_843_p1, "tmp1_cast_fu_843_p1");
    sc_trace(mVcdFile, tmp2_cast_fu_852_p1, "tmp2_cast_fu_852_p1");
    sc_trace(mVcdFile, tmp3_cast_fu_861_p1, "tmp3_cast_fu_861_p1");
    sc_trace(mVcdFile, tmp_228_3_fu_873_p1, "tmp_228_3_fu_873_p1");
    sc_trace(mVcdFile, tmp4_fu_876_p2, "tmp4_fu_876_p2");
    sc_trace(mVcdFile, tmp_162_fu_870_p1, "tmp_162_fu_870_p1");
    sc_trace(mVcdFile, tmp_163_fu_908_p18, "tmp_163_fu_908_p18");
    sc_trace(mVcdFile, tmp_164_fu_951_p18, "tmp_164_fu_951_p18");
    sc_trace(mVcdFile, tmp_165_fu_994_p18, "tmp_165_fu_994_p18");
    sc_trace(mVcdFile, tmp_166_fu_1037_p18, "tmp_166_fu_1037_p18");
    sc_trace(mVcdFile, p_Val2_22_3_fu_1074_p2, "p_Val2_22_3_fu_1074_p2");
    sc_trace(mVcdFile, p_Val2_22_2_fu_1031_p2, "p_Val2_22_2_fu_1031_p2");
    sc_trace(mVcdFile, p_Val2_22_1_fu_988_p2, "p_Val2_22_1_fu_988_p2");
    sc_trace(mVcdFile, p_Val2_5_fu_945_p2, "p_Val2_5_fu_945_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state6, "ap_CS_fsm_state6");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

Conv1DMac_new_1::~Conv1DMac_new_1() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete weights5_m_weights_V_U;
    delete weights5_m_weights_V_1_U;
    delete weights5_m_weights_V_2_U;
    delete weights5_m_weights_V_3_U;
    delete computeS1_mux_164DeQ_x_x_x_x_U127;
    delete computeS1_mux_164DeQ_U128;
    delete computeS1_mux_164DeQ_x_x_x_x_U129;
    delete computeS1_mux_164DeQ_x_x_x_x_U130;
}

void Conv1DMac_new_1::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_lv8_0;
}

void Conv1DMac_new_1::thread_ap_var_for_const1() {
    ap_var_for_const1 = ap_const_lv8_F;
}

void Conv1DMac_new_1::thread_ap_var_for_const2() {
    ap_var_for_const2 = ap_const_lv8_7;
}

void Conv1DMac_new_1::thread_ap_var_for_const3() {
    ap_var_for_const3 = ap_const_lv8_1;
}

void Conv1DMac_new_1::thread_ap_var_for_const4() {
    ap_var_for_const4 = ap_const_lv8_8;
}

void Conv1DMac_new_1::thread_ap_var_for_const5() {
    ap_var_for_const5 = ap_const_lv8_FD;
}

void Conv1DMac_new_1::thread_ap_var_for_const6() {
    ap_var_for_const6 = ap_const_lv8_6;
}

void Conv1DMac_new_1::thread_ap_var_for_const7() {
    ap_var_for_const7 = ap_const_lv8_2;
}

void Conv1DMac_new_1::thread_ap_var_for_const8() {
    ap_var_for_const8 = ap_const_lv8_A;
}

void Conv1DMac_new_1::thread_ap_var_for_const9() {
    ap_var_for_const9 = ap_const_lv8_9;
}

void Conv1DMac_new_1::thread_ap_var_for_const10() {
    ap_var_for_const10 = ap_const_lv8_11;
}

void Conv1DMac_new_1::thread_ap_var_for_const11() {
    ap_var_for_const11 = ap_const_lv8_B;
}

void Conv1DMac_new_1::thread_ap_var_for_const12() {
    ap_var_for_const12 = ap_const_lv8_4;
}

void Conv1DMac_new_1::thread_ap_var_for_const13() {
    ap_var_for_const13 = ap_const_lv8_5;
}

void Conv1DMac_new_1::thread_ap_var_for_const14() {
    ap_var_for_const14 = ap_const_lv8_3;
}

void Conv1DMac_new_1::thread_ap_var_for_const15() {
    ap_var_for_const15 = ap_const_lv8_FB;
}

void Conv1DMac_new_1::thread_ap_var_for_const16() {
    ap_var_for_const16 = ap_const_lv8_F7;
}

void Conv1DMac_new_1::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()) && 
             esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
            ap_enable_reg_pp0_iter3 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten7_fu_323_p2.read()))) {
        indvar_flatten7_reg_247 = indvar_flatten_next7_fu_329_p2.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        indvar_flatten7_reg_247 = ap_const_lv19_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten7_fu_323_p2.read()))) {
        indvar_flatten_reg_258 = indvar_flatten_next_fu_475_p3.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        indvar_flatten_reg_258 = ap_const_lv12_0;
    }
    if ((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_100_reg_1163_pp0_iter2_reg.read()))) {
        macRegisters_0_V_5_fu_166 = macRegisters_0_V_fu_846_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_1) && 
                 esl_seteq<1,1,1>(tmp_100_reg_1163_pp0_iter2_reg.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        macRegisters_0_V_5_fu_166 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_100_reg_1163_pp0_iter2_reg.read()))) {
        macRegisters_1_V_5_fu_170 = macRegisters_1_V_fu_855_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_1) && 
                 esl_seteq<1,1,1>(tmp_100_reg_1163_pp0_iter2_reg.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        macRegisters_1_V_5_fu_170 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_100_reg_1163_pp0_iter2_reg.read()))) {
        macRegisters_2_V_5_fu_174 = macRegisters_2_V_fu_864_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_1) && 
                 esl_seteq<1,1,1>(tmp_100_reg_1163_pp0_iter2_reg.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        macRegisters_2_V_5_fu_174 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_100_reg_1163_pp0_iter2_reg.read()))) {
        macRegisters_3_V_5_fu_178 = macRegisters_3_V_fu_882_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_1) && 
                 esl_seteq<1,1,1>(tmp_100_reg_1163_pp0_iter2_reg.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        macRegisters_3_V_5_fu_178 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten7_fu_323_p2.read()))) {
        nm_reg_269 = nm_mid2_fu_431_p3.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        nm_reg_269 = ap_const_lv5_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten7_fu_323_p2.read()))) {
        sf_reg_280 = sf_2_fu_463_p2.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        sf_reg_280 = ap_const_lv7_0;
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        start_once_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_0, internal_ap_ready.read()))) {
            start_once_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, internal_ap_ready.read())) {
            start_once_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        exitcond_flatten7_reg_1121 = exitcond_flatten7_fu_323_p2.read();
        exitcond_flatten7_reg_1121_pp0_iter1_reg = exitcond_flatten7_reg_1121.read();
        nm_t_mid2_reg_1130_pp0_iter1_reg = nm_t_mid2_reg_1130.read();
        tmp_100_reg_1163_pp0_iter1_reg = tmp_100_reg_1163.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten7_fu_323_p2.read()))) {
        nm_t_mid2_reg_1130 = nm_t_mid2_fu_423_p3.read();
        tmp_100_reg_1163 = tmp_100_fu_457_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) {
        nm_t_mid2_reg_1130_pp0_iter2_reg = nm_t_mid2_reg_1130_pp0_iter1_reg.read();
        tmp_100_reg_1163_pp0_iter2_reg = tmp_100_reg_1163_pp0_iter1_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten7_reg_1121_pp0_iter1_reg.read()))) {
        qb_assign_2_3_reg_1223 = qb_assign_2_3_fu_825_p2.read();
        tmp1_reg_1203 = tmp1_fu_572_p2.read();
        tmp2_reg_1208 = tmp2_fu_661_p2.read();
        tmp3_reg_1213 = tmp3_fu_750_p2.read();
        tmp_161_reg_1218 = p_Val2_3_fu_759_p2.read().range(13, 7);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(exitcond_flatten7_reg_1121.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        tmp_V_reg_1177 = in_V_V_dout.read();
        weights5_m_weights_V_11_reg_1198 = weights5_m_weights_V_3_q0.read();
        weights5_m_weights_V_5_reg_1183 = weights5_m_weights_V_q0.read();
        weights5_m_weights_V_7_reg_1188 = weights5_m_weights_V_1_q0.read();
        weights5_m_weights_V_9_reg_1193 = weights5_m_weights_V_2_q0.read();
    }
}

void Conv1DMac_new_1::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void Conv1DMac_new_1::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void Conv1DMac_new_1::thread_ap_CS_fsm_state6() {
    ap_CS_fsm_state6 = ap_CS_fsm.read()[2];
}

void Conv1DMac_new_1::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new_1::thread_ap_block_pp0_stage0_01001() {
    ap_block_pp0_stage0_01001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten7_reg_1121.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_100_reg_1163_pp0_iter2_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new_1::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten7_reg_1121.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_100_reg_1163_pp0_iter2_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new_1::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten7_reg_1121.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_100_reg_1163_pp0_iter2_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new_1::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void Conv1DMac_new_1::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new_1::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = (esl_seteq<1,1,1>(exitcond_flatten7_reg_1121.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()));
}

void Conv1DMac_new_1::thread_ap_block_state4_pp0_stage0_iter2() {
    ap_block_state4_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new_1::thread_ap_block_state5_pp0_stage0_iter3() {
    ap_block_state5_pp0_stage0_iter3 = (esl_seteq<1,1,1>(tmp_100_reg_1163_pp0_iter2_reg.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()));
}

void Conv1DMac_new_1::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(exitcond_flatten7_fu_323_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_ap_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void Conv1DMac_new_1::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void Conv1DMac_new_1::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_ap_ready() {
    ap_ready = internal_ap_ready.read();
}

void Conv1DMac_new_1::thread_exitcond_flatten7_fu_323_p2() {
    exitcond_flatten7_fu_323_p2 = (!indvar_flatten7_reg_247.read().is_01() || !ap_const_lv19_40000.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten7_reg_247.read() == ap_const_lv19_40000);
}

void Conv1DMac_new_1::thread_exitcond_flatten_fu_335_p2() {
    exitcond_flatten_fu_335_p2 = (!indvar_flatten_reg_258.read().is_01() || !ap_const_lv12_400.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_258.read() == ap_const_lv12_400);
}

void Conv1DMac_new_1::thread_in_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(exitcond_flatten7_reg_1121.read(), ap_const_lv1_0))) {
        in_V_V_blk_n = in_V_V_empty_n.read();
    } else {
        in_V_V_blk_n = ap_const_logic_1;
    }
}

void Conv1DMac_new_1::thread_in_V_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(exitcond_flatten7_reg_1121.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        in_V_V_read = ap_const_logic_1;
    } else {
        in_V_V_read = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_indvar_flatten_next7_fu_329_p2() {
    indvar_flatten_next7_fu_329_p2 = (!ap_const_lv19_1.is_01() || !indvar_flatten7_reg_247.read().is_01())? sc_lv<19>(): (sc_biguint<19>(ap_const_lv19_1) + sc_biguint<19>(indvar_flatten7_reg_247.read()));
}

void Conv1DMac_new_1::thread_indvar_flatten_next_fu_475_p3() {
    indvar_flatten_next_fu_475_p3 = (!exitcond_flatten_fu_335_p2.read()[0].is_01())? sc_lv<12>(): ((exitcond_flatten_fu_335_p2.read()[0].to_bool())? ap_const_lv12_1: indvar_flatten_op_fu_469_p2.read());
}

void Conv1DMac_new_1::thread_indvar_flatten_op_fu_469_p2() {
    indvar_flatten_op_fu_469_p2 = (!indvar_flatten_reg_258.read().is_01() || !ap_const_lv12_1.is_01())? sc_lv<12>(): (sc_biguint<12>(indvar_flatten_reg_258.read()) + sc_biguint<12>(ap_const_lv12_1));
}

void Conv1DMac_new_1::thread_internal_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        internal_ap_ready = ap_const_logic_1;
    } else {
        internal_ap_ready = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_macRegisters_0_V_fu_846_p2() {
    macRegisters_0_V_fu_846_p2 = (!tmp1_cast_fu_843_p1.read().is_01() || !macRegisters_0_V_5_fu_166.read().is_01())? sc_lv<8>(): (sc_bigint<8>(tmp1_cast_fu_843_p1.read()) + sc_biguint<8>(macRegisters_0_V_5_fu_166.read()));
}

void Conv1DMac_new_1::thread_macRegisters_1_V_fu_855_p2() {
    macRegisters_1_V_fu_855_p2 = (!tmp2_cast_fu_852_p1.read().is_01() || !macRegisters_1_V_5_fu_170.read().is_01())? sc_lv<8>(): (sc_bigint<8>(tmp2_cast_fu_852_p1.read()) + sc_biguint<8>(macRegisters_1_V_5_fu_170.read()));
}

void Conv1DMac_new_1::thread_macRegisters_2_V_fu_864_p2() {
    macRegisters_2_V_fu_864_p2 = (!tmp3_cast_fu_861_p1.read().is_01() || !macRegisters_2_V_5_fu_174.read().is_01())? sc_lv<8>(): (sc_bigint<8>(tmp3_cast_fu_861_p1.read()) + sc_biguint<8>(macRegisters_2_V_5_fu_174.read()));
}

void Conv1DMac_new_1::thread_macRegisters_3_V_fu_882_p2() {
    macRegisters_3_V_fu_882_p2 = (!tmp4_fu_876_p2.read().is_01() || !tmp_162_fu_870_p1.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp4_fu_876_p2.read()) + sc_bigint<8>(tmp_162_fu_870_p1.read()));
}

void Conv1DMac_new_1::thread_nm_2_fu_383_p2() {
    nm_2_fu_383_p2 = (!ap_const_lv5_1.is_01() || !nm_mid_fu_341_p3.read().is_01())? sc_lv<5>(): (sc_biguint<5>(ap_const_lv5_1) + sc_biguint<5>(nm_mid_fu_341_p3.read()));
}

void Conv1DMac_new_1::thread_nm_mid2_fu_431_p3() {
    nm_mid2_fu_431_p3 = (!tmp_97_mid_fu_377_p2.read()[0].is_01())? sc_lv<5>(): ((tmp_97_mid_fu_377_p2.read()[0].to_bool())? nm_2_fu_383_p2.read(): nm_mid_fu_341_p3.read());
}

void Conv1DMac_new_1::thread_nm_mid_fu_341_p3() {
    nm_mid_fu_341_p3 = (!exitcond_flatten_fu_335_p2.read()[0].is_01())? sc_lv<5>(): ((exitcond_flatten_fu_335_p2.read()[0].to_bool())? ap_const_lv5_0: nm_reg_269.read());
}

void Conv1DMac_new_1::thread_nm_t_mid2_fu_423_p3() {
    nm_t_mid2_fu_423_p3 = (!tmp_97_mid_fu_377_p2.read()[0].is_01())? sc_lv<4>(): ((tmp_97_mid_fu_377_p2.read()[0].to_bool())? tmp_647_fu_403_p1.read(): nm_t_mid_fu_357_p3.read());
}

void Conv1DMac_new_1::thread_nm_t_mid_fu_357_p3() {
    nm_t_mid_fu_357_p3 = (!exitcond_flatten_fu_335_p2.read()[0].is_01())? sc_lv<4>(): ((exitcond_flatten_fu_335_p2.read()[0].to_bool())? ap_const_lv4_0: tmp_fu_311_p1.read());
}

void Conv1DMac_new_1::thread_not_exitcond_flatten_fu_365_p2() {
    not_exitcond_flatten_fu_365_p2 = (exitcond_flatten_fu_335_p2.read() ^ ap_const_lv1_1);
}

void Conv1DMac_new_1::thread_out_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(tmp_100_reg_1163_pp0_iter2_reg.read(), ap_const_lv1_1))) {
        out_V_V_blk_n = out_V_V_full_n.read();
    } else {
        out_V_V_blk_n = ap_const_logic_1;
    }
}

void Conv1DMac_new_1::thread_out_V_V_din() {
    out_V_V_din = esl_concat<24,8>(esl_concat<16,8>(esl_concat<8,8>(p_Val2_22_3_fu_1074_p2.read(), p_Val2_22_2_fu_1031_p2.read()), p_Val2_22_1_fu_988_p2.read()), p_Val2_5_fu_945_p2.read());
}

void Conv1DMac_new_1::thread_out_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(tmp_100_reg_1163_pp0_iter2_reg.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        out_V_V_write = ap_const_logic_1;
    } else {
        out_V_V_write = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_p_08_cast1_cast_fu_483_p1() {
    p_08_cast1_cast_fu_483_p1 = esl_sext<13,8>(tmp_V_reg_1177.read());
}

void Conv1DMac_new_1::thread_p_Val2_1_fu_581_p0() {
    p_Val2_1_fu_581_p0 =  (sc_lv<8>) (p_08_cast1_cast_fu_483_p1.read());
}

void Conv1DMac_new_1::thread_p_Val2_1_fu_581_p1() {
    p_Val2_1_fu_581_p1 = weights5_m_weights_V_7_reg_1188.read();
}

void Conv1DMac_new_1::thread_p_Val2_1_fu_581_p2() {
    p_Val2_1_fu_581_p2 = (!p_Val2_1_fu_581_p0.read().is_01() || !p_Val2_1_fu_581_p1.read().is_01())? sc_lv<13>(): sc_bigint<8>(p_Val2_1_fu_581_p0.read()) * sc_bigint<5>(p_Val2_1_fu_581_p1.read());
}

void Conv1DMac_new_1::thread_p_Val2_22_1_fu_988_p2() {
    p_Val2_22_1_fu_988_p2 = (!macRegisters_1_V_fu_855_p2.read().is_01() || !tmp_164_fu_951_p18.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_1_V_fu_855_p2.read()) + sc_biguint<8>(tmp_164_fu_951_p18.read()));
}

void Conv1DMac_new_1::thread_p_Val2_22_2_fu_1031_p2() {
    p_Val2_22_2_fu_1031_p2 = (!macRegisters_2_V_fu_864_p2.read().is_01() || !tmp_165_fu_994_p18.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_2_V_fu_864_p2.read()) + sc_biguint<8>(tmp_165_fu_994_p18.read()));
}

void Conv1DMac_new_1::thread_p_Val2_22_3_fu_1074_p2() {
    p_Val2_22_3_fu_1074_p2 = (!macRegisters_3_V_fu_882_p2.read().is_01() || !tmp_166_fu_1037_p18.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_3_V_fu_882_p2.read()) + sc_biguint<8>(tmp_166_fu_1037_p18.read()));
}

void Conv1DMac_new_1::thread_p_Val2_2_fu_670_p0() {
    p_Val2_2_fu_670_p0 =  (sc_lv<8>) (p_08_cast1_cast_fu_483_p1.read());
}

void Conv1DMac_new_1::thread_p_Val2_2_fu_670_p1() {
    p_Val2_2_fu_670_p1 = weights5_m_weights_V_9_reg_1193.read();
}

void Conv1DMac_new_1::thread_p_Val2_2_fu_670_p2() {
    p_Val2_2_fu_670_p2 = (!p_Val2_2_fu_670_p0.read().is_01() || !p_Val2_2_fu_670_p1.read().is_01())? sc_lv<13>(): sc_bigint<8>(p_Val2_2_fu_670_p0.read()) * sc_bigint<5>(p_Val2_2_fu_670_p1.read());
}

void Conv1DMac_new_1::thread_p_Val2_3_fu_759_p0() {
    p_Val2_3_fu_759_p0 = tmp_V_reg_1177.read();
}

void Conv1DMac_new_1::thread_p_Val2_3_fu_759_p1() {
    p_Val2_3_fu_759_p1 = weights5_m_weights_V_11_reg_1198.read();
}

void Conv1DMac_new_1::thread_p_Val2_3_fu_759_p2() {
    p_Val2_3_fu_759_p2 = (!p_Val2_3_fu_759_p0.read().is_01() || !p_Val2_3_fu_759_p1.read().is_01())? sc_lv<14>(): sc_bigint<8>(p_Val2_3_fu_759_p0.read()) * sc_bigint<6>(p_Val2_3_fu_759_p1.read());
}

void Conv1DMac_new_1::thread_p_Val2_5_fu_945_p2() {
    p_Val2_5_fu_945_p2 = (!macRegisters_0_V_fu_846_p2.read().is_01() || !tmp_163_fu_908_p18.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_0_V_fu_846_p2.read()) + sc_biguint<8>(tmp_163_fu_908_p18.read()));
}

void Conv1DMac_new_1::thread_p_Val2_81_1_cast_fu_605_p1() {
    p_Val2_81_1_cast_fu_605_p1 = esl_sext<7,6>(tmp_653_fu_595_p4.read());
}

void Conv1DMac_new_1::thread_p_Val2_81_2_cast_fu_694_p1() {
    p_Val2_81_2_cast_fu_694_p1 = esl_sext<7,6>(tmp_657_fu_684_p4.read());
}

void Conv1DMac_new_1::thread_p_Val2_cast_fu_516_p1() {
    p_Val2_cast_fu_516_p1 = esl_sext<7,6>(tmp_649_fu_506_p4.read());
}

void Conv1DMac_new_1::thread_p_Val2_s_fu_492_p0() {
    p_Val2_s_fu_492_p0 =  (sc_lv<8>) (p_08_cast1_cast_fu_483_p1.read());
}

void Conv1DMac_new_1::thread_p_Val2_s_fu_492_p1() {
    p_Val2_s_fu_492_p1 = weights5_m_weights_V_5_reg_1183.read();
}

void Conv1DMac_new_1::thread_p_Val2_s_fu_492_p2() {
    p_Val2_s_fu_492_p2 = (!p_Val2_s_fu_492_p0.read().is_01() || !p_Val2_s_fu_492_p1.read().is_01())? sc_lv<13>(): sc_bigint<8>(p_Val2_s_fu_492_p0.read()) * sc_bigint<5>(p_Val2_s_fu_492_p1.read());
}

void Conv1DMac_new_1::thread_qb_assign_2_1_fu_651_p2() {
    qb_assign_2_1_fu_651_p2 = (tmp_227_1_fu_645_p2.read() & tmp_654_fu_609_p3.read());
}

void Conv1DMac_new_1::thread_qb_assign_2_2_fu_740_p2() {
    qb_assign_2_2_fu_740_p2 = (tmp_227_2_fu_734_p2.read() & tmp_658_fu_698_p3.read());
}

void Conv1DMac_new_1::thread_qb_assign_2_3_fu_825_p2() {
    qb_assign_2_3_fu_825_p2 = (tmp_227_3_fu_819_p2.read() & tmp_661_fu_783_p3.read());
}

void Conv1DMac_new_1::thread_qb_assign_2_fu_562_p2() {
    qb_assign_2_fu_562_p2 = (tmp_145_fu_556_p2.read() & tmp_650_fu_520_p3.read());
}

void Conv1DMac_new_1::thread_real_start() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_full_n.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()))) {
        real_start = ap_const_logic_0;
    } else {
        real_start = ap_start.read();
    }
}

void Conv1DMac_new_1::thread_sf_2_fu_463_p2() {
    sf_2_fu_463_p2 = (!sf_mid2_fu_395_p3.read().is_01() || !ap_const_lv7_1.is_01())? sc_lv<7>(): (sc_biguint<7>(sf_mid2_fu_395_p3.read()) + sc_biguint<7>(ap_const_lv7_1));
}

void Conv1DMac_new_1::thread_sf_cast2_fu_439_p1() {
    sf_cast2_fu_439_p1 = esl_zext<10,7>(sf_mid2_fu_395_p3.read());
}

void Conv1DMac_new_1::thread_sf_mid2_fu_395_p3() {
    sf_mid2_fu_395_p3 = (!tmp_359_fu_389_p2.read()[0].is_01())? sc_lv<7>(): ((tmp_359_fu_389_p2.read()[0].to_bool())? ap_const_lv7_0: sf_reg_280.read());
}

void Conv1DMac_new_1::thread_start_out() {
    start_out = real_start.read();
}

void Conv1DMac_new_1::thread_start_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()))) {
        start_write = ap_const_logic_1;
    } else {
        start_write = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_tmp1_cast_fu_843_p1() {
    tmp1_cast_fu_843_p1 = esl_sext<8,7>(tmp1_reg_1203.read());
}

void Conv1DMac_new_1::thread_tmp1_fu_572_p2() {
    tmp1_fu_572_p2 = (!p_Val2_cast_fu_516_p1.read().is_01() || !tmp_146_cast_fu_568_p1.read().is_01())? sc_lv<7>(): (sc_bigint<7>(p_Val2_cast_fu_516_p1.read()) + sc_biguint<7>(tmp_146_cast_fu_568_p1.read()));
}

void Conv1DMac_new_1::thread_tmp2_cast_fu_852_p1() {
    tmp2_cast_fu_852_p1 = esl_sext<8,7>(tmp2_reg_1208.read());
}

void Conv1DMac_new_1::thread_tmp2_fu_661_p2() {
    tmp2_fu_661_p2 = (!p_Val2_81_1_cast_fu_605_p1.read().is_01() || !tmp_228_1_cast_fu_657_p1.read().is_01())? sc_lv<7>(): (sc_bigint<7>(p_Val2_81_1_cast_fu_605_p1.read()) + sc_biguint<7>(tmp_228_1_cast_fu_657_p1.read()));
}

void Conv1DMac_new_1::thread_tmp3_cast_fu_861_p1() {
    tmp3_cast_fu_861_p1 = esl_sext<8,7>(tmp3_reg_1213.read());
}

void Conv1DMac_new_1::thread_tmp3_fu_750_p2() {
    tmp3_fu_750_p2 = (!p_Val2_81_2_cast_fu_694_p1.read().is_01() || !tmp_228_2_cast_fu_746_p1.read().is_01())? sc_lv<7>(): (sc_bigint<7>(p_Val2_81_2_cast_fu_694_p1.read()) + sc_biguint<7>(tmp_228_2_cast_fu_746_p1.read()));
}

void Conv1DMac_new_1::thread_tmp4_fu_876_p2() {
    tmp4_fu_876_p2 = (!macRegisters_3_V_5_fu_178.read().is_01() || !tmp_228_3_fu_873_p1.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_3_V_5_fu_178.read()) + sc_biguint<8>(tmp_228_3_fu_873_p1.read()));
}

void Conv1DMac_new_1::thread_tmp_100_fu_457_p2() {
    tmp_100_fu_457_p2 = (!sf_mid2_fu_395_p3.read().is_01() || !ap_const_lv7_3F.is_01())? sc_lv<1>(): sc_lv<1>(sf_mid2_fu_395_p3.read() == ap_const_lv7_3F);
}

void Conv1DMac_new_1::thread_tmp_142_fu_532_p2() {
    tmp_142_fu_532_p2 = (tmp_651_fu_528_p1.read() | tmp_648_fu_498_p3.read());
}

void Conv1DMac_new_1::thread_tmp_143_fu_538_p4() {
    tmp_143_fu_538_p4 = p_Val2_s_fu_492_p2.read().range(5, 1);
}

void Conv1DMac_new_1::thread_tmp_144_fu_548_p3() {
    tmp_144_fu_548_p3 = esl_concat<5,1>(tmp_143_fu_538_p4.read(), tmp_142_fu_532_p2.read());
}

void Conv1DMac_new_1::thread_tmp_145_fu_556_p2() {
    tmp_145_fu_556_p2 = (!tmp_144_fu_548_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_144_fu_548_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new_1::thread_tmp_146_cast_fu_568_p1() {
    tmp_146_cast_fu_568_p1 = esl_zext<7,1>(qb_assign_2_fu_562_p2.read());
}

void Conv1DMac_new_1::thread_tmp_148_fu_621_p2() {
    tmp_148_fu_621_p2 = (tmp_655_fu_617_p1.read() | tmp_652_fu_587_p3.read());
}

void Conv1DMac_new_1::thread_tmp_149_fu_627_p4() {
    tmp_149_fu_627_p4 = p_Val2_1_fu_581_p2.read().range(5, 1);
}

void Conv1DMac_new_1::thread_tmp_150_fu_637_p3() {
    tmp_150_fu_637_p3 = esl_concat<5,1>(tmp_149_fu_627_p4.read(), tmp_148_fu_621_p2.read());
}

void Conv1DMac_new_1::thread_tmp_152_fu_710_p2() {
    tmp_152_fu_710_p2 = (tmp_659_fu_706_p1.read() | tmp_656_fu_676_p3.read());
}

void Conv1DMac_new_1::thread_tmp_153_fu_716_p4() {
    tmp_153_fu_716_p4 = p_Val2_2_fu_670_p2.read().range(5, 1);
}

void Conv1DMac_new_1::thread_tmp_154_fu_726_p3() {
    tmp_154_fu_726_p3 = esl_concat<5,1>(tmp_153_fu_716_p4.read(), tmp_152_fu_710_p2.read());
}

void Conv1DMac_new_1::thread_tmp_156_fu_795_p2() {
    tmp_156_fu_795_p2 = (tmp_662_fu_791_p1.read() | tmp_660_fu_765_p3.read());
}

void Conv1DMac_new_1::thread_tmp_157_fu_801_p4() {
    tmp_157_fu_801_p4 = p_Val2_3_fu_759_p2.read().range(5, 1);
}

void Conv1DMac_new_1::thread_tmp_158_fu_811_p3() {
    tmp_158_fu_811_p3 = esl_concat<5,1>(tmp_157_fu_801_p4.read(), tmp_156_fu_795_p2.read());
}

void Conv1DMac_new_1::thread_tmp_162_fu_870_p1() {
    tmp_162_fu_870_p1 = esl_sext<8,7>(tmp_161_reg_1218.read());
}

void Conv1DMac_new_1::thread_tmp_227_1_fu_645_p2() {
    tmp_227_1_fu_645_p2 = (!tmp_150_fu_637_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_150_fu_637_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new_1::thread_tmp_227_2_fu_734_p2() {
    tmp_227_2_fu_734_p2 = (!tmp_154_fu_726_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_154_fu_726_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new_1::thread_tmp_227_3_fu_819_p2() {
    tmp_227_3_fu_819_p2 = (!tmp_158_fu_811_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_158_fu_811_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new_1::thread_tmp_228_1_cast_fu_657_p1() {
    tmp_228_1_cast_fu_657_p1 = esl_zext<7,1>(qb_assign_2_1_fu_651_p2.read());
}

void Conv1DMac_new_1::thread_tmp_228_2_cast_fu_746_p1() {
    tmp_228_2_cast_fu_746_p1 = esl_zext<7,1>(qb_assign_2_2_fu_740_p2.read());
}

void Conv1DMac_new_1::thread_tmp_228_3_fu_873_p1() {
    tmp_228_3_fu_873_p1 = esl_zext<8,1>(qb_assign_2_3_reg_1223.read());
}

void Conv1DMac_new_1::thread_tmp_359_fu_389_p2() {
    tmp_359_fu_389_p2 = (tmp_97_mid_fu_377_p2.read() | exitcond_flatten_fu_335_p2.read());
}

void Conv1DMac_new_1::thread_tmp_647_fu_403_p1() {
    tmp_647_fu_403_p1 = nm_2_fu_383_p2.read().range(4-1, 0);
}

void Conv1DMac_new_1::thread_tmp_648_fu_498_p3() {
    tmp_648_fu_498_p3 = p_Val2_s_fu_492_p2.read().range(12, 12);
}

void Conv1DMac_new_1::thread_tmp_649_fu_506_p4() {
    tmp_649_fu_506_p4 = p_Val2_s_fu_492_p2.read().range(12, 7);
}

void Conv1DMac_new_1::thread_tmp_650_fu_520_p3() {
    tmp_650_fu_520_p3 = p_Val2_s_fu_492_p2.read().range(6, 6);
}

void Conv1DMac_new_1::thread_tmp_651_fu_528_p1() {
    tmp_651_fu_528_p1 = p_Val2_s_fu_492_p2.read().range(1-1, 0);
}

void Conv1DMac_new_1::thread_tmp_652_fu_587_p3() {
    tmp_652_fu_587_p3 = p_Val2_1_fu_581_p2.read().range(12, 12);
}

void Conv1DMac_new_1::thread_tmp_653_fu_595_p4() {
    tmp_653_fu_595_p4 = p_Val2_1_fu_581_p2.read().range(12, 7);
}

void Conv1DMac_new_1::thread_tmp_654_fu_609_p3() {
    tmp_654_fu_609_p3 = p_Val2_1_fu_581_p2.read().range(6, 6);
}

void Conv1DMac_new_1::thread_tmp_655_fu_617_p1() {
    tmp_655_fu_617_p1 = p_Val2_1_fu_581_p2.read().range(1-1, 0);
}

void Conv1DMac_new_1::thread_tmp_656_fu_676_p3() {
    tmp_656_fu_676_p3 = p_Val2_2_fu_670_p2.read().range(12, 12);
}

void Conv1DMac_new_1::thread_tmp_657_fu_684_p4() {
    tmp_657_fu_684_p4 = p_Val2_2_fu_670_p2.read().range(12, 7);
}

void Conv1DMac_new_1::thread_tmp_658_fu_698_p3() {
    tmp_658_fu_698_p3 = p_Val2_2_fu_670_p2.read().range(6, 6);
}

void Conv1DMac_new_1::thread_tmp_659_fu_706_p1() {
    tmp_659_fu_706_p1 = p_Val2_2_fu_670_p2.read().range(1-1, 0);
}

void Conv1DMac_new_1::thread_tmp_660_fu_765_p3() {
    tmp_660_fu_765_p3 = p_Val2_3_fu_759_p2.read().range(13, 13);
}

void Conv1DMac_new_1::thread_tmp_661_fu_783_p3() {
    tmp_661_fu_783_p3 = p_Val2_3_fu_759_p2.read().range(6, 6);
}

void Conv1DMac_new_1::thread_tmp_662_fu_791_p1() {
    tmp_662_fu_791_p1 = p_Val2_3_fu_759_p2.read().range(1-1, 0);
}

void Conv1DMac_new_1::thread_tmp_96_fu_315_p3() {
    tmp_96_fu_315_p3 = esl_concat<4,6>(tmp_fu_311_p1.read(), ap_const_lv6_0);
}

void Conv1DMac_new_1::thread_tmp_96_mid1_fu_407_p3() {
    tmp_96_mid1_fu_407_p3 = esl_concat<4,6>(tmp_647_fu_403_p1.read(), ap_const_lv6_0);
}

void Conv1DMac_new_1::thread_tmp_96_mid2_fu_415_p3() {
    tmp_96_mid2_fu_415_p3 = (!tmp_97_mid_fu_377_p2.read()[0].is_01())? sc_lv<10>(): ((tmp_97_mid_fu_377_p2.read()[0].to_bool())? tmp_96_mid1_fu_407_p3.read(): tmp_96_mid_fu_349_p3.read());
}

void Conv1DMac_new_1::thread_tmp_96_mid_fu_349_p3() {
    tmp_96_mid_fu_349_p3 = (!exitcond_flatten_fu_335_p2.read()[0].is_01())? sc_lv<10>(): ((exitcond_flatten_fu_335_p2.read()[0].to_bool())? ap_const_lv10_0: tmp_96_fu_315_p3.read());
}

void Conv1DMac_new_1::thread_tmp_97_mid_fu_377_p2() {
    tmp_97_mid_fu_377_p2 = (tmp_s_fu_371_p2.read() & not_exitcond_flatten_fu_365_p2.read());
}

void Conv1DMac_new_1::thread_tmp_98_fu_443_p2() {
    tmp_98_fu_443_p2 = (!tmp_96_mid2_fu_415_p3.read().is_01() || !sf_cast2_fu_439_p1.read().is_01())? sc_lv<10>(): (sc_biguint<10>(tmp_96_mid2_fu_415_p3.read()) + sc_biguint<10>(sf_cast2_fu_439_p1.read()));
}

void Conv1DMac_new_1::thread_tmp_99_fu_449_p1() {
    tmp_99_fu_449_p1 = esl_zext<64,10>(tmp_98_fu_443_p2.read());
}

void Conv1DMac_new_1::thread_tmp_fu_311_p1() {
    tmp_fu_311_p1 = nm_reg_269.read().range(4-1, 0);
}

void Conv1DMac_new_1::thread_tmp_s_fu_371_p2() {
    tmp_s_fu_371_p2 = (!sf_reg_280.read().is_01() || !ap_const_lv7_40.is_01())? sc_lv<1>(): sc_lv<1>(sf_reg_280.read() == ap_const_lv7_40);
}

void Conv1DMac_new_1::thread_weights5_m_weights_V_1_address0() {
    weights5_m_weights_V_1_address0 =  (sc_lv<10>) (tmp_99_fu_449_p1.read());
}

void Conv1DMac_new_1::thread_weights5_m_weights_V_1_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1))) {
        weights5_m_weights_V_1_ce0 = ap_const_logic_1;
    } else {
        weights5_m_weights_V_1_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_weights5_m_weights_V_2_address0() {
    weights5_m_weights_V_2_address0 =  (sc_lv<10>) (tmp_99_fu_449_p1.read());
}

void Conv1DMac_new_1::thread_weights5_m_weights_V_2_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1))) {
        weights5_m_weights_V_2_ce0 = ap_const_logic_1;
    } else {
        weights5_m_weights_V_2_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_weights5_m_weights_V_3_address0() {
    weights5_m_weights_V_3_address0 =  (sc_lv<10>) (tmp_99_fu_449_p1.read());
}

void Conv1DMac_new_1::thread_weights5_m_weights_V_3_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1))) {
        weights5_m_weights_V_3_ce0 = ap_const_logic_1;
    } else {
        weights5_m_weights_V_3_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_weights5_m_weights_V_address0() {
    weights5_m_weights_V_address0 =  (sc_lv<10>) (tmp_99_fu_449_p1.read());
}

void Conv1DMac_new_1::thread_weights5_m_weights_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1))) {
        weights5_m_weights_V_ce0 = ap_const_logic_1;
    } else {
        weights5_m_weights_V_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((!(esl_seteq<1,1,1>(exitcond_flatten7_fu_323_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) && !(esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) || (esl_seteq<1,1,1>(exitcond_flatten7_fu_323_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())))) {
                ap_NS_fsm = ap_ST_fsm_state6;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

}

