

================================================================
== Vitis HLS Report for 'Conv2D_HW'
================================================================
* Date:           Mon Mar 31 13:44:34 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Vitis_Midterm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                               |                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                   |               Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275  |Conv2D_HW_Pipeline_VITIS_LOOP_45_4  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290  |Conv2D_HW_Pipeline_VITIS_LOOP_65_9  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_38_1     |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_56_5    |        ?|        ?|         ?|          -|          -|     ?|        no|
        |  ++ VITIS_LOOP_58_6  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    926|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   39|    6456|   6406|    -|
|Memory           |        8|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    432|    -|
|Register         |        -|    -|    1884|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|   39|    8340|   7764|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|   17|       7|     14|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |                    Instance                   |               Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275  |Conv2D_HW_Pipeline_VITIS_LOOP_45_4  |        0|   5|  1282|  1325|    0|
    |grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290  |Conv2D_HW_Pipeline_VITIS_LOOP_65_9  |        0|   8|  2099|  1919|    0|
    |control_s_axi_U                                |control_s_axi                       |        0|   0|   551|   938|    0|
    |gmem_m_axi_U                                   |gmem_m_axi                          |        0|   0|   718|  1318|    0|
    |mul_32ns_32ns_62_2_1_U34                       |mul_32ns_32ns_62_2_1                |        0|   3|   165|    50|    0|
    |mul_32ns_32ns_62_2_1_U35                       |mul_32ns_32ns_62_2_1                |        0|   3|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U32                       |mul_32ns_32ns_64_2_1                |        0|   3|   165|    50|    0|
    |mul_32ns_64ns_96_5_1_U33                       |mul_32ns_64ns_96_5_1                |        0|   6|   441|   256|    0|
    |mul_62s_62s_62_5_1_U36                         |mul_62s_62s_62_5_1                  |        0|   6|   429|   244|    0|
    |mul_64s_35s_64_5_1_U37                         |mul_64s_35s_64_5_1                  |        0|   5|   441|   256|    0|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Total                                          |                                    |        0|  39|  6456|  6406|    0|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |coeff_cache_U  |coeff_cache_RAM_AUTO_1R1W  |        8|  0|   0|    0|  2304|   32|     1|        73728|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                           |        8|  0|   0|    0|  2304|   32|     1|        73728|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |acc_fu_620_p2            |         +|   0|  0|  39|          32|          32|
    |add_ln1027_4_fu_480_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln1027_fu_475_p2     |         +|   0|  0|  69|          62|          62|
    |add_ln58_fu_448_p2       |         +|   0|  0|  39|          32|           3|
    |add_ln840_fu_490_p2      |         +|   0|  0|  39|          32|           1|
    |empty_48_fu_513_p2       |         +|   0|  0|  71|          64|          64|
    |empty_50_fu_578_p2       |         +|   0|  0|  71|          64|          64|
    |sub_i_i311_fu_388_p2     |         +|   0|  0|  40|          33|           3|
    |sub_i_i341_fu_379_p2     |         +|   0|  0|  40|          33|           3|
    |tmp2_fu_438_p2           |         +|   0|  0|  42|          35|           5|
    |tmp_fu_557_p2            |         +|   0|  0|  71|          64|          64|
    |x_V_1_fu_611_p2          |         +|   0|  0|  39|          32|           1|
    |y_V_1_fu_547_p2          |         +|   0|  0|  39|          32|           1|
    |and_ln77_fu_633_p2       |       and|   0|  0|   2|           1|           1|
    |cmp_i2881189_fu_399_p2   |      icmp|   0|  0|  18|          33|           1|
    |cmp_i5111172_fu_394_p2   |      icmp|   0|  0|  18|          32|           1|
    |cmp_i5161174_fu_359_p2   |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln1027_1_fu_461_p2  |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln1027_2_fu_542_p2  |      icmp|   0|  0|  18|          33|          33|
    |icmp_ln1027_4_fu_606_p2  |      icmp|   0|  0|  18|          33|          33|
    |icmp_ln1027_fu_485_p2    |      icmp|   0|  0|  18|          32|          32|
    |acc_2_fu_638_p3          |    select|   0|  0|  32|           1|           1|
    |empty_47_fu_453_p3       |    select|   0|  0|  32|           1|          32|
    |empty_fu_420_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln44_fu_412_p3    |    select|   0|  0|  32|           1|          32|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 926|         811|         567|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  151|         34|    1|         34|
    |coeff_cache_address0  |   14|          3|   12|         36|
    |coeff_cache_ce0       |   14|          3|    1|          3|
    |coeff_cache_we0       |    9|          2|    1|          2|
    |gmem_ARADDR           |   20|          4|   64|        256|
    |gmem_ARLEN            |   20|          4|   32|        128|
    |gmem_ARVALID          |   20|          4|    1|          4|
    |gmem_RREADY           |   20|          4|    1|          4|
    |gmem_blk_n_AR         |    9|          2|    1|          2|
    |gmem_blk_n_AW         |    9|          2|    1|          2|
    |gmem_blk_n_B          |    9|          2|    1|          2|
    |gmem_blk_n_R          |    9|          2|    1|          2|
    |gmem_blk_n_W          |    9|          2|    1|          2|
    |grp_fu_364_ce         |    9|          2|    1|          2|
    |grp_fu_364_p0         |   14|          3|   32|         96|
    |grp_fu_364_p1         |   14|          3|   32|         96|
    |grp_fu_370_ce         |    9|          2|    1|          2|
    |grp_fu_370_p0         |   14|          3|   32|         96|
    |grp_fu_370_p1         |   14|          3|   32|         96|
    |iFilter_V_fu_146      |    9|          2|   32|         64|
    |phi_mul124_fu_138     |    9|          2|   62|        124|
    |phi_mul_fu_142        |    9|          2|   64|        128|
    |x_V_reg_263           |    9|          2|   32|         64|
    |y_V_reg_251           |    9|          2|   32|         64|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  432|         94|  470|       1309|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |acc_2_reg_914                                               |  32|   0|   32|          0|
    |add_ln1027_4_reg_853                                        |  64|   0|   64|          0|
    |add_ln1027_reg_848                                          |  62|   0|   62|          0|
    |add_ln840_reg_861                                           |  32|   0|   32|          0|
    |ap_CS_fsm                                                   |  33|   0|   33|          0|
    |apply_relu_read_reg_667                                     |   1|   0|    1|          0|
    |biases_read_reg_714                                         |  64|   0|   64|          0|
    |cmp_i5161174_reg_784                                        |   1|   0|    1|          0|
    |coeffs_read_reg_719                                         |  64|   0|   64|          0|
    |convHeight_read_reg_672                                     |  32|   0|   32|          0|
    |convWidth_cast_reg_778                                      |  32|   0|   62|         30|
    |convWidth_read_reg_679                                      |  32|   0|   32|          0|
    |empty_47_reg_825                                            |  32|   0|   32|          0|
    |empty_49_reg_890                                            |  64|   0|   64|          0|
    |empty_reg_815                                               |  32|   0|   32|          0|
    |gmem_addr_1_reg_895                                         |  64|   0|   64|          0|
    |gmem_addr_read_reg_901                                      |  32|   0|   32|          0|
    |gmem_addr_reg_866                                           |  64|   0|   64|          0|
    |grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275_ap_start_reg  |   1|   0|    1|          0|
    |grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290_ap_start_reg  |   1|   0|    1|          0|
    |iFilter_V_fu_146                                            |  32|   0|   32|          0|
    |icmp_ln1027_1_reg_836                                       |   1|   0|    1|          0|
    |inputHeight_read_reg_689                                    |  32|   0|   32|          0|
    |inputWidth_read_reg_695                                     |  32|   0|   32|          0|
    |input_r_read_reg_729                                        |  64|   0|   64|          0|
    |mul_ln17_1_reg_830                                          |  96|   0|   96|          0|
    |mul_ln17_reg_750                                            |  64|   0|   64|          0|
    |mul_ln38_reg_789                                            |  62|   0|   62|          0|
    |mul_ln39_1_reg_872                                          |  62|   0|   62|          0|
    |mul_ln39_reg_795                                            |  62|   0|   62|          0|
    |numChannels_read_reg_708                                    |  32|   0|   32|          0|
    |numFilters_read_reg_703                                     |  32|   0|   32|          0|
    |output_r_read_reg_724                                       |  64|   0|   64|          0|
    |phi_mul124_fu_138                                           |  62|   0|   62|          0|
    |phi_mul_fu_142                                              |  64|   0|   64|          0|
    |sext_ln44_reg_810                                           |  64|   0|   64|          0|
    |sext_ln58_1_reg_820                                         |  62|   0|   64|          2|
    |sub_i_i311_reg_805                                          |  33|   0|   33|          0|
    |sub_i_i341_reg_800                                          |  33|   0|   33|          0|
    |tmp_reg_885                                                 |  64|   0|   64|          0|
    |x_V_1_reg_909                                               |  32|   0|   32|          0|
    |x_V_reg_263                                                 |  32|   0|   32|          0|
    |y_V_1_reg_880                                               |  32|   0|   32|          0|
    |y_V_reg_251                                                 |  32|   0|   32|          0|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       |1884|   0| 1916|         32|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|     Conv2D_HW|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|     Conv2D_HW|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|     Conv2D_HW|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

