Atmel ATF1502AS Fitter Version 1.8.7.8 ,running Fri Aug 19 03:35:07 2022


fit1502 -i dff.edif -o dff.jed -ifmt edif -device 1502C4


****** Initial fitting strategy and property ******
 Pla_in_file = dff.tt2
 Pla_out_file = dff.tt3
 Jedec_file = dff.jed
 Vector_file = dff.tmv
 verilog_file = dff.vt
 Time_file = 
 Log_file = dff.fit
 err_file = 
 Device_name = PLCC44
 Module_name = 
 Package_type = PLCC
 Preassign_file = 
 Property_file = 
 Sleep_mode = 
 Preassignment = 
 Security_mode = OFF
 Pin_keep_mode = ON
 Dedicated_input_clock = 
 Dedicated_input_reset = 
 Dedicated_input_oe = 
 supporter = ABEL
 optimize = ON
 Soft_buffer = 
 Xor_synthesis = OFF
 Foldback_logic =  on
 Expander = 
 Cascade_logic = OFF
 Dedicated_input = 
 Output_fast = OFF
 *******************************
 Power down pin 1 = OFF
 Power down pin 2 = OFF
 power_reset = OFF
 JTAG = ON
 TDI pullup = OFF
 TMS pullup = OFF
 MC_power = OFF
 Open_collector = OFF
 ITD0 = ON
 ITD1 = ON
 ITD2 = ON
 Fast_inlatch = off
 *******************************
---------------------------------------------------------
 Fitter_Pass 1, Preassign = KEEP, LOGIC_DOUBLING : OFF 
 ... 

Performing global Output Enable pin assignments ...

Performing global pin assignments ...
--------------------------------------



Final global control pins assignment (if applicable)...
-------------------------------------------------------
CLK assigned to pin  43



Performing input pin pre-assignments ...
------------------------------------
CLK assigned to pin  43

Attempt to place floating signals ...
------------------------------------
D is placed at pin 4 (MC 1)
TDI is placed at pin 7 (MC 4)
TMS is placed at pin 13 (MC 9)
Q is placed at pin 21 (MC 16)
TDO is placed at pin 38 (MC 20)
TCK is placed at pin 32 (MC 25)

                                                                 
                                                                 
                                                                 
                                                                 
                           V          C  G                       
                           C          L  N                       
                        D  C          K  D                       
               ____________________________________              
              /   6  5  4  3  2  1 44 43 42 41 40  \             
         TDI |  7                                39 |            
             |  8                                38 | TDO        
             |  9                                37 |            
         GND | 10                                36 |            
             | 11                                35 | VCC        
             | 12            ATF1502             34 |            
         TMS | 13          44-Lead PLCC          33 |            
             | 14                                32 | TCK        
         VCC | 15                                31 |            
             | 16                                30 | GND        
             | 17                                29 |            
             |   18 19 20 21 22 23 24 25 26 27 28   |            
              \____________________________________/             
                          Q  G  V                                
                             N  C                                
                             D  C                                



VCC = Supply Voltage pin which must be connected to (5.0V or 3.0V)

GND = GND pin which must be connected to ground

TMS,TDI,TDO,TDI = JTAG pins which must reserved for the JTAG interface

NC = Unused I/O pins which must be unconnected on the board

Universal-Interconnect-Multiplexer assignments
------------------------------------------------
FanIn assignment for block A [1]
{
D,
}
Multiplexer assignment for block A
D			(MC1	P)   : MUX 12		Ref (A1p)

Creating JEDEC file dff.jed ...

PLCC44 programmed logic:
-----------------------------------
Q.D = D;

Q.C = CLK;


PLCC44 Pin/Node Placement:
------------------------------------
Pin 4  = D; /* MC 1 */
Pin 7  = TDI; /* MC 4 */
Pin 13 = TMS; /* MC  9 */
Pin 21 = Q; /* MC 16 */ 
Pin 32 = TCK; /* MC 25 */ 
Pin 38 = TDO; /* MC 20 */ 
Pin 43 = CLK;

** Resource Usage **


DCERP Field = Summary of Allocations.
|||||
|||||_Preset [p,-]       ==  p = PT preset, - No Preset.
||||
||||__Reset [g,r,-]      ==  g= Global AR, r = PT reset, - No reset.
|||
|||___Clock Enable [e,-] ==  e = Product Term, - always enabled, - none.
||
||____Clock [c,g,-],     ==  c = Product term, g = Global term, - No Clock.
|
|_____Type [C,D,L,T],    ==  Register type C= combin, D=dff, L=latch, T=tff.

For input only = INPUT.

MCell Pin# Oe   PinDrive  DCERP  FBDrive  DCERP  Foldback  CascadeOut     TotPT output_slew
MC1   4    --   D         INPUT  --              --        --             0     slow
MC2   5         --               --              --        --             0     slow
MC3   6         --               --              --        --             0     slow
MC4   7    --   TDI       INPUT  --              --        --             0     slow
MC5   8         --               --              --        --             0     slow
MC6   9         --               --              --        --             0     slow
MC7   11        --               --              --        --             0     slow
MC8   12        --               --              --        --             0     slow
MC9   13   --   TMS       INPUT  --              --        --             0     slow
MC10  14        --               --              --        --             0     slow
MC11  16        --               --              --        --             0     slow
MC12  17        --               --              --        --             0     slow
MC13  18        --               --              --        --             0     slow
MC14  19        --               --              --        --             0     slow
MC15  20        --               --              --        --             0     slow
MC16  21   on   Q         Dg---  --              --        --             1     slow
MC17  41        --               --              --        --             0     slow
MC18  40        --               --              --        --             0     slow
MC19  39        --               --              --        --             0     slow
MC20  38   --   TDO       INPUT  --              --        --             0     slow
MC21  37        --               --              --        --             0     slow
MC22  36        --               --              --        --             0     slow
MC23  34        --               --              --        --             0     slow
MC24  33        --               --              --        --             0     slow
MC25  32   --   TCK       INPUT  --              --        --             0     slow
MC26  31        --               --              --        --             0     slow
MC27  29        --               --              --        --             0     slow
MC28  28        --               --              --        --             0     slow
MC29  27        --               --              --        --             0     slow
MC30  26        --               --              --        --             0     slow
MC31  25        --               --              --        --             0     slow
MC32  24        --               --              --        --             0     slow
MC0   2         --               --              --        --             0     slow
MC0   1         --               --              --        --             0     slow
MC0   44        --               --              --        --             0     slow
MC0   43        CLK       INPUT  --              --        --             0     slow

Logic Array Block	Logic Cells	I/O Pins	Foldbacks	TotalPT		FanIN	Cascades
A: LC1	- LC16		1/16(6%)	4/16(25%)	0/16(0%)	1/80(1%)	(1)	0
B: LC17	- LC32		0/16(0%)	2/16(12%)	0/16(0%)	0/80(0%)	(0)	0

Total dedicated input used:	1/4 	(25%)
Total I/O pins used		6/32 	(18%)
Total Logic cells used 		1/32 	(3%)
Total Flip-Flop used 		1/32 	(3%)
Total Foldback logic used 	0/32 	(0%)
Total Nodes+FB/MCells 		1/32 	(3%)
Total cascade used 		0
Total input pins 		6
Total output pins 		1
Total Pts 			1
Creating pla file dff.tt3 with 0 inputs 0 outputs, 0 pins 0 nodes and 0 pterms...

----------------  End fitter, Design FITS
$Device PLCC44 fits 
FIT1502 completed in 0.00 seconds
