#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55b2ef3a4e80 .scope module, "controller_tb" "controller_tb" 2 1;
 .timescale 0 0;
v0x55b2ef3dd630_0 .net *"_s13", 14 0, v0x55b2ef3de6f0_0;  1 drivers
RS_0x7fe2a73df018 .resolv tri, v0x55b2ef3a2e20_0, L_0x55b2ef3e77b0;
v0x55b2ef3dd730_0 .net8 "alucontrol", 2 0, RS_0x7fe2a73df018;  2 drivers
RS_0x7fe2a73df168 .resolv tri, L_0x55b2ef3e62a0, L_0x55b2ef3e6f20;
v0x55b2ef3dd7f0_0 .net8 "alusrca", 0 0, RS_0x7fe2a73df168;  2 drivers
RS_0x7fe2a73df198 .resolv tri, L_0x55b2ef3e6760, L_0x55b2ef3e7580;
v0x55b2ef3dd8e0_0 .net8 "alusrcb", 1 0, RS_0x7fe2a73df198;  2 drivers
v0x55b2ef3dd9d0_0 .var "clk", 0 0;
v0x55b2ef3ddb10_0 .var "errors", 14 0;
v0x55b2ef3ddbf0_0 .var "funct", 5 0;
RS_0x7fe2a73df258 .resolv tri, L_0x55b2ef3e6420, L_0x55b2ef3e7050;
v0x55b2ef3ddd00_0 .net8 "iord", 0 0, RS_0x7fe2a73df258;  2 drivers
RS_0x7fe2a73df288 .resolv tri, L_0x55b2ef3e6160, L_0x55b2ef3e6c30;
v0x55b2ef3dddf0_0 .net8 "irwrite", 0 0, RS_0x7fe2a73df288;  2 drivers
RS_0x7fe2a73df2b8 .resolv tri, L_0x55b2ef3e64c0, L_0x55b2ef3e71c0;
v0x55b2ef3dde90_0 .net8 "memtoreg", 0 0, RS_0x7fe2a73df2b8;  2 drivers
RS_0x7fe2a73df2e8 .resolv tri, L_0x55b2ef3e6070, L_0x55b2ef3e6b90;
v0x55b2ef3ddf80_0 .net8 "memwrite", 0 0, RS_0x7fe2a73df2e8;  2 drivers
v0x55b2ef3de070_0 .var "op", 5 0;
RS_0x7fe2a73df798 .resolv tri, L_0x55b2ef370dc0, L_0x55b2ef3e6af0;
v0x55b2ef3de180_0 .net8 "pcen", 0 0, RS_0x7fe2a73df798;  2 drivers
RS_0x7fe2a73df378 .resolv tri, L_0x55b2ef3e6860, L_0x55b2ef3e7620;
v0x55b2ef3de220_0 .net8 "pcsrc", 1 0, RS_0x7fe2a73df378;  2 drivers
RS_0x7fe2a73df3d8 .resolv tri, L_0x55b2ef3e66c0, L_0x55b2ef3e72f0;
v0x55b2ef3de310_0 .net8 "regdst", 0 0, RS_0x7fe2a73df3d8;  2 drivers
RS_0x7fe2a73df408 .resolv tri, L_0x55b2ef3e6200, L_0x55b2ef3e6d60;
v0x55b2ef3de400_0 .net8 "regwrite", 0 0, RS_0x7fe2a73df408;  2 drivers
v0x55b2ef3de4f0_0 .var "reset", 0 0;
v0x55b2ef3de6f0_0 .var "result", 14 0;
v0x55b2ef3de7d0_0 .var "result_expected", 14 0;
v0x55b2ef3de8b0 .array "testvector", 0 6, 38 0;
v0x55b2ef3de970_0 .var "vectornum", 14 0;
v0x55b2ef3dea50_0 .var "zero", 0 0;
E_0x55b2ef37a1e0 .event negedge, v0x55b2ef3db660_0;
E_0x55b2ef379dc0 .event posedge, v0x55b2ef3db660_0;
L_0x55b2ef3e6af0 .part v0x55b2ef3de6f0_0, 14, 1;
L_0x55b2ef3e6b90 .part v0x55b2ef3de6f0_0, 13, 1;
L_0x55b2ef3e6c30 .part v0x55b2ef3de6f0_0, 12, 1;
L_0x55b2ef3e6d60 .part v0x55b2ef3de6f0_0, 11, 1;
L_0x55b2ef3e6f20 .part v0x55b2ef3de6f0_0, 10, 1;
L_0x55b2ef3e7050 .part v0x55b2ef3de6f0_0, 9, 1;
L_0x55b2ef3e71c0 .part v0x55b2ef3de6f0_0, 8, 1;
L_0x55b2ef3e72f0 .part v0x55b2ef3de6f0_0, 7, 1;
L_0x55b2ef3e7580 .part v0x55b2ef3de6f0_0, 5, 2;
L_0x55b2ef3e7620 .part v0x55b2ef3de6f0_0, 3, 2;
L_0x55b2ef3e77b0 .part v0x55b2ef3de6f0_0, 0, 3;
S_0x55b2ef3a1f60 .scope module, "dut" "controller" 2 13, 3 30 0, S_0x55b2ef3a4e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 6 "op"
    .port_info 3 /INPUT 6 "funct"
    .port_info 4 /INPUT 1 "zero"
    .port_info 5 /OUTPUT 1 "pcen"
    .port_info 6 /OUTPUT 1 "memwrite"
    .port_info 7 /OUTPUT 1 "irwrite"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /OUTPUT 1 "alusrca"
    .port_info 10 /OUTPUT 1 "iord"
    .port_info 11 /OUTPUT 1 "memtoreg"
    .port_info 12 /OUTPUT 1 "regdst"
    .port_info 13 /OUTPUT 2 "alusrcb"
    .port_info 14 /OUTPUT 2 "pcsrc"
    .port_info 15 /OUTPUT 3 "alucontrol"
L_0x55b2ef370cb0 .functor AND 1, L_0x55b2ef3e6340, v0x55b2ef3dea50_0, C4<1>, C4<1>;
L_0x55b2ef370dc0 .functor OR 1, L_0x55b2ef370cb0, L_0x55b2ef3e5f80, C4<0>, C4<0>;
v0x55b2ef3dc470_0 .net *"_s0", 0 0, L_0x55b2ef370cb0;  1 drivers
v0x55b2ef3dc570_0 .net8 "alucontrol", 2 0, RS_0x7fe2a73df018;  alias, 2 drivers
v0x55b2ef3dc630_0 .net "aluop", 1 0, L_0x55b2ef3e6900;  1 drivers
v0x55b2ef3dc700_0 .net8 "alusrca", 0 0, RS_0x7fe2a73df168;  alias, 2 drivers
v0x55b2ef3dc7a0_0 .net8 "alusrcb", 1 0, RS_0x7fe2a73df198;  alias, 2 drivers
v0x55b2ef3dc890_0 .net "branch", 0 0, L_0x55b2ef3e6340;  1 drivers
v0x55b2ef3dc960_0 .net "clk", 0 0, v0x55b2ef3dd9d0_0;  1 drivers
v0x55b2ef3dca30_0 .net "funct", 5 0, v0x55b2ef3ddbf0_0;  1 drivers
v0x55b2ef3dcb00_0 .net8 "iord", 0 0, RS_0x7fe2a73df258;  alias, 2 drivers
v0x55b2ef3dcbd0_0 .net8 "irwrite", 0 0, RS_0x7fe2a73df288;  alias, 2 drivers
v0x55b2ef3dcca0_0 .net8 "memtoreg", 0 0, RS_0x7fe2a73df2b8;  alias, 2 drivers
v0x55b2ef3dcd70_0 .net8 "memwrite", 0 0, RS_0x7fe2a73df2e8;  alias, 2 drivers
v0x55b2ef3dce40_0 .net "op", 5 0, v0x55b2ef3de070_0;  1 drivers
v0x55b2ef3dcf10_0 .net8 "pcen", 0 0, RS_0x7fe2a73df798;  alias, 2 drivers
v0x55b2ef3dcfb0_0 .net8 "pcsrc", 1 0, RS_0x7fe2a73df378;  alias, 2 drivers
v0x55b2ef3dd080_0 .net "pcwrite", 0 0, L_0x55b2ef3e5f80;  1 drivers
v0x55b2ef3dd150_0 .net8 "regdst", 0 0, RS_0x7fe2a73df3d8;  alias, 2 drivers
v0x55b2ef3dd330_0 .net8 "regwrite", 0 0, RS_0x7fe2a73df408;  alias, 2 drivers
v0x55b2ef3dd400_0 .net "reset", 0 0, v0x55b2ef3de4f0_0;  1 drivers
v0x55b2ef3dd4d0_0 .net "zero", 0 0, v0x55b2ef3dea50_0;  1 drivers
S_0x55b2ef3a4820 .scope module, "ad" "aludec" 3 46, 3 140 0, S_0x55b2ef3a1f60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct"
    .port_info 1 /INPUT 2 "aluop"
    .port_info 2 /OUTPUT 3 "alucontrol"
v0x55b2ef3a2e20_0 .var "alucontrol", 2 0;
v0x55b2ef3d9f20_0 .net "aluop", 1 0, L_0x55b2ef3e6900;  alias, 1 drivers
v0x55b2ef3da000_0 .net "funct", 5 0, v0x55b2ef3ddbf0_0;  alias, 1 drivers
E_0x55b2ef3bc6b0 .event edge, v0x55b2ef3d9f20_0, v0x55b2ef3da000_0;
S_0x55b2ef3da140 .scope module, "md" "maindec" 3 42, 3 51 0, S_0x55b2ef3a1f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 6 "op"
    .port_info 3 /OUTPUT 1 "pcwrite"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /OUTPUT 1 "irwrite"
    .port_info 6 /OUTPUT 1 "regwrite"
    .port_info 7 /OUTPUT 1 "alusrca"
    .port_info 8 /OUTPUT 1 "branch"
    .port_info 9 /OUTPUT 1 "iord"
    .port_info 10 /OUTPUT 1 "memtoreg"
    .port_info 11 /OUTPUT 1 "regdst"
    .port_info 12 /OUTPUT 2 "alusrcb"
    .port_info 13 /OUTPUT 2 "pcsrc"
    .port_info 14 /OUTPUT 2 "aluop"
P_0x55b2ef3da310 .param/l "ADDI" 0 3 76, C4<001000>;
P_0x55b2ef3da350 .param/l "ADDIEX" 0 3 68, C4<1001>;
P_0x55b2ef3da390 .param/l "ADDIWB" 0 3 69, C4<1010>;
P_0x55b2ef3da3d0 .param/l "BEQ" 0 3 75, C4<000100>;
P_0x55b2ef3da410 .param/l "BEQEX" 0 3 67, C4<1000>;
P_0x55b2ef3da450 .param/l "DECODE" 0 3 60, C4<0001>;
P_0x55b2ef3da490 .param/l "FETCH" 0 3 59, C4<0000>;
P_0x55b2ef3da4d0 .param/l "J" 0 3 77, C4<000010>;
P_0x55b2ef3da510 .param/l "JEX" 0 3 70, C4<1011>;
P_0x55b2ef3da550 .param/l "LW" 0 3 72, C4<100011>;
P_0x55b2ef3da590 .param/l "MEMADR" 0 3 61, C4<0010>;
P_0x55b2ef3da5d0 .param/l "MEMRD" 0 3 62, C4<0011>;
P_0x55b2ef3da610 .param/l "MEMWB" 0 3 63, C4<0100>;
P_0x55b2ef3da650 .param/l "MEMWR" 0 3 64, C4<0101>;
P_0x55b2ef3da690 .param/l "RTYPE" 0 3 74, C4<000000>;
P_0x55b2ef3da6d0 .param/l "RTYPEEX" 0 3 65, C4<0110>;
P_0x55b2ef3da710 .param/l "RTYPEWB" 0 3 66, C4<0111>;
P_0x55b2ef3da750 .param/l "SW" 0 3 73, C4<101011>;
v0x55b2ef3db1d0_0 .net *"_s14", 14 0, v0x55b2ef3db720_0;  1 drivers
v0x55b2ef3db2d0_0 .net "aluop", 1 0, L_0x55b2ef3e6900;  alias, 1 drivers
v0x55b2ef3db3c0_0 .net8 "alusrca", 0 0, RS_0x7fe2a73df168;  alias, 2 drivers
v0x55b2ef3db490_0 .net8 "alusrcb", 1 0, RS_0x7fe2a73df198;  alias, 2 drivers
v0x55b2ef3db550_0 .net "branch", 0 0, L_0x55b2ef3e6340;  alias, 1 drivers
v0x55b2ef3db660_0 .net "clk", 0 0, v0x55b2ef3dd9d0_0;  alias, 1 drivers
v0x55b2ef3db720_0 .var "controls", 14 0;
v0x55b2ef3db800_0 .net8 "iord", 0 0, RS_0x7fe2a73df258;  alias, 2 drivers
v0x55b2ef3db8c0_0 .net8 "irwrite", 0 0, RS_0x7fe2a73df288;  alias, 2 drivers
v0x55b2ef3dba10_0 .net8 "memtoreg", 0 0, RS_0x7fe2a73df2b8;  alias, 2 drivers
v0x55b2ef3dbad0_0 .net8 "memwrite", 0 0, RS_0x7fe2a73df2e8;  alias, 2 drivers
v0x55b2ef3dbb90_0 .var "nextstate", 3 0;
v0x55b2ef3dbc70_0 .net "op", 5 0, v0x55b2ef3de070_0;  alias, 1 drivers
v0x55b2ef3dbd50_0 .net8 "pcsrc", 1 0, RS_0x7fe2a73df378;  alias, 2 drivers
v0x55b2ef3dbe30_0 .net "pcwrite", 0 0, L_0x55b2ef3e5f80;  alias, 1 drivers
v0x55b2ef3dbef0_0 .net8 "regdst", 0 0, RS_0x7fe2a73df3d8;  alias, 2 drivers
v0x55b2ef3dbfb0_0 .net8 "regwrite", 0 0, RS_0x7fe2a73df408;  alias, 2 drivers
v0x55b2ef3dc070_0 .net "reset", 0 0, v0x55b2ef3de4f0_0;  alias, 1 drivers
v0x55b2ef3dc130_0 .var "state", 3 0;
E_0x55b2ef3bc810 .event edge, v0x55b2ef3dc130_0;
E_0x55b2ef3db110 .event edge, v0x55b2ef3dc130_0, v0x55b2ef3dbc70_0;
E_0x55b2ef3db170 .event posedge, v0x55b2ef3dc070_0, v0x55b2ef3db660_0;
L_0x55b2ef3e5f80 .part v0x55b2ef3db720_0, 14, 1;
L_0x55b2ef3e6070 .part v0x55b2ef3db720_0, 13, 1;
L_0x55b2ef3e6160 .part v0x55b2ef3db720_0, 12, 1;
L_0x55b2ef3e6200 .part v0x55b2ef3db720_0, 11, 1;
L_0x55b2ef3e62a0 .part v0x55b2ef3db720_0, 10, 1;
L_0x55b2ef3e6340 .part v0x55b2ef3db720_0, 9, 1;
L_0x55b2ef3e6420 .part v0x55b2ef3db720_0, 8, 1;
L_0x55b2ef3e64c0 .part v0x55b2ef3db720_0, 7, 1;
L_0x55b2ef3e66c0 .part v0x55b2ef3db720_0, 6, 1;
L_0x55b2ef3e6760 .part v0x55b2ef3db720_0, 4, 2;
L_0x55b2ef3e6860 .part v0x55b2ef3db720_0, 2, 2;
L_0x55b2ef3e6900 .part v0x55b2ef3db720_0, 0, 2;
S_0x55b2ef3a4a40 .scope module, "mips" "mips" 3 7;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "adr"
    .port_info 3 /OUTPUT 32 "writedata"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /INPUT 32 "readdata"
o0x7fe2a73e06c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55b2ef3e2a80_0 .net "adr", 31 0, o0x7fe2a73e06c8;  0 drivers
v0x55b2ef3e4240_0 .net "alucontrol", 2 0, v0x55b2ef3df130_0;  1 drivers
v0x55b2ef3e42e0_0 .net "alusrca", 0 0, L_0x55b2ef3e7c80;  1 drivers
v0x55b2ef3e4380_0 .net "alusrcb", 1 0, L_0x55b2ef3e82a0;  1 drivers
o0x7fe2a73dfdc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b2ef3e4420_0 .net "clk", 0 0, o0x7fe2a73dfdc8;  0 drivers
v0x55b2ef3e4510_0 .net "funct", 5 0, L_0x55b2ef3e87e0;  1 drivers
v0x55b2ef3e45d0_0 .net "iord", 0 0, L_0x55b2ef3e7e90;  1 drivers
v0x55b2ef3e4670_0 .net "irwrite", 0 0, L_0x55b2ef3e7990;  1 drivers
v0x55b2ef3e4710_0 .net "memtoreg", 0 0, L_0x55b2ef3e7fc0;  1 drivers
v0x55b2ef3e47b0_0 .net "memwrite", 0 0, L_0x55b2ef3e78f0;  1 drivers
v0x55b2ef3e4850_0 .net "op", 5 0, L_0x55b2ef3e86b0;  1 drivers
v0x55b2ef3e4910_0 .net "pcen", 0 0, L_0x55b2ef371640;  1 drivers
v0x55b2ef3e4a00_0 .net "pcsrc", 1 0, L_0x55b2ef3e8430;  1 drivers
o0x7fe2a73e0728 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55b2ef3e4ac0_0 .net "readdata", 31 0, o0x7fe2a73e0728;  0 drivers
v0x55b2ef3e4b80_0 .net "regdst", 0 0, L_0x55b2ef3e8200;  1 drivers
v0x55b2ef3e4c20_0 .net "regwrite", 0 0, L_0x55b2ef3e7ac0;  1 drivers
o0x7fe2a73e0008 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b2ef3e4cc0_0 .net "reset", 0 0, o0x7fe2a73e0008;  0 drivers
o0x7fe2a73e0758 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55b2ef3e4e70_0 .net "writedata", 31 0, o0x7fe2a73e0758;  0 drivers
o0x7fe2a73e0398 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b2ef3e4f10_0 .net "zero", 0 0, o0x7fe2a73e0398;  0 drivers
S_0x55b2ef3deaf0 .scope module, "c" "controller" 3 18, 3 30 0, S_0x55b2ef3a4a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 6 "op"
    .port_info 3 /INPUT 6 "funct"
    .port_info 4 /INPUT 1 "zero"
    .port_info 5 /OUTPUT 1 "pcen"
    .port_info 6 /OUTPUT 1 "memwrite"
    .port_info 7 /OUTPUT 1 "irwrite"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /OUTPUT 1 "alusrca"
    .port_info 10 /OUTPUT 1 "iord"
    .port_info 11 /OUTPUT 1 "memtoreg"
    .port_info 12 /OUTPUT 1 "regdst"
    .port_info 13 /OUTPUT 2 "alusrcb"
    .port_info 14 /OUTPUT 2 "pcsrc"
    .port_info 15 /OUTPUT 3 "alucontrol"
L_0x55b2ef370fe0 .functor AND 1, L_0x55b2ef3e7db0, o0x7fe2a73e0398, C4<1>, C4<1>;
L_0x55b2ef371640 .functor OR 1, L_0x55b2ef370fe0, L_0x55b2ef3e7850, C4<0>, C4<0>;
v0x55b2ef3e17b0_0 .net *"_s0", 0 0, L_0x55b2ef370fe0;  1 drivers
v0x55b2ef3e18b0_0 .net "alucontrol", 2 0, v0x55b2ef3df130_0;  alias, 1 drivers
v0x55b2ef3e1970_0 .net "aluop", 1 0, L_0x55b2ef3e8560;  1 drivers
v0x55b2ef3e1a10_0 .net "alusrca", 0 0, L_0x55b2ef3e7c80;  alias, 1 drivers
v0x55b2ef3e1ab0_0 .net "alusrcb", 1 0, L_0x55b2ef3e82a0;  alias, 1 drivers
v0x55b2ef3e1ba0_0 .net "branch", 0 0, L_0x55b2ef3e7db0;  1 drivers
v0x55b2ef3e1c40_0 .net "clk", 0 0, o0x7fe2a73dfdc8;  alias, 0 drivers
v0x55b2ef3e1ce0_0 .net "funct", 5 0, L_0x55b2ef3e87e0;  alias, 1 drivers
v0x55b2ef3e1db0_0 .net "iord", 0 0, L_0x55b2ef3e7e90;  alias, 1 drivers
v0x55b2ef3e1e80_0 .net "irwrite", 0 0, L_0x55b2ef3e7990;  alias, 1 drivers
v0x55b2ef3e1f50_0 .net "memtoreg", 0 0, L_0x55b2ef3e7fc0;  alias, 1 drivers
v0x55b2ef3e2020_0 .net "memwrite", 0 0, L_0x55b2ef3e78f0;  alias, 1 drivers
v0x55b2ef3e20f0_0 .net "op", 5 0, L_0x55b2ef3e86b0;  alias, 1 drivers
v0x55b2ef3e21c0_0 .net "pcen", 0 0, L_0x55b2ef371640;  alias, 1 drivers
v0x55b2ef3e2260_0 .net "pcsrc", 1 0, L_0x55b2ef3e8430;  alias, 1 drivers
v0x55b2ef3e2330_0 .net "pcwrite", 0 0, L_0x55b2ef3e7850;  1 drivers
v0x55b2ef3e2400_0 .net "regdst", 0 0, L_0x55b2ef3e8200;  alias, 1 drivers
v0x55b2ef3e25e0_0 .net "regwrite", 0 0, L_0x55b2ef3e7ac0;  alias, 1 drivers
v0x55b2ef3e26b0_0 .net "reset", 0 0, o0x7fe2a73e0008;  alias, 0 drivers
v0x55b2ef3e2780_0 .net "zero", 0 0, o0x7fe2a73e0398;  alias, 0 drivers
S_0x55b2ef3dee50 .scope module, "ad" "aludec" 3 46, 3 140 0, S_0x55b2ef3deaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct"
    .port_info 1 /INPUT 2 "aluop"
    .port_info 2 /OUTPUT 3 "alucontrol"
v0x55b2ef3df130_0 .var "alucontrol", 2 0;
v0x55b2ef3df230_0 .net "aluop", 1 0, L_0x55b2ef3e8560;  alias, 1 drivers
v0x55b2ef3df310_0 .net "funct", 5 0, L_0x55b2ef3e87e0;  alias, 1 drivers
E_0x55b2ef3df0b0 .event edge, v0x55b2ef3df230_0, v0x55b2ef3df310_0;
S_0x55b2ef3df450 .scope module, "md" "maindec" 3 42, 3 51 0, S_0x55b2ef3deaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 6 "op"
    .port_info 3 /OUTPUT 1 "pcwrite"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /OUTPUT 1 "irwrite"
    .port_info 6 /OUTPUT 1 "regwrite"
    .port_info 7 /OUTPUT 1 "alusrca"
    .port_info 8 /OUTPUT 1 "branch"
    .port_info 9 /OUTPUT 1 "iord"
    .port_info 10 /OUTPUT 1 "memtoreg"
    .port_info 11 /OUTPUT 1 "regdst"
    .port_info 12 /OUTPUT 2 "alusrcb"
    .port_info 13 /OUTPUT 2 "pcsrc"
    .port_info 14 /OUTPUT 2 "aluop"
P_0x55b2ef3df620 .param/l "ADDI" 0 3 76, C4<001000>;
P_0x55b2ef3df660 .param/l "ADDIEX" 0 3 68, C4<1001>;
P_0x55b2ef3df6a0 .param/l "ADDIWB" 0 3 69, C4<1010>;
P_0x55b2ef3df6e0 .param/l "BEQ" 0 3 75, C4<000100>;
P_0x55b2ef3df720 .param/l "BEQEX" 0 3 67, C4<1000>;
P_0x55b2ef3df760 .param/l "DECODE" 0 3 60, C4<0001>;
P_0x55b2ef3df7a0 .param/l "FETCH" 0 3 59, C4<0000>;
P_0x55b2ef3df7e0 .param/l "J" 0 3 77, C4<000010>;
P_0x55b2ef3df820 .param/l "JEX" 0 3 70, C4<1011>;
P_0x55b2ef3df860 .param/l "LW" 0 3 72, C4<100011>;
P_0x55b2ef3df8a0 .param/l "MEMADR" 0 3 61, C4<0010>;
P_0x55b2ef3df8e0 .param/l "MEMRD" 0 3 62, C4<0011>;
P_0x55b2ef3df920 .param/l "MEMWB" 0 3 63, C4<0100>;
P_0x55b2ef3df960 .param/l "MEMWR" 0 3 64, C4<0101>;
P_0x55b2ef3df9a0 .param/l "RTYPE" 0 3 74, C4<000000>;
P_0x55b2ef3df9e0 .param/l "RTYPEEX" 0 3 65, C4<0110>;
P_0x55b2ef3dfa20 .param/l "RTYPEWB" 0 3 66, C4<0111>;
P_0x55b2ef3dfa60 .param/l "SW" 0 3 73, C4<101011>;
v0x55b2ef3e0460_0 .net *"_s14", 14 0, v0x55b2ef3e0950_0;  1 drivers
v0x55b2ef3e0560_0 .net "aluop", 1 0, L_0x55b2ef3e8560;  alias, 1 drivers
v0x55b2ef3e0620_0 .net "alusrca", 0 0, L_0x55b2ef3e7c80;  alias, 1 drivers
v0x55b2ef3e06c0_0 .net "alusrcb", 1 0, L_0x55b2ef3e82a0;  alias, 1 drivers
v0x55b2ef3e0780_0 .net "branch", 0 0, L_0x55b2ef3e7db0;  alias, 1 drivers
v0x55b2ef3e0890_0 .net "clk", 0 0, o0x7fe2a73dfdc8;  alias, 0 drivers
v0x55b2ef3e0950_0 .var "controls", 14 0;
v0x55b2ef3e0a30_0 .net "iord", 0 0, L_0x55b2ef3e7e90;  alias, 1 drivers
v0x55b2ef3e0af0_0 .net "irwrite", 0 0, L_0x55b2ef3e7990;  alias, 1 drivers
v0x55b2ef3e0c40_0 .net "memtoreg", 0 0, L_0x55b2ef3e7fc0;  alias, 1 drivers
v0x55b2ef3e0d00_0 .net "memwrite", 0 0, L_0x55b2ef3e78f0;  alias, 1 drivers
v0x55b2ef3e0dc0_0 .var "nextstate", 3 0;
v0x55b2ef3e0ea0_0 .net "op", 5 0, L_0x55b2ef3e86b0;  alias, 1 drivers
v0x55b2ef3e0f80_0 .net "pcsrc", 1 0, L_0x55b2ef3e8430;  alias, 1 drivers
v0x55b2ef3e1060_0 .net "pcwrite", 0 0, L_0x55b2ef3e7850;  alias, 1 drivers
v0x55b2ef3e1120_0 .net "regdst", 0 0, L_0x55b2ef3e8200;  alias, 1 drivers
v0x55b2ef3e11e0_0 .net "regwrite", 0 0, L_0x55b2ef3e7ac0;  alias, 1 drivers
v0x55b2ef3e13b0_0 .net "reset", 0 0, o0x7fe2a73e0008;  alias, 0 drivers
v0x55b2ef3e1470_0 .var "state", 3 0;
E_0x55b2ef3e0340 .event edge, v0x55b2ef3e1470_0;
E_0x55b2ef3e03a0 .event edge, v0x55b2ef3e1470_0, v0x55b2ef3e0ea0_0;
E_0x55b2ef3e0400 .event posedge, v0x55b2ef3e13b0_0, v0x55b2ef3e0890_0;
L_0x55b2ef3e7850 .part v0x55b2ef3e0950_0, 14, 1;
L_0x55b2ef3e78f0 .part v0x55b2ef3e0950_0, 13, 1;
L_0x55b2ef3e7990 .part v0x55b2ef3e0950_0, 12, 1;
L_0x55b2ef3e7ac0 .part v0x55b2ef3e0950_0, 11, 1;
L_0x55b2ef3e7c80 .part v0x55b2ef3e0950_0, 10, 1;
L_0x55b2ef3e7db0 .part v0x55b2ef3e0950_0, 9, 1;
L_0x55b2ef3e7e90 .part v0x55b2ef3e0950_0, 8, 1;
L_0x55b2ef3e7fc0 .part v0x55b2ef3e0950_0, 7, 1;
L_0x55b2ef3e8200 .part v0x55b2ef3e0950_0, 6, 1;
L_0x55b2ef3e82a0 .part v0x55b2ef3e0950_0, 4, 2;
L_0x55b2ef3e8430 .part v0x55b2ef3e0950_0, 2, 2;
L_0x55b2ef3e8560 .part v0x55b2ef3e0950_0, 0, 2;
S_0x55b2ef3e28e0 .scope module, "dp" "datapath" 3 22, 3 170 0, S_0x55b2ef3a4a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "pcen"
    .port_info 3 /INPUT 1 "irwrite"
    .port_info 4 /INPUT 1 "regwrite"
    .port_info 5 /INPUT 1 "alusrca"
    .port_info 6 /INPUT 1 "iord"
    .port_info 7 /INPUT 1 "memtoreg"
    .port_info 8 /INPUT 1 "regdst"
    .port_info 9 /INPUT 2 "alusrcb"
    .port_info 10 /INPUT 2 "pcsrc"
    .port_info 11 /INPUT 3 "alucontrol"
    .port_info 12 /OUTPUT 6 "op"
    .port_info 13 /OUTPUT 6 "funct"
    .port_info 14 /OUTPUT 1 "zero"
    .port_info 15 /OUTPUT 32 "adr"
    .port_info 16 /OUTPUT 32 "writedata"
    .port_info 17 /INPUT 32 "readdata"
v0x55b2ef3e2ce0_0 .net "adr", 31 0, o0x7fe2a73e06c8;  alias, 0 drivers
v0x55b2ef3e2dc0_0 .net "alucontrol", 2 0, v0x55b2ef3df130_0;  alias, 1 drivers
v0x55b2ef3e2ed0_0 .net "alusrca", 0 0, L_0x55b2ef3e7c80;  alias, 1 drivers
v0x55b2ef3e2fc0_0 .net "alusrcb", 1 0, L_0x55b2ef3e82a0;  alias, 1 drivers
v0x55b2ef3e30b0_0 .net "clk", 0 0, o0x7fe2a73dfdc8;  alias, 0 drivers
v0x55b2ef3e31f0_0 .net "funct", 5 0, L_0x55b2ef3e87e0;  alias, 1 drivers
o0x7fe2a73e06f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55b2ef3e3300_0 .net "instr", 31 0, o0x7fe2a73e06f8;  0 drivers
v0x55b2ef3e33e0_0 .net "iord", 0 0, L_0x55b2ef3e7e90;  alias, 1 drivers
v0x55b2ef3e34d0_0 .net "irwrite", 0 0, L_0x55b2ef3e7990;  alias, 1 drivers
v0x55b2ef3e3570_0 .net "memtoreg", 0 0, L_0x55b2ef3e7fc0;  alias, 1 drivers
v0x55b2ef3e3660_0 .net "op", 5 0, L_0x55b2ef3e86b0;  alias, 1 drivers
v0x55b2ef3e3770_0 .net "pcen", 0 0, L_0x55b2ef371640;  alias, 1 drivers
v0x55b2ef3e3810_0 .net "pcsrc", 1 0, L_0x55b2ef3e8430;  alias, 1 drivers
v0x55b2ef3e3900_0 .net "readdata", 31 0, o0x7fe2a73e0728;  alias, 0 drivers
v0x55b2ef3e39e0_0 .net "regdst", 0 0, L_0x55b2ef3e8200;  alias, 1 drivers
v0x55b2ef3e3ad0_0 .net "regwrite", 0 0, L_0x55b2ef3e7ac0;  alias, 1 drivers
v0x55b2ef3e3bc0_0 .net "reset", 0 0, o0x7fe2a73e0008;  alias, 0 drivers
v0x55b2ef3e3dc0_0 .net "writedata", 31 0, o0x7fe2a73e0758;  alias, 0 drivers
v0x55b2ef3e3ea0_0 .net "zero", 0 0, o0x7fe2a73e0398;  alias, 0 drivers
L_0x55b2ef3e86b0 .part o0x7fe2a73e06f8, 26, 6;
L_0x55b2ef3e87e0 .part o0x7fe2a73e06f8, 0, 6;
S_0x55b2ef3a37e0 .scope module, "mux3" "mux3" 3 214;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 8 "d2"
    .port_info 3 /INPUT 2 "s"
    .port_info 4 /OUTPUT 8 "y"
P_0x55b2ef3ba370 .param/l "WIDTH" 0 3 214, +C4<00000000000000000000000000001000>;
v0x55b2ef3e50e0_0 .net *"_s1", 0 0, L_0x55b2ef3e8910;  1 drivers
v0x55b2ef3e51e0_0 .net *"_s3", 0 0, L_0x55b2ef3e89b0;  1 drivers
v0x55b2ef3e52c0_0 .net *"_s4", 7 0, L_0x55b2ef3e8a50;  1 drivers
o0x7fe2a73e0c98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55b2ef3e5380_0 .net "d0", 7 0, o0x7fe2a73e0c98;  0 drivers
o0x7fe2a73e0cc8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55b2ef3e5460_0 .net "d1", 7 0, o0x7fe2a73e0cc8;  0 drivers
o0x7fe2a73e0cf8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55b2ef3e5590_0 .net "d2", 7 0, o0x7fe2a73e0cf8;  0 drivers
o0x7fe2a73e0d28 .functor BUFZ 2, C4<zz>; HiZ drive
v0x55b2ef3e5670_0 .net "s", 1 0, o0x7fe2a73e0d28;  0 drivers
v0x55b2ef3e5750_0 .net "y", 7 0, L_0x55b2ef3e8af0;  1 drivers
L_0x55b2ef3e8910 .part o0x7fe2a73e0d28, 1, 1;
L_0x55b2ef3e89b0 .part o0x7fe2a73e0d28, 0, 1;
L_0x55b2ef3e8a50 .functor MUXZ 8, o0x7fe2a73e0c98, o0x7fe2a73e0cc8, L_0x55b2ef3e89b0, C4<>;
L_0x55b2ef3e8af0 .delay 8 (1,1,1) L_0x55b2ef3e8af0/d;
L_0x55b2ef3e8af0/d .functor MUXZ 8, L_0x55b2ef3e8a50, o0x7fe2a73e0cf8, L_0x55b2ef3e8910, C4<>;
S_0x55b2ef3a3180 .scope module, "mux4" "mux4" 3 222;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 8 "d2"
    .port_info 3 /INPUT 8 "d3"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "y"
P_0x55b2ef3a1000 .param/l "WIDTH" 0 3 222, +C4<00000000000000000000000000001000>;
o0x7fe2a73e0e78 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55b2ef3e58f0_0 .net "d0", 7 0, o0x7fe2a73e0e78;  0 drivers
o0x7fe2a73e0ea8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55b2ef3e59f0_0 .net "d1", 7 0, o0x7fe2a73e0ea8;  0 drivers
o0x7fe2a73e0ed8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55b2ef3e5ad0_0 .net "d2", 7 0, o0x7fe2a73e0ed8;  0 drivers
o0x7fe2a73e0f08 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55b2ef3e5b90_0 .net "d3", 7 0, o0x7fe2a73e0f08;  0 drivers
o0x7fe2a73e0f38 .functor BUFZ 2, C4<zz>; HiZ drive
v0x55b2ef3e5c70_0 .net "s", 1 0, o0x7fe2a73e0f38;  0 drivers
v0x55b2ef3e5da0_0 .var "y", 7 0;
E_0x55b2ef36ada0/0 .event edge, v0x55b2ef3e5c70_0, v0x55b2ef3e58f0_0, v0x55b2ef3e59f0_0, v0x55b2ef3e5ad0_0;
E_0x55b2ef36ada0/1 .event edge, v0x55b2ef3e5b90_0;
E_0x55b2ef36ada0 .event/or E_0x55b2ef36ada0/0, E_0x55b2ef36ada0/1;
    .scope S_0x55b2ef3da140;
T_0 ;
    %wait E_0x55b2ef3db170;
    %load/vec4 v0x55b2ef3dc070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55b2ef3dc130_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55b2ef3dbb90_0;
    %assign/vec4 v0x55b2ef3dc130_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55b2ef3da140;
T_1 ;
    %wait E_0x55b2ef3db110;
    %load/vec4 v0x55b2ef3dc130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x55b2ef3dbb90_0, 0;
    %jmp T_1.13;
T_1.0 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55b2ef3dbb90_0, 0;
    %jmp T_1.13;
T_1.1 ;
    %load/vec4 v0x55b2ef3dbc70_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x55b2ef3dbb90_0, 0;
    %jmp T_1.21;
T_1.14 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55b2ef3dbb90_0, 0;
    %jmp T_1.21;
T_1.15 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55b2ef3dbb90_0, 0;
    %jmp T_1.21;
T_1.16 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55b2ef3dbb90_0, 0;
    %jmp T_1.21;
T_1.17 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55b2ef3dbb90_0, 0;
    %jmp T_1.21;
T_1.18 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x55b2ef3dbb90_0, 0;
    %jmp T_1.21;
T_1.19 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x55b2ef3dbb90_0, 0;
    %jmp T_1.21;
T_1.21 ;
    %pop/vec4 1;
    %jmp T_1.13;
T_1.2 ;
    %load/vec4 v0x55b2ef3dbc70_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x55b2ef3dbb90_0, 0;
    %jmp T_1.25;
T_1.22 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55b2ef3dbb90_0, 0;
    %jmp T_1.25;
T_1.23 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x55b2ef3dbb90_0, 0;
    %jmp T_1.25;
T_1.25 ;
    %pop/vec4 1;
    %jmp T_1.13;
T_1.3 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55b2ef3dbb90_0, 0;
    %jmp T_1.13;
T_1.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55b2ef3dbb90_0, 0;
    %jmp T_1.13;
T_1.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55b2ef3dbb90_0, 0;
    %jmp T_1.13;
T_1.6 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55b2ef3dbb90_0, 0;
    %jmp T_1.13;
T_1.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55b2ef3dbb90_0, 0;
    %jmp T_1.13;
T_1.8 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55b2ef3dbb90_0, 0;
    %jmp T_1.13;
T_1.9 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x55b2ef3dbb90_0, 0;
    %jmp T_1.13;
T_1.10 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55b2ef3dbb90_0, 0;
    %jmp T_1.13;
T_1.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55b2ef3dbb90_0, 0;
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55b2ef3da140;
T_2 ;
    %wait E_0x55b2ef3bc810;
    %load/vec4 v0x55b2ef3dc130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %pushi/vec4 32767, 32767, 15;
    %assign/vec4 v0x55b2ef3db720_0, 0;
    %jmp T_2.13;
T_2.0 ;
    %pushi/vec4 20496, 0, 15;
    %assign/vec4 v0x55b2ef3db720_0, 0;
    %jmp T_2.13;
T_2.1 ;
    %pushi/vec4 48, 0, 15;
    %assign/vec4 v0x55b2ef3db720_0, 0;
    %jmp T_2.13;
T_2.2 ;
    %pushi/vec4 1056, 0, 15;
    %assign/vec4 v0x55b2ef3db720_0, 0;
    %jmp T_2.13;
T_2.3 ;
    %pushi/vec4 256, 0, 15;
    %assign/vec4 v0x55b2ef3db720_0, 0;
    %jmp T_2.13;
T_2.4 ;
    %pushi/vec4 2176, 0, 15;
    %assign/vec4 v0x55b2ef3db720_0, 0;
    %jmp T_2.13;
T_2.5 ;
    %pushi/vec4 8448, 0, 15;
    %assign/vec4 v0x55b2ef3db720_0, 0;
    %jmp T_2.13;
T_2.6 ;
    %pushi/vec4 1026, 0, 15;
    %assign/vec4 v0x55b2ef3db720_0, 0;
    %jmp T_2.13;
T_2.7 ;
    %pushi/vec4 2112, 0, 15;
    %assign/vec4 v0x55b2ef3db720_0, 0;
    %jmp T_2.13;
T_2.8 ;
    %pushi/vec4 1541, 0, 15;
    %assign/vec4 v0x55b2ef3db720_0, 0;
    %jmp T_2.13;
T_2.9 ;
    %pushi/vec4 1056, 0, 15;
    %assign/vec4 v0x55b2ef3db720_0, 0;
    %jmp T_2.13;
T_2.10 ;
    %pushi/vec4 4096, 0, 15;
    %assign/vec4 v0x55b2ef3db720_0, 0;
    %jmp T_2.13;
T_2.11 ;
    %pushi/vec4 16392, 0, 15;
    %assign/vec4 v0x55b2ef3db720_0, 0;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55b2ef3a4820;
T_3 ;
    %wait E_0x55b2ef3bc6b0;
    %load/vec4 v0x55b2ef3d9f20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %load/vec4 v0x55b2ef3da000_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x55b2ef3a2e20_0, 0;
    %jmp T_3.10;
T_3.4 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55b2ef3a2e20_0, 0;
    %jmp T_3.10;
T_3.5 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55b2ef3a2e20_0, 0;
    %jmp T_3.10;
T_3.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55b2ef3a2e20_0, 0;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55b2ef3a2e20_0, 0;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55b2ef3a2e20_0, 0;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3.3;
T_3.0 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55b2ef3a2e20_0, 0;
    %jmp T_3.3;
T_3.1 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55b2ef3a2e20_0, 0;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55b2ef3a4e80;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b2ef3dd9d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b2ef3dd9d0_0, 0, 1;
    %delay 10, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55b2ef3a4e80;
T_5 ;
    %vpi_call 2 28 "$readmemh", "controller.tv", v0x55b2ef3de8b0 {0 0 0};
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0x55b2ef3de970_0, 0, 15;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0x55b2ef3ddb10_0, 0, 15;
    %end;
    .thread T_5;
    .scope S_0x55b2ef3a4e80;
T_6 ;
    %wait E_0x55b2ef379dc0;
    %ix/getv 4, v0x55b2ef3de970_0;
    %load/vec4a v0x55b2ef3de8b0, 4;
    %parti/s 6, 28, 6;
    %store/vec4 v0x55b2ef3de070_0, 0, 6;
    %ix/getv 4, v0x55b2ef3de970_0;
    %load/vec4a v0x55b2ef3de8b0, 4;
    %parti/s 4, 22, 6;
    %pad/u 6;
    %store/vec4 v0x55b2ef3ddbf0_0, 0, 6;
    %ix/getv 4, v0x55b2ef3de970_0;
    %load/vec4a v0x55b2ef3de8b0, 4;
    %parti/s 1, 17, 6;
    %store/vec4 v0x55b2ef3dea50_0, 0, 1;
    %ix/getv 4, v0x55b2ef3de970_0;
    %load/vec4a v0x55b2ef3de8b0, 4;
    %parti/s 15, 0, 2;
    %store/vec4 v0x55b2ef3de7d0_0, 0, 15;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55b2ef3a4e80;
T_7 ;
    %wait E_0x55b2ef37a1e0;
    %load/vec4 v0x55b2ef3de6f0_0;
    %load/vec4 v0x55b2ef3de7d0_0;
    %cmp/ne;
    %jmp/0xz  T_7.0, 6;
    %vpi_call 2 41 "$display", "%b", &A<v0x55b2ef3de8b0, v0x55b2ef3de970_0 > {0 0 0};
    %vpi_call 2 42 "$display", "Errors in vector %d", v0x55b2ef3de970_0 {0 0 0};
    %vpi_call 2 43 "$display", " Inputs: op = %b, funct = %b, zero = %b", v0x55b2ef3de070_0, v0x55b2ef3ddbf0_0, v0x55b2ef3dea50_0 {0 0 0};
    %vpi_call 2 44 "$display", " Outputs: result = %h (%h expected)", v0x55b2ef3de6f0_0, v0x55b2ef3de7d0_0 {0 0 0};
    %load/vec4 v0x55b2ef3ddb10_0;
    %addi 1, 0, 15;
    %store/vec4 v0x55b2ef3ddb10_0, 0, 15;
T_7.0 ;
    %load/vec4 v0x55b2ef3de970_0;
    %addi 1, 0, 15;
    %store/vec4 v0x55b2ef3de970_0, 0, 15;
    %load/vec4 v0x55b2ef3de970_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_7.2, 6;
    %vpi_call 2 49 "$display", "%d tests completed with %d error(s)", v0x55b2ef3de970_0, v0x55b2ef3ddb10_0 {0 0 0};
    %vpi_call 2 50 "$finish" {0 0 0};
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55b2ef3a4e80;
T_8 ;
    %vpi_call 2 55 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 56 "$dumpvars" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x55b2ef3df450;
T_9 ;
    %wait E_0x55b2ef3e0400;
    %load/vec4 v0x55b2ef3e13b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55b2ef3e1470_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55b2ef3e0dc0_0;
    %assign/vec4 v0x55b2ef3e1470_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55b2ef3df450;
T_10 ;
    %wait E_0x55b2ef3e03a0;
    %load/vec4 v0x55b2ef3e1470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x55b2ef3e0dc0_0, 0;
    %jmp T_10.13;
T_10.0 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55b2ef3e0dc0_0, 0;
    %jmp T_10.13;
T_10.1 ;
    %load/vec4 v0x55b2ef3e0ea0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x55b2ef3e0dc0_0, 0;
    %jmp T_10.21;
T_10.14 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55b2ef3e0dc0_0, 0;
    %jmp T_10.21;
T_10.15 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55b2ef3e0dc0_0, 0;
    %jmp T_10.21;
T_10.16 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55b2ef3e0dc0_0, 0;
    %jmp T_10.21;
T_10.17 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55b2ef3e0dc0_0, 0;
    %jmp T_10.21;
T_10.18 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x55b2ef3e0dc0_0, 0;
    %jmp T_10.21;
T_10.19 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x55b2ef3e0dc0_0, 0;
    %jmp T_10.21;
T_10.21 ;
    %pop/vec4 1;
    %jmp T_10.13;
T_10.2 ;
    %load/vec4 v0x55b2ef3e0ea0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_10.22, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_10.23, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x55b2ef3e0dc0_0, 0;
    %jmp T_10.25;
T_10.22 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55b2ef3e0dc0_0, 0;
    %jmp T_10.25;
T_10.23 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x55b2ef3e0dc0_0, 0;
    %jmp T_10.25;
T_10.25 ;
    %pop/vec4 1;
    %jmp T_10.13;
T_10.3 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55b2ef3e0dc0_0, 0;
    %jmp T_10.13;
T_10.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55b2ef3e0dc0_0, 0;
    %jmp T_10.13;
T_10.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55b2ef3e0dc0_0, 0;
    %jmp T_10.13;
T_10.6 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55b2ef3e0dc0_0, 0;
    %jmp T_10.13;
T_10.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55b2ef3e0dc0_0, 0;
    %jmp T_10.13;
T_10.8 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55b2ef3e0dc0_0, 0;
    %jmp T_10.13;
T_10.9 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x55b2ef3e0dc0_0, 0;
    %jmp T_10.13;
T_10.10 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55b2ef3e0dc0_0, 0;
    %jmp T_10.13;
T_10.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55b2ef3e0dc0_0, 0;
    %jmp T_10.13;
T_10.13 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55b2ef3df450;
T_11 ;
    %wait E_0x55b2ef3e0340;
    %load/vec4 v0x55b2ef3e1470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %pushi/vec4 32767, 32767, 15;
    %assign/vec4 v0x55b2ef3e0950_0, 0;
    %jmp T_11.13;
T_11.0 ;
    %pushi/vec4 20496, 0, 15;
    %assign/vec4 v0x55b2ef3e0950_0, 0;
    %jmp T_11.13;
T_11.1 ;
    %pushi/vec4 48, 0, 15;
    %assign/vec4 v0x55b2ef3e0950_0, 0;
    %jmp T_11.13;
T_11.2 ;
    %pushi/vec4 1056, 0, 15;
    %assign/vec4 v0x55b2ef3e0950_0, 0;
    %jmp T_11.13;
T_11.3 ;
    %pushi/vec4 256, 0, 15;
    %assign/vec4 v0x55b2ef3e0950_0, 0;
    %jmp T_11.13;
T_11.4 ;
    %pushi/vec4 2176, 0, 15;
    %assign/vec4 v0x55b2ef3e0950_0, 0;
    %jmp T_11.13;
T_11.5 ;
    %pushi/vec4 8448, 0, 15;
    %assign/vec4 v0x55b2ef3e0950_0, 0;
    %jmp T_11.13;
T_11.6 ;
    %pushi/vec4 1026, 0, 15;
    %assign/vec4 v0x55b2ef3e0950_0, 0;
    %jmp T_11.13;
T_11.7 ;
    %pushi/vec4 2112, 0, 15;
    %assign/vec4 v0x55b2ef3e0950_0, 0;
    %jmp T_11.13;
T_11.8 ;
    %pushi/vec4 1541, 0, 15;
    %assign/vec4 v0x55b2ef3e0950_0, 0;
    %jmp T_11.13;
T_11.9 ;
    %pushi/vec4 1056, 0, 15;
    %assign/vec4 v0x55b2ef3e0950_0, 0;
    %jmp T_11.13;
T_11.10 ;
    %pushi/vec4 4096, 0, 15;
    %assign/vec4 v0x55b2ef3e0950_0, 0;
    %jmp T_11.13;
T_11.11 ;
    %pushi/vec4 16392, 0, 15;
    %assign/vec4 v0x55b2ef3e0950_0, 0;
    %jmp T_11.13;
T_11.13 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55b2ef3dee50;
T_12 ;
    %wait E_0x55b2ef3df0b0;
    %load/vec4 v0x55b2ef3df230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %load/vec4 v0x55b2ef3df310_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x55b2ef3df130_0, 0;
    %jmp T_12.10;
T_12.4 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55b2ef3df130_0, 0;
    %jmp T_12.10;
T_12.5 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55b2ef3df130_0, 0;
    %jmp T_12.10;
T_12.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55b2ef3df130_0, 0;
    %jmp T_12.10;
T_12.7 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55b2ef3df130_0, 0;
    %jmp T_12.10;
T_12.8 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55b2ef3df130_0, 0;
    %jmp T_12.10;
T_12.10 ;
    %pop/vec4 1;
    %jmp T_12.3;
T_12.0 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55b2ef3df130_0, 0;
    %jmp T_12.3;
T_12.1 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55b2ef3df130_0, 0;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55b2ef3a3180;
T_13 ;
    %wait E_0x55b2ef36ada0;
    %load/vec4 v0x55b2ef3e5c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0x55b2ef3e58f0_0;
    %assign/vec4 v0x55b2ef3e5da0_0, 0;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v0x55b2ef3e59f0_0;
    %assign/vec4 v0x55b2ef3e5da0_0, 0;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0x55b2ef3e5ad0_0;
    %assign/vec4 v0x55b2ef3e5da0_0, 0;
    %jmp T_13.4;
T_13.3 ;
    %load/vec4 v0x55b2ef3e5b90_0;
    %assign/vec4 v0x55b2ef3e5da0_0, 0;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "controller_tb.v";
    "mipsmulti.v";
