// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GAT_compute_one_graph_compute_all_attention_coefficients (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        num_of_nodes,
        all_attention_coefficients_V_address1,
        all_attention_coefficients_V_ce1,
        all_attention_coefficients_V_we1,
        all_attention_coefficients_V_d1,
        attention_coefficients_sum_V_address0,
        attention_coefficients_sum_V_ce0,
        attention_coefficients_sum_V_q0,
        all_scores_V_address0,
        all_scores_V_ce0,
        all_scores_V_q0,
        grp_exp_28_10_s_fu_2454_p_din1,
        grp_exp_28_10_s_fu_2454_p_dout0,
        grp_exp_28_10_s_fu_2454_p_start,
        grp_exp_28_10_s_fu_2454_p_ready,
        grp_exp_28_10_s_fu_2454_p_done,
        grp_exp_28_10_s_fu_2454_p_idle,
        grp_fu_2450_p_din0,
        grp_fu_2450_p_din1,
        grp_fu_2450_p_dout0,
        grp_fu_2450_p_ce
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state72 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] num_of_nodes;
output  [17:0] all_attention_coefficients_V_address1;
output   all_attention_coefficients_V_ce1;
output   all_attention_coefficients_V_we1;
output  [27:0] all_attention_coefficients_V_d1;
output  [9:0] attention_coefficients_sum_V_address0;
output   attention_coefficients_sum_V_ce0;
input  [27:0] attention_coefficients_sum_V_q0;
output  [17:0] all_scores_V_address0;
output   all_scores_V_ce0;
input  [27:0] all_scores_V_q0;
output  [27:0] grp_exp_28_10_s_fu_2454_p_din1;
input  [27:0] grp_exp_28_10_s_fu_2454_p_dout0;
output   grp_exp_28_10_s_fu_2454_p_start;
input   grp_exp_28_10_s_fu_2454_p_ready;
input   grp_exp_28_10_s_fu_2454_p_done;
input   grp_exp_28_10_s_fu_2454_p_idle;
output  [31:0] grp_fu_2450_p_din0;
output  [31:0] grp_fu_2450_p_din1;
input  [63:0] grp_fu_2450_p_dout0;
output   grp_fu_2450_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg all_attention_coefficients_V_ce1;
reg all_attention_coefficients_V_we1;
reg attention_coefficients_sum_V_ce0;
reg all_scores_V_ce0;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [63:0] cast_fu_173_p1;
reg   [63:0] bound_reg_545;
wire    ap_CS_fsm_state2;
wire   [65:0] tmp_fu_208_p3;
reg   [65:0] tmp_reg_550;
wire   [0:0] icmp_ln132_1_fu_216_p2;
reg   [0:0] icmp_ln132_1_reg_555;
reg   [2:0] nh_2_reg_560;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
wire    ap_block_state8_pp0_stage0_iter5;
wire    ap_block_state9_pp0_stage0_iter6;
wire    ap_block_state10_pp0_stage0_iter7;
wire    ap_block_state11_pp0_stage0_iter8;
wire    ap_block_state12_pp0_stage0_iter9;
wire    ap_block_state13_pp0_stage0_iter10;
wire    ap_block_state14_pp0_stage0_iter11;
wire    ap_block_state15_pp0_stage0_iter12;
wire    ap_block_state16_pp0_stage0_iter13;
wire    ap_block_state17_pp0_stage0_iter14;
wire    ap_block_state18_pp0_stage0_iter15;
wire    ap_block_state19_pp0_stage0_iter16;
wire    ap_block_state20_pp0_stage0_iter17;
wire    ap_block_state21_pp0_stage0_iter18;
wire    ap_block_state22_pp0_stage0_iter19;
wire    ap_block_state23_pp0_stage0_iter20;
wire    ap_block_state24_pp0_stage0_iter21;
wire    ap_block_state25_pp0_stage0_iter22;
wire    ap_block_state26_pp0_stage0_iter23;
wire    ap_block_state27_pp0_stage0_iter24;
wire    ap_block_state28_pp0_stage0_iter25;
wire    ap_block_state29_pp0_stage0_iter26;
wire    ap_block_state30_pp0_stage0_iter27;
wire    ap_block_state31_pp0_stage0_iter28;
wire    ap_block_state32_pp0_stage0_iter29;
wire    ap_block_state33_pp0_stage0_iter30;
wire    ap_block_state34_pp0_stage0_iter31;
wire    ap_block_state35_pp0_stage0_iter32;
wire    ap_block_state36_pp0_stage0_iter33;
wire    ap_block_state37_pp0_stage0_iter34;
wire    ap_block_state38_pp0_stage0_iter35;
wire    ap_block_state39_pp0_stage0_iter36;
wire    ap_block_state40_pp0_stage0_iter37;
wire    ap_block_state41_pp0_stage0_iter38;
wire    ap_block_state42_pp0_stage0_iter39;
wire    ap_block_state43_pp0_stage0_iter40;
wire    ap_block_state44_pp0_stage0_iter41;
wire    ap_block_state45_pp0_stage0_iter42;
wire    ap_block_state46_pp0_stage0_iter43;
wire    ap_block_state47_pp0_stage0_iter44;
wire    ap_block_state48_pp0_stage0_iter45;
wire    ap_block_state49_pp0_stage0_iter46;
wire    ap_block_state50_pp0_stage0_iter47;
wire    ap_block_state51_pp0_stage0_iter48;
wire    ap_block_state52_pp0_stage0_iter49;
wire    ap_block_state53_pp0_stage0_iter50;
wire    ap_block_state54_pp0_stage0_iter51;
wire    ap_block_state55_pp0_stage0_iter52;
wire    ap_block_state56_pp0_stage0_iter53;
wire    ap_block_state57_pp0_stage0_iter54;
wire    ap_block_state58_pp0_stage0_iter55;
wire    ap_block_state59_pp0_stage0_iter56;
wire    ap_block_state60_pp0_stage0_iter57;
wire    ap_block_state61_pp0_stage0_iter58;
wire    ap_block_state62_pp0_stage0_iter59;
wire    ap_block_state63_pp0_stage0_iter60;
wire    ap_block_state64_pp0_stage0_iter61;
wire    ap_block_state65_pp0_stage0_iter62;
wire    ap_block_state66_pp0_stage0_iter63;
wire    ap_block_state67_pp0_stage0_iter64;
wire    ap_block_state68_pp0_stage0_iter65;
wire    ap_block_state69_pp0_stage0_iter66;
wire    ap_block_state70_pp0_stage0_iter67;
wire    ap_block_state71_pp0_stage0_iter68;
wire    ap_block_pp0_stage0_11001;
wire   [9:0] empty_102_fu_237_p1;
reg   [9:0] empty_102_reg_565;
reg   [9:0] empty_102_reg_565_pp0_iter1_reg;
reg   [9:0] empty_102_reg_565_pp0_iter2_reg;
wire   [0:0] icmp_ln130_fu_250_p2;
reg   [0:0] icmp_ln130_reg_570;
reg   [0:0] icmp_ln130_reg_570_pp0_iter1_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter2_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter3_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter4_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter5_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter6_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter7_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter8_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter9_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter10_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter11_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter12_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter13_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter14_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter15_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter16_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter17_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter18_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter19_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter20_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter21_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter22_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter23_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter24_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter25_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter26_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter27_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter28_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter29_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter30_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter31_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter32_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter33_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter34_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter35_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter36_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter37_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter38_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter39_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter40_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter41_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter42_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter43_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter44_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter45_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter46_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter47_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter48_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter49_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter50_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter51_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter52_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter53_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter54_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter55_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter56_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter57_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter58_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter59_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter60_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter61_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter62_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter63_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter64_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter65_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter66_reg;
reg   [0:0] icmp_ln130_reg_570_pp0_iter67_reg;
wire   [2:0] add_ln130_fu_264_p2;
reg   [2:0] add_ln130_reg_574;
reg   [2:0] add_ln130_reg_574_pp0_iter1_reg;
reg   [2:0] add_ln130_reg_574_pp0_iter2_reg;
reg   [2:0] add_ln130_reg_574_pp0_iter3_reg;
wire   [0:0] icmp_ln131_fu_270_p2;
reg   [0:0] icmp_ln131_reg_579;
reg   [0:0] icmp_ln131_reg_579_pp0_iter1_reg;
reg   [0:0] icmp_ln131_reg_579_pp0_iter2_reg;
reg   [0:0] icmp_ln131_reg_579_pp0_iter3_reg;
wire   [10:0] mul_ln135_fu_295_p2;
reg   [10:0] mul_ln135_reg_584;
wire   [9:0] trunc_ln130_fu_301_p1;
reg   [9:0] trunc_ln130_reg_589;
wire   [0:0] select_ln130_4_fu_313_p3;
reg   [0:0] select_ln130_4_reg_594;
reg   [0:0] select_ln130_4_reg_594_pp0_iter1_reg;
reg   [0:0] select_ln130_4_reg_594_pp0_iter2_reg;
reg   [0:0] select_ln130_4_reg_594_pp0_iter3_reg;
wire   [17:0] select_ln131_fu_332_p3;
reg   [17:0] select_ln131_reg_599;
reg   [17:0] select_ln131_reg_599_pp0_iter1_reg;
reg   [17:0] select_ln131_reg_599_pp0_iter2_reg;
wire   [9:0] empty_105_fu_344_p1;
reg   [9:0] empty_105_reg_604;
wire   [17:0] select_ln131_1_fu_348_p3;
reg   [17:0] select_ln131_1_reg_609;
wire   [9:0] empty_106_fu_418_p2;
reg   [9:0] empty_106_reg_619;
reg   [9:0] empty_106_reg_619_pp0_iter2_reg;
reg   [9:0] empty_106_reg_619_pp0_iter3_reg;
wire   [9:0] select_ln131_2_fu_437_p3;
reg   [9:0] select_ln131_2_reg_624;
reg   [9:0] select_ln131_2_reg_624_pp0_iter5_reg;
reg   [9:0] select_ln131_2_reg_624_pp0_iter6_reg;
reg   [9:0] select_ln131_2_reg_624_pp0_iter7_reg;
reg   [9:0] select_ln131_2_reg_624_pp0_iter8_reg;
reg   [9:0] select_ln131_2_reg_624_pp0_iter9_reg;
reg   [9:0] select_ln131_2_reg_624_pp0_iter10_reg;
reg   [9:0] select_ln131_2_reg_624_pp0_iter11_reg;
reg   [9:0] select_ln131_2_reg_624_pp0_iter12_reg;
reg   [9:0] select_ln131_2_reg_624_pp0_iter13_reg;
reg   [9:0] select_ln131_2_reg_624_pp0_iter14_reg;
reg   [9:0] select_ln131_2_reg_624_pp0_iter15_reg;
reg   [9:0] select_ln131_2_reg_624_pp0_iter16_reg;
reg   [9:0] select_ln131_2_reg_624_pp0_iter17_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter5_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter6_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter7_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter8_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter9_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter10_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter11_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter12_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter13_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter14_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter15_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter16_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter17_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter18_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter19_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter20_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter21_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter22_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter23_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter24_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter25_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter26_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter27_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter28_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter29_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter30_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter31_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter32_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter33_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter34_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter35_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter36_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter37_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter38_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter39_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter40_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter41_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter42_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter43_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter44_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter45_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter46_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter47_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter48_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter49_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter50_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter51_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter52_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter53_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter54_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter55_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter56_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter57_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter58_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter59_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter60_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter61_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter62_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter63_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter64_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter65_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter66_reg;
reg   [17:0] all_attention_coefficients_V_addr_reg_629_pp0_iter67_reg;
reg   [27:0] x_V_reg_639;
wire   [0:0] icmp_ln1552_fu_448_p2;
reg   [0:0] icmp_ln1552_reg_644;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter6_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter7_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter8_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter9_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter10_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter11_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter12_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter13_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter14_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter15_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter16_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter17_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter18_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter19_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter20_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter21_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter22_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter23_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter24_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter25_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter26_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter27_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter28_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter29_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter30_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter31_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter32_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter33_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter34_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter35_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter36_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter37_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter38_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter39_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter40_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter41_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter42_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter43_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter44_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter45_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter46_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter47_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter48_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter49_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter50_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter51_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter52_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter53_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter54_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter55_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter56_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter57_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter58_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter59_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter60_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter61_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter62_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter63_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter64_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter65_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter66_reg;
reg   [0:0] icmp_ln1552_reg_644_pp0_iter67_reg;
reg   [27:0] op_V_reg_653;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_flush_enable;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_condition_pp0_exit_iter4_state7;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_enable_reg_pp0_iter44;
reg    ap_enable_reg_pp0_iter45;
reg    ap_enable_reg_pp0_iter46;
reg    ap_enable_reg_pp0_iter47;
reg    ap_enable_reg_pp0_iter48;
reg    ap_enable_reg_pp0_iter49;
reg    ap_enable_reg_pp0_iter50;
reg    ap_enable_reg_pp0_iter51;
reg    ap_enable_reg_pp0_iter52;
reg    ap_enable_reg_pp0_iter53;
reg    ap_enable_reg_pp0_iter54;
reg    ap_enable_reg_pp0_iter55;
reg    ap_enable_reg_pp0_iter56;
reg    ap_enable_reg_pp0_iter57;
reg    ap_enable_reg_pp0_iter58;
reg    ap_enable_reg_pp0_iter59;
reg    ap_enable_reg_pp0_iter60;
reg    ap_enable_reg_pp0_iter61;
reg    ap_enable_reg_pp0_iter62;
reg    ap_enable_reg_pp0_iter63;
reg    ap_enable_reg_pp0_iter64;
reg    ap_enable_reg_pp0_iter65;
reg    ap_enable_reg_pp0_iter66;
reg    ap_enable_reg_pp0_iter67;
reg    ap_enable_reg_pp0_iter68;
wire    grp_exp_28_10_s_fu_158_ap_ready;
reg   [27:0] ap_phi_mux_storemerge_phi_fu_150_p4;
wire   [27:0] trunc_ln712_fu_475_p1;
reg   [27:0] ap_phi_reg_pp0_iter68_storemerge_reg_146;
wire   [27:0] ap_phi_reg_pp0_iter0_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter1_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter2_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter3_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter4_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter5_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter6_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter7_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter8_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter9_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter10_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter11_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter12_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter13_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter14_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter15_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter16_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter17_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter18_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter19_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter20_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter21_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter22_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter23_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter24_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter25_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter26_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter27_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter28_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter29_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter30_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter31_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter32_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter33_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter34_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter35_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter36_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter37_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter38_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter39_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter40_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter41_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter42_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter43_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter44_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter45_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter46_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter47_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter48_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter49_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter50_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter51_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter52_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter53_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter54_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter55_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter56_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter57_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter58_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter59_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter60_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter61_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter62_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter63_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter64_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter65_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter66_storemerge_reg_146;
reg   [27:0] ap_phi_reg_pp0_iter67_storemerge_reg_146;
reg    grp_exp_28_10_s_fu_158_ap_start_reg;
reg    ap_predicate_op155_call_state9_state8;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln135_1_fu_443_p1;
wire   [63:0] select_ln131_2_cast_fu_454_p1;
reg   [17:0] n2_fu_78;
wire   [17:0] add_ln132_fu_367_p2;
reg   [31:0] n1_fu_82;
wire   [31:0] select_ln131_3_fu_356_p3;
reg   [63:0] indvar_flatten_fu_86;
wire   [63:0] select_ln131_4_fu_379_p3;
reg   [2:0] nh_fu_90;
wire   [2:0] select_ln130_1_fu_283_p3;
reg   [65:0] indvar_flatten22_fu_94;
wire   [65:0] add_ln130_1_fu_255_p2;
wire   [31:0] zext_ln132_fu_241_p1;
wire   [2:0] mul_ln135_fu_295_p0;
wire   [8:0] mul_ln135_fu_295_p1;
wire   [17:0] empty_fu_233_p1;
wire   [0:0] icmp_ln132_fu_245_p2;
wire   [31:0] select_ln130_fu_275_p3;
wire   [0:0] or_ln131_fu_326_p2;
wire   [31:0] add_ln131_fu_320_p2;
wire   [17:0] empty_104_fu_340_p1;
wire   [17:0] select_ln130_2_fu_305_p3;
wire   [63:0] add_ln131_1_fu_373_p2;
wire   [2:0] mul_ln130_1_fu_425_p0;
wire   [8:0] mul_ln130_1_fu_425_p1;
wire   [9:0] mul_ln130_1_fu_425_p2;
wire   [9:0] grp_fu_480_p3;
wire   [9:0] select_ln130_3_fu_431_p3;
wire  signed [17:0] zext_ln135_1_fu_443_p0;
wire   [17:0] grp_fu_488_p4;
wire   [45:0] grp_fu_469_p0;
wire   [27:0] grp_fu_469_p2;
wire   [2:0] grp_fu_480_p0;
wire   [7:0] grp_fu_480_p1;
wire   [10:0] grp_fu_488_p0;
wire   [7:0] grp_fu_488_p2;
wire    ap_CS_fsm_state72;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state72_blk;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [9:0] grp_fu_480_p00;
wire   [17:0] grp_fu_488_p00;
wire   [9:0] mul_ln130_1_fu_425_p00;
wire   [10:0] mul_ln135_fu_295_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter44 = 1'b0;
#0 ap_enable_reg_pp0_iter45 = 1'b0;
#0 ap_enable_reg_pp0_iter46 = 1'b0;
#0 ap_enable_reg_pp0_iter47 = 1'b0;
#0 ap_enable_reg_pp0_iter48 = 1'b0;
#0 ap_enable_reg_pp0_iter49 = 1'b0;
#0 ap_enable_reg_pp0_iter50 = 1'b0;
#0 ap_enable_reg_pp0_iter51 = 1'b0;
#0 ap_enable_reg_pp0_iter52 = 1'b0;
#0 ap_enable_reg_pp0_iter53 = 1'b0;
#0 ap_enable_reg_pp0_iter54 = 1'b0;
#0 ap_enable_reg_pp0_iter55 = 1'b0;
#0 ap_enable_reg_pp0_iter56 = 1'b0;
#0 ap_enable_reg_pp0_iter57 = 1'b0;
#0 ap_enable_reg_pp0_iter58 = 1'b0;
#0 ap_enable_reg_pp0_iter59 = 1'b0;
#0 ap_enable_reg_pp0_iter60 = 1'b0;
#0 ap_enable_reg_pp0_iter61 = 1'b0;
#0 ap_enable_reg_pp0_iter62 = 1'b0;
#0 ap_enable_reg_pp0_iter63 = 1'b0;
#0 ap_enable_reg_pp0_iter64 = 1'b0;
#0 ap_enable_reg_pp0_iter65 = 1'b0;
#0 ap_enable_reg_pp0_iter66 = 1'b0;
#0 ap_enable_reg_pp0_iter67 = 1'b0;
#0 ap_enable_reg_pp0_iter68 = 1'b0;
#0 grp_exp_28_10_s_fu_158_ap_start_reg = 1'b0;
end

GAT_compute_one_graph_mul_3ns_9ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 11 ))
mul_3ns_9ns_11_1_1_U1059(
    .din0(mul_ln135_fu_295_p0),
    .din1(mul_ln135_fu_295_p1),
    .dout(mul_ln135_fu_295_p2)
);

GAT_compute_one_graph_mul_3ns_9ns_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 10 ))
mul_3ns_9ns_10_1_1_U1060(
    .din0(mul_ln130_1_fu_425_p0),
    .din1(mul_ln130_1_fu_425_p1),
    .dout(mul_ln130_1_fu_425_p2)
);

GAT_compute_one_graph_sdiv_46ns_28s_28_50_1 #(
    .ID( 1 ),
    .NUM_STAGE( 50 ),
    .din0_WIDTH( 46 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
sdiv_46ns_28s_28_50_1_U1061(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_469_p0),
    .din1(attention_coefficients_sum_V_q0),
    .ce(1'b1),
    .dout(grp_fu_469_p2)
);

GAT_compute_one_graph_mac_muladd_3ns_8ns_10ns_10_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
mac_muladd_3ns_8ns_10ns_10_4_1_U1062(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_480_p0),
    .din1(grp_fu_480_p1),
    .din2(empty_102_reg_565_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_480_p3)
);

GAT_compute_one_graph_ama_addmuladd_11ns_18ns_8ns_18ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
ama_addmuladd_11ns_18ns_8ns_18ns_18_4_1_U1063(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_488_p0),
    .din1(select_ln131_1_reg_609),
    .din2(grp_fu_488_p2),
    .din3(select_ln131_reg_599_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_488_p4)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp0_flush_enable)) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter44 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter45 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter46 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter47 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter48 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter49 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter4_state7)) begin
                ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter3;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter50 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter51 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter52 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter53 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter53 <= ap_enable_reg_pp0_iter52;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter54 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter54 <= ap_enable_reg_pp0_iter53;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter55 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter55 <= ap_enable_reg_pp0_iter54;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter56 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter56 <= ap_enable_reg_pp0_iter55;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter57 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter57 <= ap_enable_reg_pp0_iter56;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter58 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter58 <= ap_enable_reg_pp0_iter57;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter59 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter59 <= ap_enable_reg_pp0_iter58;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter60 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter60 <= ap_enable_reg_pp0_iter59;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter61 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter61 <= ap_enable_reg_pp0_iter60;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter62 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter62 <= ap_enable_reg_pp0_iter61;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter63 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter63 <= ap_enable_reg_pp0_iter62;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter64 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter64 <= ap_enable_reg_pp0_iter63;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter65 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter65 <= ap_enable_reg_pp0_iter64;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter66 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter66 <= ap_enable_reg_pp0_iter65;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter67 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter67 <= ap_enable_reg_pp0_iter66;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter68 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter68 <= ap_enable_reg_pp0_iter67;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter68 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_exp_28_10_s_fu_158_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_predicate_op155_call_state9_state8 == 1'b1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_exp_28_10_s_fu_158_ap_start_reg <= 1'b1;
        end else if ((grp_exp_28_10_s_fu_158_ap_ready == 1'b1)) begin
            grp_exp_28_10_s_fu_158_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln1552_fu_448_p2 == 1'd1) & (icmp_ln130_reg_570_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter6_storemerge_reg_146 <= 28'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter6_storemerge_reg_146 <= ap_phi_reg_pp0_iter5_storemerge_reg_146;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten22_fu_94 <= 66'd0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln130_fu_250_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten22_fu_94 <= add_ln130_1_fu_255_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_fu_86 <= 64'd0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln130_fu_250_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_fu_86 <= select_ln131_4_fu_379_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        n1_fu_82 <= 32'd0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln130_fu_250_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        n1_fu_82 <= select_ln131_3_fu_356_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        n2_fu_78 <= 18'd0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln130_fu_250_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        n2_fu_78 <= add_ln132_fu_367_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        nh_fu_90 <= 3'd0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln130_fu_250_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        nh_fu_90 <= select_ln130_1_fu_283_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln130_fu_250_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln130_reg_574 <= add_ln130_fu_264_p2;
        empty_105_reg_604 <= empty_105_fu_344_p1;
        icmp_ln131_reg_579 <= icmp_ln131_fu_270_p2;
        mul_ln135_reg_584 <= mul_ln135_fu_295_p2;
        select_ln130_4_reg_594 <= select_ln130_4_fu_313_p3;
        select_ln131_1_reg_609 <= select_ln131_1_fu_348_p3;
        select_ln131_reg_599 <= select_ln131_fu_332_p3;
        trunc_ln130_reg_589 <= trunc_ln130_fu_301_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln130_reg_574_pp0_iter1_reg <= add_ln130_reg_574;
        empty_102_reg_565 <= empty_102_fu_237_p1;
        empty_102_reg_565_pp0_iter1_reg <= empty_102_reg_565;
        icmp_ln130_reg_570 <= icmp_ln130_fu_250_p2;
        icmp_ln130_reg_570_pp0_iter1_reg <= icmp_ln130_reg_570;
        icmp_ln131_reg_579_pp0_iter1_reg <= icmp_ln131_reg_579;
        nh_2_reg_560 <= nh_fu_90;
        select_ln130_4_reg_594_pp0_iter1_reg <= select_ln130_4_reg_594;
        select_ln131_reg_599_pp0_iter1_reg <= select_ln131_reg_599;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln130_reg_574_pp0_iter2_reg <= add_ln130_reg_574_pp0_iter1_reg;
        add_ln130_reg_574_pp0_iter3_reg <= add_ln130_reg_574_pp0_iter2_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter10_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter9_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter11_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter10_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter12_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter11_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter13_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter12_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter14_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter13_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter15_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter14_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter16_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter15_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter17_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter16_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter18_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter17_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter19_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter18_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter20_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter19_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter21_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter20_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter22_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter21_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter23_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter22_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter24_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter23_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter25_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter24_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter26_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter25_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter27_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter26_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter28_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter27_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter29_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter28_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter30_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter29_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter31_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter30_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter32_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter31_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter33_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter32_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter34_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter33_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter35_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter34_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter36_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter35_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter37_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter36_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter38_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter37_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter39_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter38_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter40_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter39_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter41_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter40_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter42_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter41_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter43_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter42_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter44_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter43_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter45_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter44_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter46_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter45_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter47_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter46_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter48_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter47_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter49_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter48_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter50_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter49_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter51_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter50_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter52_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter51_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter53_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter52_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter54_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter53_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter55_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter54_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter56_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter55_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter57_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter56_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter58_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter57_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter59_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter58_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter5_reg <= all_attention_coefficients_V_addr_reg_629;
        all_attention_coefficients_V_addr_reg_629_pp0_iter60_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter59_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter61_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter60_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter62_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter61_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter63_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter62_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter64_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter63_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter65_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter64_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter66_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter65_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter67_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter66_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter6_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter5_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter7_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter6_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter8_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter7_reg;
        all_attention_coefficients_V_addr_reg_629_pp0_iter9_reg <= all_attention_coefficients_V_addr_reg_629_pp0_iter8_reg;
        empty_102_reg_565_pp0_iter2_reg <= empty_102_reg_565_pp0_iter1_reg;
        empty_106_reg_619_pp0_iter2_reg <= empty_106_reg_619;
        empty_106_reg_619_pp0_iter3_reg <= empty_106_reg_619_pp0_iter2_reg;
        icmp_ln130_reg_570_pp0_iter10_reg <= icmp_ln130_reg_570_pp0_iter9_reg;
        icmp_ln130_reg_570_pp0_iter11_reg <= icmp_ln130_reg_570_pp0_iter10_reg;
        icmp_ln130_reg_570_pp0_iter12_reg <= icmp_ln130_reg_570_pp0_iter11_reg;
        icmp_ln130_reg_570_pp0_iter13_reg <= icmp_ln130_reg_570_pp0_iter12_reg;
        icmp_ln130_reg_570_pp0_iter14_reg <= icmp_ln130_reg_570_pp0_iter13_reg;
        icmp_ln130_reg_570_pp0_iter15_reg <= icmp_ln130_reg_570_pp0_iter14_reg;
        icmp_ln130_reg_570_pp0_iter16_reg <= icmp_ln130_reg_570_pp0_iter15_reg;
        icmp_ln130_reg_570_pp0_iter17_reg <= icmp_ln130_reg_570_pp0_iter16_reg;
        icmp_ln130_reg_570_pp0_iter18_reg <= icmp_ln130_reg_570_pp0_iter17_reg;
        icmp_ln130_reg_570_pp0_iter19_reg <= icmp_ln130_reg_570_pp0_iter18_reg;
        icmp_ln130_reg_570_pp0_iter20_reg <= icmp_ln130_reg_570_pp0_iter19_reg;
        icmp_ln130_reg_570_pp0_iter21_reg <= icmp_ln130_reg_570_pp0_iter20_reg;
        icmp_ln130_reg_570_pp0_iter22_reg <= icmp_ln130_reg_570_pp0_iter21_reg;
        icmp_ln130_reg_570_pp0_iter23_reg <= icmp_ln130_reg_570_pp0_iter22_reg;
        icmp_ln130_reg_570_pp0_iter24_reg <= icmp_ln130_reg_570_pp0_iter23_reg;
        icmp_ln130_reg_570_pp0_iter25_reg <= icmp_ln130_reg_570_pp0_iter24_reg;
        icmp_ln130_reg_570_pp0_iter26_reg <= icmp_ln130_reg_570_pp0_iter25_reg;
        icmp_ln130_reg_570_pp0_iter27_reg <= icmp_ln130_reg_570_pp0_iter26_reg;
        icmp_ln130_reg_570_pp0_iter28_reg <= icmp_ln130_reg_570_pp0_iter27_reg;
        icmp_ln130_reg_570_pp0_iter29_reg <= icmp_ln130_reg_570_pp0_iter28_reg;
        icmp_ln130_reg_570_pp0_iter2_reg <= icmp_ln130_reg_570_pp0_iter1_reg;
        icmp_ln130_reg_570_pp0_iter30_reg <= icmp_ln130_reg_570_pp0_iter29_reg;
        icmp_ln130_reg_570_pp0_iter31_reg <= icmp_ln130_reg_570_pp0_iter30_reg;
        icmp_ln130_reg_570_pp0_iter32_reg <= icmp_ln130_reg_570_pp0_iter31_reg;
        icmp_ln130_reg_570_pp0_iter33_reg <= icmp_ln130_reg_570_pp0_iter32_reg;
        icmp_ln130_reg_570_pp0_iter34_reg <= icmp_ln130_reg_570_pp0_iter33_reg;
        icmp_ln130_reg_570_pp0_iter35_reg <= icmp_ln130_reg_570_pp0_iter34_reg;
        icmp_ln130_reg_570_pp0_iter36_reg <= icmp_ln130_reg_570_pp0_iter35_reg;
        icmp_ln130_reg_570_pp0_iter37_reg <= icmp_ln130_reg_570_pp0_iter36_reg;
        icmp_ln130_reg_570_pp0_iter38_reg <= icmp_ln130_reg_570_pp0_iter37_reg;
        icmp_ln130_reg_570_pp0_iter39_reg <= icmp_ln130_reg_570_pp0_iter38_reg;
        icmp_ln130_reg_570_pp0_iter3_reg <= icmp_ln130_reg_570_pp0_iter2_reg;
        icmp_ln130_reg_570_pp0_iter40_reg <= icmp_ln130_reg_570_pp0_iter39_reg;
        icmp_ln130_reg_570_pp0_iter41_reg <= icmp_ln130_reg_570_pp0_iter40_reg;
        icmp_ln130_reg_570_pp0_iter42_reg <= icmp_ln130_reg_570_pp0_iter41_reg;
        icmp_ln130_reg_570_pp0_iter43_reg <= icmp_ln130_reg_570_pp0_iter42_reg;
        icmp_ln130_reg_570_pp0_iter44_reg <= icmp_ln130_reg_570_pp0_iter43_reg;
        icmp_ln130_reg_570_pp0_iter45_reg <= icmp_ln130_reg_570_pp0_iter44_reg;
        icmp_ln130_reg_570_pp0_iter46_reg <= icmp_ln130_reg_570_pp0_iter45_reg;
        icmp_ln130_reg_570_pp0_iter47_reg <= icmp_ln130_reg_570_pp0_iter46_reg;
        icmp_ln130_reg_570_pp0_iter48_reg <= icmp_ln130_reg_570_pp0_iter47_reg;
        icmp_ln130_reg_570_pp0_iter49_reg <= icmp_ln130_reg_570_pp0_iter48_reg;
        icmp_ln130_reg_570_pp0_iter4_reg <= icmp_ln130_reg_570_pp0_iter3_reg;
        icmp_ln130_reg_570_pp0_iter50_reg <= icmp_ln130_reg_570_pp0_iter49_reg;
        icmp_ln130_reg_570_pp0_iter51_reg <= icmp_ln130_reg_570_pp0_iter50_reg;
        icmp_ln130_reg_570_pp0_iter52_reg <= icmp_ln130_reg_570_pp0_iter51_reg;
        icmp_ln130_reg_570_pp0_iter53_reg <= icmp_ln130_reg_570_pp0_iter52_reg;
        icmp_ln130_reg_570_pp0_iter54_reg <= icmp_ln130_reg_570_pp0_iter53_reg;
        icmp_ln130_reg_570_pp0_iter55_reg <= icmp_ln130_reg_570_pp0_iter54_reg;
        icmp_ln130_reg_570_pp0_iter56_reg <= icmp_ln130_reg_570_pp0_iter55_reg;
        icmp_ln130_reg_570_pp0_iter57_reg <= icmp_ln130_reg_570_pp0_iter56_reg;
        icmp_ln130_reg_570_pp0_iter58_reg <= icmp_ln130_reg_570_pp0_iter57_reg;
        icmp_ln130_reg_570_pp0_iter59_reg <= icmp_ln130_reg_570_pp0_iter58_reg;
        icmp_ln130_reg_570_pp0_iter5_reg <= icmp_ln130_reg_570_pp0_iter4_reg;
        icmp_ln130_reg_570_pp0_iter60_reg <= icmp_ln130_reg_570_pp0_iter59_reg;
        icmp_ln130_reg_570_pp0_iter61_reg <= icmp_ln130_reg_570_pp0_iter60_reg;
        icmp_ln130_reg_570_pp0_iter62_reg <= icmp_ln130_reg_570_pp0_iter61_reg;
        icmp_ln130_reg_570_pp0_iter63_reg <= icmp_ln130_reg_570_pp0_iter62_reg;
        icmp_ln130_reg_570_pp0_iter64_reg <= icmp_ln130_reg_570_pp0_iter63_reg;
        icmp_ln130_reg_570_pp0_iter65_reg <= icmp_ln130_reg_570_pp0_iter64_reg;
        icmp_ln130_reg_570_pp0_iter66_reg <= icmp_ln130_reg_570_pp0_iter65_reg;
        icmp_ln130_reg_570_pp0_iter67_reg <= icmp_ln130_reg_570_pp0_iter66_reg;
        icmp_ln130_reg_570_pp0_iter6_reg <= icmp_ln130_reg_570_pp0_iter5_reg;
        icmp_ln130_reg_570_pp0_iter7_reg <= icmp_ln130_reg_570_pp0_iter6_reg;
        icmp_ln130_reg_570_pp0_iter8_reg <= icmp_ln130_reg_570_pp0_iter7_reg;
        icmp_ln130_reg_570_pp0_iter9_reg <= icmp_ln130_reg_570_pp0_iter8_reg;
        icmp_ln131_reg_579_pp0_iter2_reg <= icmp_ln131_reg_579_pp0_iter1_reg;
        icmp_ln131_reg_579_pp0_iter3_reg <= icmp_ln131_reg_579_pp0_iter2_reg;
        icmp_ln1552_reg_644_pp0_iter10_reg <= icmp_ln1552_reg_644_pp0_iter9_reg;
        icmp_ln1552_reg_644_pp0_iter11_reg <= icmp_ln1552_reg_644_pp0_iter10_reg;
        icmp_ln1552_reg_644_pp0_iter12_reg <= icmp_ln1552_reg_644_pp0_iter11_reg;
        icmp_ln1552_reg_644_pp0_iter13_reg <= icmp_ln1552_reg_644_pp0_iter12_reg;
        icmp_ln1552_reg_644_pp0_iter14_reg <= icmp_ln1552_reg_644_pp0_iter13_reg;
        icmp_ln1552_reg_644_pp0_iter15_reg <= icmp_ln1552_reg_644_pp0_iter14_reg;
        icmp_ln1552_reg_644_pp0_iter16_reg <= icmp_ln1552_reg_644_pp0_iter15_reg;
        icmp_ln1552_reg_644_pp0_iter17_reg <= icmp_ln1552_reg_644_pp0_iter16_reg;
        icmp_ln1552_reg_644_pp0_iter18_reg <= icmp_ln1552_reg_644_pp0_iter17_reg;
        icmp_ln1552_reg_644_pp0_iter19_reg <= icmp_ln1552_reg_644_pp0_iter18_reg;
        icmp_ln1552_reg_644_pp0_iter20_reg <= icmp_ln1552_reg_644_pp0_iter19_reg;
        icmp_ln1552_reg_644_pp0_iter21_reg <= icmp_ln1552_reg_644_pp0_iter20_reg;
        icmp_ln1552_reg_644_pp0_iter22_reg <= icmp_ln1552_reg_644_pp0_iter21_reg;
        icmp_ln1552_reg_644_pp0_iter23_reg <= icmp_ln1552_reg_644_pp0_iter22_reg;
        icmp_ln1552_reg_644_pp0_iter24_reg <= icmp_ln1552_reg_644_pp0_iter23_reg;
        icmp_ln1552_reg_644_pp0_iter25_reg <= icmp_ln1552_reg_644_pp0_iter24_reg;
        icmp_ln1552_reg_644_pp0_iter26_reg <= icmp_ln1552_reg_644_pp0_iter25_reg;
        icmp_ln1552_reg_644_pp0_iter27_reg <= icmp_ln1552_reg_644_pp0_iter26_reg;
        icmp_ln1552_reg_644_pp0_iter28_reg <= icmp_ln1552_reg_644_pp0_iter27_reg;
        icmp_ln1552_reg_644_pp0_iter29_reg <= icmp_ln1552_reg_644_pp0_iter28_reg;
        icmp_ln1552_reg_644_pp0_iter30_reg <= icmp_ln1552_reg_644_pp0_iter29_reg;
        icmp_ln1552_reg_644_pp0_iter31_reg <= icmp_ln1552_reg_644_pp0_iter30_reg;
        icmp_ln1552_reg_644_pp0_iter32_reg <= icmp_ln1552_reg_644_pp0_iter31_reg;
        icmp_ln1552_reg_644_pp0_iter33_reg <= icmp_ln1552_reg_644_pp0_iter32_reg;
        icmp_ln1552_reg_644_pp0_iter34_reg <= icmp_ln1552_reg_644_pp0_iter33_reg;
        icmp_ln1552_reg_644_pp0_iter35_reg <= icmp_ln1552_reg_644_pp0_iter34_reg;
        icmp_ln1552_reg_644_pp0_iter36_reg <= icmp_ln1552_reg_644_pp0_iter35_reg;
        icmp_ln1552_reg_644_pp0_iter37_reg <= icmp_ln1552_reg_644_pp0_iter36_reg;
        icmp_ln1552_reg_644_pp0_iter38_reg <= icmp_ln1552_reg_644_pp0_iter37_reg;
        icmp_ln1552_reg_644_pp0_iter39_reg <= icmp_ln1552_reg_644_pp0_iter38_reg;
        icmp_ln1552_reg_644_pp0_iter40_reg <= icmp_ln1552_reg_644_pp0_iter39_reg;
        icmp_ln1552_reg_644_pp0_iter41_reg <= icmp_ln1552_reg_644_pp0_iter40_reg;
        icmp_ln1552_reg_644_pp0_iter42_reg <= icmp_ln1552_reg_644_pp0_iter41_reg;
        icmp_ln1552_reg_644_pp0_iter43_reg <= icmp_ln1552_reg_644_pp0_iter42_reg;
        icmp_ln1552_reg_644_pp0_iter44_reg <= icmp_ln1552_reg_644_pp0_iter43_reg;
        icmp_ln1552_reg_644_pp0_iter45_reg <= icmp_ln1552_reg_644_pp0_iter44_reg;
        icmp_ln1552_reg_644_pp0_iter46_reg <= icmp_ln1552_reg_644_pp0_iter45_reg;
        icmp_ln1552_reg_644_pp0_iter47_reg <= icmp_ln1552_reg_644_pp0_iter46_reg;
        icmp_ln1552_reg_644_pp0_iter48_reg <= icmp_ln1552_reg_644_pp0_iter47_reg;
        icmp_ln1552_reg_644_pp0_iter49_reg <= icmp_ln1552_reg_644_pp0_iter48_reg;
        icmp_ln1552_reg_644_pp0_iter50_reg <= icmp_ln1552_reg_644_pp0_iter49_reg;
        icmp_ln1552_reg_644_pp0_iter51_reg <= icmp_ln1552_reg_644_pp0_iter50_reg;
        icmp_ln1552_reg_644_pp0_iter52_reg <= icmp_ln1552_reg_644_pp0_iter51_reg;
        icmp_ln1552_reg_644_pp0_iter53_reg <= icmp_ln1552_reg_644_pp0_iter52_reg;
        icmp_ln1552_reg_644_pp0_iter54_reg <= icmp_ln1552_reg_644_pp0_iter53_reg;
        icmp_ln1552_reg_644_pp0_iter55_reg <= icmp_ln1552_reg_644_pp0_iter54_reg;
        icmp_ln1552_reg_644_pp0_iter56_reg <= icmp_ln1552_reg_644_pp0_iter55_reg;
        icmp_ln1552_reg_644_pp0_iter57_reg <= icmp_ln1552_reg_644_pp0_iter56_reg;
        icmp_ln1552_reg_644_pp0_iter58_reg <= icmp_ln1552_reg_644_pp0_iter57_reg;
        icmp_ln1552_reg_644_pp0_iter59_reg <= icmp_ln1552_reg_644_pp0_iter58_reg;
        icmp_ln1552_reg_644_pp0_iter60_reg <= icmp_ln1552_reg_644_pp0_iter59_reg;
        icmp_ln1552_reg_644_pp0_iter61_reg <= icmp_ln1552_reg_644_pp0_iter60_reg;
        icmp_ln1552_reg_644_pp0_iter62_reg <= icmp_ln1552_reg_644_pp0_iter61_reg;
        icmp_ln1552_reg_644_pp0_iter63_reg <= icmp_ln1552_reg_644_pp0_iter62_reg;
        icmp_ln1552_reg_644_pp0_iter64_reg <= icmp_ln1552_reg_644_pp0_iter63_reg;
        icmp_ln1552_reg_644_pp0_iter65_reg <= icmp_ln1552_reg_644_pp0_iter64_reg;
        icmp_ln1552_reg_644_pp0_iter66_reg <= icmp_ln1552_reg_644_pp0_iter65_reg;
        icmp_ln1552_reg_644_pp0_iter67_reg <= icmp_ln1552_reg_644_pp0_iter66_reg;
        icmp_ln1552_reg_644_pp0_iter6_reg <= icmp_ln1552_reg_644;
        icmp_ln1552_reg_644_pp0_iter7_reg <= icmp_ln1552_reg_644_pp0_iter6_reg;
        icmp_ln1552_reg_644_pp0_iter8_reg <= icmp_ln1552_reg_644_pp0_iter7_reg;
        icmp_ln1552_reg_644_pp0_iter9_reg <= icmp_ln1552_reg_644_pp0_iter8_reg;
        select_ln130_4_reg_594_pp0_iter2_reg <= select_ln130_4_reg_594_pp0_iter1_reg;
        select_ln130_4_reg_594_pp0_iter3_reg <= select_ln130_4_reg_594_pp0_iter2_reg;
        select_ln131_2_reg_624_pp0_iter10_reg <= select_ln131_2_reg_624_pp0_iter9_reg;
        select_ln131_2_reg_624_pp0_iter11_reg <= select_ln131_2_reg_624_pp0_iter10_reg;
        select_ln131_2_reg_624_pp0_iter12_reg <= select_ln131_2_reg_624_pp0_iter11_reg;
        select_ln131_2_reg_624_pp0_iter13_reg <= select_ln131_2_reg_624_pp0_iter12_reg;
        select_ln131_2_reg_624_pp0_iter14_reg <= select_ln131_2_reg_624_pp0_iter13_reg;
        select_ln131_2_reg_624_pp0_iter15_reg <= select_ln131_2_reg_624_pp0_iter14_reg;
        select_ln131_2_reg_624_pp0_iter16_reg <= select_ln131_2_reg_624_pp0_iter15_reg;
        select_ln131_2_reg_624_pp0_iter17_reg <= select_ln131_2_reg_624_pp0_iter16_reg;
        select_ln131_2_reg_624_pp0_iter5_reg <= select_ln131_2_reg_624;
        select_ln131_2_reg_624_pp0_iter6_reg <= select_ln131_2_reg_624_pp0_iter5_reg;
        select_ln131_2_reg_624_pp0_iter7_reg <= select_ln131_2_reg_624_pp0_iter6_reg;
        select_ln131_2_reg_624_pp0_iter8_reg <= select_ln131_2_reg_624_pp0_iter7_reg;
        select_ln131_2_reg_624_pp0_iter9_reg <= select_ln131_2_reg_624_pp0_iter8_reg;
        select_ln131_reg_599_pp0_iter2_reg <= select_ln131_reg_599_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln130_reg_570_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        all_attention_coefficients_V_addr_reg_629 <= zext_ln135_1_fu_443_p1;
        select_ln131_2_reg_624 <= select_ln131_2_fu_437_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_storemerge_reg_146 <= ap_phi_reg_pp0_iter9_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_storemerge_reg_146 <= ap_phi_reg_pp0_iter10_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_storemerge_reg_146 <= ap_phi_reg_pp0_iter11_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_storemerge_reg_146 <= ap_phi_reg_pp0_iter12_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_storemerge_reg_146 <= ap_phi_reg_pp0_iter13_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_storemerge_reg_146 <= ap_phi_reg_pp0_iter14_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_storemerge_reg_146 <= ap_phi_reg_pp0_iter15_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_storemerge_reg_146 <= ap_phi_reg_pp0_iter16_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_storemerge_reg_146 <= ap_phi_reg_pp0_iter17_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_storemerge_reg_146 <= ap_phi_reg_pp0_iter18_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_storemerge_reg_146 <= ap_phi_reg_pp0_iter0_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_storemerge_reg_146 <= ap_phi_reg_pp0_iter19_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_storemerge_reg_146 <= ap_phi_reg_pp0_iter20_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter22_storemerge_reg_146 <= ap_phi_reg_pp0_iter21_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter23_storemerge_reg_146 <= ap_phi_reg_pp0_iter22_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter24_storemerge_reg_146 <= ap_phi_reg_pp0_iter23_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter25_storemerge_reg_146 <= ap_phi_reg_pp0_iter24_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter26_storemerge_reg_146 <= ap_phi_reg_pp0_iter25_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter27_storemerge_reg_146 <= ap_phi_reg_pp0_iter26_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter27 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter28_storemerge_reg_146 <= ap_phi_reg_pp0_iter27_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter28 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter29_storemerge_reg_146 <= ap_phi_reg_pp0_iter28_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_storemerge_reg_146 <= ap_phi_reg_pp0_iter1_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter29 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter30_storemerge_reg_146 <= ap_phi_reg_pp0_iter29_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter30 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter31_storemerge_reg_146 <= ap_phi_reg_pp0_iter30_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter31 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter32_storemerge_reg_146 <= ap_phi_reg_pp0_iter31_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter32 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter33_storemerge_reg_146 <= ap_phi_reg_pp0_iter32_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter34_storemerge_reg_146 <= ap_phi_reg_pp0_iter33_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter34 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter35_storemerge_reg_146 <= ap_phi_reg_pp0_iter34_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter35 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter36_storemerge_reg_146 <= ap_phi_reg_pp0_iter35_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter36 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter37_storemerge_reg_146 <= ap_phi_reg_pp0_iter36_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter37 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter38_storemerge_reg_146 <= ap_phi_reg_pp0_iter37_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter38 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter39_storemerge_reg_146 <= ap_phi_reg_pp0_iter38_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_storemerge_reg_146 <= ap_phi_reg_pp0_iter2_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter39 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter40_storemerge_reg_146 <= ap_phi_reg_pp0_iter39_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter40 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter41_storemerge_reg_146 <= ap_phi_reg_pp0_iter40_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter41 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter42_storemerge_reg_146 <= ap_phi_reg_pp0_iter41_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter42 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter43_storemerge_reg_146 <= ap_phi_reg_pp0_iter42_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter43 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter44_storemerge_reg_146 <= ap_phi_reg_pp0_iter43_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter44 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter45_storemerge_reg_146 <= ap_phi_reg_pp0_iter44_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter46_storemerge_reg_146 <= ap_phi_reg_pp0_iter45_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter46 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter47_storemerge_reg_146 <= ap_phi_reg_pp0_iter46_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter48_storemerge_reg_146 <= ap_phi_reg_pp0_iter47_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter48 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter49_storemerge_reg_146 <= ap_phi_reg_pp0_iter48_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_storemerge_reg_146 <= ap_phi_reg_pp0_iter3_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter49 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter50_storemerge_reg_146 <= ap_phi_reg_pp0_iter49_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter50 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter51_storemerge_reg_146 <= ap_phi_reg_pp0_iter50_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter51 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter52_storemerge_reg_146 <= ap_phi_reg_pp0_iter51_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter52 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter53_storemerge_reg_146 <= ap_phi_reg_pp0_iter52_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter53 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter54_storemerge_reg_146 <= ap_phi_reg_pp0_iter53_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter54 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter55_storemerge_reg_146 <= ap_phi_reg_pp0_iter54_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter55 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter56_storemerge_reg_146 <= ap_phi_reg_pp0_iter55_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter56 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter57_storemerge_reg_146 <= ap_phi_reg_pp0_iter56_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter57 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter58_storemerge_reg_146 <= ap_phi_reg_pp0_iter57_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter58 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter59_storemerge_reg_146 <= ap_phi_reg_pp0_iter58_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_storemerge_reg_146 <= ap_phi_reg_pp0_iter4_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter59 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter60_storemerge_reg_146 <= ap_phi_reg_pp0_iter59_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter60 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter61_storemerge_reg_146 <= ap_phi_reg_pp0_iter60_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter61 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter62_storemerge_reg_146 <= ap_phi_reg_pp0_iter61_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter62 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter63_storemerge_reg_146 <= ap_phi_reg_pp0_iter62_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter63 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter64_storemerge_reg_146 <= ap_phi_reg_pp0_iter63_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter64 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter65_storemerge_reg_146 <= ap_phi_reg_pp0_iter64_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter65 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter66_storemerge_reg_146 <= ap_phi_reg_pp0_iter65_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter66 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter67_storemerge_reg_146 <= ap_phi_reg_pp0_iter66_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter67 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter68_storemerge_reg_146 <= ap_phi_reg_pp0_iter67_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_storemerge_reg_146 <= ap_phi_reg_pp0_iter6_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_storemerge_reg_146 <= ap_phi_reg_pp0_iter7_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_storemerge_reg_146 <= ap_phi_reg_pp0_iter8_storemerge_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        bound_reg_545 <= grp_fu_2450_p_dout0;
        icmp_ln132_1_reg_555 <= icmp_ln132_1_fu_216_p2;
        tmp_reg_550[65 : 2] <= tmp_fu_208_p3[65 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln130_4_reg_594 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln130_reg_570 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_106_reg_619 <= empty_106_fu_418_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln130_reg_570_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1552_reg_644 <= icmp_ln1552_fu_448_p2;
        x_V_reg_639 <= all_scores_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1552_reg_644_pp0_iter17_reg == 1'd0) & (icmp_ln130_reg_570_pp0_iter17_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        op_V_reg_653 <= grp_exp_28_10_s_fu_2454_p_dout0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter68 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        all_attention_coefficients_V_ce1 = 1'b1;
    end else begin
        all_attention_coefficients_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter68 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        all_attention_coefficients_V_we1 = 1'b1;
    end else begin
        all_attention_coefficients_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        all_scores_V_ce0 = 1'b1;
    end else begin
        all_scores_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b0))) begin
        ap_condition_pp0_exit_iter4_state7 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter4_state7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln130_fu_250_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_pp0_flush_enable = 1'b1;
    end else begin
        ap_condition_pp0_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state72) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter68 == 1'b0) & (ap_enable_reg_pp0_iter67 == 1'b0) & (ap_enable_reg_pp0_iter66 == 1'b0) & (ap_enable_reg_pp0_iter65 == 1'b0) & (ap_enable_reg_pp0_iter64 == 1'b0) & (ap_enable_reg_pp0_iter63 == 1'b0) & (ap_enable_reg_pp0_iter62 == 1'b0) & (ap_enable_reg_pp0_iter61 == 1'b0) & (ap_enable_reg_pp0_iter60 == 1'b0) & (ap_enable_reg_pp0_iter59 == 1'b0) & (ap_enable_reg_pp0_iter58 == 1'b0) & (ap_enable_reg_pp0_iter57 == 1'b0) & (ap_enable_reg_pp0_iter56 == 1'b0) & (ap_enable_reg_pp0_iter55 == 1'b0) & (ap_enable_reg_pp0_iter54 == 1'b0) & (ap_enable_reg_pp0_iter53 == 1'b0) & (ap_enable_reg_pp0_iter52 == 1'b0) & (ap_enable_reg_pp0_iter51 == 1'b0) & (ap_enable_reg_pp0_iter50 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1552_reg_644_pp0_iter67_reg == 1'd0) & (icmp_ln130_reg_570_pp0_iter67_reg == 1'd0))) begin
        ap_phi_mux_storemerge_phi_fu_150_p4 = trunc_ln712_fu_475_p1;
    end else begin
        ap_phi_mux_storemerge_phi_fu_150_p4 = ap_phi_reg_pp0_iter68_storemerge_reg_146;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        attention_coefficients_sum_V_ce0 = 1'b1;
    end else begin
        attention_coefficients_sum_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((ap_enable_reg_pp0_iter68 == 1'b1) & (ap_enable_reg_pp0_iter67 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter68 == 1'b1) & (ap_enable_reg_pp0_iter67 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln130_1_fu_255_p2 = (indvar_flatten22_fu_94 + 66'd1);

assign add_ln130_fu_264_p2 = (nh_fu_90 + 3'd1);

assign add_ln131_1_fu_373_p2 = (indvar_flatten_fu_86 + 64'd1);

assign add_ln131_fu_320_p2 = (select_ln130_fu_275_p3 + 32'd1);

assign add_ln132_fu_367_p2 = (select_ln131_fu_332_p3 + 18'd1);

assign all_attention_coefficients_V_address1 = all_attention_coefficients_V_addr_reg_629_pp0_iter67_reg;

assign all_attention_coefficients_V_d1 = ap_phi_mux_storemerge_phi_fu_150_p4;

assign all_scores_V_address0 = zext_ln135_1_fu_443_p1;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage0_iter41 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter42 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter43 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter44 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage0_iter45 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter46 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage0_iter47 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter48 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter49 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage0_iter50 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage0_iter51 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage0_iter52 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage0_iter53 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter54 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage0_iter55 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage0_iter56 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage0_iter57 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage0_iter58 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage0_iter59 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage0_iter60 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage0_iter61 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage0_iter62 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage0_iter63 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage0_iter64 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage0_iter65 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage0_iter66 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage0_iter67 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage0_iter68 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_storemerge_reg_146 = 'bx;

always @ (*) begin
    ap_predicate_op155_call_state9_state8 = ((icmp_ln1552_fu_448_p2 == 1'd0) & (icmp_ln130_reg_570_pp0_iter4_reg == 1'd0));
end

assign attention_coefficients_sum_V_address0 = select_ln131_2_cast_fu_454_p1;

assign cast_fu_173_p1 = num_of_nodes;

assign empty_102_fu_237_p1 = n1_fu_82[9:0];

assign empty_104_fu_340_p1 = add_ln131_fu_320_p2[17:0];

assign empty_105_fu_344_p1 = add_ln131_fu_320_p2[9:0];

assign empty_106_fu_418_p2 = (trunc_ln130_reg_589 + empty_105_reg_604);

assign empty_fu_233_p1 = n1_fu_82[17:0];

assign grp_exp_28_10_s_fu_158_ap_ready = grp_exp_28_10_s_fu_2454_p_ready;

assign grp_exp_28_10_s_fu_2454_p_din1 = x_V_reg_639;

assign grp_exp_28_10_s_fu_2454_p_start = grp_exp_28_10_s_fu_158_ap_start_reg;

assign grp_fu_2450_p_ce = 1'b1;

assign grp_fu_2450_p_din0 = cast_fu_173_p1;

assign grp_fu_2450_p_din1 = cast_fu_173_p1;

assign grp_fu_469_p0 = {{op_V_reg_653}, {18'd0}};

assign grp_fu_480_p0 = grp_fu_480_p00;

assign grp_fu_480_p00 = nh_2_reg_560;

assign grp_fu_480_p1 = 10'd200;

assign grp_fu_488_p0 = grp_fu_488_p00;

assign grp_fu_488_p00 = mul_ln135_reg_584;

assign grp_fu_488_p2 = 18'd200;

assign icmp_ln130_fu_250_p2 = ((indvar_flatten22_fu_94 == tmp_reg_550) ? 1'b1 : 1'b0);

assign icmp_ln131_fu_270_p2 = ((indvar_flatten_fu_86 == bound_reg_545) ? 1'b1 : 1'b0);

assign icmp_ln132_1_fu_216_p2 = ((num_of_nodes == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln132_fu_245_p2 = ((zext_ln132_fu_241_p1 == num_of_nodes) ? 1'b1 : 1'b0);

assign icmp_ln1552_fu_448_p2 = ((all_scores_V_q0 == 28'd0) ? 1'b1 : 1'b0);

assign mul_ln130_1_fu_425_p0 = mul_ln130_1_fu_425_p00;

assign mul_ln130_1_fu_425_p00 = add_ln130_reg_574_pp0_iter3_reg;

assign mul_ln130_1_fu_425_p1 = 10'd200;

assign mul_ln135_fu_295_p0 = mul_ln135_fu_295_p00;

assign mul_ln135_fu_295_p00 = select_ln130_1_fu_283_p3;

assign mul_ln135_fu_295_p1 = 11'd200;

assign or_ln131_fu_326_p2 = (select_ln130_4_fu_313_p3 | icmp_ln131_fu_270_p2);

assign select_ln130_1_fu_283_p3 = ((icmp_ln131_fu_270_p2[0:0] == 1'b1) ? add_ln130_fu_264_p2 : nh_fu_90);

assign select_ln130_2_fu_305_p3 = ((icmp_ln131_fu_270_p2[0:0] == 1'b1) ? 18'd0 : empty_fu_233_p1);

assign select_ln130_3_fu_431_p3 = ((icmp_ln131_reg_579_pp0_iter3_reg[0:0] == 1'b1) ? mul_ln130_1_fu_425_p2 : grp_fu_480_p3);

assign select_ln130_4_fu_313_p3 = ((icmp_ln131_fu_270_p2[0:0] == 1'b1) ? icmp_ln132_1_reg_555 : icmp_ln132_fu_245_p2);

assign select_ln130_fu_275_p3 = ((icmp_ln131_fu_270_p2[0:0] == 1'b1) ? 32'd0 : n1_fu_82);

assign select_ln131_1_fu_348_p3 = ((select_ln130_4_fu_313_p3[0:0] == 1'b1) ? empty_104_fu_340_p1 : select_ln130_2_fu_305_p3);

assign select_ln131_2_cast_fu_454_p1 = select_ln131_2_reg_624_pp0_iter17_reg;

assign select_ln131_2_fu_437_p3 = ((select_ln130_4_reg_594_pp0_iter3_reg[0:0] == 1'b1) ? empty_106_reg_619_pp0_iter3_reg : select_ln130_3_fu_431_p3);

assign select_ln131_3_fu_356_p3 = ((select_ln130_4_fu_313_p3[0:0] == 1'b1) ? add_ln131_fu_320_p2 : select_ln130_fu_275_p3);

assign select_ln131_4_fu_379_p3 = ((icmp_ln131_fu_270_p2[0:0] == 1'b1) ? 64'd1 : add_ln131_1_fu_373_p2);

assign select_ln131_fu_332_p3 = ((or_ln131_fu_326_p2[0:0] == 1'b1) ? 18'd0 : n2_fu_78);

assign tmp_fu_208_p3 = {{grp_fu_2450_p_dout0}, {2'd0}};

assign trunc_ln130_fu_301_p1 = mul_ln135_fu_295_p2[9:0];

assign trunc_ln712_fu_475_p1 = grp_fu_469_p2[27:0];

assign zext_ln132_fu_241_p1 = n2_fu_78;

assign zext_ln135_1_fu_443_p0 = grp_fu_488_p4;

assign zext_ln135_1_fu_443_p1 = $unsigned(zext_ln135_1_fu_443_p0);

always @ (posedge ap_clk) begin
    tmp_reg_550[1:0] <= 2'b00;
end

endmodule //GAT_compute_one_graph_compute_all_attention_coefficients
