Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o Y:/TEOCOA/EXP2/TEST_MAIN_isim_beh.exe -prj Y:/TEOCOA/EXP2/TEST_MAIN_beh.prj work.TEST_MAIN work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "Y:/TEOCOA/EXP2/MAIN.v" into library work
Analyzing Verilog file "Y:/TEOCOA/EXP2/TEST_MAIN.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 65792 KB
Fuse CPU Usage: 358 ms
Compiling module Gi
Compiling module Pi
Compiling module FA
Compiling module MAIN
Compiling module TEST_MAIN
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable Y:/TEOCOA/EXP2/TEST_MAIN_isim_beh.exe
Fuse Memory Usage: 71300 KB
Fuse CPU Usage: 484 ms
