--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon May 17 13:14:31 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     parameter_test
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets i_clk_50m_c]
            715 items scored, 348 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 1.522ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             r_para_state_i2  (from i_clk_50m_c +)
   Destination:    FD1P3IX    SP             r_stop_window_i0_i3  (to i_clk_50m_c +)

   Delay:                   6.601ns  (13.1% logic, 86.9% route), 4 logic levels.

 Constraint Details:

      6.601ns data_path r_para_state_i2 to r_stop_window_i0_i3 violates
      5.000ns delay constraint less
     -0.079ns LCE_S requirement (totaling 5.079ns) by 1.522ns

 Path Details: r_para_state_i2 to r_stop_window_i0_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              r_para_state_i2 (from i_clk_50m_c)
Route        17   e 1.686                                  r_para_state[2]
LUT4        ---     0.166              A to Z              i1_2_lut_rep_43
Route         3   e 1.239                                  n1824
LUT4        ---     0.166              D to Z              i1_3_lut_rep_36_4_lut
Route         3   e 1.239                                  n1817
LUT4        ---     0.166              C to Z              i1006_2_lut_3_lut_4_lut_4_lut
Route        16   e 1.574                                  i_clk_50m_c_enable_40
                  --------
                    6.601  (13.1% logic, 86.9% route), 4 logic levels.


Error:  The following path violates requirements by 1.522ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             r_para_state_i2  (from i_clk_50m_c +)
   Destination:    FD1P3IX    SP             r_stop_window_i0_i2  (to i_clk_50m_c +)

   Delay:                   6.601ns  (13.1% logic, 86.9% route), 4 logic levels.

 Constraint Details:

      6.601ns data_path r_para_state_i2 to r_stop_window_i0_i2 violates
      5.000ns delay constraint less
     -0.079ns LCE_S requirement (totaling 5.079ns) by 1.522ns

 Path Details: r_para_state_i2 to r_stop_window_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              r_para_state_i2 (from i_clk_50m_c)
Route        17   e 1.686                                  r_para_state[2]
LUT4        ---     0.166              A to Z              i1_2_lut_rep_43
Route         3   e 1.239                                  n1824
LUT4        ---     0.166              D to Z              i1_3_lut_rep_36_4_lut
Route         3   e 1.239                                  n1817
LUT4        ---     0.166              C to Z              i1006_2_lut_3_lut_4_lut_4_lut
Route        16   e 1.574                                  i_clk_50m_c_enable_40
                  --------
                    6.601  (13.1% logic, 86.9% route), 4 logic levels.


Error:  The following path violates requirements by 1.522ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             r_para_state_i2  (from i_clk_50m_c +)
   Destination:    FD1P3IX    SP             r_stop_window_i0_i16  (to i_clk_50m_c +)

   Delay:                   6.601ns  (13.1% logic, 86.9% route), 4 logic levels.

 Constraint Details:

      6.601ns data_path r_para_state_i2 to r_stop_window_i0_i16 violates
      5.000ns delay constraint less
     -0.079ns LCE_S requirement (totaling 5.079ns) by 1.522ns

 Path Details: r_para_state_i2 to r_stop_window_i0_i16

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              r_para_state_i2 (from i_clk_50m_c)
Route        17   e 1.686                                  r_para_state[2]
LUT4        ---     0.166              A to Z              i1_2_lut_rep_43
Route         3   e 1.239                                  n1824
LUT4        ---     0.166              D to Z              i1_3_lut_rep_36_4_lut
Route         3   e 1.239                                  n1817
LUT4        ---     0.166              C to Z              i1006_2_lut_3_lut_4_lut_4_lut
Route        16   e 1.574                                  i_clk_50m_c_enable_40
                  --------
                    6.601  (13.1% logic, 86.9% route), 4 logic levels.

Warning: 6.522 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets i_clk_50m_c]             |     5.000 ns|     6.522 ns|     4 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
i_clk_50m_c_enable_40                   |      16|     144|     41.38%
                                        |        |        |
n1816                                   |       3|     128|     36.78%
                                        |        |        |
n1817                                   |       3|      88|     25.29%
                                        |        |        |
n1822                                   |       6|      80|     22.99%
                                        |        |        |
r_para_state[2]                         |      17|      74|     21.26%
                                        |        |        |
n1230                                   |      16|      64|     18.39%
                                        |        |        |
n1237                                   |      16|      64|     18.39%
                                        |        |        |
r_para_state[1]                         |      20|      64|     18.39%
                                        |        |        |
r_para_state[6]                         |      14|      61|     17.53%
                                        |        |        |
r_para_state[3]                         |      21|      55|     15.80%
                                        |        |        |
r_para_state[4]                         |      18|      53|     15.23%
                                        |        |        |
r_para_state[5]                         |      15|      41|     11.78%
                                        |        |        |
n1824                                   |       3|      40|     11.49%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 348  Score: 105038

Constraints cover  715 paths, 54 nets, and 304 connections (77.2% coverage)


Peak memory: 83689472 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
