# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v"
verilog xil_defaultlib  "../../../cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v"
verilog xil_defaultlib  "../../../cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v"
verilog xil_defaultlib  "../../../cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v"
verilog xil_defaultlib  "../../../cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v"
verilog xil_defaultlib  "../../../cpu54_single.srcs/sources_1/imports/others/DIVU.v"
verilog xil_defaultlib  "../../../cpu54_single.srcs/sources_1/imports/others/DIV.v"
verilog xil_defaultlib  "../../../cpu54_single.srcs/sources_1/imports/Desktop/mux.v"
verilog xil_defaultlib  "../../../cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v"
verilog xil_defaultlib  "../../../cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v"
verilog xil_defaultlib  "../../../cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v"
verilog xil_defaultlib  "../../../cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v"
verilog xil_defaultlib  "../../../cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
