
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis/2020.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis/2020.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'centos' on host 'ip-172-31-58-45.ec2.internal' (Linux_x86_64 version 3.10.0-1127.10.1.el7.x86_64) on Fri Jan 15 11:19:26 UTC 2021
INFO: [HLS 200-10] On os "CentOS Linux release 7.7.1908 (Core)"
INFO: [HLS 200-10] In directory '/home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/matmul_partition/matmul_partition'
Sourcing Tcl script 'matmul_partition.tcl'
INFO: [HLS 200-10] Creating and opening project '/home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/matmul_partition/matmul_partition/matmul_partition'.
INFO: [HLS 200-10] Adding design file '/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/matmul_partition/matmul_partition/matmul_partition/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-1505.html
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.08ns.
INFO: [HLS 200-10] Analyzing design file '/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-129] Unrolled all 64 iterations of the loop 'lreorder3' (/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:123:13)
INFO: [HLS 200-1494] Copying CPU target BC file to /home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/matmul_partition/matmul_partition/matmul_partition/solution/kernel.sw_emu.bc
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1530.082 ; gain = 1107.938 ; free physical = 33103 ; free virtual = 136136
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1530.082 ; gain = 1107.938 ; free physical = 33103 ; free virtual = 136136
INFO: [HLS 200-1493] Running only source code synthesis checks, skipping scheduling and RTL generation.
HLS completed successfully
INFO: [Common 17-206] Exiting vitis_hls at Fri Jan 15 11:19:31 2021...
